
MPPT sensing unit.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ab30  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000042c  0800acc0  0800acc0  0001acc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b0ec  0800b0ec  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800b0ec  0800b0ec  0001b0ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b0f4  0800b0f4  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b0f4  0800b0f4  0001b0f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b0f8  0800b0f8  0001b0f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800b0fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000044c  200001e0  0800b2dc  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000062c  0800b2dc  0002062c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001989d  00000000  00000000  00020253  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000345f  00000000  00000000  00039af0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001710  00000000  00000000  0003cf50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000011f6  00000000  00000000  0003e660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024f21  00000000  00000000  0003f856  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c001  00000000  00000000  00064777  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e197f  00000000  00000000  00080778  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000073b4  00000000  00000000  001620f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000085  00000000  00000000  001694ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800aca8 	.word	0x0800aca8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800aca8 	.word	0x0800aca8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b970 	b.w	8000ea0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	460d      	mov	r5, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	460f      	mov	r7, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4694      	mov	ip, r2
 8000bec:	d965      	bls.n	8000cba <__udivmoddi4+0xe2>
 8000bee:	fab2 f382 	clz	r3, r2
 8000bf2:	b143      	cbz	r3, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bf8:	f1c3 0220 	rsb	r2, r3, #32
 8000bfc:	409f      	lsls	r7, r3
 8000bfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000c02:	4317      	orrs	r7, r2
 8000c04:	409c      	lsls	r4, r3
 8000c06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c0a:	fa1f f58c 	uxth.w	r5, ip
 8000c0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c12:	0c22      	lsrs	r2, r4, #16
 8000c14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c1c:	fb01 f005 	mul.w	r0, r1, r5
 8000c20:	4290      	cmp	r0, r2
 8000c22:	d90a      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c24:	eb1c 0202 	adds.w	r2, ip, r2
 8000c28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c2c:	f080 811c 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c30:	4290      	cmp	r0, r2
 8000c32:	f240 8119 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c36:	3902      	subs	r1, #2
 8000c38:	4462      	add	r2, ip
 8000c3a:	1a12      	subs	r2, r2, r0
 8000c3c:	b2a4      	uxth	r4, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c4a:	fb00 f505 	mul.w	r5, r0, r5
 8000c4e:	42a5      	cmp	r5, r4
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x90>
 8000c52:	eb1c 0404 	adds.w	r4, ip, r4
 8000c56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5a:	f080 8107 	bcs.w	8000e6c <__udivmoddi4+0x294>
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	f240 8104 	bls.w	8000e6c <__udivmoddi4+0x294>
 8000c64:	4464      	add	r4, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11e      	cbz	r6, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40dc      	lsrs	r4, r3
 8000c74:	2300      	movs	r3, #0
 8000c76:	e9c6 4300 	strd	r4, r3, [r6]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0xbc>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80ed 	beq.w	8000e62 <__udivmoddi4+0x28a>
 8000c88:	2100      	movs	r1, #0
 8000c8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	fab3 f183 	clz	r1, r3
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	d149      	bne.n	8000d30 <__udivmoddi4+0x158>
 8000c9c:	42ab      	cmp	r3, r5
 8000c9e:	d302      	bcc.n	8000ca6 <__udivmoddi4+0xce>
 8000ca0:	4282      	cmp	r2, r0
 8000ca2:	f200 80f8 	bhi.w	8000e96 <__udivmoddi4+0x2be>
 8000ca6:	1a84      	subs	r4, r0, r2
 8000ca8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cac:	2001      	movs	r0, #1
 8000cae:	4617      	mov	r7, r2
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d0e2      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cb8:	e7df      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cba:	b902      	cbnz	r2, 8000cbe <__udivmoddi4+0xe6>
 8000cbc:	deff      	udf	#255	; 0xff
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cc8:	1a8a      	subs	r2, r1, r2
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cdc:	0c22      	lsrs	r2, r4, #16
 8000cde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ce2:	fb0e f005 	mul.w	r0, lr, r5
 8000ce6:	4290      	cmp	r0, r2
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cea:	eb1c 0202 	adds.w	r2, ip, r2
 8000cee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4290      	cmp	r0, r2
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2b8>
 8000cfa:	4645      	mov	r5, r8
 8000cfc:	1a12      	subs	r2, r2, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d04:	fb07 2210 	mls	r2, r7, r0, r2
 8000d08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x14e>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x14c>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2c2>
 8000d24:	4610      	mov	r0, r2
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d2e:	e79f      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d30:	f1c1 0720 	rsb	r7, r1, #32
 8000d34:	408b      	lsls	r3, r1
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d42:	fa20 f307 	lsr.w	r3, r0, r7
 8000d46:	40fd      	lsrs	r5, r7
 8000d48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4c:	4323      	orrs	r3, r4
 8000d4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d52:	fa1f fe8c 	uxth.w	lr, ip
 8000d56:	fb09 5518 	mls	r5, r9, r8, r5
 8000d5a:	0c1c      	lsrs	r4, r3, #16
 8000d5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d60:	fb08 f50e 	mul.w	r5, r8, lr
 8000d64:	42a5      	cmp	r5, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1c 0404 	adds.w	r4, ip, r4
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2b4>
 8000d7c:	42a5      	cmp	r5, r4
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2b4>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4464      	add	r4, ip
 8000d88:	1b64      	subs	r4, r4, r5
 8000d8a:	b29d      	uxth	r5, r3
 8000d8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d90:	fb09 4413 	mls	r4, r9, r3, r4
 8000d94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2ac>
 8000daa:	45a6      	cmp	lr, r4
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2ac>
 8000dae:	3b02      	subs	r3, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000db6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dba:	eba4 040e 	sub.w	r4, r4, lr
 8000dbe:	42ac      	cmp	r4, r5
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46ae      	mov	lr, r5
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x29c>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x298>
 8000dc8:	b156      	cbz	r6, 8000de0 <__udivmoddi4+0x208>
 8000dca:	ebb0 0208 	subs.w	r2, r0, r8
 8000dce:	eb64 040e 	sbc.w	r4, r4, lr
 8000dd2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dd6:	40ca      	lsrs	r2, r1
 8000dd8:	40cc      	lsrs	r4, r1
 8000dda:	4317      	orrs	r7, r2
 8000ddc:	e9c6 7400 	strd	r7, r4, [r6]
 8000de0:	4618      	mov	r0, r3
 8000de2:	2100      	movs	r1, #0
 8000de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de8:	f1c3 0120 	rsb	r1, r3, #32
 8000dec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000df0:	fa20 f201 	lsr.w	r2, r0, r1
 8000df4:	fa25 f101 	lsr.w	r1, r5, r1
 8000df8:	409d      	lsls	r5, r3
 8000dfa:	432a      	orrs	r2, r5
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1510 	mls	r5, r7, r0, r1
 8000e0c:	0c11      	lsrs	r1, r2, #16
 8000e0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e12:	fb00 f50e 	mul.w	r5, r0, lr
 8000e16:	428d      	cmp	r5, r1
 8000e18:	fa04 f403 	lsl.w	r4, r4, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x258>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e28:	428d      	cmp	r5, r1
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1b49      	subs	r1, r1, r5
 8000e32:	b292      	uxth	r2, r2
 8000e34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e38:	fb07 1115 	mls	r1, r7, r5, r1
 8000e3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e40:	fb05 f10e 	mul.w	r1, r5, lr
 8000e44:	4291      	cmp	r1, r2
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x282>
 8000e48:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000e56:	3d02      	subs	r5, #2
 8000e58:	4462      	add	r2, ip
 8000e5a:	1a52      	subs	r2, r2, r1
 8000e5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0xfc>
 8000e62:	4631      	mov	r1, r6
 8000e64:	4630      	mov	r0, r6
 8000e66:	e708      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000e68:	4639      	mov	r1, r7
 8000e6a:	e6e6      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e6fb      	b.n	8000c68 <__udivmoddi4+0x90>
 8000e70:	4548      	cmp	r0, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e80:	4645      	mov	r5, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x282>
 8000e84:	462b      	mov	r3, r5
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x258>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e90:	3d02      	subs	r5, #2
 8000e92:	4462      	add	r2, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e96:	4608      	mov	r0, r1
 8000e98:	e70a      	b.n	8000cb0 <__udivmoddi4+0xd8>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x14e>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <HAL_ADC_ConvCpltCallback>:
 8000ea4:	b480      	push	{r7}
 8000ea6:	b083      	sub	sp, #12
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
 8000eac:	4b04      	ldr	r3, [pc, #16]	; (8000ec0 <HAL_ADC_ConvCpltCallback+0x1c>)
 8000eae:	2201      	movs	r2, #1
 8000eb0:	601a      	str	r2, [r3, #0]
 8000eb2:	bf00      	nop
 8000eb4:	370c      	adds	r7, #12
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop
 8000ec0:	20000218 	.word	0x20000218

08000ec4 <HSB_ReadCurrentModule>:
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
 8000ecc:	6039      	str	r1, [r7, #0]
 8000ece:	4b36      	ldr	r3, [pc, #216]	; (8000fa8 <HSB_ReadCurrentModule+0xe4>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	461a      	mov	r2, r3
 8000ed4:	4935      	ldr	r1, [pc, #212]	; (8000fac <HSB_ReadCurrentModule+0xe8>)
 8000ed6:	4836      	ldr	r0, [pc, #216]	; (8000fb0 <HSB_ReadCurrentModule+0xec>)
 8000ed8:	f001 fbba 	bl	8002650 <HAL_ADC_Start_DMA>
 8000edc:	bf00      	nop
 8000ede:	4b35      	ldr	r3, [pc, #212]	; (8000fb4 <HSB_ReadCurrentModule+0xf0>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d0fb      	beq.n	8000ede <HSB_ReadCurrentModule+0x1a>
 8000ee6:	4b33      	ldr	r3, [pc, #204]	; (8000fb4 <HSB_ReadCurrentModule+0xf0>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	601a      	str	r2, [r3, #0]
 8000eec:	4b2f      	ldr	r3, [pc, #188]	; (8000fac <HSB_ReadCurrentModule+0xe8>)
 8000eee:	881a      	ldrh	r2, [r3, #0]
 8000ef0:	4b31      	ldr	r3, [pc, #196]	; (8000fb8 <HSB_ReadCurrentModule+0xf4>)
 8000ef2:	801a      	strh	r2, [r3, #0]
 8000ef4:	4b30      	ldr	r3, [pc, #192]	; (8000fb8 <HSB_ReadCurrentModule+0xf4>)
 8000ef6:	881b      	ldrh	r3, [r3, #0]
 8000ef8:	ee07 3a90 	vmov	s15, r3
 8000efc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f00:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8000fbc <HSB_ReadCurrentModule+0xf8>
 8000f04:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f08:	4b2d      	ldr	r3, [pc, #180]	; (8000fc0 <HSB_ReadCurrentModule+0xfc>)
 8000f0a:	edc3 7a00 	vstr	s15, [r3]
 8000f0e:	4b2c      	ldr	r3, [pc, #176]	; (8000fc0 <HSB_ReadCurrentModule+0xfc>)
 8000f10:	edd3 7a00 	vldr	s15, [r3]
 8000f14:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8000fc4 <HSB_ReadCurrentModule+0x100>
 8000f18:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000f1c:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8000fc8 <HSB_ReadCurrentModule+0x104>
 8000f20:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f24:	4b29      	ldr	r3, [pc, #164]	; (8000fcc <HSB_ReadCurrentModule+0x108>)
 8000f26:	edc3 7a00 	vstr	s15, [r3]
 8000f2a:	4b28      	ldr	r3, [pc, #160]	; (8000fcc <HSB_ReadCurrentModule+0x108>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f7ff fb0a 	bl	8000548 <__aeabi_f2d>
 8000f34:	4602      	mov	r2, r0
 8000f36:	460b      	mov	r3, r1
 8000f38:	4825      	ldr	r0, [pc, #148]	; (8000fd0 <HSB_ReadCurrentModule+0x10c>)
 8000f3a:	f000 f863 	bl	8001004 <HSB_DebugPrint>
 8000f3e:	4b1b      	ldr	r3, [pc, #108]	; (8000fac <HSB_ReadCurrentModule+0xe8>)
 8000f40:	885a      	ldrh	r2, [r3, #2]
 8000f42:	4b24      	ldr	r3, [pc, #144]	; (8000fd4 <HSB_ReadCurrentModule+0x110>)
 8000f44:	801a      	strh	r2, [r3, #0]
 8000f46:	4b23      	ldr	r3, [pc, #140]	; (8000fd4 <HSB_ReadCurrentModule+0x110>)
 8000f48:	881b      	ldrh	r3, [r3, #0]
 8000f4a:	ee07 3a90 	vmov	s15, r3
 8000f4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f52:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8000fbc <HSB_ReadCurrentModule+0xf8>
 8000f56:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f5a:	4b1f      	ldr	r3, [pc, #124]	; (8000fd8 <HSB_ReadCurrentModule+0x114>)
 8000f5c:	edc3 7a00 	vstr	s15, [r3]
 8000f60:	4b1d      	ldr	r3, [pc, #116]	; (8000fd8 <HSB_ReadCurrentModule+0x114>)
 8000f62:	edd3 7a00 	vldr	s15, [r3]
 8000f66:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8000fc4 <HSB_ReadCurrentModule+0x100>
 8000f6a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000f6e:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8000fc8 <HSB_ReadCurrentModule+0x104>
 8000f72:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f76:	4b19      	ldr	r3, [pc, #100]	; (8000fdc <HSB_ReadCurrentModule+0x118>)
 8000f78:	edc3 7a00 	vstr	s15, [r3]
 8000f7c:	4b17      	ldr	r3, [pc, #92]	; (8000fdc <HSB_ReadCurrentModule+0x118>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4618      	mov	r0, r3
 8000f82:	f7ff fae1 	bl	8000548 <__aeabi_f2d>
 8000f86:	4602      	mov	r2, r0
 8000f88:	460b      	mov	r3, r1
 8000f8a:	4815      	ldr	r0, [pc, #84]	; (8000fe0 <HSB_ReadCurrentModule+0x11c>)
 8000f8c:	f000 f83a 	bl	8001004 <HSB_DebugPrint>
 8000f90:	4b0e      	ldr	r3, [pc, #56]	; (8000fcc <HSB_ReadCurrentModule+0x108>)
 8000f92:	681a      	ldr	r2, [r3, #0]
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	601a      	str	r2, [r3, #0]
 8000f98:	4b10      	ldr	r3, [pc, #64]	; (8000fdc <HSB_ReadCurrentModule+0x118>)
 8000f9a:	681a      	ldr	r2, [r3, #0]
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	601a      	str	r2, [r3, #0]
 8000fa0:	bf00      	nop
 8000fa2:	3708      	adds	r7, #8
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	20000000 	.word	0x20000000
 8000fac:	20000214 	.word	0x20000214
 8000fb0:	2000023c 	.word	0x2000023c
 8000fb4:	20000218 	.word	0x20000218
 8000fb8:	20000200 	.word	0x20000200
 8000fbc:	3f4e4000 	.word	0x3f4e4000
 8000fc0:	20000204 	.word	0x20000204
 8000fc4:	43a10000 	.word	0x43a10000
 8000fc8:	40726c9b 	.word	0x40726c9b
 8000fcc:	200001fc 	.word	0x200001fc
 8000fd0:	0800acc0 	.word	0x0800acc0
 8000fd4:	2000020c 	.word	0x2000020c
 8000fd8:	20000210 	.word	0x20000210
 8000fdc:	20000208 	.word	0x20000208
 8000fe0:	0800ace8 	.word	0x0800ace8

08000fe4 <HSB_DebugPrint_Init>:
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	4603      	mov	r3, r0
 8000fec:	71fb      	strb	r3, [r7, #7]
 8000fee:	4a04      	ldr	r2, [pc, #16]	; (8001000 <HSB_DebugPrint_Init+0x1c>)
 8000ff0:	79fb      	ldrb	r3, [r7, #7]
 8000ff2:	7013      	strb	r3, [r2, #0]
 8000ff4:	bf00      	nop
 8000ff6:	370c      	adds	r7, #12
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffe:	4770      	bx	lr
 8001000:	20000004 	.word	0x20000004

08001004 <HSB_DebugPrint>:
 8001004:	b40f      	push	{r0, r1, r2, r3}
 8001006:	b580      	push	{r7, lr}
 8001008:	af00      	add	r7, sp, #0
 800100a:	4b0c      	ldr	r3, [pc, #48]	; (800103c <HSB_DebugPrint+0x38>)
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d00e      	beq.n	8001030 <HSB_DebugPrint+0x2c>
 8001012:	68b9      	ldr	r1, [r7, #8]
 8001014:	480a      	ldr	r0, [pc, #40]	; (8001040 <HSB_DebugPrint+0x3c>)
 8001016:	f007 fceb 	bl	80089f0 <siprintf>
 800101a:	4809      	ldr	r0, [pc, #36]	; (8001040 <HSB_DebugPrint+0x3c>)
 800101c:	f7ff f928 	bl	8000270 <strlen>
 8001020:	4603      	mov	r3, r0
 8001022:	b29a      	uxth	r2, r3
 8001024:	f04f 33ff 	mov.w	r3, #4294967295
 8001028:	4905      	ldr	r1, [pc, #20]	; (8001040 <HSB_DebugPrint+0x3c>)
 800102a:	4806      	ldr	r0, [pc, #24]	; (8001044 <HSB_DebugPrint+0x40>)
 800102c:	f006 faec 	bl	8007608 <HAL_UART_Transmit>
 8001030:	bf00      	nop
 8001032:	46bd      	mov	sp, r7
 8001034:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001038:	b004      	add	sp, #16
 800103a:	4770      	bx	lr
 800103c:	20000004 	.word	0x20000004
 8001040:	2000021c 	.word	0x2000021c
 8001044:	20000440 	.word	0x20000440

08001048 <HSB_VoltageModule_Init>:
uint16_t ADCData;
uint16_t MSB = 0;
uint16_t LSB = 0;
uint8_t RX_Buffer [3] = "A"; // Receive buffer i2c

void HSB_VoltageModule_Init(uint8_t adress){
 8001048:	b480      	push	{r7}
 800104a:	b083      	sub	sp, #12
 800104c:	af00      	add	r7, sp, #0
 800104e:	4603      	mov	r3, r0
 8001050:	71fb      	strb	r3, [r7, #7]
	i2cAddress = (adress << 1) | 0b0;
 8001052:	79fb      	ldrb	r3, [r7, #7]
 8001054:	005b      	lsls	r3, r3, #1
 8001056:	b2da      	uxtb	r2, r3
 8001058:	4b03      	ldr	r3, [pc, #12]	; (8001068 <HSB_VoltageModule_Init+0x20>)
 800105a:	701a      	strb	r2, [r3, #0]
}
 800105c:	bf00      	nop
 800105e:	370c      	adds	r7, #12
 8001060:	46bd      	mov	sp, r7
 8001062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001066:	4770      	bx	lr
 8001068:	20000005 	.word	0x20000005

0800106c <HSB_ReadMCP3427>:

uint16_t HSB_ReadMCP3427(int channel){
 800106c:	b580      	push	{r7, lr}
 800106e:	b086      	sub	sp, #24
 8001070:	af02      	add	r7, sp, #8
 8001072:	6078      	str	r0, [r7, #4]

	uint8_t read = 0;
 8001074:	2300      	movs	r3, #0
 8001076:	73fb      	strb	r3, [r7, #15]
	if(channel == 0){
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d103      	bne.n	8001086 <HSB_ReadMCP3427+0x1a>
		read = readCH1;
 800107e:	4b21      	ldr	r3, [pc, #132]	; (8001104 <HSB_ReadMCP3427+0x98>)
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	73fb      	strb	r3, [r7, #15]
 8001084:	e002      	b.n	800108c <HSB_ReadMCP3427+0x20>
	}else{
		read = readCH2;
 8001086:	4b20      	ldr	r3, [pc, #128]	; (8001108 <HSB_ReadMCP3427+0x9c>)
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	73fb      	strb	r3, [r7, #15]
	}
	HAL_I2C_Master_Transmit(&hi2c1,i2cAddress,&read,1,1000); //Sending in Blocking mode
 800108c:	4b1f      	ldr	r3, [pc, #124]	; (800110c <HSB_ReadMCP3427+0xa0>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	b299      	uxth	r1, r3
 8001092:	f107 020f 	add.w	r2, r7, #15
 8001096:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800109a:	9300      	str	r3, [sp, #0]
 800109c:	2301      	movs	r3, #1
 800109e:	481c      	ldr	r0, [pc, #112]	; (8001110 <HSB_ReadMCP3427+0xa4>)
 80010a0:	f002 fedc 	bl	8003e5c <HAL_I2C_Master_Transmit>
	HAL_Delay(10);
 80010a4:	200a      	movs	r0, #10
 80010a6:	f000 ffa5 	bl	8001ff4 <HAL_Delay>
	do{
		HAL_I2C_Master_Receive(&hi2c1, i2cAddress, RX_Buffer, 3, 1000);
 80010aa:	4b18      	ldr	r3, [pc, #96]	; (800110c <HSB_ReadMCP3427+0xa0>)
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	b299      	uxth	r1, r3
 80010b0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010b4:	9300      	str	r3, [sp, #0]
 80010b6:	2303      	movs	r3, #3
 80010b8:	4a16      	ldr	r2, [pc, #88]	; (8001114 <HSB_ReadMCP3427+0xa8>)
 80010ba:	4815      	ldr	r0, [pc, #84]	; (8001110 <HSB_ReadMCP3427+0xa4>)
 80010bc:	f002 ffe6 	bl	800408c <HAL_I2C_Master_Receive>
		HAL_Delay(10);
 80010c0:	200a      	movs	r0, #10
 80010c2:	f000 ff97 	bl	8001ff4 <HAL_Delay>
	}while(RX_Buffer[2] & 1<<(7) );
 80010c6:	4b13      	ldr	r3, [pc, #76]	; (8001114 <HSB_ReadMCP3427+0xa8>)
 80010c8:	789b      	ldrb	r3, [r3, #2]
 80010ca:	b25b      	sxtb	r3, r3
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	dbec      	blt.n	80010aa <HSB_ReadMCP3427+0x3e>
	MSB = (uint16_t)RX_Buffer[0] * 0x100;
 80010d0:	4b10      	ldr	r3, [pc, #64]	; (8001114 <HSB_ReadMCP3427+0xa8>)
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	b29b      	uxth	r3, r3
 80010d6:	021b      	lsls	r3, r3, #8
 80010d8:	b29a      	uxth	r2, r3
 80010da:	4b0f      	ldr	r3, [pc, #60]	; (8001118 <HSB_ReadMCP3427+0xac>)
 80010dc:	801a      	strh	r2, [r3, #0]
	LSB = (uint16_t)RX_Buffer[1];
 80010de:	4b0d      	ldr	r3, [pc, #52]	; (8001114 <HSB_ReadMCP3427+0xa8>)
 80010e0:	785b      	ldrb	r3, [r3, #1]
 80010e2:	b29a      	uxth	r2, r3
 80010e4:	4b0d      	ldr	r3, [pc, #52]	; (800111c <HSB_ReadMCP3427+0xb0>)
 80010e6:	801a      	strh	r2, [r3, #0]
	ADCData = MSB + LSB;
 80010e8:	4b0b      	ldr	r3, [pc, #44]	; (8001118 <HSB_ReadMCP3427+0xac>)
 80010ea:	881a      	ldrh	r2, [r3, #0]
 80010ec:	4b0b      	ldr	r3, [pc, #44]	; (800111c <HSB_ReadMCP3427+0xb0>)
 80010ee:	881b      	ldrh	r3, [r3, #0]
 80010f0:	4413      	add	r3, r2
 80010f2:	b29a      	uxth	r2, r3
 80010f4:	4b0a      	ldr	r3, [pc, #40]	; (8001120 <HSB_ReadMCP3427+0xb4>)
 80010f6:	801a      	strh	r2, [r3, #0]
	return ADCData;
 80010f8:	4b09      	ldr	r3, [pc, #36]	; (8001120 <HSB_ReadMCP3427+0xb4>)
 80010fa:	881b      	ldrh	r3, [r3, #0]
}
 80010fc:	4618      	mov	r0, r3
 80010fe:	3710      	adds	r7, #16
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	20000006 	.word	0x20000006
 8001108:	20000007 	.word	0x20000007
 800110c:	20000005 	.word	0x20000005
 8001110:	20000310 	.word	0x20000310
 8001114:	20000008 	.word	0x20000008
 8001118:	20000236 	.word	0x20000236
 800111c:	20000238 	.word	0x20000238
 8001120:	20000234 	.word	0x20000234

08001124 <HSB_VoltageModule>:


void HSB_VoltageModule(float* E, float* F){
 8001124:	b580      	push	{r7, lr}
 8001126:	b086      	sub	sp, #24
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
 800112c:	6039      	str	r1, [r7, #0]
	adcRawE = HSB_ReadMCP3427(0);
 800112e:	2000      	movs	r0, #0
 8001130:	f7ff ff9c 	bl	800106c <HSB_ReadMCP3427>
 8001134:	4603      	mov	r3, r0
 8001136:	461a      	mov	r2, r3
 8001138:	4b25      	ldr	r3, [pc, #148]	; (80011d0 <HSB_VoltageModule+0xac>)
 800113a:	801a      	strh	r2, [r3, #0]
	float adcVoltageE = adcRawE * ADCFactor;
 800113c:	4b24      	ldr	r3, [pc, #144]	; (80011d0 <HSB_VoltageModule+0xac>)
 800113e:	881b      	ldrh	r3, [r3, #0]
 8001140:	ee07 3a90 	vmov	s15, r3
 8001144:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001148:	ed9f 7a22 	vldr	s14, [pc, #136]	; 80011d4 <HSB_VoltageModule+0xb0>
 800114c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001150:	edc7 7a05 	vstr	s15, [r7, #20]
	float resultE = adcVoltageE * converionFactor;
 8001154:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80011d8 <HSB_VoltageModule+0xb4>
 8001158:	edd7 7a05 	vldr	s15, [r7, #20]
 800115c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001160:	edc7 7a04 	vstr	s15, [r7, #16]
	HSB_DebugPrint("Voltage Module\n\rValue E %.2f\n\r", resultE);
 8001164:	6938      	ldr	r0, [r7, #16]
 8001166:	f7ff f9ef 	bl	8000548 <__aeabi_f2d>
 800116a:	4602      	mov	r2, r0
 800116c:	460b      	mov	r3, r1
 800116e:	481b      	ldr	r0, [pc, #108]	; (80011dc <HSB_VoltageModule+0xb8>)
 8001170:	f7ff ff48 	bl	8001004 <HSB_DebugPrint>

	adcRawF = HSB_ReadMCP3427(1);
 8001174:	2001      	movs	r0, #1
 8001176:	f7ff ff79 	bl	800106c <HSB_ReadMCP3427>
 800117a:	4603      	mov	r3, r0
 800117c:	461a      	mov	r2, r3
 800117e:	4b18      	ldr	r3, [pc, #96]	; (80011e0 <HSB_VoltageModule+0xbc>)
 8001180:	801a      	strh	r2, [r3, #0]
	float adcVoltageF = adcRawF * ADCFactor;
 8001182:	4b17      	ldr	r3, [pc, #92]	; (80011e0 <HSB_VoltageModule+0xbc>)
 8001184:	881b      	ldrh	r3, [r3, #0]
 8001186:	ee07 3a90 	vmov	s15, r3
 800118a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800118e:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80011d4 <HSB_VoltageModule+0xb0>
 8001192:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001196:	edc7 7a03 	vstr	s15, [r7, #12]
	float resultF = adcVoltageF * converionFactor;
 800119a:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80011d8 <HSB_VoltageModule+0xb4>
 800119e:	edd7 7a03 	vldr	s15, [r7, #12]
 80011a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011a6:	edc7 7a02 	vstr	s15, [r7, #8]
	HSB_DebugPrint("Voltage Module\n\rValue E %.2f\n\r", resultF);
 80011aa:	68b8      	ldr	r0, [r7, #8]
 80011ac:	f7ff f9cc 	bl	8000548 <__aeabi_f2d>
 80011b0:	4602      	mov	r2, r0
 80011b2:	460b      	mov	r3, r1
 80011b4:	4809      	ldr	r0, [pc, #36]	; (80011dc <HSB_VoltageModule+0xb8>)
 80011b6:	f7ff ff25 	bl	8001004 <HSB_DebugPrint>

	*E = resultE;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	693a      	ldr	r2, [r7, #16]
 80011be:	601a      	str	r2, [r3, #0]
	*F = resultF;
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	68ba      	ldr	r2, [r7, #8]
 80011c4:	601a      	str	r2, [r3, #0]
}
 80011c6:	bf00      	nop
 80011c8:	3718      	adds	r7, #24
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	20000230 	.word	0x20000230
 80011d4:	38533333 	.word	0x38533333
 80011d8:	41aded09 	.word	0x41aded09
 80011dc:	0800ad10 	.word	0x0800ad10
 80011e0:	20000232 	.word	0x20000232

080011e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011e8:	f000 fe8f 	bl	8001f0a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011ec:	f000 f82c 	bl	8001248 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011f0:	f000 fa3a 	bl	8001668 <MX_GPIO_Init>
  MX_DMA_Init();
 80011f4:	f000 fa0a 	bl	800160c <MX_DMA_Init>
  MX_USART2_UART_Init();
 80011f8:	f000 f9d8 	bl	80015ac <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80011fc:	f000 f886 	bl	800130c <MX_ADC1_Init>
  MX_I2C1_Init();
 8001200:	f000 f91e 	bl	8001440 <MX_I2C1_Init>
  MX_CAN1_Init();
 8001204:	f000 f8e6 	bl	80013d4 <MX_CAN1_Init>
  MX_TIM2_Init();
 8001208:	f000 f95a 	bl	80014c0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HSB_DebugPrint_Init(true);
 800120c:	2001      	movs	r0, #1
 800120e:	f7ff fee9 	bl	8000fe4 <HSB_DebugPrint_Init>
  HSB_VoltageModule_Init(0x68);
 8001212:	2068      	movs	r0, #104	; 0x68
 8001214:	f7ff ff18 	bl	8001048 <HSB_VoltageModule_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  MX_ADC1_Init();
 8001218:	f000 f878 	bl	800130c <MX_ADC1_Init>
	  HSB_ReadCurrentModule(&CurrentE, &CurrentF);
 800121c:	4906      	ldr	r1, [pc, #24]	; (8001238 <main+0x54>)
 800121e:	4807      	ldr	r0, [pc, #28]	; (800123c <main+0x58>)
 8001220:	f7ff fe50 	bl	8000ec4 <HSB_ReadCurrentModule>
	  HSB_VoltageModule(&VoltageE, &VoltageF);
 8001224:	4906      	ldr	r1, [pc, #24]	; (8001240 <main+0x5c>)
 8001226:	4807      	ldr	r0, [pc, #28]	; (8001244 <main+0x60>)
 8001228:	f7ff ff7c 	bl	8001124 <HSB_VoltageModule>

	  HAL_Delay(1000);
 800122c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001230:	f000 fee0 	bl	8001ff4 <HAL_Delay>
	  MX_ADC1_Init();
 8001234:	e7f0      	b.n	8001218 <main+0x34>
 8001236:	bf00      	nop
 8001238:	200004cc 	.word	0x200004cc
 800123c:	200004c8 	.word	0x200004c8
 8001240:	200004d4 	.word	0x200004d4
 8001244:	200004d0 	.word	0x200004d0

08001248 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b096      	sub	sp, #88	; 0x58
 800124c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800124e:	f107 0314 	add.w	r3, r7, #20
 8001252:	2244      	movs	r2, #68	; 0x44
 8001254:	2100      	movs	r1, #0
 8001256:	4618      	mov	r0, r3
 8001258:	f007 fc2d 	bl	8008ab6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800125c:	463b      	mov	r3, r7
 800125e:	2200      	movs	r2, #0
 8001260:	601a      	str	r2, [r3, #0]
 8001262:	605a      	str	r2, [r3, #4]
 8001264:	609a      	str	r2, [r3, #8]
 8001266:	60da      	str	r2, [r3, #12]
 8001268:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800126a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800126e:	f004 f8d1 	bl	8005414 <HAL_PWREx_ControlVoltageScaling>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d001      	beq.n	800127c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001278:	f000 fa58 	bl	800172c <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800127c:	f004 f8ac 	bl	80053d8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001280:	4b21      	ldr	r3, [pc, #132]	; (8001308 <SystemClock_Config+0xc0>)
 8001282:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001286:	4a20      	ldr	r2, [pc, #128]	; (8001308 <SystemClock_Config+0xc0>)
 8001288:	f023 0318 	bic.w	r3, r3, #24
 800128c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001290:	2314      	movs	r3, #20
 8001292:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001294:	2301      	movs	r3, #1
 8001296:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001298:	2301      	movs	r3, #1
 800129a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800129c:	2300      	movs	r3, #0
 800129e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80012a0:	2360      	movs	r3, #96	; 0x60
 80012a2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012a4:	2302      	movs	r3, #2
 80012a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80012a8:	2301      	movs	r3, #1
 80012aa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80012ac:	2301      	movs	r3, #1
 80012ae:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 80012b0:	2310      	movs	r3, #16
 80012b2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80012b4:	2307      	movs	r3, #7
 80012b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80012b8:	2302      	movs	r3, #2
 80012ba:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80012bc:	2302      	movs	r3, #2
 80012be:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012c0:	f107 0314 	add.w	r3, r7, #20
 80012c4:	4618      	mov	r0, r3
 80012c6:	f004 f8fb 	bl	80054c0 <HAL_RCC_OscConfig>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80012d0:	f000 fa2c 	bl	800172c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012d4:	230f      	movs	r3, #15
 80012d6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012d8:	2303      	movs	r3, #3
 80012da:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012dc:	2300      	movs	r3, #0
 80012de:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012e0:	2300      	movs	r3, #0
 80012e2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012e4:	2300      	movs	r3, #0
 80012e6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80012e8:	463b      	mov	r3, r7
 80012ea:	2101      	movs	r1, #1
 80012ec:	4618      	mov	r0, r3
 80012ee:	f004 fcfb 	bl	8005ce8 <HAL_RCC_ClockConfig>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80012f8:	f000 fa18 	bl	800172c <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80012fc:	f005 f90e 	bl	800651c <HAL_RCCEx_EnableMSIPLLMode>
}
 8001300:	bf00      	nop
 8001302:	3758      	adds	r7, #88	; 0x58
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	40021000 	.word	0x40021000

0800130c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b086      	sub	sp, #24
 8001310:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001312:	463b      	mov	r3, r7
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]
 8001318:	605a      	str	r2, [r3, #4]
 800131a:	609a      	str	r2, [r3, #8]
 800131c:	60da      	str	r2, [r3, #12]
 800131e:	611a      	str	r2, [r3, #16]
 8001320:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001322:	4b29      	ldr	r3, [pc, #164]	; (80013c8 <MX_ADC1_Init+0xbc>)
 8001324:	4a29      	ldr	r2, [pc, #164]	; (80013cc <MX_ADC1_Init+0xc0>)
 8001326:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001328:	4b27      	ldr	r3, [pc, #156]	; (80013c8 <MX_ADC1_Init+0xbc>)
 800132a:	2200      	movs	r2, #0
 800132c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800132e:	4b26      	ldr	r3, [pc, #152]	; (80013c8 <MX_ADC1_Init+0xbc>)
 8001330:	2200      	movs	r2, #0
 8001332:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001334:	4b24      	ldr	r3, [pc, #144]	; (80013c8 <MX_ADC1_Init+0xbc>)
 8001336:	2200      	movs	r2, #0
 8001338:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800133a:	4b23      	ldr	r3, [pc, #140]	; (80013c8 <MX_ADC1_Init+0xbc>)
 800133c:	2201      	movs	r2, #1
 800133e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001340:	4b21      	ldr	r3, [pc, #132]	; (80013c8 <MX_ADC1_Init+0xbc>)
 8001342:	2204      	movs	r2, #4
 8001344:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001346:	4b20      	ldr	r3, [pc, #128]	; (80013c8 <MX_ADC1_Init+0xbc>)
 8001348:	2200      	movs	r2, #0
 800134a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800134c:	4b1e      	ldr	r3, [pc, #120]	; (80013c8 <MX_ADC1_Init+0xbc>)
 800134e:	2200      	movs	r2, #0
 8001350:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 8001352:	4b1d      	ldr	r3, [pc, #116]	; (80013c8 <MX_ADC1_Init+0xbc>)
 8001354:	2202      	movs	r2, #2
 8001356:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001358:	4b1b      	ldr	r3, [pc, #108]	; (80013c8 <MX_ADC1_Init+0xbc>)
 800135a:	2200      	movs	r2, #0
 800135c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001360:	4b19      	ldr	r3, [pc, #100]	; (80013c8 <MX_ADC1_Init+0xbc>)
 8001362:	2200      	movs	r2, #0
 8001364:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001366:	4b18      	ldr	r3, [pc, #96]	; (80013c8 <MX_ADC1_Init+0xbc>)
 8001368:	2200      	movs	r2, #0
 800136a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800136c:	4b16      	ldr	r3, [pc, #88]	; (80013c8 <MX_ADC1_Init+0xbc>)
 800136e:	2200      	movs	r2, #0
 8001370:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001374:	4b14      	ldr	r3, [pc, #80]	; (80013c8 <MX_ADC1_Init+0xbc>)
 8001376:	2200      	movs	r2, #0
 8001378:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800137a:	4b13      	ldr	r3, [pc, #76]	; (80013c8 <MX_ADC1_Init+0xbc>)
 800137c:	2200      	movs	r2, #0
 800137e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001382:	4811      	ldr	r0, [pc, #68]	; (80013c8 <MX_ADC1_Init+0xbc>)
 8001384:	f001 f822 	bl	80023cc <HAL_ADC_Init>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 800138e:	f000 f9cd 	bl	800172c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001392:	4b0f      	ldr	r3, [pc, #60]	; (80013d0 <MX_ADC1_Init+0xc4>)
 8001394:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001396:	2306      	movs	r3, #6
 8001398:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800139a:	2300      	movs	r3, #0
 800139c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800139e:	237f      	movs	r3, #127	; 0x7f
 80013a0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80013a2:	2304      	movs	r3, #4
 80013a4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80013a6:	2300      	movs	r3, #0
 80013a8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013aa:	463b      	mov	r3, r7
 80013ac:	4619      	mov	r1, r3
 80013ae:	4806      	ldr	r0, [pc, #24]	; (80013c8 <MX_ADC1_Init+0xbc>)
 80013b0:	f001 f9e6 	bl	8002780 <HAL_ADC_ConfigChannel>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80013ba:	f000 f9b7 	bl	800172c <Error_Handler>
//  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80013be:	bf00      	nop
 80013c0:	3718      	adds	r7, #24
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	2000023c 	.word	0x2000023c
 80013cc:	50040000 	.word	0x50040000
 80013d0:	14f00020 	.word	0x14f00020

080013d4 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80013d8:	4b17      	ldr	r3, [pc, #92]	; (8001438 <MX_CAN1_Init+0x64>)
 80013da:	4a18      	ldr	r2, [pc, #96]	; (800143c <MX_CAN1_Init+0x68>)
 80013dc:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 8;
 80013de:	4b16      	ldr	r3, [pc, #88]	; (8001438 <MX_CAN1_Init+0x64>)
 80013e0:	2208      	movs	r2, #8
 80013e2:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80013e4:	4b14      	ldr	r3, [pc, #80]	; (8001438 <MX_CAN1_Init+0x64>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80013ea:	4b13      	ldr	r3, [pc, #76]	; (8001438 <MX_CAN1_Init+0x64>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_7TQ;
 80013f0:	4b11      	ldr	r3, [pc, #68]	; (8001438 <MX_CAN1_Init+0x64>)
 80013f2:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 80013f6:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_8TQ;
 80013f8:	4b0f      	ldr	r3, [pc, #60]	; (8001438 <MX_CAN1_Init+0x64>)
 80013fa:	f44f 02e0 	mov.w	r2, #7340032	; 0x700000
 80013fe:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001400:	4b0d      	ldr	r3, [pc, #52]	; (8001438 <MX_CAN1_Init+0x64>)
 8001402:	2200      	movs	r2, #0
 8001404:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001406:	4b0c      	ldr	r3, [pc, #48]	; (8001438 <MX_CAN1_Init+0x64>)
 8001408:	2200      	movs	r2, #0
 800140a:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800140c:	4b0a      	ldr	r3, [pc, #40]	; (8001438 <MX_CAN1_Init+0x64>)
 800140e:	2200      	movs	r2, #0
 8001410:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001412:	4b09      	ldr	r3, [pc, #36]	; (8001438 <MX_CAN1_Init+0x64>)
 8001414:	2200      	movs	r2, #0
 8001416:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001418:	4b07      	ldr	r3, [pc, #28]	; (8001438 <MX_CAN1_Init+0x64>)
 800141a:	2200      	movs	r2, #0
 800141c:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800141e:	4b06      	ldr	r3, [pc, #24]	; (8001438 <MX_CAN1_Init+0x64>)
 8001420:	2200      	movs	r2, #0
 8001422:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001424:	4804      	ldr	r0, [pc, #16]	; (8001438 <MX_CAN1_Init+0x64>)
 8001426:	f001 fea7 	bl	8003178 <HAL_CAN_Init>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001430:	f000 f97c 	bl	800172c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001434:	bf00      	nop
 8001436:	bd80      	pop	{r7, pc}
 8001438:	200002e8 	.word	0x200002e8
 800143c:	40006400 	.word	0x40006400

08001440 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001444:	4b1b      	ldr	r3, [pc, #108]	; (80014b4 <MX_I2C1_Init+0x74>)
 8001446:	4a1c      	ldr	r2, [pc, #112]	; (80014b8 <MX_I2C1_Init+0x78>)
 8001448:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 800144a:	4b1a      	ldr	r3, [pc, #104]	; (80014b4 <MX_I2C1_Init+0x74>)
 800144c:	4a1b      	ldr	r2, [pc, #108]	; (80014bc <MX_I2C1_Init+0x7c>)
 800144e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001450:	4b18      	ldr	r3, [pc, #96]	; (80014b4 <MX_I2C1_Init+0x74>)
 8001452:	2200      	movs	r2, #0
 8001454:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001456:	4b17      	ldr	r3, [pc, #92]	; (80014b4 <MX_I2C1_Init+0x74>)
 8001458:	2201      	movs	r2, #1
 800145a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800145c:	4b15      	ldr	r3, [pc, #84]	; (80014b4 <MX_I2C1_Init+0x74>)
 800145e:	2200      	movs	r2, #0
 8001460:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001462:	4b14      	ldr	r3, [pc, #80]	; (80014b4 <MX_I2C1_Init+0x74>)
 8001464:	2200      	movs	r2, #0
 8001466:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001468:	4b12      	ldr	r3, [pc, #72]	; (80014b4 <MX_I2C1_Init+0x74>)
 800146a:	2200      	movs	r2, #0
 800146c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800146e:	4b11      	ldr	r3, [pc, #68]	; (80014b4 <MX_I2C1_Init+0x74>)
 8001470:	2200      	movs	r2, #0
 8001472:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001474:	4b0f      	ldr	r3, [pc, #60]	; (80014b4 <MX_I2C1_Init+0x74>)
 8001476:	2200      	movs	r2, #0
 8001478:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800147a:	480e      	ldr	r0, [pc, #56]	; (80014b4 <MX_I2C1_Init+0x74>)
 800147c:	f002 fc52 	bl	8003d24 <HAL_I2C_Init>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001486:	f000 f951 	bl	800172c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800148a:	2100      	movs	r1, #0
 800148c:	4809      	ldr	r0, [pc, #36]	; (80014b4 <MX_I2C1_Init+0x74>)
 800148e:	f003 ff0b 	bl	80052a8 <HAL_I2CEx_ConfigAnalogFilter>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d001      	beq.n	800149c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001498:	f000 f948 	bl	800172c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800149c:	2100      	movs	r1, #0
 800149e:	4805      	ldr	r0, [pc, #20]	; (80014b4 <MX_I2C1_Init+0x74>)
 80014a0:	f003 ff4d 	bl	800533e <HAL_I2CEx_ConfigDigitalFilter>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80014aa:	f000 f93f 	bl	800172c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80014ae:	bf00      	nop
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	20000310 	.word	0x20000310
 80014b8:	40005400 	.word	0x40005400
 80014bc:	00707cbb 	.word	0x00707cbb

080014c0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b08e      	sub	sp, #56	; 0x38
 80014c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014ca:	2200      	movs	r2, #0
 80014cc:	601a      	str	r2, [r3, #0]
 80014ce:	605a      	str	r2, [r3, #4]
 80014d0:	609a      	str	r2, [r3, #8]
 80014d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014d4:	f107 031c 	add.w	r3, r7, #28
 80014d8:	2200      	movs	r2, #0
 80014da:	601a      	str	r2, [r3, #0]
 80014dc:	605a      	str	r2, [r3, #4]
 80014de:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014e0:	463b      	mov	r3, r7
 80014e2:	2200      	movs	r2, #0
 80014e4:	601a      	str	r2, [r3, #0]
 80014e6:	605a      	str	r2, [r3, #4]
 80014e8:	609a      	str	r2, [r3, #8]
 80014ea:	60da      	str	r2, [r3, #12]
 80014ec:	611a      	str	r2, [r3, #16]
 80014ee:	615a      	str	r2, [r3, #20]
 80014f0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80014f2:	4b2d      	ldr	r3, [pc, #180]	; (80015a8 <MX_TIM2_Init+0xe8>)
 80014f4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80014f8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32000 - 1;
 80014fa:	4b2b      	ldr	r3, [pc, #172]	; (80015a8 <MX_TIM2_Init+0xe8>)
 80014fc:	f647 42ff 	movw	r2, #31999	; 0x7cff
 8001500:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001502:	4b29      	ldr	r3, [pc, #164]	; (80015a8 <MX_TIM2_Init+0xe8>)
 8001504:	2200      	movs	r2, #0
 8001506:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10;
 8001508:	4b27      	ldr	r3, [pc, #156]	; (80015a8 <MX_TIM2_Init+0xe8>)
 800150a:	220a      	movs	r2, #10
 800150c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800150e:	4b26      	ldr	r3, [pc, #152]	; (80015a8 <MX_TIM2_Init+0xe8>)
 8001510:	2200      	movs	r2, #0
 8001512:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001514:	4b24      	ldr	r3, [pc, #144]	; (80015a8 <MX_TIM2_Init+0xe8>)
 8001516:	2200      	movs	r2, #0
 8001518:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800151a:	4823      	ldr	r0, [pc, #140]	; (80015a8 <MX_TIM2_Init+0xe8>)
 800151c:	f005 f900 	bl	8006720 <HAL_TIM_Base_Init>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001526:	f000 f901 	bl	800172c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800152a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800152e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001530:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001534:	4619      	mov	r1, r3
 8001536:	481c      	ldr	r0, [pc, #112]	; (80015a8 <MX_TIM2_Init+0xe8>)
 8001538:	f005 fb26 	bl	8006b88 <HAL_TIM_ConfigClockSource>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001542:	f000 f8f3 	bl	800172c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001546:	4818      	ldr	r0, [pc, #96]	; (80015a8 <MX_TIM2_Init+0xe8>)
 8001548:	f005 f941 	bl	80067ce <HAL_TIM_OC_Init>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001552:	f000 f8eb 	bl	800172c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001556:	2300      	movs	r3, #0
 8001558:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800155a:	2300      	movs	r3, #0
 800155c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800155e:	f107 031c 	add.w	r3, r7, #28
 8001562:	4619      	mov	r1, r3
 8001564:	4810      	ldr	r0, [pc, #64]	; (80015a8 <MX_TIM2_Init+0xe8>)
 8001566:	f005 ff7d 	bl	8007464 <HAL_TIMEx_MasterConfigSynchronization>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001570:	f000 f8dc 	bl	800172c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_FORCED_ACTIVE;
 8001574:	2350      	movs	r3, #80	; 0x50
 8001576:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001578:	2300      	movs	r3, #0
 800157a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800157c:	2300      	movs	r3, #0
 800157e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001580:	2300      	movs	r3, #0
 8001582:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001584:	463b      	mov	r3, r7
 8001586:	2200      	movs	r2, #0
 8001588:	4619      	mov	r1, r3
 800158a:	4807      	ldr	r0, [pc, #28]	; (80015a8 <MX_TIM2_Init+0xe8>)
 800158c:	f005 fa82 	bl	8006a94 <HAL_TIM_OC_ConfigChannel>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001596:	f000 f8c9 	bl	800172c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800159a:	4803      	ldr	r0, [pc, #12]	; (80015a8 <MX_TIM2_Init+0xe8>)
 800159c:	f000 fab0 	bl	8001b00 <HAL_TIM_MspPostInit>

}
 80015a0:	bf00      	nop
 80015a2:	3738      	adds	r7, #56	; 0x38
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	200003f4 	.word	0x200003f4

080015ac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015b0:	4b14      	ldr	r3, [pc, #80]	; (8001604 <MX_USART2_UART_Init+0x58>)
 80015b2:	4a15      	ldr	r2, [pc, #84]	; (8001608 <MX_USART2_UART_Init+0x5c>)
 80015b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80015b6:	4b13      	ldr	r3, [pc, #76]	; (8001604 <MX_USART2_UART_Init+0x58>)
 80015b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015be:	4b11      	ldr	r3, [pc, #68]	; (8001604 <MX_USART2_UART_Init+0x58>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80015c4:	4b0f      	ldr	r3, [pc, #60]	; (8001604 <MX_USART2_UART_Init+0x58>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80015ca:	4b0e      	ldr	r3, [pc, #56]	; (8001604 <MX_USART2_UART_Init+0x58>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80015d0:	4b0c      	ldr	r3, [pc, #48]	; (8001604 <MX_USART2_UART_Init+0x58>)
 80015d2:	220c      	movs	r2, #12
 80015d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015d6:	4b0b      	ldr	r3, [pc, #44]	; (8001604 <MX_USART2_UART_Init+0x58>)
 80015d8:	2200      	movs	r2, #0
 80015da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015dc:	4b09      	ldr	r3, [pc, #36]	; (8001604 <MX_USART2_UART_Init+0x58>)
 80015de:	2200      	movs	r2, #0
 80015e0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015e2:	4b08      	ldr	r3, [pc, #32]	; (8001604 <MX_USART2_UART_Init+0x58>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015e8:	4b06      	ldr	r3, [pc, #24]	; (8001604 <MX_USART2_UART_Init+0x58>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80015ee:	4805      	ldr	r0, [pc, #20]	; (8001604 <MX_USART2_UART_Init+0x58>)
 80015f0:	f005 ffbc 	bl	800756c <HAL_UART_Init>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80015fa:	f000 f897 	bl	800172c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80015fe:	bf00      	nop
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	20000440 	.word	0x20000440
 8001608:	40004400 	.word	0x40004400

0800160c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001612:	4b14      	ldr	r3, [pc, #80]	; (8001664 <MX_DMA_Init+0x58>)
 8001614:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001616:	4a13      	ldr	r2, [pc, #76]	; (8001664 <MX_DMA_Init+0x58>)
 8001618:	f043 0301 	orr.w	r3, r3, #1
 800161c:	6493      	str	r3, [r2, #72]	; 0x48
 800161e:	4b11      	ldr	r3, [pc, #68]	; (8001664 <MX_DMA_Init+0x58>)
 8001620:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001622:	f003 0301 	and.w	r3, r3, #1
 8001626:	607b      	str	r3, [r7, #4]
 8001628:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800162a:	2200      	movs	r2, #0
 800162c:	2100      	movs	r1, #0
 800162e:	200b      	movs	r0, #11
 8001630:	f001 ff79 	bl	8003526 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001634:	200b      	movs	r0, #11
 8001636:	f001 ff92 	bl	800355e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800163a:	2200      	movs	r2, #0
 800163c:	2100      	movs	r1, #0
 800163e:	2010      	movs	r0, #16
 8001640:	f001 ff71 	bl	8003526 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001644:	2010      	movs	r0, #16
 8001646:	f001 ff8a 	bl	800355e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 800164a:	2200      	movs	r2, #0
 800164c:	2100      	movs	r1, #0
 800164e:	2011      	movs	r0, #17
 8001650:	f001 ff69 	bl	8003526 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001654:	2011      	movs	r0, #17
 8001656:	f001 ff82 	bl	800355e <HAL_NVIC_EnableIRQ>

}
 800165a:	bf00      	nop
 800165c:	3708      	adds	r7, #8
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	40021000 	.word	0x40021000

08001668 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b088      	sub	sp, #32
 800166c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800166e:	f107 030c 	add.w	r3, r7, #12
 8001672:	2200      	movs	r2, #0
 8001674:	601a      	str	r2, [r3, #0]
 8001676:	605a      	str	r2, [r3, #4]
 8001678:	609a      	str	r2, [r3, #8]
 800167a:	60da      	str	r2, [r3, #12]
 800167c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800167e:	4b24      	ldr	r3, [pc, #144]	; (8001710 <MX_GPIO_Init+0xa8>)
 8001680:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001682:	4a23      	ldr	r2, [pc, #140]	; (8001710 <MX_GPIO_Init+0xa8>)
 8001684:	f043 0304 	orr.w	r3, r3, #4
 8001688:	64d3      	str	r3, [r2, #76]	; 0x4c
 800168a:	4b21      	ldr	r3, [pc, #132]	; (8001710 <MX_GPIO_Init+0xa8>)
 800168c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800168e:	f003 0304 	and.w	r3, r3, #4
 8001692:	60bb      	str	r3, [r7, #8]
 8001694:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001696:	4b1e      	ldr	r3, [pc, #120]	; (8001710 <MX_GPIO_Init+0xa8>)
 8001698:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800169a:	4a1d      	ldr	r2, [pc, #116]	; (8001710 <MX_GPIO_Init+0xa8>)
 800169c:	f043 0301 	orr.w	r3, r3, #1
 80016a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016a2:	4b1b      	ldr	r3, [pc, #108]	; (8001710 <MX_GPIO_Init+0xa8>)
 80016a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016a6:	f003 0301 	and.w	r3, r3, #1
 80016aa:	607b      	str	r3, [r7, #4]
 80016ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016ae:	4b18      	ldr	r3, [pc, #96]	; (8001710 <MX_GPIO_Init+0xa8>)
 80016b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016b2:	4a17      	ldr	r2, [pc, #92]	; (8001710 <MX_GPIO_Init+0xa8>)
 80016b4:	f043 0302 	orr.w	r3, r3, #2
 80016b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016ba:	4b15      	ldr	r3, [pc, #84]	; (8001710 <MX_GPIO_Init+0xa8>)
 80016bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016be:	f003 0302 	and.w	r3, r3, #2
 80016c2:	603b      	str	r3, [r7, #0]
 80016c4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80016c6:	2200      	movs	r2, #0
 80016c8:	2108      	movs	r1, #8
 80016ca:	4812      	ldr	r0, [pc, #72]	; (8001714 <MX_GPIO_Init+0xac>)
 80016cc:	f002 fb12 	bl	8003cf4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BTN1_Pin BTN2_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin|BTN2_Pin;
 80016d0:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80016d4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016d6:	2300      	movs	r3, #0
 80016d8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016da:	2300      	movs	r3, #0
 80016dc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016de:	f107 030c 	add.w	r3, r7, #12
 80016e2:	4619      	mov	r1, r3
 80016e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016e8:	f002 f99a 	bl	8003a20 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 80016ec:	2308      	movs	r3, #8
 80016ee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016f0:	2301      	movs	r3, #1
 80016f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f4:	2300      	movs	r3, #0
 80016f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f8:	2300      	movs	r3, #0
 80016fa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 80016fc:	f107 030c 	add.w	r3, r7, #12
 8001700:	4619      	mov	r1, r3
 8001702:	4804      	ldr	r0, [pc, #16]	; (8001714 <MX_GPIO_Init+0xac>)
 8001704:	f002 f98c 	bl	8003a20 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001708:	bf00      	nop
 800170a:	3720      	adds	r7, #32
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}
 8001710:	40021000 	.word	0x40021000
 8001714:	48000400 	.word	0x48000400

08001718 <HAL_TIM_PeriodElapsedCallback>:
	  Error_Handler ();
	}
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
	//function to run on interval interupt
}
 8001720:	bf00      	nop
 8001722:	370c      	adds	r7, #12
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr

0800172c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800172c:	b480      	push	{r7}
 800172e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001730:	b672      	cpsid	i
}
 8001732:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001734:	e7fe      	b.n	8001734 <Error_Handler+0x8>
	...

08001738 <HAL_MspInit>:
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	4b0f      	ldr	r3, [pc, #60]	; (800177c <HAL_MspInit+0x44>)
 8001740:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001742:	4a0e      	ldr	r2, [pc, #56]	; (800177c <HAL_MspInit+0x44>)
 8001744:	f043 0301 	orr.w	r3, r3, #1
 8001748:	6613      	str	r3, [r2, #96]	; 0x60
 800174a:	4b0c      	ldr	r3, [pc, #48]	; (800177c <HAL_MspInit+0x44>)
 800174c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800174e:	f003 0301 	and.w	r3, r3, #1
 8001752:	607b      	str	r3, [r7, #4]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	4b09      	ldr	r3, [pc, #36]	; (800177c <HAL_MspInit+0x44>)
 8001758:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800175a:	4a08      	ldr	r2, [pc, #32]	; (800177c <HAL_MspInit+0x44>)
 800175c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001760:	6593      	str	r3, [r2, #88]	; 0x58
 8001762:	4b06      	ldr	r3, [pc, #24]	; (800177c <HAL_MspInit+0x44>)
 8001764:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001766:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800176a:	603b      	str	r3, [r7, #0]
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	bf00      	nop
 8001770:	370c      	adds	r7, #12
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	40021000 	.word	0x40021000

08001780 <HAL_ADC_MspInit>:
 8001780:	b580      	push	{r7, lr}
 8001782:	b09e      	sub	sp, #120	; 0x78
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
 8001788:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800178c:	2200      	movs	r2, #0
 800178e:	601a      	str	r2, [r3, #0]
 8001790:	605a      	str	r2, [r3, #4]
 8001792:	609a      	str	r2, [r3, #8]
 8001794:	60da      	str	r2, [r3, #12]
 8001796:	611a      	str	r2, [r3, #16]
 8001798:	f107 0310 	add.w	r3, r7, #16
 800179c:	2254      	movs	r2, #84	; 0x54
 800179e:	2100      	movs	r1, #0
 80017a0:	4618      	mov	r0, r3
 80017a2:	f007 f988 	bl	8008ab6 <memset>
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4a3b      	ldr	r2, [pc, #236]	; (8001898 <HAL_ADC_MspInit+0x118>)
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d16e      	bne.n	800188e <HAL_ADC_MspInit+0x10e>
 80017b0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80017b4:	613b      	str	r3, [r7, #16]
 80017b6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80017ba:	65bb      	str	r3, [r7, #88]	; 0x58
 80017bc:	2301      	movs	r3, #1
 80017be:	617b      	str	r3, [r7, #20]
 80017c0:	2301      	movs	r3, #1
 80017c2:	61bb      	str	r3, [r7, #24]
 80017c4:	2310      	movs	r3, #16
 80017c6:	61fb      	str	r3, [r7, #28]
 80017c8:	2307      	movs	r3, #7
 80017ca:	623b      	str	r3, [r7, #32]
 80017cc:	2302      	movs	r3, #2
 80017ce:	627b      	str	r3, [r7, #36]	; 0x24
 80017d0:	2302      	movs	r3, #2
 80017d2:	62bb      	str	r3, [r7, #40]	; 0x28
 80017d4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80017d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80017da:	f107 0310 	add.w	r3, r7, #16
 80017de:	4618      	mov	r0, r3
 80017e0:	f004 fca6 	bl	8006130 <HAL_RCCEx_PeriphCLKConfig>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <HAL_ADC_MspInit+0x6e>
 80017ea:	f7ff ff9f 	bl	800172c <Error_Handler>
 80017ee:	4b2b      	ldr	r3, [pc, #172]	; (800189c <HAL_ADC_MspInit+0x11c>)
 80017f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017f2:	4a2a      	ldr	r2, [pc, #168]	; (800189c <HAL_ADC_MspInit+0x11c>)
 80017f4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80017f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017fa:	4b28      	ldr	r3, [pc, #160]	; (800189c <HAL_ADC_MspInit+0x11c>)
 80017fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017fe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001802:	60fb      	str	r3, [r7, #12]
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	4b25      	ldr	r3, [pc, #148]	; (800189c <HAL_ADC_MspInit+0x11c>)
 8001808:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800180a:	4a24      	ldr	r2, [pc, #144]	; (800189c <HAL_ADC_MspInit+0x11c>)
 800180c:	f043 0301 	orr.w	r3, r3, #1
 8001810:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001812:	4b22      	ldr	r3, [pc, #136]	; (800189c <HAL_ADC_MspInit+0x11c>)
 8001814:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001816:	f003 0301 	and.w	r3, r3, #1
 800181a:	60bb      	str	r3, [r7, #8]
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	2303      	movs	r3, #3
 8001820:	667b      	str	r3, [r7, #100]	; 0x64
 8001822:	230b      	movs	r3, #11
 8001824:	66bb      	str	r3, [r7, #104]	; 0x68
 8001826:	2300      	movs	r3, #0
 8001828:	66fb      	str	r3, [r7, #108]	; 0x6c
 800182a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800182e:	4619      	mov	r1, r3
 8001830:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001834:	f002 f8f4 	bl	8003a20 <HAL_GPIO_Init>
 8001838:	4b19      	ldr	r3, [pc, #100]	; (80018a0 <HAL_ADC_MspInit+0x120>)
 800183a:	4a1a      	ldr	r2, [pc, #104]	; (80018a4 <HAL_ADC_MspInit+0x124>)
 800183c:	601a      	str	r2, [r3, #0]
 800183e:	4b18      	ldr	r3, [pc, #96]	; (80018a0 <HAL_ADC_MspInit+0x120>)
 8001840:	2200      	movs	r2, #0
 8001842:	605a      	str	r2, [r3, #4]
 8001844:	4b16      	ldr	r3, [pc, #88]	; (80018a0 <HAL_ADC_MspInit+0x120>)
 8001846:	2200      	movs	r2, #0
 8001848:	609a      	str	r2, [r3, #8]
 800184a:	4b15      	ldr	r3, [pc, #84]	; (80018a0 <HAL_ADC_MspInit+0x120>)
 800184c:	2200      	movs	r2, #0
 800184e:	60da      	str	r2, [r3, #12]
 8001850:	4b13      	ldr	r3, [pc, #76]	; (80018a0 <HAL_ADC_MspInit+0x120>)
 8001852:	2280      	movs	r2, #128	; 0x80
 8001854:	611a      	str	r2, [r3, #16]
 8001856:	4b12      	ldr	r3, [pc, #72]	; (80018a0 <HAL_ADC_MspInit+0x120>)
 8001858:	f44f 7280 	mov.w	r2, #256	; 0x100
 800185c:	615a      	str	r2, [r3, #20]
 800185e:	4b10      	ldr	r3, [pc, #64]	; (80018a0 <HAL_ADC_MspInit+0x120>)
 8001860:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001864:	619a      	str	r2, [r3, #24]
 8001866:	4b0e      	ldr	r3, [pc, #56]	; (80018a0 <HAL_ADC_MspInit+0x120>)
 8001868:	2200      	movs	r2, #0
 800186a:	61da      	str	r2, [r3, #28]
 800186c:	4b0c      	ldr	r3, [pc, #48]	; (80018a0 <HAL_ADC_MspInit+0x120>)
 800186e:	2200      	movs	r2, #0
 8001870:	621a      	str	r2, [r3, #32]
 8001872:	480b      	ldr	r0, [pc, #44]	; (80018a0 <HAL_ADC_MspInit+0x120>)
 8001874:	f001 fe8e 	bl	8003594 <HAL_DMA_Init>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d001      	beq.n	8001882 <HAL_ADC_MspInit+0x102>
 800187e:	f7ff ff55 	bl	800172c <Error_Handler>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	4a06      	ldr	r2, [pc, #24]	; (80018a0 <HAL_ADC_MspInit+0x120>)
 8001886:	64da      	str	r2, [r3, #76]	; 0x4c
 8001888:	4a05      	ldr	r2, [pc, #20]	; (80018a0 <HAL_ADC_MspInit+0x120>)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	6293      	str	r3, [r2, #40]	; 0x28
 800188e:	bf00      	nop
 8001890:	3778      	adds	r7, #120	; 0x78
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	50040000 	.word	0x50040000
 800189c:	40021000 	.word	0x40021000
 80018a0:	200002a0 	.word	0x200002a0
 80018a4:	40020008 	.word	0x40020008

080018a8 <HAL_CAN_MspInit>:
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b08a      	sub	sp, #40	; 0x28
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
 80018b0:	f107 0314 	add.w	r3, r7, #20
 80018b4:	2200      	movs	r2, #0
 80018b6:	601a      	str	r2, [r3, #0]
 80018b8:	605a      	str	r2, [r3, #4]
 80018ba:	609a      	str	r2, [r3, #8]
 80018bc:	60da      	str	r2, [r3, #12]
 80018be:	611a      	str	r2, [r3, #16]
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a18      	ldr	r2, [pc, #96]	; (8001928 <HAL_CAN_MspInit+0x80>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d129      	bne.n	800191e <HAL_CAN_MspInit+0x76>
 80018ca:	4b18      	ldr	r3, [pc, #96]	; (800192c <HAL_CAN_MspInit+0x84>)
 80018cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018ce:	4a17      	ldr	r2, [pc, #92]	; (800192c <HAL_CAN_MspInit+0x84>)
 80018d0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80018d4:	6593      	str	r3, [r2, #88]	; 0x58
 80018d6:	4b15      	ldr	r3, [pc, #84]	; (800192c <HAL_CAN_MspInit+0x84>)
 80018d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018de:	613b      	str	r3, [r7, #16]
 80018e0:	693b      	ldr	r3, [r7, #16]
 80018e2:	4b12      	ldr	r3, [pc, #72]	; (800192c <HAL_CAN_MspInit+0x84>)
 80018e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018e6:	4a11      	ldr	r2, [pc, #68]	; (800192c <HAL_CAN_MspInit+0x84>)
 80018e8:	f043 0301 	orr.w	r3, r3, #1
 80018ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018ee:	4b0f      	ldr	r3, [pc, #60]	; (800192c <HAL_CAN_MspInit+0x84>)
 80018f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018f2:	f003 0301 	and.w	r3, r3, #1
 80018f6:	60fb      	str	r3, [r7, #12]
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80018fe:	617b      	str	r3, [r7, #20]
 8001900:	2302      	movs	r3, #2
 8001902:	61bb      	str	r3, [r7, #24]
 8001904:	2300      	movs	r3, #0
 8001906:	61fb      	str	r3, [r7, #28]
 8001908:	2303      	movs	r3, #3
 800190a:	623b      	str	r3, [r7, #32]
 800190c:	2309      	movs	r3, #9
 800190e:	627b      	str	r3, [r7, #36]	; 0x24
 8001910:	f107 0314 	add.w	r3, r7, #20
 8001914:	4619      	mov	r1, r3
 8001916:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800191a:	f002 f881 	bl	8003a20 <HAL_GPIO_Init>
 800191e:	bf00      	nop
 8001920:	3728      	adds	r7, #40	; 0x28
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	40006400 	.word	0x40006400
 800192c:	40021000 	.word	0x40021000

08001930 <HAL_I2C_MspInit>:
 8001930:	b580      	push	{r7, lr}
 8001932:	b09e      	sub	sp, #120	; 0x78
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
 8001938:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800193c:	2200      	movs	r2, #0
 800193e:	601a      	str	r2, [r3, #0]
 8001940:	605a      	str	r2, [r3, #4]
 8001942:	609a      	str	r2, [r3, #8]
 8001944:	60da      	str	r2, [r3, #12]
 8001946:	611a      	str	r2, [r3, #16]
 8001948:	f107 0310 	add.w	r3, r7, #16
 800194c:	2254      	movs	r2, #84	; 0x54
 800194e:	2100      	movs	r1, #0
 8001950:	4618      	mov	r0, r3
 8001952:	f007 f8b0 	bl	8008ab6 <memset>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4a50      	ldr	r2, [pc, #320]	; (8001a9c <HAL_I2C_MspInit+0x16c>)
 800195c:	4293      	cmp	r3, r2
 800195e:	f040 8098 	bne.w	8001a92 <HAL_I2C_MspInit+0x162>
 8001962:	2340      	movs	r3, #64	; 0x40
 8001964:	613b      	str	r3, [r7, #16]
 8001966:	2300      	movs	r3, #0
 8001968:	63fb      	str	r3, [r7, #60]	; 0x3c
 800196a:	f107 0310 	add.w	r3, r7, #16
 800196e:	4618      	mov	r0, r3
 8001970:	f004 fbde 	bl	8006130 <HAL_RCCEx_PeriphCLKConfig>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d001      	beq.n	800197e <HAL_I2C_MspInit+0x4e>
 800197a:	f7ff fed7 	bl	800172c <Error_Handler>
 800197e:	4b48      	ldr	r3, [pc, #288]	; (8001aa0 <HAL_I2C_MspInit+0x170>)
 8001980:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001982:	4a47      	ldr	r2, [pc, #284]	; (8001aa0 <HAL_I2C_MspInit+0x170>)
 8001984:	f043 0302 	orr.w	r3, r3, #2
 8001988:	64d3      	str	r3, [r2, #76]	; 0x4c
 800198a:	4b45      	ldr	r3, [pc, #276]	; (8001aa0 <HAL_I2C_MspInit+0x170>)
 800198c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800198e:	f003 0302 	and.w	r3, r3, #2
 8001992:	60fb      	str	r3, [r7, #12]
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	23c0      	movs	r3, #192	; 0xc0
 8001998:	667b      	str	r3, [r7, #100]	; 0x64
 800199a:	2312      	movs	r3, #18
 800199c:	66bb      	str	r3, [r7, #104]	; 0x68
 800199e:	2301      	movs	r3, #1
 80019a0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80019a2:	2303      	movs	r3, #3
 80019a4:	673b      	str	r3, [r7, #112]	; 0x70
 80019a6:	2304      	movs	r3, #4
 80019a8:	677b      	str	r3, [r7, #116]	; 0x74
 80019aa:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80019ae:	4619      	mov	r1, r3
 80019b0:	483c      	ldr	r0, [pc, #240]	; (8001aa4 <HAL_I2C_MspInit+0x174>)
 80019b2:	f002 f835 	bl	8003a20 <HAL_GPIO_Init>
 80019b6:	4b3a      	ldr	r3, [pc, #232]	; (8001aa0 <HAL_I2C_MspInit+0x170>)
 80019b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019ba:	4a39      	ldr	r2, [pc, #228]	; (8001aa0 <HAL_I2C_MspInit+0x170>)
 80019bc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80019c0:	6593      	str	r3, [r2, #88]	; 0x58
 80019c2:	4b37      	ldr	r3, [pc, #220]	; (8001aa0 <HAL_I2C_MspInit+0x170>)
 80019c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019c6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019ca:	60bb      	str	r3, [r7, #8]
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	4b36      	ldr	r3, [pc, #216]	; (8001aa8 <HAL_I2C_MspInit+0x178>)
 80019d0:	4a36      	ldr	r2, [pc, #216]	; (8001aac <HAL_I2C_MspInit+0x17c>)
 80019d2:	601a      	str	r2, [r3, #0]
 80019d4:	4b34      	ldr	r3, [pc, #208]	; (8001aa8 <HAL_I2C_MspInit+0x178>)
 80019d6:	2203      	movs	r2, #3
 80019d8:	605a      	str	r2, [r3, #4]
 80019da:	4b33      	ldr	r3, [pc, #204]	; (8001aa8 <HAL_I2C_MspInit+0x178>)
 80019dc:	2200      	movs	r2, #0
 80019de:	609a      	str	r2, [r3, #8]
 80019e0:	4b31      	ldr	r3, [pc, #196]	; (8001aa8 <HAL_I2C_MspInit+0x178>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	60da      	str	r2, [r3, #12]
 80019e6:	4b30      	ldr	r3, [pc, #192]	; (8001aa8 <HAL_I2C_MspInit+0x178>)
 80019e8:	2280      	movs	r2, #128	; 0x80
 80019ea:	611a      	str	r2, [r3, #16]
 80019ec:	4b2e      	ldr	r3, [pc, #184]	; (8001aa8 <HAL_I2C_MspInit+0x178>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	615a      	str	r2, [r3, #20]
 80019f2:	4b2d      	ldr	r3, [pc, #180]	; (8001aa8 <HAL_I2C_MspInit+0x178>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	619a      	str	r2, [r3, #24]
 80019f8:	4b2b      	ldr	r3, [pc, #172]	; (8001aa8 <HAL_I2C_MspInit+0x178>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	61da      	str	r2, [r3, #28]
 80019fe:	4b2a      	ldr	r3, [pc, #168]	; (8001aa8 <HAL_I2C_MspInit+0x178>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	621a      	str	r2, [r3, #32]
 8001a04:	4828      	ldr	r0, [pc, #160]	; (8001aa8 <HAL_I2C_MspInit+0x178>)
 8001a06:	f001 fdc5 	bl	8003594 <HAL_DMA_Init>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d001      	beq.n	8001a14 <HAL_I2C_MspInit+0xe4>
 8001a10:	f7ff fe8c 	bl	800172c <Error_Handler>
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	4a24      	ldr	r2, [pc, #144]	; (8001aa8 <HAL_I2C_MspInit+0x178>)
 8001a18:	63da      	str	r2, [r3, #60]	; 0x3c
 8001a1a:	4a23      	ldr	r2, [pc, #140]	; (8001aa8 <HAL_I2C_MspInit+0x178>)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6293      	str	r3, [r2, #40]	; 0x28
 8001a20:	4b23      	ldr	r3, [pc, #140]	; (8001ab0 <HAL_I2C_MspInit+0x180>)
 8001a22:	4a24      	ldr	r2, [pc, #144]	; (8001ab4 <HAL_I2C_MspInit+0x184>)
 8001a24:	601a      	str	r2, [r3, #0]
 8001a26:	4b22      	ldr	r3, [pc, #136]	; (8001ab0 <HAL_I2C_MspInit+0x180>)
 8001a28:	2203      	movs	r2, #3
 8001a2a:	605a      	str	r2, [r3, #4]
 8001a2c:	4b20      	ldr	r3, [pc, #128]	; (8001ab0 <HAL_I2C_MspInit+0x180>)
 8001a2e:	2210      	movs	r2, #16
 8001a30:	609a      	str	r2, [r3, #8]
 8001a32:	4b1f      	ldr	r3, [pc, #124]	; (8001ab0 <HAL_I2C_MspInit+0x180>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	60da      	str	r2, [r3, #12]
 8001a38:	4b1d      	ldr	r3, [pc, #116]	; (8001ab0 <HAL_I2C_MspInit+0x180>)
 8001a3a:	2280      	movs	r2, #128	; 0x80
 8001a3c:	611a      	str	r2, [r3, #16]
 8001a3e:	4b1c      	ldr	r3, [pc, #112]	; (8001ab0 <HAL_I2C_MspInit+0x180>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	615a      	str	r2, [r3, #20]
 8001a44:	4b1a      	ldr	r3, [pc, #104]	; (8001ab0 <HAL_I2C_MspInit+0x180>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	619a      	str	r2, [r3, #24]
 8001a4a:	4b19      	ldr	r3, [pc, #100]	; (8001ab0 <HAL_I2C_MspInit+0x180>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	61da      	str	r2, [r3, #28]
 8001a50:	4b17      	ldr	r3, [pc, #92]	; (8001ab0 <HAL_I2C_MspInit+0x180>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	621a      	str	r2, [r3, #32]
 8001a56:	4816      	ldr	r0, [pc, #88]	; (8001ab0 <HAL_I2C_MspInit+0x180>)
 8001a58:	f001 fd9c 	bl	8003594 <HAL_DMA_Init>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d001      	beq.n	8001a66 <HAL_I2C_MspInit+0x136>
 8001a62:	f7ff fe63 	bl	800172c <Error_Handler>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	4a11      	ldr	r2, [pc, #68]	; (8001ab0 <HAL_I2C_MspInit+0x180>)
 8001a6a:	639a      	str	r2, [r3, #56]	; 0x38
 8001a6c:	4a10      	ldr	r2, [pc, #64]	; (8001ab0 <HAL_I2C_MspInit+0x180>)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6293      	str	r3, [r2, #40]	; 0x28
 8001a72:	2200      	movs	r2, #0
 8001a74:	2100      	movs	r1, #0
 8001a76:	201f      	movs	r0, #31
 8001a78:	f001 fd55 	bl	8003526 <HAL_NVIC_SetPriority>
 8001a7c:	201f      	movs	r0, #31
 8001a7e:	f001 fd6e 	bl	800355e <HAL_NVIC_EnableIRQ>
 8001a82:	2200      	movs	r2, #0
 8001a84:	2100      	movs	r1, #0
 8001a86:	2020      	movs	r0, #32
 8001a88:	f001 fd4d 	bl	8003526 <HAL_NVIC_SetPriority>
 8001a8c:	2020      	movs	r0, #32
 8001a8e:	f001 fd66 	bl	800355e <HAL_NVIC_EnableIRQ>
 8001a92:	bf00      	nop
 8001a94:	3778      	adds	r7, #120	; 0x78
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	40005400 	.word	0x40005400
 8001aa0:	40021000 	.word	0x40021000
 8001aa4:	48000400 	.word	0x48000400
 8001aa8:	20000364 	.word	0x20000364
 8001aac:	40020080 	.word	0x40020080
 8001ab0:	200003ac 	.word	0x200003ac
 8001ab4:	4002006c 	.word	0x4002006c

08001ab8 <HAL_TIM_Base_MspInit>:
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b084      	sub	sp, #16
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ac8:	d113      	bne.n	8001af2 <HAL_TIM_Base_MspInit+0x3a>
 8001aca:	4b0c      	ldr	r3, [pc, #48]	; (8001afc <HAL_TIM_Base_MspInit+0x44>)
 8001acc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ace:	4a0b      	ldr	r2, [pc, #44]	; (8001afc <HAL_TIM_Base_MspInit+0x44>)
 8001ad0:	f043 0301 	orr.w	r3, r3, #1
 8001ad4:	6593      	str	r3, [r2, #88]	; 0x58
 8001ad6:	4b09      	ldr	r3, [pc, #36]	; (8001afc <HAL_TIM_Base_MspInit+0x44>)
 8001ad8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ada:	f003 0301 	and.w	r3, r3, #1
 8001ade:	60fb      	str	r3, [r7, #12]
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	2100      	movs	r1, #0
 8001ae6:	201c      	movs	r0, #28
 8001ae8:	f001 fd1d 	bl	8003526 <HAL_NVIC_SetPriority>
 8001aec:	201c      	movs	r0, #28
 8001aee:	f001 fd36 	bl	800355e <HAL_NVIC_EnableIRQ>
 8001af2:	bf00      	nop
 8001af4:	3710      	adds	r7, #16
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	40021000 	.word	0x40021000

08001b00 <HAL_TIM_MspPostInit>:
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b088      	sub	sp, #32
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
 8001b08:	f107 030c 	add.w	r3, r7, #12
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	601a      	str	r2, [r3, #0]
 8001b10:	605a      	str	r2, [r3, #4]
 8001b12:	609a      	str	r2, [r3, #8]
 8001b14:	60da      	str	r2, [r3, #12]
 8001b16:	611a      	str	r2, [r3, #16]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b20:	d11c      	bne.n	8001b5c <HAL_TIM_MspPostInit+0x5c>
 8001b22:	4b10      	ldr	r3, [pc, #64]	; (8001b64 <HAL_TIM_MspPostInit+0x64>)
 8001b24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b26:	4a0f      	ldr	r2, [pc, #60]	; (8001b64 <HAL_TIM_MspPostInit+0x64>)
 8001b28:	f043 0301 	orr.w	r3, r3, #1
 8001b2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b2e:	4b0d      	ldr	r3, [pc, #52]	; (8001b64 <HAL_TIM_MspPostInit+0x64>)
 8001b30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b32:	f003 0301 	and.w	r3, r3, #1
 8001b36:	60bb      	str	r3, [r7, #8]
 8001b38:	68bb      	ldr	r3, [r7, #8]
 8001b3a:	2320      	movs	r3, #32
 8001b3c:	60fb      	str	r3, [r7, #12]
 8001b3e:	2302      	movs	r3, #2
 8001b40:	613b      	str	r3, [r7, #16]
 8001b42:	2300      	movs	r3, #0
 8001b44:	617b      	str	r3, [r7, #20]
 8001b46:	2300      	movs	r3, #0
 8001b48:	61bb      	str	r3, [r7, #24]
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	61fb      	str	r3, [r7, #28]
 8001b4e:	f107 030c 	add.w	r3, r7, #12
 8001b52:	4619      	mov	r1, r3
 8001b54:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b58:	f001 ff62 	bl	8003a20 <HAL_GPIO_Init>
 8001b5c:	bf00      	nop
 8001b5e:	3720      	adds	r7, #32
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	40021000 	.word	0x40021000

08001b68 <HAL_UART_MspInit>:
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b09e      	sub	sp, #120	; 0x78
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
 8001b70:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001b74:	2200      	movs	r2, #0
 8001b76:	601a      	str	r2, [r3, #0]
 8001b78:	605a      	str	r2, [r3, #4]
 8001b7a:	609a      	str	r2, [r3, #8]
 8001b7c:	60da      	str	r2, [r3, #12]
 8001b7e:	611a      	str	r2, [r3, #16]
 8001b80:	f107 0310 	add.w	r3, r7, #16
 8001b84:	2254      	movs	r2, #84	; 0x54
 8001b86:	2100      	movs	r1, #0
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f006 ff94 	bl	8008ab6 <memset>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a28      	ldr	r2, [pc, #160]	; (8001c34 <HAL_UART_MspInit+0xcc>)
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d148      	bne.n	8001c2a <HAL_UART_MspInit+0xc2>
 8001b98:	2302      	movs	r3, #2
 8001b9a:	613b      	str	r3, [r7, #16]
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	637b      	str	r3, [r7, #52]	; 0x34
 8001ba0:	f107 0310 	add.w	r3, r7, #16
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f004 fac3 	bl	8006130 <HAL_RCCEx_PeriphCLKConfig>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d001      	beq.n	8001bb4 <HAL_UART_MspInit+0x4c>
 8001bb0:	f7ff fdbc 	bl	800172c <Error_Handler>
 8001bb4:	4b20      	ldr	r3, [pc, #128]	; (8001c38 <HAL_UART_MspInit+0xd0>)
 8001bb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bb8:	4a1f      	ldr	r2, [pc, #124]	; (8001c38 <HAL_UART_MspInit+0xd0>)
 8001bba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bbe:	6593      	str	r3, [r2, #88]	; 0x58
 8001bc0:	4b1d      	ldr	r3, [pc, #116]	; (8001c38 <HAL_UART_MspInit+0xd0>)
 8001bc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bc8:	60fb      	str	r3, [r7, #12]
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	4b1a      	ldr	r3, [pc, #104]	; (8001c38 <HAL_UART_MspInit+0xd0>)
 8001bce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bd0:	4a19      	ldr	r2, [pc, #100]	; (8001c38 <HAL_UART_MspInit+0xd0>)
 8001bd2:	f043 0301 	orr.w	r3, r3, #1
 8001bd6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bd8:	4b17      	ldr	r3, [pc, #92]	; (8001c38 <HAL_UART_MspInit+0xd0>)
 8001bda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bdc:	f003 0301 	and.w	r3, r3, #1
 8001be0:	60bb      	str	r3, [r7, #8]
 8001be2:	68bb      	ldr	r3, [r7, #8]
 8001be4:	2304      	movs	r3, #4
 8001be6:	667b      	str	r3, [r7, #100]	; 0x64
 8001be8:	2302      	movs	r3, #2
 8001bea:	66bb      	str	r3, [r7, #104]	; 0x68
 8001bec:	2300      	movs	r3, #0
 8001bee:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001bf0:	2303      	movs	r3, #3
 8001bf2:	673b      	str	r3, [r7, #112]	; 0x70
 8001bf4:	2307      	movs	r3, #7
 8001bf6:	677b      	str	r3, [r7, #116]	; 0x74
 8001bf8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c02:	f001 ff0d 	bl	8003a20 <HAL_GPIO_Init>
 8001c06:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001c0a:	667b      	str	r3, [r7, #100]	; 0x64
 8001c0c:	2302      	movs	r3, #2
 8001c0e:	66bb      	str	r3, [r7, #104]	; 0x68
 8001c10:	2300      	movs	r3, #0
 8001c12:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001c14:	2303      	movs	r3, #3
 8001c16:	673b      	str	r3, [r7, #112]	; 0x70
 8001c18:	2303      	movs	r3, #3
 8001c1a:	677b      	str	r3, [r7, #116]	; 0x74
 8001c1c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001c20:	4619      	mov	r1, r3
 8001c22:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c26:	f001 fefb 	bl	8003a20 <HAL_GPIO_Init>
 8001c2a:	bf00      	nop
 8001c2c:	3778      	adds	r7, #120	; 0x78
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	40004400 	.word	0x40004400
 8001c38:	40021000 	.word	0x40021000

08001c3c <NMI_Handler>:
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	e7fe      	b.n	8001c40 <NMI_Handler+0x4>

08001c42 <HardFault_Handler>:
 8001c42:	b480      	push	{r7}
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	e7fe      	b.n	8001c46 <HardFault_Handler+0x4>

08001c48 <MemManage_Handler>:
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
 8001c4c:	e7fe      	b.n	8001c4c <MemManage_Handler+0x4>

08001c4e <BusFault_Handler>:
 8001c4e:	b480      	push	{r7}
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	e7fe      	b.n	8001c52 <BusFault_Handler+0x4>

08001c54 <UsageFault_Handler>:
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	e7fe      	b.n	8001c58 <UsageFault_Handler+0x4>

08001c5a <SVC_Handler>:
 8001c5a:	b480      	push	{r7}
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	bf00      	nop
 8001c60:	46bd      	mov	sp, r7
 8001c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c66:	4770      	bx	lr

08001c68 <DebugMon_Handler>:
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
 8001c6c:	bf00      	nop
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr

08001c76 <PendSV_Handler>:
 8001c76:	b480      	push	{r7}
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	bf00      	nop
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr

08001c84 <SysTick_Handler>:
 8001c84:	b580      	push	{r7, lr}
 8001c86:	af00      	add	r7, sp, #0
 8001c88:	f000 f994 	bl	8001fb4 <HAL_IncTick>
 8001c8c:	bf00      	nop
 8001c8e:	bd80      	pop	{r7, pc}

08001c90 <DMA1_Channel1_IRQHandler>:
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
 8001c94:	4802      	ldr	r0, [pc, #8]	; (8001ca0 <DMA1_Channel1_IRQHandler+0x10>)
 8001c96:	f001 fdd6 	bl	8003846 <HAL_DMA_IRQHandler>
 8001c9a:	bf00      	nop
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	200002a0 	.word	0x200002a0

08001ca4 <DMA1_Channel6_IRQHandler>:
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	4802      	ldr	r0, [pc, #8]	; (8001cb4 <DMA1_Channel6_IRQHandler+0x10>)
 8001caa:	f001 fdcc 	bl	8003846 <HAL_DMA_IRQHandler>
 8001cae:	bf00      	nop
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	200003ac 	.word	0x200003ac

08001cb8 <DMA1_Channel7_IRQHandler>:
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	4802      	ldr	r0, [pc, #8]	; (8001cc8 <DMA1_Channel7_IRQHandler+0x10>)
 8001cbe:	f001 fdc2 	bl	8003846 <HAL_DMA_IRQHandler>
 8001cc2:	bf00      	nop
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	20000364 	.word	0x20000364

08001ccc <TIM2_IRQHandler>:
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	af00      	add	r7, sp, #0
 8001cd0:	4802      	ldr	r0, [pc, #8]	; (8001cdc <TIM2_IRQHandler+0x10>)
 8001cd2:	f004 fddd 	bl	8006890 <HAL_TIM_IRQHandler>
 8001cd6:	bf00      	nop
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	200003f4 	.word	0x200003f4

08001ce0 <I2C1_EV_IRQHandler>:
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	af00      	add	r7, sp, #0
 8001ce4:	4802      	ldr	r0, [pc, #8]	; (8001cf0 <I2C1_EV_IRQHandler+0x10>)
 8001ce6:	f002 fac7 	bl	8004278 <HAL_I2C_EV_IRQHandler>
 8001cea:	bf00      	nop
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	20000310 	.word	0x20000310

08001cf4 <I2C1_ER_IRQHandler>:
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
 8001cf8:	4802      	ldr	r0, [pc, #8]	; (8001d04 <I2C1_ER_IRQHandler+0x10>)
 8001cfa:	f002 fad7 	bl	80042ac <HAL_I2C_ER_IRQHandler>
 8001cfe:	bf00      	nop
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	20000310 	.word	0x20000310

08001d08 <_getpid>:
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	4618      	mov	r0, r3
 8001d10:	46bd      	mov	sp, r7
 8001d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d16:	4770      	bx	lr

08001d18 <_kill>:
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b082      	sub	sp, #8
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
 8001d20:	6039      	str	r1, [r7, #0]
 8001d22:	f006 ff1b 	bl	8008b5c <__errno>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2216      	movs	r2, #22
 8001d2a:	601a      	str	r2, [r3, #0]
 8001d2c:	f04f 33ff 	mov.w	r3, #4294967295
 8001d30:	4618      	mov	r0, r3
 8001d32:	3708      	adds	r7, #8
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}

08001d38 <_exit>:
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b082      	sub	sp, #8
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
 8001d40:	f04f 31ff 	mov.w	r1, #4294967295
 8001d44:	6878      	ldr	r0, [r7, #4]
 8001d46:	f7ff ffe7 	bl	8001d18 <_kill>
 8001d4a:	e7fe      	b.n	8001d4a <_exit+0x12>

08001d4c <_read>:
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b086      	sub	sp, #24
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	60f8      	str	r0, [r7, #12]
 8001d54:	60b9      	str	r1, [r7, #8]
 8001d56:	607a      	str	r2, [r7, #4]
 8001d58:	2300      	movs	r3, #0
 8001d5a:	617b      	str	r3, [r7, #20]
 8001d5c:	e00a      	b.n	8001d74 <_read+0x28>
 8001d5e:	f3af 8000 	nop.w
 8001d62:	4601      	mov	r1, r0
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	1c5a      	adds	r2, r3, #1
 8001d68:	60ba      	str	r2, [r7, #8]
 8001d6a:	b2ca      	uxtb	r2, r1
 8001d6c:	701a      	strb	r2, [r3, #0]
 8001d6e:	697b      	ldr	r3, [r7, #20]
 8001d70:	3301      	adds	r3, #1
 8001d72:	617b      	str	r3, [r7, #20]
 8001d74:	697a      	ldr	r2, [r7, #20]
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	429a      	cmp	r2, r3
 8001d7a:	dbf0      	blt.n	8001d5e <_read+0x12>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3718      	adds	r7, #24
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}

08001d86 <_write>:
 8001d86:	b580      	push	{r7, lr}
 8001d88:	b086      	sub	sp, #24
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	60f8      	str	r0, [r7, #12]
 8001d8e:	60b9      	str	r1, [r7, #8]
 8001d90:	607a      	str	r2, [r7, #4]
 8001d92:	2300      	movs	r3, #0
 8001d94:	617b      	str	r3, [r7, #20]
 8001d96:	e009      	b.n	8001dac <_write+0x26>
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	1c5a      	adds	r2, r3, #1
 8001d9c:	60ba      	str	r2, [r7, #8]
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	4618      	mov	r0, r3
 8001da2:	f3af 8000 	nop.w
 8001da6:	697b      	ldr	r3, [r7, #20]
 8001da8:	3301      	adds	r3, #1
 8001daa:	617b      	str	r3, [r7, #20]
 8001dac:	697a      	ldr	r2, [r7, #20]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	429a      	cmp	r2, r3
 8001db2:	dbf1      	blt.n	8001d98 <_write+0x12>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	4618      	mov	r0, r3
 8001db8:	3718      	adds	r7, #24
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}

08001dbe <_close>:
 8001dbe:	b480      	push	{r7}
 8001dc0:	b083      	sub	sp, #12
 8001dc2:	af00      	add	r7, sp, #0
 8001dc4:	6078      	str	r0, [r7, #4]
 8001dc6:	f04f 33ff 	mov.w	r3, #4294967295
 8001dca:	4618      	mov	r0, r3
 8001dcc:	370c      	adds	r7, #12
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr

08001dd6 <_fstat>:
 8001dd6:	b480      	push	{r7}
 8001dd8:	b083      	sub	sp, #12
 8001dda:	af00      	add	r7, sp, #0
 8001ddc:	6078      	str	r0, [r7, #4]
 8001dde:	6039      	str	r1, [r7, #0]
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001de6:	605a      	str	r2, [r3, #4]
 8001de8:	2300      	movs	r3, #0
 8001dea:	4618      	mov	r0, r3
 8001dec:	370c      	adds	r7, #12
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr

08001df6 <_isatty>:
 8001df6:	b480      	push	{r7}
 8001df8:	b083      	sub	sp, #12
 8001dfa:	af00      	add	r7, sp, #0
 8001dfc:	6078      	str	r0, [r7, #4]
 8001dfe:	2301      	movs	r3, #1
 8001e00:	4618      	mov	r0, r3
 8001e02:	370c      	adds	r7, #12
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr

08001e0c <_lseek>:
 8001e0c:	b480      	push	{r7}
 8001e0e:	b085      	sub	sp, #20
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	60f8      	str	r0, [r7, #12]
 8001e14:	60b9      	str	r1, [r7, #8]
 8001e16:	607a      	str	r2, [r7, #4]
 8001e18:	2300      	movs	r3, #0
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	3714      	adds	r7, #20
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e24:	4770      	bx	lr
	...

08001e28 <_sbrk>:
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b086      	sub	sp, #24
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
 8001e30:	4a14      	ldr	r2, [pc, #80]	; (8001e84 <_sbrk+0x5c>)
 8001e32:	4b15      	ldr	r3, [pc, #84]	; (8001e88 <_sbrk+0x60>)
 8001e34:	1ad3      	subs	r3, r2, r3
 8001e36:	617b      	str	r3, [r7, #20]
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	613b      	str	r3, [r7, #16]
 8001e3c:	4b13      	ldr	r3, [pc, #76]	; (8001e8c <_sbrk+0x64>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d102      	bne.n	8001e4a <_sbrk+0x22>
 8001e44:	4b11      	ldr	r3, [pc, #68]	; (8001e8c <_sbrk+0x64>)
 8001e46:	4a12      	ldr	r2, [pc, #72]	; (8001e90 <_sbrk+0x68>)
 8001e48:	601a      	str	r2, [r3, #0]
 8001e4a:	4b10      	ldr	r3, [pc, #64]	; (8001e8c <_sbrk+0x64>)
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	4413      	add	r3, r2
 8001e52:	693a      	ldr	r2, [r7, #16]
 8001e54:	429a      	cmp	r2, r3
 8001e56:	d207      	bcs.n	8001e68 <_sbrk+0x40>
 8001e58:	f006 fe80 	bl	8008b5c <__errno>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	220c      	movs	r2, #12
 8001e60:	601a      	str	r2, [r3, #0]
 8001e62:	f04f 33ff 	mov.w	r3, #4294967295
 8001e66:	e009      	b.n	8001e7c <_sbrk+0x54>
 8001e68:	4b08      	ldr	r3, [pc, #32]	; (8001e8c <_sbrk+0x64>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	60fb      	str	r3, [r7, #12]
 8001e6e:	4b07      	ldr	r3, [pc, #28]	; (8001e8c <_sbrk+0x64>)
 8001e70:	681a      	ldr	r2, [r3, #0]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	4413      	add	r3, r2
 8001e76:	4a05      	ldr	r2, [pc, #20]	; (8001e8c <_sbrk+0x64>)
 8001e78:	6013      	str	r3, [r2, #0]
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3718      	adds	r7, #24
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	20010000 	.word	0x20010000
 8001e88:	00000400 	.word	0x00000400
 8001e8c:	200004d8 	.word	0x200004d8
 8001e90:	20000630 	.word	0x20000630

08001e94 <SystemInit>:
 8001e94:	b480      	push	{r7}
 8001e96:	af00      	add	r7, sp, #0
 8001e98:	4b06      	ldr	r3, [pc, #24]	; (8001eb4 <SystemInit+0x20>)
 8001e9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e9e:	4a05      	ldr	r2, [pc, #20]	; (8001eb4 <SystemInit+0x20>)
 8001ea0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ea4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8001ea8:	bf00      	nop
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb0:	4770      	bx	lr
 8001eb2:	bf00      	nop
 8001eb4:	e000ed00 	.word	0xe000ed00

08001eb8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001eb8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ef0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ebc:	f7ff ffea 	bl	8001e94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ec0:	480c      	ldr	r0, [pc, #48]	; (8001ef4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ec2:	490d      	ldr	r1, [pc, #52]	; (8001ef8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ec4:	4a0d      	ldr	r2, [pc, #52]	; (8001efc <LoopForever+0xe>)
  movs r3, #0
 8001ec6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ec8:	e002      	b.n	8001ed0 <LoopCopyDataInit>

08001eca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001eca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ecc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ece:	3304      	adds	r3, #4

08001ed0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ed0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ed2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ed4:	d3f9      	bcc.n	8001eca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ed6:	4a0a      	ldr	r2, [pc, #40]	; (8001f00 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ed8:	4c0a      	ldr	r4, [pc, #40]	; (8001f04 <LoopForever+0x16>)
  movs r3, #0
 8001eda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001edc:	e001      	b.n	8001ee2 <LoopFillZerobss>

08001ede <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ede:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ee0:	3204      	adds	r2, #4

08001ee2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ee2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ee4:	d3fb      	bcc.n	8001ede <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ee6:	f006 fe3f 	bl	8008b68 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001eea:	f7ff f97b 	bl	80011e4 <main>

08001eee <LoopForever>:

LoopForever:
    b LoopForever
 8001eee:	e7fe      	b.n	8001eee <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001ef0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001ef4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ef8:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001efc:	0800b0fc 	.word	0x0800b0fc
  ldr r2, =_sbss
 8001f00:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001f04:	2000062c 	.word	0x2000062c

08001f08 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001f08:	e7fe      	b.n	8001f08 <ADC1_IRQHandler>

08001f0a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f0a:	b580      	push	{r7, lr}
 8001f0c:	b082      	sub	sp, #8
 8001f0e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001f10:	2300      	movs	r3, #0
 8001f12:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f14:	2003      	movs	r0, #3
 8001f16:	f001 fafb 	bl	8003510 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f1a:	2000      	movs	r0, #0
 8001f1c:	f000 f80e 	bl	8001f3c <HAL_InitTick>
 8001f20:	4603      	mov	r3, r0
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d002      	beq.n	8001f2c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001f26:	2301      	movs	r3, #1
 8001f28:	71fb      	strb	r3, [r7, #7]
 8001f2a:	e001      	b.n	8001f30 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001f2c:	f7ff fc04 	bl	8001738 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001f30:	79fb      	ldrb	r3, [r7, #7]
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	3708      	adds	r7, #8
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}
	...

08001f3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b084      	sub	sp, #16
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001f44:	2300      	movs	r3, #0
 8001f46:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001f48:	4b17      	ldr	r3, [pc, #92]	; (8001fa8 <HAL_InitTick+0x6c>)
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d023      	beq.n	8001f98 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001f50:	4b16      	ldr	r3, [pc, #88]	; (8001fac <HAL_InitTick+0x70>)
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	4b14      	ldr	r3, [pc, #80]	; (8001fa8 <HAL_InitTick+0x6c>)
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	4619      	mov	r1, r3
 8001f5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f62:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f66:	4618      	mov	r0, r3
 8001f68:	f001 fb07 	bl	800357a <HAL_SYSTICK_Config>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d10f      	bne.n	8001f92 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2b0f      	cmp	r3, #15
 8001f76:	d809      	bhi.n	8001f8c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f78:	2200      	movs	r2, #0
 8001f7a:	6879      	ldr	r1, [r7, #4]
 8001f7c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f80:	f001 fad1 	bl	8003526 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f84:	4a0a      	ldr	r2, [pc, #40]	; (8001fb0 <HAL_InitTick+0x74>)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6013      	str	r3, [r2, #0]
 8001f8a:	e007      	b.n	8001f9c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	73fb      	strb	r3, [r7, #15]
 8001f90:	e004      	b.n	8001f9c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001f92:	2301      	movs	r3, #1
 8001f94:	73fb      	strb	r3, [r7, #15]
 8001f96:	e001      	b.n	8001f9c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001f9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3710      	adds	r7, #16
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	20000014 	.word	0x20000014
 8001fac:	2000000c 	.word	0x2000000c
 8001fb0:	20000010 	.word	0x20000010

08001fb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001fb8:	4b06      	ldr	r3, [pc, #24]	; (8001fd4 <HAL_IncTick+0x20>)
 8001fba:	781b      	ldrb	r3, [r3, #0]
 8001fbc:	461a      	mov	r2, r3
 8001fbe:	4b06      	ldr	r3, [pc, #24]	; (8001fd8 <HAL_IncTick+0x24>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4413      	add	r3, r2
 8001fc4:	4a04      	ldr	r2, [pc, #16]	; (8001fd8 <HAL_IncTick+0x24>)
 8001fc6:	6013      	str	r3, [r2, #0]
}
 8001fc8:	bf00      	nop
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr
 8001fd2:	bf00      	nop
 8001fd4:	20000014 	.word	0x20000014
 8001fd8:	200004dc 	.word	0x200004dc

08001fdc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  return uwTick;
 8001fe0:	4b03      	ldr	r3, [pc, #12]	; (8001ff0 <HAL_GetTick+0x14>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr
 8001fee:	bf00      	nop
 8001ff0:	200004dc 	.word	0x200004dc

08001ff4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b084      	sub	sp, #16
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ffc:	f7ff ffee 	bl	8001fdc <HAL_GetTick>
 8002000:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	f1b3 3fff 	cmp.w	r3, #4294967295
 800200c:	d005      	beq.n	800201a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800200e:	4b0a      	ldr	r3, [pc, #40]	; (8002038 <HAL_Delay+0x44>)
 8002010:	781b      	ldrb	r3, [r3, #0]
 8002012:	461a      	mov	r2, r3
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	4413      	add	r3, r2
 8002018:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800201a:	bf00      	nop
 800201c:	f7ff ffde 	bl	8001fdc <HAL_GetTick>
 8002020:	4602      	mov	r2, r0
 8002022:	68bb      	ldr	r3, [r7, #8]
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	68fa      	ldr	r2, [r7, #12]
 8002028:	429a      	cmp	r2, r3
 800202a:	d8f7      	bhi.n	800201c <HAL_Delay+0x28>
  {
  }
}
 800202c:	bf00      	nop
 800202e:	bf00      	nop
 8002030:	3710      	adds	r7, #16
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	20000014 	.word	0x20000014

0800203c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800203c:	b480      	push	{r7}
 800203e:	b083      	sub	sp, #12
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
 8002044:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	689b      	ldr	r3, [r3, #8]
 800204a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	431a      	orrs	r2, r3
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	609a      	str	r2, [r3, #8]
}
 8002056:	bf00      	nop
 8002058:	370c      	adds	r7, #12
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr

08002062 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002062:	b480      	push	{r7}
 8002064:	b083      	sub	sp, #12
 8002066:	af00      	add	r7, sp, #0
 8002068:	6078      	str	r0, [r7, #4]
 800206a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	431a      	orrs	r2, r3
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	609a      	str	r2, [r3, #8]
}
 800207c:	bf00      	nop
 800207e:	370c      	adds	r7, #12
 8002080:	46bd      	mov	sp, r7
 8002082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002086:	4770      	bx	lr

08002088 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002088:	b480      	push	{r7}
 800208a:	b083      	sub	sp, #12
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002098:	4618      	mov	r0, r3
 800209a:	370c      	adds	r7, #12
 800209c:	46bd      	mov	sp, r7
 800209e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a2:	4770      	bx	lr

080020a4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b087      	sub	sp, #28
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	60f8      	str	r0, [r7, #12]
 80020ac:	60b9      	str	r1, [r7, #8]
 80020ae:	607a      	str	r2, [r7, #4]
 80020b0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	3360      	adds	r3, #96	; 0x60
 80020b6:	461a      	mov	r2, r3
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	4413      	add	r3, r2
 80020be:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	4b08      	ldr	r3, [pc, #32]	; (80020e8 <LL_ADC_SetOffset+0x44>)
 80020c6:	4013      	ands	r3, r2
 80020c8:	687a      	ldr	r2, [r7, #4]
 80020ca:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80020ce:	683a      	ldr	r2, [r7, #0]
 80020d0:	430a      	orrs	r2, r1
 80020d2:	4313      	orrs	r3, r2
 80020d4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80020dc:	bf00      	nop
 80020de:	371c      	adds	r7, #28
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr
 80020e8:	03fff000 	.word	0x03fff000

080020ec <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b085      	sub	sp, #20
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
 80020f4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	3360      	adds	r3, #96	; 0x60
 80020fa:	461a      	mov	r2, r3
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	009b      	lsls	r3, r3, #2
 8002100:	4413      	add	r3, r2
 8002102:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800210c:	4618      	mov	r0, r3
 800210e:	3714      	adds	r7, #20
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002118:	b480      	push	{r7}
 800211a:	b087      	sub	sp, #28
 800211c:	af00      	add	r7, sp, #0
 800211e:	60f8      	str	r0, [r7, #12]
 8002120:	60b9      	str	r1, [r7, #8]
 8002122:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	3360      	adds	r3, #96	; 0x60
 8002128:	461a      	mov	r2, r3
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	4413      	add	r3, r2
 8002130:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	431a      	orrs	r2, r3
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002142:	bf00      	nop
 8002144:	371c      	adds	r7, #28
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr

0800214e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800214e:	b480      	push	{r7}
 8002150:	b083      	sub	sp, #12
 8002152:	af00      	add	r7, sp, #0
 8002154:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	68db      	ldr	r3, [r3, #12]
 800215a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800215e:	2b00      	cmp	r3, #0
 8002160:	d101      	bne.n	8002166 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002162:	2301      	movs	r3, #1
 8002164:	e000      	b.n	8002168 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002166:	2300      	movs	r3, #0
}
 8002168:	4618      	mov	r0, r3
 800216a:	370c      	adds	r7, #12
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr

08002174 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002174:	b480      	push	{r7}
 8002176:	b087      	sub	sp, #28
 8002178:	af00      	add	r7, sp, #0
 800217a:	60f8      	str	r0, [r7, #12]
 800217c:	60b9      	str	r1, [r7, #8]
 800217e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	3330      	adds	r3, #48	; 0x30
 8002184:	461a      	mov	r2, r3
 8002186:	68bb      	ldr	r3, [r7, #8]
 8002188:	0a1b      	lsrs	r3, r3, #8
 800218a:	009b      	lsls	r3, r3, #2
 800218c:	f003 030c 	and.w	r3, r3, #12
 8002190:	4413      	add	r3, r2
 8002192:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	f003 031f 	and.w	r3, r3, #31
 800219e:	211f      	movs	r1, #31
 80021a0:	fa01 f303 	lsl.w	r3, r1, r3
 80021a4:	43db      	mvns	r3, r3
 80021a6:	401a      	ands	r2, r3
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	0e9b      	lsrs	r3, r3, #26
 80021ac:	f003 011f 	and.w	r1, r3, #31
 80021b0:	68bb      	ldr	r3, [r7, #8]
 80021b2:	f003 031f 	and.w	r3, r3, #31
 80021b6:	fa01 f303 	lsl.w	r3, r1, r3
 80021ba:	431a      	orrs	r2, r3
 80021bc:	697b      	ldr	r3, [r7, #20]
 80021be:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80021c0:	bf00      	nop
 80021c2:	371c      	adds	r7, #28
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr

080021cc <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b087      	sub	sp, #28
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	60f8      	str	r0, [r7, #12]
 80021d4:	60b9      	str	r1, [r7, #8]
 80021d6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	3314      	adds	r3, #20
 80021dc:	461a      	mov	r2, r3
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	0e5b      	lsrs	r3, r3, #25
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	f003 0304 	and.w	r3, r3, #4
 80021e8:	4413      	add	r3, r2
 80021ea:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	0d1b      	lsrs	r3, r3, #20
 80021f4:	f003 031f 	and.w	r3, r3, #31
 80021f8:	2107      	movs	r1, #7
 80021fa:	fa01 f303 	lsl.w	r3, r1, r3
 80021fe:	43db      	mvns	r3, r3
 8002200:	401a      	ands	r2, r3
 8002202:	68bb      	ldr	r3, [r7, #8]
 8002204:	0d1b      	lsrs	r3, r3, #20
 8002206:	f003 031f 	and.w	r3, r3, #31
 800220a:	6879      	ldr	r1, [r7, #4]
 800220c:	fa01 f303 	lsl.w	r3, r1, r3
 8002210:	431a      	orrs	r2, r3
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002216:	bf00      	nop
 8002218:	371c      	adds	r7, #28
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr
	...

08002224 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002224:	b480      	push	{r7}
 8002226:	b085      	sub	sp, #20
 8002228:	af00      	add	r7, sp, #0
 800222a:	60f8      	str	r0, [r7, #12]
 800222c:	60b9      	str	r1, [r7, #8]
 800222e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800223c:	43db      	mvns	r3, r3
 800223e:	401a      	ands	r2, r3
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	f003 0318 	and.w	r3, r3, #24
 8002246:	4908      	ldr	r1, [pc, #32]	; (8002268 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002248:	40d9      	lsrs	r1, r3
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	400b      	ands	r3, r1
 800224e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002252:	431a      	orrs	r2, r3
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800225a:	bf00      	nop
 800225c:	3714      	adds	r7, #20
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr
 8002266:	bf00      	nop
 8002268:	0007ffff 	.word	0x0007ffff

0800226c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800226c:	b480      	push	{r7}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800227c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002280:	687a      	ldr	r2, [r7, #4]
 8002282:	6093      	str	r3, [r2, #8]
}
 8002284:	bf00      	nop
 8002286:	370c      	adds	r7, #12
 8002288:	46bd      	mov	sp, r7
 800228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228e:	4770      	bx	lr

08002290 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002290:	b480      	push	{r7}
 8002292:	b083      	sub	sp, #12
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80022a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80022a4:	d101      	bne.n	80022aa <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80022a6:	2301      	movs	r3, #1
 80022a8:	e000      	b.n	80022ac <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80022aa:	2300      	movs	r3, #0
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	370c      	adds	r7, #12
 80022b0:	46bd      	mov	sp, r7
 80022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b6:	4770      	bx	lr

080022b8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80022c8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80022cc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80022d4:	bf00      	nop
 80022d6:	370c      	adds	r7, #12
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr

080022e0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022f0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80022f4:	d101      	bne.n	80022fa <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80022f6:	2301      	movs	r3, #1
 80022f8:	e000      	b.n	80022fc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80022fa:	2300      	movs	r3, #0
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	370c      	adds	r7, #12
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr

08002308 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002308:	b480      	push	{r7}
 800230a:	b083      	sub	sp, #12
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	689b      	ldr	r3, [r3, #8]
 8002314:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002318:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800231c:	f043 0201 	orr.w	r2, r3, #1
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002324:	bf00      	nop
 8002326:	370c      	adds	r7, #12
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr

08002330 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002330:	b480      	push	{r7}
 8002332:	b083      	sub	sp, #12
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	f003 0301 	and.w	r3, r3, #1
 8002340:	2b01      	cmp	r3, #1
 8002342:	d101      	bne.n	8002348 <LL_ADC_IsEnabled+0x18>
 8002344:	2301      	movs	r3, #1
 8002346:	e000      	b.n	800234a <LL_ADC_IsEnabled+0x1a>
 8002348:	2300      	movs	r3, #0
}
 800234a:	4618      	mov	r0, r3
 800234c:	370c      	adds	r7, #12
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr

08002356 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002356:	b480      	push	{r7}
 8002358:	b083      	sub	sp, #12
 800235a:	af00      	add	r7, sp, #0
 800235c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	689b      	ldr	r3, [r3, #8]
 8002362:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002366:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800236a:	f043 0204 	orr.w	r2, r3, #4
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002372:	bf00      	nop
 8002374:	370c      	adds	r7, #12
 8002376:	46bd      	mov	sp, r7
 8002378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237c:	4770      	bx	lr

0800237e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800237e:	b480      	push	{r7}
 8002380:	b083      	sub	sp, #12
 8002382:	af00      	add	r7, sp, #0
 8002384:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	689b      	ldr	r3, [r3, #8]
 800238a:	f003 0304 	and.w	r3, r3, #4
 800238e:	2b04      	cmp	r3, #4
 8002390:	d101      	bne.n	8002396 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002392:	2301      	movs	r3, #1
 8002394:	e000      	b.n	8002398 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002396:	2300      	movs	r3, #0
}
 8002398:	4618      	mov	r0, r3
 800239a:	370c      	adds	r7, #12
 800239c:	46bd      	mov	sp, r7
 800239e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a2:	4770      	bx	lr

080023a4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b083      	sub	sp, #12
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	f003 0308 	and.w	r3, r3, #8
 80023b4:	2b08      	cmp	r3, #8
 80023b6:	d101      	bne.n	80023bc <LL_ADC_INJ_IsConversionOngoing+0x18>
 80023b8:	2301      	movs	r3, #1
 80023ba:	e000      	b.n	80023be <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80023bc:	2300      	movs	r3, #0
}
 80023be:	4618      	mov	r0, r3
 80023c0:	370c      	adds	r7, #12
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr
	...

080023cc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b088      	sub	sp, #32
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023d4:	2300      	movs	r3, #0
 80023d6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80023d8:	2300      	movs	r3, #0
 80023da:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d101      	bne.n	80023e6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e126      	b.n	8002634 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	691b      	ldr	r3, [r3, #16]
 80023ea:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d109      	bne.n	8002408 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80023f4:	6878      	ldr	r0, [r7, #4]
 80023f6:	f7ff f9c3 	bl	8001780 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2200      	movs	r2, #0
 80023fe:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2200      	movs	r2, #0
 8002404:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4618      	mov	r0, r3
 800240e:	f7ff ff3f 	bl	8002290 <LL_ADC_IsDeepPowerDownEnabled>
 8002412:	4603      	mov	r3, r0
 8002414:	2b00      	cmp	r3, #0
 8002416:	d004      	beq.n	8002422 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4618      	mov	r0, r3
 800241e:	f7ff ff25 	bl	800226c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4618      	mov	r0, r3
 8002428:	f7ff ff5a 	bl	80022e0 <LL_ADC_IsInternalRegulatorEnabled>
 800242c:	4603      	mov	r3, r0
 800242e:	2b00      	cmp	r3, #0
 8002430:	d115      	bne.n	800245e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4618      	mov	r0, r3
 8002438:	f7ff ff3e 	bl	80022b8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800243c:	4b7f      	ldr	r3, [pc, #508]	; (800263c <HAL_ADC_Init+0x270>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	099b      	lsrs	r3, r3, #6
 8002442:	4a7f      	ldr	r2, [pc, #508]	; (8002640 <HAL_ADC_Init+0x274>)
 8002444:	fba2 2303 	umull	r2, r3, r2, r3
 8002448:	099b      	lsrs	r3, r3, #6
 800244a:	3301      	adds	r3, #1
 800244c:	005b      	lsls	r3, r3, #1
 800244e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002450:	e002      	b.n	8002458 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	3b01      	subs	r3, #1
 8002456:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d1f9      	bne.n	8002452 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4618      	mov	r0, r3
 8002464:	f7ff ff3c 	bl	80022e0 <LL_ADC_IsInternalRegulatorEnabled>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d10d      	bne.n	800248a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002472:	f043 0210 	orr.w	r2, r3, #16
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800247e:	f043 0201 	orr.w	r2, r3, #1
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4618      	mov	r0, r3
 8002490:	f7ff ff75 	bl	800237e <LL_ADC_REG_IsConversionOngoing>
 8002494:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800249a:	f003 0310 	and.w	r3, r3, #16
 800249e:	2b00      	cmp	r3, #0
 80024a0:	f040 80bf 	bne.w	8002622 <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	f040 80bb 	bne.w	8002622 <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024b0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80024b4:	f043 0202 	orr.w	r2, r3, #2
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4618      	mov	r0, r3
 80024c2:	f7ff ff35 	bl	8002330 <LL_ADC_IsEnabled>
 80024c6:	4603      	mov	r3, r0
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d10b      	bne.n	80024e4 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80024cc:	485d      	ldr	r0, [pc, #372]	; (8002644 <HAL_ADC_Init+0x278>)
 80024ce:	f7ff ff2f 	bl	8002330 <LL_ADC_IsEnabled>
 80024d2:	4603      	mov	r3, r0
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d105      	bne.n	80024e4 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	4619      	mov	r1, r3
 80024de:	485a      	ldr	r0, [pc, #360]	; (8002648 <HAL_ADC_Init+0x27c>)
 80024e0:	f7ff fdac 	bl	800203c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	7e5b      	ldrb	r3, [r3, #25]
 80024e8:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80024ee:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80024f4:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80024fa:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002502:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002504:	4313      	orrs	r3, r2
 8002506:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800250e:	2b01      	cmp	r3, #1
 8002510:	d106      	bne.n	8002520 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002516:	3b01      	subs	r3, #1
 8002518:	045b      	lsls	r3, r3, #17
 800251a:	69ba      	ldr	r2, [r7, #24]
 800251c:	4313      	orrs	r3, r2
 800251e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002524:	2b00      	cmp	r3, #0
 8002526:	d009      	beq.n	800253c <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800252c:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002534:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002536:	69ba      	ldr	r2, [r7, #24]
 8002538:	4313      	orrs	r3, r2
 800253a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	68da      	ldr	r2, [r3, #12]
 8002542:	4b42      	ldr	r3, [pc, #264]	; (800264c <HAL_ADC_Init+0x280>)
 8002544:	4013      	ands	r3, r2
 8002546:	687a      	ldr	r2, [r7, #4]
 8002548:	6812      	ldr	r2, [r2, #0]
 800254a:	69b9      	ldr	r1, [r7, #24]
 800254c:	430b      	orrs	r3, r1
 800254e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4618      	mov	r0, r3
 8002556:	f7ff ff25 	bl	80023a4 <LL_ADC_INJ_IsConversionOngoing>
 800255a:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d13d      	bne.n	80025de <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d13a      	bne.n	80025de <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800256c:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002574:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002576:	4313      	orrs	r3, r2
 8002578:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	68db      	ldr	r3, [r3, #12]
 8002580:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002584:	f023 0302 	bic.w	r3, r3, #2
 8002588:	687a      	ldr	r2, [r7, #4]
 800258a:	6812      	ldr	r2, [r2, #0]
 800258c:	69b9      	ldr	r1, [r7, #24]
 800258e:	430b      	orrs	r3, r1
 8002590:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002598:	2b01      	cmp	r3, #1
 800259a:	d118      	bne.n	80025ce <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	691b      	ldr	r3, [r3, #16]
 80025a2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80025a6:	f023 0304 	bic.w	r3, r3, #4
 80025aa:	687a      	ldr	r2, [r7, #4]
 80025ac:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80025ae:	687a      	ldr	r2, [r7, #4]
 80025b0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80025b2:	4311      	orrs	r1, r2
 80025b4:	687a      	ldr	r2, [r7, #4]
 80025b6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80025b8:	4311      	orrs	r1, r2
 80025ba:	687a      	ldr	r2, [r7, #4]
 80025bc:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80025be:	430a      	orrs	r2, r1
 80025c0:	431a      	orrs	r2, r3
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f042 0201 	orr.w	r2, r2, #1
 80025ca:	611a      	str	r2, [r3, #16]
 80025cc:	e007      	b.n	80025de <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	691a      	ldr	r2, [r3, #16]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f022 0201 	bic.w	r2, r2, #1
 80025dc:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	691b      	ldr	r3, [r3, #16]
 80025e2:	2b01      	cmp	r3, #1
 80025e4:	d10c      	bne.n	8002600 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ec:	f023 010f 	bic.w	r1, r3, #15
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	69db      	ldr	r3, [r3, #28]
 80025f4:	1e5a      	subs	r2, r3, #1
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	430a      	orrs	r2, r1
 80025fc:	631a      	str	r2, [r3, #48]	; 0x30
 80025fe:	e007      	b.n	8002610 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f022 020f 	bic.w	r2, r2, #15
 800260e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002614:	f023 0303 	bic.w	r3, r3, #3
 8002618:	f043 0201 	orr.w	r2, r3, #1
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	655a      	str	r2, [r3, #84]	; 0x54
 8002620:	e007      	b.n	8002632 <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002626:	f043 0210 	orr.w	r2, r3, #16
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002632:	7ffb      	ldrb	r3, [r7, #31]
}
 8002634:	4618      	mov	r0, r3
 8002636:	3720      	adds	r7, #32
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}
 800263c:	2000000c 	.word	0x2000000c
 8002640:	053e2d63 	.word	0x053e2d63
 8002644:	50040000 	.word	0x50040000
 8002648:	50040300 	.word	0x50040300
 800264c:	fff0c007 	.word	0xfff0c007

08002650 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b086      	sub	sp, #24
 8002654:	af00      	add	r7, sp, #0
 8002656:	60f8      	str	r0, [r7, #12]
 8002658:	60b9      	str	r1, [r7, #8]
 800265a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4618      	mov	r0, r3
 8002662:	f7ff fe8c 	bl	800237e <LL_ADC_REG_IsConversionOngoing>
 8002666:	4603      	mov	r3, r0
 8002668:	2b00      	cmp	r3, #0
 800266a:	d167      	bne.n	800273c <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002672:	2b01      	cmp	r3, #1
 8002674:	d101      	bne.n	800267a <HAL_ADC_Start_DMA+0x2a>
 8002676:	2302      	movs	r3, #2
 8002678:	e063      	b.n	8002742 <HAL_ADC_Start_DMA+0xf2>
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	2201      	movs	r2, #1
 800267e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002682:	68f8      	ldr	r0, [r7, #12]
 8002684:	f000 fc5e 	bl	8002f44 <ADC_Enable>
 8002688:	4603      	mov	r3, r0
 800268a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800268c:	7dfb      	ldrb	r3, [r7, #23]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d14f      	bne.n	8002732 <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002696:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800269a:	f023 0301 	bic.w	r3, r3, #1
 800269e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	655a      	str	r2, [r3, #84]	; 0x54
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026aa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d006      	beq.n	80026c0 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026b6:	f023 0206 	bic.w	r2, r3, #6
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	659a      	str	r2, [r3, #88]	; 0x58
 80026be:	e002      	b.n	80026c6 <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	2200      	movs	r2, #0
 80026c4:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026ca:	4a20      	ldr	r2, [pc, #128]	; (800274c <HAL_ADC_Start_DMA+0xfc>)
 80026cc:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026d2:	4a1f      	ldr	r2, [pc, #124]	; (8002750 <HAL_ADC_Start_DMA+0x100>)
 80026d4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026da:	4a1e      	ldr	r2, [pc, #120]	; (8002754 <HAL_ADC_Start_DMA+0x104>)
 80026dc:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	221c      	movs	r2, #28
 80026e4:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	2200      	movs	r2, #0
 80026ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	685a      	ldr	r2, [r3, #4]
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f042 0210 	orr.w	r2, r2, #16
 80026fc:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	68da      	ldr	r2, [r3, #12]
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f042 0201 	orr.w	r2, r2, #1
 800270c:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	3340      	adds	r3, #64	; 0x40
 8002718:	4619      	mov	r1, r3
 800271a:	68ba      	ldr	r2, [r7, #8]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	f000 fff1 	bl	8003704 <HAL_DMA_Start_IT>
 8002722:	4603      	mov	r3, r0
 8002724:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4618      	mov	r0, r3
 800272c:	f7ff fe13 	bl	8002356 <LL_ADC_REG_StartConversion>
 8002730:	e006      	b.n	8002740 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	2200      	movs	r2, #0
 8002736:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800273a:	e001      	b.n	8002740 <HAL_ADC_Start_DMA+0xf0>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800273c:	2302      	movs	r3, #2
 800273e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002740:	7dfb      	ldrb	r3, [r7, #23]
}
 8002742:	4618      	mov	r0, r3
 8002744:	3718      	adds	r7, #24
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	08003051 	.word	0x08003051
 8002750:	08003129 	.word	0x08003129
 8002754:	08003145 	.word	0x08003145

08002758 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002758:	b480      	push	{r7}
 800275a:	b083      	sub	sp, #12
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002760:	bf00      	nop
 8002762:	370c      	adds	r7, #12
 8002764:	46bd      	mov	sp, r7
 8002766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276a:	4770      	bx	lr

0800276c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800276c:	b480      	push	{r7}
 800276e:	b083      	sub	sp, #12
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002774:	bf00      	nop
 8002776:	370c      	adds	r7, #12
 8002778:	46bd      	mov	sp, r7
 800277a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277e:	4770      	bx	lr

08002780 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b0b6      	sub	sp, #216	; 0xd8
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
 8002788:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800278a:	2300      	movs	r3, #0
 800278c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002790:	2300      	movs	r3, #0
 8002792:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800279a:	2b01      	cmp	r3, #1
 800279c:	d101      	bne.n	80027a2 <HAL_ADC_ConfigChannel+0x22>
 800279e:	2302      	movs	r3, #2
 80027a0:	e3bb      	b.n	8002f1a <HAL_ADC_ConfigChannel+0x79a>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2201      	movs	r2, #1
 80027a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4618      	mov	r0, r3
 80027b0:	f7ff fde5 	bl	800237e <LL_ADC_REG_IsConversionOngoing>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	f040 83a0 	bne.w	8002efc <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	2b05      	cmp	r3, #5
 80027ca:	d824      	bhi.n	8002816 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	3b02      	subs	r3, #2
 80027d2:	2b03      	cmp	r3, #3
 80027d4:	d81b      	bhi.n	800280e <HAL_ADC_ConfigChannel+0x8e>
 80027d6:	a201      	add	r2, pc, #4	; (adr r2, 80027dc <HAL_ADC_ConfigChannel+0x5c>)
 80027d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027dc:	080027ed 	.word	0x080027ed
 80027e0:	080027f5 	.word	0x080027f5
 80027e4:	080027fd 	.word	0x080027fd
 80027e8:	08002805 	.word	0x08002805
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80027ec:	230c      	movs	r3, #12
 80027ee:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80027f2:	e010      	b.n	8002816 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80027f4:	2312      	movs	r3, #18
 80027f6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80027fa:	e00c      	b.n	8002816 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80027fc:	2318      	movs	r3, #24
 80027fe:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002802:	e008      	b.n	8002816 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002804:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002808:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800280c:	e003      	b.n	8002816 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800280e:	2306      	movs	r3, #6
 8002810:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002814:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6818      	ldr	r0, [r3, #0]
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	461a      	mov	r2, r3
 8002820:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8002824:	f7ff fca6 	bl	8002174 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4618      	mov	r0, r3
 800282e:	f7ff fda6 	bl	800237e <LL_ADC_REG_IsConversionOngoing>
 8002832:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4618      	mov	r0, r3
 800283c:	f7ff fdb2 	bl	80023a4 <LL_ADC_INJ_IsConversionOngoing>
 8002840:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002844:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002848:	2b00      	cmp	r3, #0
 800284a:	f040 81a4 	bne.w	8002b96 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800284e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002852:	2b00      	cmp	r3, #0
 8002854:	f040 819f 	bne.w	8002b96 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6818      	ldr	r0, [r3, #0]
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	6819      	ldr	r1, [r3, #0]
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	461a      	mov	r2, r3
 8002866:	f7ff fcb1 	bl	80021cc <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	695a      	ldr	r2, [r3, #20]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	68db      	ldr	r3, [r3, #12]
 8002874:	08db      	lsrs	r3, r3, #3
 8002876:	f003 0303 	and.w	r3, r3, #3
 800287a:	005b      	lsls	r3, r3, #1
 800287c:	fa02 f303 	lsl.w	r3, r2, r3
 8002880:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	691b      	ldr	r3, [r3, #16]
 8002888:	2b04      	cmp	r3, #4
 800288a:	d00a      	beq.n	80028a2 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6818      	ldr	r0, [r3, #0]
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	6919      	ldr	r1, [r3, #16]
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800289c:	f7ff fc02 	bl	80020a4 <LL_ADC_SetOffset>
 80028a0:	e179      	b.n	8002b96 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	2100      	movs	r1, #0
 80028a8:	4618      	mov	r0, r3
 80028aa:	f7ff fc1f 	bl	80020ec <LL_ADC_GetOffsetChannel>
 80028ae:	4603      	mov	r3, r0
 80028b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d10a      	bne.n	80028ce <HAL_ADC_ConfigChannel+0x14e>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	2100      	movs	r1, #0
 80028be:	4618      	mov	r0, r3
 80028c0:	f7ff fc14 	bl	80020ec <LL_ADC_GetOffsetChannel>
 80028c4:	4603      	mov	r3, r0
 80028c6:	0e9b      	lsrs	r3, r3, #26
 80028c8:	f003 021f 	and.w	r2, r3, #31
 80028cc:	e01e      	b.n	800290c <HAL_ADC_ConfigChannel+0x18c>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	2100      	movs	r1, #0
 80028d4:	4618      	mov	r0, r3
 80028d6:	f7ff fc09 	bl	80020ec <LL_ADC_GetOffsetChannel>
 80028da:	4603      	mov	r3, r0
 80028dc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028e0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80028e4:	fa93 f3a3 	rbit	r3, r3
 80028e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80028ec:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80028f0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80028f4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d101      	bne.n	8002900 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 80028fc:	2320      	movs	r3, #32
 80028fe:	e004      	b.n	800290a <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8002900:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002904:	fab3 f383 	clz	r3, r3
 8002908:	b2db      	uxtb	r3, r3
 800290a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002914:	2b00      	cmp	r3, #0
 8002916:	d105      	bne.n	8002924 <HAL_ADC_ConfigChannel+0x1a4>
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	0e9b      	lsrs	r3, r3, #26
 800291e:	f003 031f 	and.w	r3, r3, #31
 8002922:	e018      	b.n	8002956 <HAL_ADC_ConfigChannel+0x1d6>
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800292c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002930:	fa93 f3a3 	rbit	r3, r3
 8002934:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8002938:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800293c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8002940:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d101      	bne.n	800294c <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8002948:	2320      	movs	r3, #32
 800294a:	e004      	b.n	8002956 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 800294c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002950:	fab3 f383 	clz	r3, r3
 8002954:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002956:	429a      	cmp	r2, r3
 8002958:	d106      	bne.n	8002968 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	2200      	movs	r2, #0
 8002960:	2100      	movs	r1, #0
 8002962:	4618      	mov	r0, r3
 8002964:	f7ff fbd8 	bl	8002118 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	2101      	movs	r1, #1
 800296e:	4618      	mov	r0, r3
 8002970:	f7ff fbbc 	bl	80020ec <LL_ADC_GetOffsetChannel>
 8002974:	4603      	mov	r3, r0
 8002976:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800297a:	2b00      	cmp	r3, #0
 800297c:	d10a      	bne.n	8002994 <HAL_ADC_ConfigChannel+0x214>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	2101      	movs	r1, #1
 8002984:	4618      	mov	r0, r3
 8002986:	f7ff fbb1 	bl	80020ec <LL_ADC_GetOffsetChannel>
 800298a:	4603      	mov	r3, r0
 800298c:	0e9b      	lsrs	r3, r3, #26
 800298e:	f003 021f 	and.w	r2, r3, #31
 8002992:	e01e      	b.n	80029d2 <HAL_ADC_ConfigChannel+0x252>
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	2101      	movs	r1, #1
 800299a:	4618      	mov	r0, r3
 800299c:	f7ff fba6 	bl	80020ec <LL_ADC_GetOffsetChannel>
 80029a0:	4603      	mov	r3, r0
 80029a2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80029aa:	fa93 f3a3 	rbit	r3, r3
 80029ae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 80029b2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80029b6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 80029ba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d101      	bne.n	80029c6 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 80029c2:	2320      	movs	r3, #32
 80029c4:	e004      	b.n	80029d0 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 80029c6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80029ca:	fab3 f383 	clz	r3, r3
 80029ce:	b2db      	uxtb	r3, r3
 80029d0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d105      	bne.n	80029ea <HAL_ADC_ConfigChannel+0x26a>
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	0e9b      	lsrs	r3, r3, #26
 80029e4:	f003 031f 	and.w	r3, r3, #31
 80029e8:	e018      	b.n	8002a1c <HAL_ADC_ConfigChannel+0x29c>
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029f2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80029f6:	fa93 f3a3 	rbit	r3, r3
 80029fa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 80029fe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002a02:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8002a06:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d101      	bne.n	8002a12 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8002a0e:	2320      	movs	r3, #32
 8002a10:	e004      	b.n	8002a1c <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8002a12:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002a16:	fab3 f383 	clz	r3, r3
 8002a1a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002a1c:	429a      	cmp	r2, r3
 8002a1e:	d106      	bne.n	8002a2e <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	2200      	movs	r2, #0
 8002a26:	2101      	movs	r1, #1
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f7ff fb75 	bl	8002118 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	2102      	movs	r1, #2
 8002a34:	4618      	mov	r0, r3
 8002a36:	f7ff fb59 	bl	80020ec <LL_ADC_GetOffsetChannel>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d10a      	bne.n	8002a5a <HAL_ADC_ConfigChannel+0x2da>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	2102      	movs	r1, #2
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f7ff fb4e 	bl	80020ec <LL_ADC_GetOffsetChannel>
 8002a50:	4603      	mov	r3, r0
 8002a52:	0e9b      	lsrs	r3, r3, #26
 8002a54:	f003 021f 	and.w	r2, r3, #31
 8002a58:	e01e      	b.n	8002a98 <HAL_ADC_ConfigChannel+0x318>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	2102      	movs	r1, #2
 8002a60:	4618      	mov	r0, r3
 8002a62:	f7ff fb43 	bl	80020ec <LL_ADC_GetOffsetChannel>
 8002a66:	4603      	mov	r3, r0
 8002a68:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a6c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002a70:	fa93 f3a3 	rbit	r3, r3
 8002a74:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8002a78:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002a7c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8002a80:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d101      	bne.n	8002a8c <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8002a88:	2320      	movs	r3, #32
 8002a8a:	e004      	b.n	8002a96 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8002a8c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002a90:	fab3 f383 	clz	r3, r3
 8002a94:	b2db      	uxtb	r3, r3
 8002a96:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d105      	bne.n	8002ab0 <HAL_ADC_ConfigChannel+0x330>
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	0e9b      	lsrs	r3, r3, #26
 8002aaa:	f003 031f 	and.w	r3, r3, #31
 8002aae:	e014      	b.n	8002ada <HAL_ADC_ConfigChannel+0x35a>
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ab6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002ab8:	fa93 f3a3 	rbit	r3, r3
 8002abc:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8002abe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002ac0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8002ac4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d101      	bne.n	8002ad0 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8002acc:	2320      	movs	r3, #32
 8002ace:	e004      	b.n	8002ada <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8002ad0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002ad4:	fab3 f383 	clz	r3, r3
 8002ad8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d106      	bne.n	8002aec <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	2102      	movs	r1, #2
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f7ff fb16 	bl	8002118 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	2103      	movs	r1, #3
 8002af2:	4618      	mov	r0, r3
 8002af4:	f7ff fafa 	bl	80020ec <LL_ADC_GetOffsetChannel>
 8002af8:	4603      	mov	r3, r0
 8002afa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d10a      	bne.n	8002b18 <HAL_ADC_ConfigChannel+0x398>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	2103      	movs	r1, #3
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f7ff faef 	bl	80020ec <LL_ADC_GetOffsetChannel>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	0e9b      	lsrs	r3, r3, #26
 8002b12:	f003 021f 	and.w	r2, r3, #31
 8002b16:	e017      	b.n	8002b48 <HAL_ADC_ConfigChannel+0x3c8>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	2103      	movs	r1, #3
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f7ff fae4 	bl	80020ec <LL_ADC_GetOffsetChannel>
 8002b24:	4603      	mov	r3, r0
 8002b26:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b28:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002b2a:	fa93 f3a3 	rbit	r3, r3
 8002b2e:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002b30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b32:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8002b34:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d101      	bne.n	8002b3e <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8002b3a:	2320      	movs	r3, #32
 8002b3c:	e003      	b.n	8002b46 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8002b3e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b40:	fab3 f383 	clz	r3, r3
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d105      	bne.n	8002b60 <HAL_ADC_ConfigChannel+0x3e0>
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	0e9b      	lsrs	r3, r3, #26
 8002b5a:	f003 031f 	and.w	r3, r3, #31
 8002b5e:	e011      	b.n	8002b84 <HAL_ADC_ConfigChannel+0x404>
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b66:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002b68:	fa93 f3a3 	rbit	r3, r3
 8002b6c:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8002b6e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002b70:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8002b72:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d101      	bne.n	8002b7c <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002b78:	2320      	movs	r3, #32
 8002b7a:	e003      	b.n	8002b84 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002b7c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002b7e:	fab3 f383 	clz	r3, r3
 8002b82:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d106      	bne.n	8002b96 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	2103      	movs	r1, #3
 8002b90:	4618      	mov	r0, r3
 8002b92:	f7ff fac1 	bl	8002118 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f7ff fbc8 	bl	8002330 <LL_ADC_IsEnabled>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	f040 8140 	bne.w	8002e28 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6818      	ldr	r0, [r3, #0]
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	6819      	ldr	r1, [r3, #0]
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	461a      	mov	r2, r3
 8002bb6:	f7ff fb35 	bl	8002224 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	68db      	ldr	r3, [r3, #12]
 8002bbe:	4a8f      	ldr	r2, [pc, #572]	; (8002dfc <HAL_ADC_ConfigChannel+0x67c>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	f040 8131 	bne.w	8002e28 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d10b      	bne.n	8002bee <HAL_ADC_ConfigChannel+0x46e>
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	0e9b      	lsrs	r3, r3, #26
 8002bdc:	3301      	adds	r3, #1
 8002bde:	f003 031f 	and.w	r3, r3, #31
 8002be2:	2b09      	cmp	r3, #9
 8002be4:	bf94      	ite	ls
 8002be6:	2301      	movls	r3, #1
 8002be8:	2300      	movhi	r3, #0
 8002bea:	b2db      	uxtb	r3, r3
 8002bec:	e019      	b.n	8002c22 <HAL_ADC_ConfigChannel+0x4a2>
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bf4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002bf6:	fa93 f3a3 	rbit	r3, r3
 8002bfa:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8002bfc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002bfe:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8002c00:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d101      	bne.n	8002c0a <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8002c06:	2320      	movs	r3, #32
 8002c08:	e003      	b.n	8002c12 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8002c0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c0c:	fab3 f383 	clz	r3, r3
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	3301      	adds	r3, #1
 8002c14:	f003 031f 	and.w	r3, r3, #31
 8002c18:	2b09      	cmp	r3, #9
 8002c1a:	bf94      	ite	ls
 8002c1c:	2301      	movls	r3, #1
 8002c1e:	2300      	movhi	r3, #0
 8002c20:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d079      	beq.n	8002d1a <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d107      	bne.n	8002c42 <HAL_ADC_ConfigChannel+0x4c2>
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	0e9b      	lsrs	r3, r3, #26
 8002c38:	3301      	adds	r3, #1
 8002c3a:	069b      	lsls	r3, r3, #26
 8002c3c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c40:	e015      	b.n	8002c6e <HAL_ADC_ConfigChannel+0x4ee>
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c48:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002c4a:	fa93 f3a3 	rbit	r3, r3
 8002c4e:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8002c50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c52:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8002c54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d101      	bne.n	8002c5e <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8002c5a:	2320      	movs	r3, #32
 8002c5c:	e003      	b.n	8002c66 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8002c5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002c60:	fab3 f383 	clz	r3, r3
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	3301      	adds	r3, #1
 8002c68:	069b      	lsls	r3, r3, #26
 8002c6a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d109      	bne.n	8002c8e <HAL_ADC_ConfigChannel+0x50e>
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	0e9b      	lsrs	r3, r3, #26
 8002c80:	3301      	adds	r3, #1
 8002c82:	f003 031f 	and.w	r3, r3, #31
 8002c86:	2101      	movs	r1, #1
 8002c88:	fa01 f303 	lsl.w	r3, r1, r3
 8002c8c:	e017      	b.n	8002cbe <HAL_ADC_ConfigChannel+0x53e>
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002c96:	fa93 f3a3 	rbit	r3, r3
 8002c9a:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8002c9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c9e:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8002ca0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d101      	bne.n	8002caa <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8002ca6:	2320      	movs	r3, #32
 8002ca8:	e003      	b.n	8002cb2 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8002caa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002cac:	fab3 f383 	clz	r3, r3
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	3301      	adds	r3, #1
 8002cb4:	f003 031f 	and.w	r3, r3, #31
 8002cb8:	2101      	movs	r1, #1
 8002cba:	fa01 f303 	lsl.w	r3, r1, r3
 8002cbe:	ea42 0103 	orr.w	r1, r2, r3
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d10a      	bne.n	8002ce4 <HAL_ADC_ConfigChannel+0x564>
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	0e9b      	lsrs	r3, r3, #26
 8002cd4:	3301      	adds	r3, #1
 8002cd6:	f003 021f 	and.w	r2, r3, #31
 8002cda:	4613      	mov	r3, r2
 8002cdc:	005b      	lsls	r3, r3, #1
 8002cde:	4413      	add	r3, r2
 8002ce0:	051b      	lsls	r3, r3, #20
 8002ce2:	e018      	b.n	8002d16 <HAL_ADC_ConfigChannel+0x596>
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cec:	fa93 f3a3 	rbit	r3, r3
 8002cf0:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8002cf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cf4:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8002cf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d101      	bne.n	8002d00 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8002cfc:	2320      	movs	r3, #32
 8002cfe:	e003      	b.n	8002d08 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8002d00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d02:	fab3 f383 	clz	r3, r3
 8002d06:	b2db      	uxtb	r3, r3
 8002d08:	3301      	adds	r3, #1
 8002d0a:	f003 021f 	and.w	r2, r3, #31
 8002d0e:	4613      	mov	r3, r2
 8002d10:	005b      	lsls	r3, r3, #1
 8002d12:	4413      	add	r3, r2
 8002d14:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d16:	430b      	orrs	r3, r1
 8002d18:	e081      	b.n	8002e1e <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d107      	bne.n	8002d36 <HAL_ADC_ConfigChannel+0x5b6>
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	0e9b      	lsrs	r3, r3, #26
 8002d2c:	3301      	adds	r3, #1
 8002d2e:	069b      	lsls	r3, r3, #26
 8002d30:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002d34:	e015      	b.n	8002d62 <HAL_ADC_ConfigChannel+0x5e2>
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d3e:	fa93 f3a3 	rbit	r3, r3
 8002d42:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8002d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d46:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8002d48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d101      	bne.n	8002d52 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8002d4e:	2320      	movs	r3, #32
 8002d50:	e003      	b.n	8002d5a <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8002d52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d54:	fab3 f383 	clz	r3, r3
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	3301      	adds	r3, #1
 8002d5c:	069b      	lsls	r3, r3, #26
 8002d5e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d109      	bne.n	8002d82 <HAL_ADC_ConfigChannel+0x602>
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	0e9b      	lsrs	r3, r3, #26
 8002d74:	3301      	adds	r3, #1
 8002d76:	f003 031f 	and.w	r3, r3, #31
 8002d7a:	2101      	movs	r1, #1
 8002d7c:	fa01 f303 	lsl.w	r3, r1, r3
 8002d80:	e017      	b.n	8002db2 <HAL_ADC_ConfigChannel+0x632>
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d88:	69fb      	ldr	r3, [r7, #28]
 8002d8a:	fa93 f3a3 	rbit	r3, r3
 8002d8e:	61bb      	str	r3, [r7, #24]
  return result;
 8002d90:	69bb      	ldr	r3, [r7, #24]
 8002d92:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002d94:	6a3b      	ldr	r3, [r7, #32]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d101      	bne.n	8002d9e <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8002d9a:	2320      	movs	r3, #32
 8002d9c:	e003      	b.n	8002da6 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8002d9e:	6a3b      	ldr	r3, [r7, #32]
 8002da0:	fab3 f383 	clz	r3, r3
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	3301      	adds	r3, #1
 8002da8:	f003 031f 	and.w	r3, r3, #31
 8002dac:	2101      	movs	r1, #1
 8002dae:	fa01 f303 	lsl.w	r3, r1, r3
 8002db2:	ea42 0103 	orr.w	r1, r2, r3
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d10d      	bne.n	8002dde <HAL_ADC_ConfigChannel+0x65e>
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	0e9b      	lsrs	r3, r3, #26
 8002dc8:	3301      	adds	r3, #1
 8002dca:	f003 021f 	and.w	r2, r3, #31
 8002dce:	4613      	mov	r3, r2
 8002dd0:	005b      	lsls	r3, r3, #1
 8002dd2:	4413      	add	r3, r2
 8002dd4:	3b1e      	subs	r3, #30
 8002dd6:	051b      	lsls	r3, r3, #20
 8002dd8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002ddc:	e01e      	b.n	8002e1c <HAL_ADC_ConfigChannel+0x69c>
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de4:	693b      	ldr	r3, [r7, #16]
 8002de6:	fa93 f3a3 	rbit	r3, r3
 8002dea:	60fb      	str	r3, [r7, #12]
  return result;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d104      	bne.n	8002e00 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8002df6:	2320      	movs	r3, #32
 8002df8:	e006      	b.n	8002e08 <HAL_ADC_ConfigChannel+0x688>
 8002dfa:	bf00      	nop
 8002dfc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	fab3 f383 	clz	r3, r3
 8002e06:	b2db      	uxtb	r3, r3
 8002e08:	3301      	adds	r3, #1
 8002e0a:	f003 021f 	and.w	r2, r3, #31
 8002e0e:	4613      	mov	r3, r2
 8002e10:	005b      	lsls	r3, r3, #1
 8002e12:	4413      	add	r3, r2
 8002e14:	3b1e      	subs	r3, #30
 8002e16:	051b      	lsls	r3, r3, #20
 8002e18:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e1c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002e1e:	683a      	ldr	r2, [r7, #0]
 8002e20:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e22:	4619      	mov	r1, r3
 8002e24:	f7ff f9d2 	bl	80021cc <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	4b3d      	ldr	r3, [pc, #244]	; (8002f24 <HAL_ADC_ConfigChannel+0x7a4>)
 8002e2e:	4013      	ands	r3, r2
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d06c      	beq.n	8002f0e <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002e34:	483c      	ldr	r0, [pc, #240]	; (8002f28 <HAL_ADC_ConfigChannel+0x7a8>)
 8002e36:	f7ff f927 	bl	8002088 <LL_ADC_GetCommonPathInternalCh>
 8002e3a:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a3a      	ldr	r2, [pc, #232]	; (8002f2c <HAL_ADC_ConfigChannel+0x7ac>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d127      	bne.n	8002e98 <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002e48:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002e4c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d121      	bne.n	8002e98 <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a35      	ldr	r2, [pc, #212]	; (8002f30 <HAL_ADC_ConfigChannel+0x7b0>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d157      	bne.n	8002f0e <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002e5e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002e62:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002e66:	4619      	mov	r1, r3
 8002e68:	482f      	ldr	r0, [pc, #188]	; (8002f28 <HAL_ADC_ConfigChannel+0x7a8>)
 8002e6a:	f7ff f8fa 	bl	8002062 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002e6e:	4b31      	ldr	r3, [pc, #196]	; (8002f34 <HAL_ADC_ConfigChannel+0x7b4>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	099b      	lsrs	r3, r3, #6
 8002e74:	4a30      	ldr	r2, [pc, #192]	; (8002f38 <HAL_ADC_ConfigChannel+0x7b8>)
 8002e76:	fba2 2303 	umull	r2, r3, r2, r3
 8002e7a:	099b      	lsrs	r3, r3, #6
 8002e7c:	1c5a      	adds	r2, r3, #1
 8002e7e:	4613      	mov	r3, r2
 8002e80:	005b      	lsls	r3, r3, #1
 8002e82:	4413      	add	r3, r2
 8002e84:	009b      	lsls	r3, r3, #2
 8002e86:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002e88:	e002      	b.n	8002e90 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	3b01      	subs	r3, #1
 8002e8e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d1f9      	bne.n	8002e8a <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002e96:	e03a      	b.n	8002f0e <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a27      	ldr	r2, [pc, #156]	; (8002f3c <HAL_ADC_ConfigChannel+0x7bc>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d113      	bne.n	8002eca <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002ea2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002ea6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d10d      	bne.n	8002eca <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a1f      	ldr	r2, [pc, #124]	; (8002f30 <HAL_ADC_ConfigChannel+0x7b0>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d12a      	bne.n	8002f0e <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002eb8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002ebc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	4819      	ldr	r0, [pc, #100]	; (8002f28 <HAL_ADC_ConfigChannel+0x7a8>)
 8002ec4:	f7ff f8cd 	bl	8002062 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002ec8:	e021      	b.n	8002f0e <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a1c      	ldr	r2, [pc, #112]	; (8002f40 <HAL_ADC_ConfigChannel+0x7c0>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d11c      	bne.n	8002f0e <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002ed4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002ed8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d116      	bne.n	8002f0e <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a12      	ldr	r2, [pc, #72]	; (8002f30 <HAL_ADC_ConfigChannel+0x7b0>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d111      	bne.n	8002f0e <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002eea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002eee:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002ef2:	4619      	mov	r1, r3
 8002ef4:	480c      	ldr	r0, [pc, #48]	; (8002f28 <HAL_ADC_ConfigChannel+0x7a8>)
 8002ef6:	f7ff f8b4 	bl	8002062 <LL_ADC_SetCommonPathInternalCh>
 8002efa:	e008      	b.n	8002f0e <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f00:	f043 0220 	orr.w	r2, r3, #32
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002f08:	2301      	movs	r3, #1
 8002f0a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2200      	movs	r2, #0
 8002f12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002f16:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	37d8      	adds	r7, #216	; 0xd8
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	bf00      	nop
 8002f24:	80080000 	.word	0x80080000
 8002f28:	50040300 	.word	0x50040300
 8002f2c:	c7520000 	.word	0xc7520000
 8002f30:	50040000 	.word	0x50040000
 8002f34:	2000000c 	.word	0x2000000c
 8002f38:	053e2d63 	.word	0x053e2d63
 8002f3c:	cb840000 	.word	0xcb840000
 8002f40:	80000001 	.word	0x80000001

08002f44 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b084      	sub	sp, #16
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4618      	mov	r0, r3
 8002f56:	f7ff f9eb 	bl	8002330 <LL_ADC_IsEnabled>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d169      	bne.n	8003034 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	689a      	ldr	r2, [r3, #8]
 8002f66:	4b36      	ldr	r3, [pc, #216]	; (8003040 <ADC_Enable+0xfc>)
 8002f68:	4013      	ands	r3, r2
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d00d      	beq.n	8002f8a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f72:	f043 0210 	orr.w	r2, r3, #16
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f7e:	f043 0201 	orr.w	r2, r3, #1
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e055      	b.n	8003036 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f7ff f9ba 	bl	8002308 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002f94:	482b      	ldr	r0, [pc, #172]	; (8003044 <ADC_Enable+0x100>)
 8002f96:	f7ff f877 	bl	8002088 <LL_ADC_GetCommonPathInternalCh>
 8002f9a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002f9c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d013      	beq.n	8002fcc <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002fa4:	4b28      	ldr	r3, [pc, #160]	; (8003048 <ADC_Enable+0x104>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	099b      	lsrs	r3, r3, #6
 8002faa:	4a28      	ldr	r2, [pc, #160]	; (800304c <ADC_Enable+0x108>)
 8002fac:	fba2 2303 	umull	r2, r3, r2, r3
 8002fb0:	099b      	lsrs	r3, r3, #6
 8002fb2:	1c5a      	adds	r2, r3, #1
 8002fb4:	4613      	mov	r3, r2
 8002fb6:	005b      	lsls	r3, r3, #1
 8002fb8:	4413      	add	r3, r2
 8002fba:	009b      	lsls	r3, r3, #2
 8002fbc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002fbe:	e002      	b.n	8002fc6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	3b01      	subs	r3, #1
 8002fc4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d1f9      	bne.n	8002fc0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002fcc:	f7ff f806 	bl	8001fdc <HAL_GetTick>
 8002fd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002fd2:	e028      	b.n	8003026 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f7ff f9a9 	bl	8002330 <LL_ADC_IsEnabled>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d104      	bne.n	8002fee <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f7ff f98d 	bl	8002308 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002fee:	f7fe fff5 	bl	8001fdc <HAL_GetTick>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	1ad3      	subs	r3, r2, r3
 8002ff8:	2b02      	cmp	r3, #2
 8002ffa:	d914      	bls.n	8003026 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 0301 	and.w	r3, r3, #1
 8003006:	2b01      	cmp	r3, #1
 8003008:	d00d      	beq.n	8003026 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800300e:	f043 0210 	orr.w	r2, r3, #16
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800301a:	f043 0201 	orr.w	r2, r3, #1
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	e007      	b.n	8003036 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0301 	and.w	r3, r3, #1
 8003030:	2b01      	cmp	r3, #1
 8003032:	d1cf      	bne.n	8002fd4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003034:	2300      	movs	r3, #0
}
 8003036:	4618      	mov	r0, r3
 8003038:	3710      	adds	r7, #16
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	8000003f 	.word	0x8000003f
 8003044:	50040300 	.word	0x50040300
 8003048:	2000000c 	.word	0x2000000c
 800304c:	053e2d63 	.word	0x053e2d63

08003050 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b084      	sub	sp, #16
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800305c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003062:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003066:	2b00      	cmp	r3, #0
 8003068:	d14b      	bne.n	8003102 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800306e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f003 0308 	and.w	r3, r3, #8
 8003080:	2b00      	cmp	r3, #0
 8003082:	d021      	beq.n	80030c8 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4618      	mov	r0, r3
 800308a:	f7ff f860 	bl	800214e <LL_ADC_REG_IsTriggerSourceSWStart>
 800308e:	4603      	mov	r3, r0
 8003090:	2b00      	cmp	r3, #0
 8003092:	d032      	beq.n	80030fa <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	68db      	ldr	r3, [r3, #12]
 800309a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d12b      	bne.n	80030fa <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030a6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d11f      	bne.n	80030fa <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030be:	f043 0201 	orr.w	r2, r3, #1
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	655a      	str	r2, [r3, #84]	; 0x54
 80030c6:	e018      	b.n	80030fa <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	68db      	ldr	r3, [r3, #12]
 80030ce:	f003 0302 	and.w	r3, r3, #2
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d111      	bne.n	80030fa <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030da:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d105      	bne.n	80030fa <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030f2:	f043 0201 	orr.w	r2, r3, #1
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80030fa:	68f8      	ldr	r0, [r7, #12]
 80030fc:	f7fd fed2 	bl	8000ea4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003100:	e00e      	b.n	8003120 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003106:	f003 0310 	and.w	r3, r3, #16
 800310a:	2b00      	cmp	r3, #0
 800310c:	d003      	beq.n	8003116 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800310e:	68f8      	ldr	r0, [r7, #12]
 8003110:	f7ff fb2c 	bl	800276c <HAL_ADC_ErrorCallback>
}
 8003114:	e004      	b.n	8003120 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800311a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800311c:	6878      	ldr	r0, [r7, #4]
 800311e:	4798      	blx	r3
}
 8003120:	bf00      	nop
 8003122:	3710      	adds	r7, #16
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}

08003128 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b084      	sub	sp, #16
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003134:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003136:	68f8      	ldr	r0, [r7, #12]
 8003138:	f7ff fb0e 	bl	8002758 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800313c:	bf00      	nop
 800313e:	3710      	adds	r7, #16
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}

08003144 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b084      	sub	sp, #16
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003150:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003156:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003162:	f043 0204 	orr.w	r2, r3, #4
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800316a:	68f8      	ldr	r0, [r7, #12]
 800316c:	f7ff fafe 	bl	800276c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003170:	bf00      	nop
 8003172:	3710      	adds	r7, #16
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}

08003178 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b084      	sub	sp, #16
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d101      	bne.n	800318a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e0ed      	b.n	8003366 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003190:	b2db      	uxtb	r3, r3
 8003192:	2b00      	cmp	r3, #0
 8003194:	d102      	bne.n	800319c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003196:	6878      	ldr	r0, [r7, #4]
 8003198:	f7fe fb86 	bl	80018a8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f042 0201 	orr.w	r2, r2, #1
 80031aa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80031ac:	f7fe ff16 	bl	8001fdc <HAL_GetTick>
 80031b0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80031b2:	e012      	b.n	80031da <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80031b4:	f7fe ff12 	bl	8001fdc <HAL_GetTick>
 80031b8:	4602      	mov	r2, r0
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	1ad3      	subs	r3, r2, r3
 80031be:	2b0a      	cmp	r3, #10
 80031c0:	d90b      	bls.n	80031da <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2205      	movs	r2, #5
 80031d2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e0c5      	b.n	8003366 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	f003 0301 	and.w	r3, r3, #1
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d0e5      	beq.n	80031b4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f022 0202 	bic.w	r2, r2, #2
 80031f6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80031f8:	f7fe fef0 	bl	8001fdc <HAL_GetTick>
 80031fc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80031fe:	e012      	b.n	8003226 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003200:	f7fe feec 	bl	8001fdc <HAL_GetTick>
 8003204:	4602      	mov	r2, r0
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	1ad3      	subs	r3, r2, r3
 800320a:	2b0a      	cmp	r3, #10
 800320c:	d90b      	bls.n	8003226 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003212:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2205      	movs	r2, #5
 800321e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	e09f      	b.n	8003366 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	f003 0302 	and.w	r3, r3, #2
 8003230:	2b00      	cmp	r3, #0
 8003232:	d1e5      	bne.n	8003200 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	7e1b      	ldrb	r3, [r3, #24]
 8003238:	2b01      	cmp	r3, #1
 800323a:	d108      	bne.n	800324e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800324a:	601a      	str	r2, [r3, #0]
 800324c:	e007      	b.n	800325e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	681a      	ldr	r2, [r3, #0]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800325c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	7e5b      	ldrb	r3, [r3, #25]
 8003262:	2b01      	cmp	r3, #1
 8003264:	d108      	bne.n	8003278 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003274:	601a      	str	r2, [r3, #0]
 8003276:	e007      	b.n	8003288 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003286:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	7e9b      	ldrb	r3, [r3, #26]
 800328c:	2b01      	cmp	r3, #1
 800328e:	d108      	bne.n	80032a2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f042 0220 	orr.w	r2, r2, #32
 800329e:	601a      	str	r2, [r3, #0]
 80032a0:	e007      	b.n	80032b2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f022 0220 	bic.w	r2, r2, #32
 80032b0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	7edb      	ldrb	r3, [r3, #27]
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d108      	bne.n	80032cc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	681a      	ldr	r2, [r3, #0]
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f022 0210 	bic.w	r2, r2, #16
 80032c8:	601a      	str	r2, [r3, #0]
 80032ca:	e007      	b.n	80032dc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	681a      	ldr	r2, [r3, #0]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f042 0210 	orr.w	r2, r2, #16
 80032da:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	7f1b      	ldrb	r3, [r3, #28]
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	d108      	bne.n	80032f6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	681a      	ldr	r2, [r3, #0]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f042 0208 	orr.w	r2, r2, #8
 80032f2:	601a      	str	r2, [r3, #0]
 80032f4:	e007      	b.n	8003306 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f022 0208 	bic.w	r2, r2, #8
 8003304:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	7f5b      	ldrb	r3, [r3, #29]
 800330a:	2b01      	cmp	r3, #1
 800330c:	d108      	bne.n	8003320 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	681a      	ldr	r2, [r3, #0]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f042 0204 	orr.w	r2, r2, #4
 800331c:	601a      	str	r2, [r3, #0]
 800331e:	e007      	b.n	8003330 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f022 0204 	bic.w	r2, r2, #4
 800332e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	689a      	ldr	r2, [r3, #8]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	431a      	orrs	r2, r3
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	691b      	ldr	r3, [r3, #16]
 800333e:	431a      	orrs	r2, r3
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	695b      	ldr	r3, [r3, #20]
 8003344:	ea42 0103 	orr.w	r1, r2, r3
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	1e5a      	subs	r2, r3, #1
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	430a      	orrs	r2, r1
 8003354:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2200      	movs	r2, #0
 800335a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2201      	movs	r2, #1
 8003360:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003364:	2300      	movs	r3, #0
}
 8003366:	4618      	mov	r0, r3
 8003368:	3710      	adds	r7, #16
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}
	...

08003370 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003370:	b480      	push	{r7}
 8003372:	b085      	sub	sp, #20
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	f003 0307 	and.w	r3, r3, #7
 800337e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003380:	4b0c      	ldr	r3, [pc, #48]	; (80033b4 <__NVIC_SetPriorityGrouping+0x44>)
 8003382:	68db      	ldr	r3, [r3, #12]
 8003384:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003386:	68ba      	ldr	r2, [r7, #8]
 8003388:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800338c:	4013      	ands	r3, r2
 800338e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003394:	68bb      	ldr	r3, [r7, #8]
 8003396:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003398:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800339c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033a2:	4a04      	ldr	r2, [pc, #16]	; (80033b4 <__NVIC_SetPriorityGrouping+0x44>)
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	60d3      	str	r3, [r2, #12]
}
 80033a8:	bf00      	nop
 80033aa:	3714      	adds	r7, #20
 80033ac:	46bd      	mov	sp, r7
 80033ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b2:	4770      	bx	lr
 80033b4:	e000ed00 	.word	0xe000ed00

080033b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033b8:	b480      	push	{r7}
 80033ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033bc:	4b04      	ldr	r3, [pc, #16]	; (80033d0 <__NVIC_GetPriorityGrouping+0x18>)
 80033be:	68db      	ldr	r3, [r3, #12]
 80033c0:	0a1b      	lsrs	r3, r3, #8
 80033c2:	f003 0307 	and.w	r3, r3, #7
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr
 80033d0:	e000ed00 	.word	0xe000ed00

080033d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b083      	sub	sp, #12
 80033d8:	af00      	add	r7, sp, #0
 80033da:	4603      	mov	r3, r0
 80033dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	db0b      	blt.n	80033fe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033e6:	79fb      	ldrb	r3, [r7, #7]
 80033e8:	f003 021f 	and.w	r2, r3, #31
 80033ec:	4907      	ldr	r1, [pc, #28]	; (800340c <__NVIC_EnableIRQ+0x38>)
 80033ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033f2:	095b      	lsrs	r3, r3, #5
 80033f4:	2001      	movs	r0, #1
 80033f6:	fa00 f202 	lsl.w	r2, r0, r2
 80033fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80033fe:	bf00      	nop
 8003400:	370c      	adds	r7, #12
 8003402:	46bd      	mov	sp, r7
 8003404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003408:	4770      	bx	lr
 800340a:	bf00      	nop
 800340c:	e000e100 	.word	0xe000e100

08003410 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003410:	b480      	push	{r7}
 8003412:	b083      	sub	sp, #12
 8003414:	af00      	add	r7, sp, #0
 8003416:	4603      	mov	r3, r0
 8003418:	6039      	str	r1, [r7, #0]
 800341a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800341c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003420:	2b00      	cmp	r3, #0
 8003422:	db0a      	blt.n	800343a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	b2da      	uxtb	r2, r3
 8003428:	490c      	ldr	r1, [pc, #48]	; (800345c <__NVIC_SetPriority+0x4c>)
 800342a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800342e:	0112      	lsls	r2, r2, #4
 8003430:	b2d2      	uxtb	r2, r2
 8003432:	440b      	add	r3, r1
 8003434:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003438:	e00a      	b.n	8003450 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	b2da      	uxtb	r2, r3
 800343e:	4908      	ldr	r1, [pc, #32]	; (8003460 <__NVIC_SetPriority+0x50>)
 8003440:	79fb      	ldrb	r3, [r7, #7]
 8003442:	f003 030f 	and.w	r3, r3, #15
 8003446:	3b04      	subs	r3, #4
 8003448:	0112      	lsls	r2, r2, #4
 800344a:	b2d2      	uxtb	r2, r2
 800344c:	440b      	add	r3, r1
 800344e:	761a      	strb	r2, [r3, #24]
}
 8003450:	bf00      	nop
 8003452:	370c      	adds	r7, #12
 8003454:	46bd      	mov	sp, r7
 8003456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345a:	4770      	bx	lr
 800345c:	e000e100 	.word	0xe000e100
 8003460:	e000ed00 	.word	0xe000ed00

08003464 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003464:	b480      	push	{r7}
 8003466:	b089      	sub	sp, #36	; 0x24
 8003468:	af00      	add	r7, sp, #0
 800346a:	60f8      	str	r0, [r7, #12]
 800346c:	60b9      	str	r1, [r7, #8]
 800346e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	f003 0307 	and.w	r3, r3, #7
 8003476:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003478:	69fb      	ldr	r3, [r7, #28]
 800347a:	f1c3 0307 	rsb	r3, r3, #7
 800347e:	2b04      	cmp	r3, #4
 8003480:	bf28      	it	cs
 8003482:	2304      	movcs	r3, #4
 8003484:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003486:	69fb      	ldr	r3, [r7, #28]
 8003488:	3304      	adds	r3, #4
 800348a:	2b06      	cmp	r3, #6
 800348c:	d902      	bls.n	8003494 <NVIC_EncodePriority+0x30>
 800348e:	69fb      	ldr	r3, [r7, #28]
 8003490:	3b03      	subs	r3, #3
 8003492:	e000      	b.n	8003496 <NVIC_EncodePriority+0x32>
 8003494:	2300      	movs	r3, #0
 8003496:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003498:	f04f 32ff 	mov.w	r2, #4294967295
 800349c:	69bb      	ldr	r3, [r7, #24]
 800349e:	fa02 f303 	lsl.w	r3, r2, r3
 80034a2:	43da      	mvns	r2, r3
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	401a      	ands	r2, r3
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034ac:	f04f 31ff 	mov.w	r1, #4294967295
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	fa01 f303 	lsl.w	r3, r1, r3
 80034b6:	43d9      	mvns	r1, r3
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034bc:	4313      	orrs	r3, r2
         );
}
 80034be:	4618      	mov	r0, r3
 80034c0:	3724      	adds	r7, #36	; 0x24
 80034c2:	46bd      	mov	sp, r7
 80034c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c8:	4770      	bx	lr
	...

080034cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b082      	sub	sp, #8
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	3b01      	subs	r3, #1
 80034d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80034dc:	d301      	bcc.n	80034e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034de:	2301      	movs	r3, #1
 80034e0:	e00f      	b.n	8003502 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034e2:	4a0a      	ldr	r2, [pc, #40]	; (800350c <SysTick_Config+0x40>)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	3b01      	subs	r3, #1
 80034e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034ea:	210f      	movs	r1, #15
 80034ec:	f04f 30ff 	mov.w	r0, #4294967295
 80034f0:	f7ff ff8e 	bl	8003410 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034f4:	4b05      	ldr	r3, [pc, #20]	; (800350c <SysTick_Config+0x40>)
 80034f6:	2200      	movs	r2, #0
 80034f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034fa:	4b04      	ldr	r3, [pc, #16]	; (800350c <SysTick_Config+0x40>)
 80034fc:	2207      	movs	r2, #7
 80034fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003500:	2300      	movs	r3, #0
}
 8003502:	4618      	mov	r0, r3
 8003504:	3708      	adds	r7, #8
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}
 800350a:	bf00      	nop
 800350c:	e000e010 	.word	0xe000e010

08003510 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b082      	sub	sp, #8
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003518:	6878      	ldr	r0, [r7, #4]
 800351a:	f7ff ff29 	bl	8003370 <__NVIC_SetPriorityGrouping>
}
 800351e:	bf00      	nop
 8003520:	3708      	adds	r7, #8
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}

08003526 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003526:	b580      	push	{r7, lr}
 8003528:	b086      	sub	sp, #24
 800352a:	af00      	add	r7, sp, #0
 800352c:	4603      	mov	r3, r0
 800352e:	60b9      	str	r1, [r7, #8]
 8003530:	607a      	str	r2, [r7, #4]
 8003532:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003534:	2300      	movs	r3, #0
 8003536:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003538:	f7ff ff3e 	bl	80033b8 <__NVIC_GetPriorityGrouping>
 800353c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800353e:	687a      	ldr	r2, [r7, #4]
 8003540:	68b9      	ldr	r1, [r7, #8]
 8003542:	6978      	ldr	r0, [r7, #20]
 8003544:	f7ff ff8e 	bl	8003464 <NVIC_EncodePriority>
 8003548:	4602      	mov	r2, r0
 800354a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800354e:	4611      	mov	r1, r2
 8003550:	4618      	mov	r0, r3
 8003552:	f7ff ff5d 	bl	8003410 <__NVIC_SetPriority>
}
 8003556:	bf00      	nop
 8003558:	3718      	adds	r7, #24
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}

0800355e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800355e:	b580      	push	{r7, lr}
 8003560:	b082      	sub	sp, #8
 8003562:	af00      	add	r7, sp, #0
 8003564:	4603      	mov	r3, r0
 8003566:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003568:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800356c:	4618      	mov	r0, r3
 800356e:	f7ff ff31 	bl	80033d4 <__NVIC_EnableIRQ>
}
 8003572:	bf00      	nop
 8003574:	3708      	adds	r7, #8
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}

0800357a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800357a:	b580      	push	{r7, lr}
 800357c:	b082      	sub	sp, #8
 800357e:	af00      	add	r7, sp, #0
 8003580:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003582:	6878      	ldr	r0, [r7, #4]
 8003584:	f7ff ffa2 	bl	80034cc <SysTick_Config>
 8003588:	4603      	mov	r3, r0
}
 800358a:	4618      	mov	r0, r3
 800358c:	3708      	adds	r7, #8
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}
	...

08003594 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003594:	b480      	push	{r7}
 8003596:	b085      	sub	sp, #20
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d101      	bne.n	80035a6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e098      	b.n	80036d8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	461a      	mov	r2, r3
 80035ac:	4b4d      	ldr	r3, [pc, #308]	; (80036e4 <HAL_DMA_Init+0x150>)
 80035ae:	429a      	cmp	r2, r3
 80035b0:	d80f      	bhi.n	80035d2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	461a      	mov	r2, r3
 80035b8:	4b4b      	ldr	r3, [pc, #300]	; (80036e8 <HAL_DMA_Init+0x154>)
 80035ba:	4413      	add	r3, r2
 80035bc:	4a4b      	ldr	r2, [pc, #300]	; (80036ec <HAL_DMA_Init+0x158>)
 80035be:	fba2 2303 	umull	r2, r3, r2, r3
 80035c2:	091b      	lsrs	r3, r3, #4
 80035c4:	009a      	lsls	r2, r3, #2
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	4a48      	ldr	r2, [pc, #288]	; (80036f0 <HAL_DMA_Init+0x15c>)
 80035ce:	641a      	str	r2, [r3, #64]	; 0x40
 80035d0:	e00e      	b.n	80035f0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	461a      	mov	r2, r3
 80035d8:	4b46      	ldr	r3, [pc, #280]	; (80036f4 <HAL_DMA_Init+0x160>)
 80035da:	4413      	add	r3, r2
 80035dc:	4a43      	ldr	r2, [pc, #268]	; (80036ec <HAL_DMA_Init+0x158>)
 80035de:	fba2 2303 	umull	r2, r3, r2, r3
 80035e2:	091b      	lsrs	r3, r3, #4
 80035e4:	009a      	lsls	r2, r3, #2
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	4a42      	ldr	r2, [pc, #264]	; (80036f8 <HAL_DMA_Init+0x164>)
 80035ee:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2202      	movs	r2, #2
 80035f4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003606:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800360a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003614:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	691b      	ldr	r3, [r3, #16]
 800361a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003620:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	699b      	ldr	r3, [r3, #24]
 8003626:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800362c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6a1b      	ldr	r3, [r3, #32]
 8003632:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003634:	68fa      	ldr	r2, [r7, #12]
 8003636:	4313      	orrs	r3, r2
 8003638:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	68fa      	ldr	r2, [r7, #12]
 8003640:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800364a:	d039      	beq.n	80036c0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003650:	4a27      	ldr	r2, [pc, #156]	; (80036f0 <HAL_DMA_Init+0x15c>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d11a      	bne.n	800368c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003656:	4b29      	ldr	r3, [pc, #164]	; (80036fc <HAL_DMA_Init+0x168>)
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800365e:	f003 031c 	and.w	r3, r3, #28
 8003662:	210f      	movs	r1, #15
 8003664:	fa01 f303 	lsl.w	r3, r1, r3
 8003668:	43db      	mvns	r3, r3
 800366a:	4924      	ldr	r1, [pc, #144]	; (80036fc <HAL_DMA_Init+0x168>)
 800366c:	4013      	ands	r3, r2
 800366e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003670:	4b22      	ldr	r3, [pc, #136]	; (80036fc <HAL_DMA_Init+0x168>)
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6859      	ldr	r1, [r3, #4]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800367c:	f003 031c 	and.w	r3, r3, #28
 8003680:	fa01 f303 	lsl.w	r3, r1, r3
 8003684:	491d      	ldr	r1, [pc, #116]	; (80036fc <HAL_DMA_Init+0x168>)
 8003686:	4313      	orrs	r3, r2
 8003688:	600b      	str	r3, [r1, #0]
 800368a:	e019      	b.n	80036c0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800368c:	4b1c      	ldr	r3, [pc, #112]	; (8003700 <HAL_DMA_Init+0x16c>)
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003694:	f003 031c 	and.w	r3, r3, #28
 8003698:	210f      	movs	r1, #15
 800369a:	fa01 f303 	lsl.w	r3, r1, r3
 800369e:	43db      	mvns	r3, r3
 80036a0:	4917      	ldr	r1, [pc, #92]	; (8003700 <HAL_DMA_Init+0x16c>)
 80036a2:	4013      	ands	r3, r2
 80036a4:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80036a6:	4b16      	ldr	r3, [pc, #88]	; (8003700 <HAL_DMA_Init+0x16c>)
 80036a8:	681a      	ldr	r2, [r3, #0]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6859      	ldr	r1, [r3, #4]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036b2:	f003 031c 	and.w	r3, r3, #28
 80036b6:	fa01 f303 	lsl.w	r3, r1, r3
 80036ba:	4911      	ldr	r1, [pc, #68]	; (8003700 <HAL_DMA_Init+0x16c>)
 80036bc:	4313      	orrs	r3, r2
 80036be:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2200      	movs	r2, #0
 80036c4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2201      	movs	r2, #1
 80036ca:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2200      	movs	r2, #0
 80036d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80036d6:	2300      	movs	r3, #0
}
 80036d8:	4618      	mov	r0, r3
 80036da:	3714      	adds	r7, #20
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr
 80036e4:	40020407 	.word	0x40020407
 80036e8:	bffdfff8 	.word	0xbffdfff8
 80036ec:	cccccccd 	.word	0xcccccccd
 80036f0:	40020000 	.word	0x40020000
 80036f4:	bffdfbf8 	.word	0xbffdfbf8
 80036f8:	40020400 	.word	0x40020400
 80036fc:	400200a8 	.word	0x400200a8
 8003700:	400204a8 	.word	0x400204a8

08003704 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b086      	sub	sp, #24
 8003708:	af00      	add	r7, sp, #0
 800370a:	60f8      	str	r0, [r7, #12]
 800370c:	60b9      	str	r1, [r7, #8]
 800370e:	607a      	str	r2, [r7, #4]
 8003710:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003712:	2300      	movs	r3, #0
 8003714:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800371c:	2b01      	cmp	r3, #1
 800371e:	d101      	bne.n	8003724 <HAL_DMA_Start_IT+0x20>
 8003720:	2302      	movs	r3, #2
 8003722:	e04b      	b.n	80037bc <HAL_DMA_Start_IT+0xb8>
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2201      	movs	r2, #1
 8003728:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003732:	b2db      	uxtb	r3, r3
 8003734:	2b01      	cmp	r3, #1
 8003736:	d13a      	bne.n	80037ae <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	2202      	movs	r2, #2
 800373c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	2200      	movs	r2, #0
 8003744:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f022 0201 	bic.w	r2, r2, #1
 8003754:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	687a      	ldr	r2, [r7, #4]
 800375a:	68b9      	ldr	r1, [r7, #8]
 800375c:	68f8      	ldr	r0, [r7, #12]
 800375e:	f000 f92f 	bl	80039c0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003766:	2b00      	cmp	r3, #0
 8003768:	d008      	beq.n	800377c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f042 020e 	orr.w	r2, r2, #14
 8003778:	601a      	str	r2, [r3, #0]
 800377a:	e00f      	b.n	800379c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f022 0204 	bic.w	r2, r2, #4
 800378a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f042 020a 	orr.w	r2, r2, #10
 800379a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f042 0201 	orr.w	r2, r2, #1
 80037aa:	601a      	str	r2, [r3, #0]
 80037ac:	e005      	b.n	80037ba <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	2200      	movs	r2, #0
 80037b2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80037b6:	2302      	movs	r3, #2
 80037b8:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80037ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80037bc:	4618      	mov	r0, r3
 80037be:	3718      	adds	r7, #24
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}

080037c4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b084      	sub	sp, #16
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037cc:	2300      	movs	r3, #0
 80037ce:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80037d6:	b2db      	uxtb	r3, r3
 80037d8:	2b02      	cmp	r3, #2
 80037da:	d005      	beq.n	80037e8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2204      	movs	r2, #4
 80037e0:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	73fb      	strb	r3, [r7, #15]
 80037e6:	e029      	b.n	800383c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f022 020e 	bic.w	r2, r2, #14
 80037f6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f022 0201 	bic.w	r2, r2, #1
 8003806:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800380c:	f003 021c 	and.w	r2, r3, #28
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003814:	2101      	movs	r1, #1
 8003816:	fa01 f202 	lsl.w	r2, r1, r2
 800381a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2201      	movs	r2, #1
 8003820:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2200      	movs	r2, #0
 8003828:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003830:	2b00      	cmp	r3, #0
 8003832:	d003      	beq.n	800383c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003838:	6878      	ldr	r0, [r7, #4]
 800383a:	4798      	blx	r3
    }
  }
  return status;
 800383c:	7bfb      	ldrb	r3, [r7, #15]
}
 800383e:	4618      	mov	r0, r3
 8003840:	3710      	adds	r7, #16
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}

08003846 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003846:	b580      	push	{r7, lr}
 8003848:	b084      	sub	sp, #16
 800384a:	af00      	add	r7, sp, #0
 800384c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003862:	f003 031c 	and.w	r3, r3, #28
 8003866:	2204      	movs	r2, #4
 8003868:	409a      	lsls	r2, r3
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	4013      	ands	r3, r2
 800386e:	2b00      	cmp	r3, #0
 8003870:	d026      	beq.n	80038c0 <HAL_DMA_IRQHandler+0x7a>
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	f003 0304 	and.w	r3, r3, #4
 8003878:	2b00      	cmp	r3, #0
 800387a:	d021      	beq.n	80038c0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f003 0320 	and.w	r3, r3, #32
 8003886:	2b00      	cmp	r3, #0
 8003888:	d107      	bne.n	800389a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f022 0204 	bic.w	r2, r2, #4
 8003898:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800389e:	f003 021c 	and.w	r2, r3, #28
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038a6:	2104      	movs	r1, #4
 80038a8:	fa01 f202 	lsl.w	r2, r1, r2
 80038ac:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d071      	beq.n	800399a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ba:	6878      	ldr	r0, [r7, #4]
 80038bc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80038be:	e06c      	b.n	800399a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038c4:	f003 031c 	and.w	r3, r3, #28
 80038c8:	2202      	movs	r2, #2
 80038ca:	409a      	lsls	r2, r3
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	4013      	ands	r3, r2
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d02e      	beq.n	8003932 <HAL_DMA_IRQHandler+0xec>
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	f003 0302 	and.w	r3, r3, #2
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d029      	beq.n	8003932 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f003 0320 	and.w	r3, r3, #32
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d10b      	bne.n	8003904 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f022 020a 	bic.w	r2, r2, #10
 80038fa:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2201      	movs	r2, #1
 8003900:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003908:	f003 021c 	and.w	r2, r3, #28
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003910:	2102      	movs	r1, #2
 8003912:	fa01 f202 	lsl.w	r2, r1, r2
 8003916:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2200      	movs	r2, #0
 800391c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003924:	2b00      	cmp	r3, #0
 8003926:	d038      	beq.n	800399a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800392c:	6878      	ldr	r0, [r7, #4]
 800392e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003930:	e033      	b.n	800399a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003936:	f003 031c 	and.w	r3, r3, #28
 800393a:	2208      	movs	r2, #8
 800393c:	409a      	lsls	r2, r3
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	4013      	ands	r3, r2
 8003942:	2b00      	cmp	r3, #0
 8003944:	d02a      	beq.n	800399c <HAL_DMA_IRQHandler+0x156>
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	f003 0308 	and.w	r3, r3, #8
 800394c:	2b00      	cmp	r3, #0
 800394e:	d025      	beq.n	800399c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f022 020e 	bic.w	r2, r2, #14
 800395e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003964:	f003 021c 	and.w	r2, r3, #28
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800396c:	2101      	movs	r1, #1
 800396e:	fa01 f202 	lsl.w	r2, r1, r2
 8003972:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2201      	movs	r2, #1
 8003978:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2201      	movs	r2, #1
 800397e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2200      	movs	r2, #0
 8003986:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800398e:	2b00      	cmp	r3, #0
 8003990:	d004      	beq.n	800399c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800399a:	bf00      	nop
 800399c:	bf00      	nop
}
 800399e:	3710      	adds	r7, #16
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}

080039a4 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b083      	sub	sp, #12
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80039b2:	b2db      	uxtb	r3, r3
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	370c      	adds	r7, #12
 80039b8:	46bd      	mov	sp, r7
 80039ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039be:	4770      	bx	lr

080039c0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80039c0:	b480      	push	{r7}
 80039c2:	b085      	sub	sp, #20
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	60f8      	str	r0, [r7, #12]
 80039c8:	60b9      	str	r1, [r7, #8]
 80039ca:	607a      	str	r2, [r7, #4]
 80039cc:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039d2:	f003 021c 	and.w	r2, r3, #28
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039da:	2101      	movs	r1, #1
 80039dc:	fa01 f202 	lsl.w	r2, r1, r2
 80039e0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	683a      	ldr	r2, [r7, #0]
 80039e8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	2b10      	cmp	r3, #16
 80039f0:	d108      	bne.n	8003a04 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	687a      	ldr	r2, [r7, #4]
 80039f8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	68ba      	ldr	r2, [r7, #8]
 8003a00:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003a02:	e007      	b.n	8003a14 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	68ba      	ldr	r2, [r7, #8]
 8003a0a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	687a      	ldr	r2, [r7, #4]
 8003a12:	60da      	str	r2, [r3, #12]
}
 8003a14:	bf00      	nop
 8003a16:	3714      	adds	r7, #20
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1e:	4770      	bx	lr

08003a20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b087      	sub	sp, #28
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
 8003a28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a2e:	e148      	b.n	8003cc2 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	2101      	movs	r1, #1
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	fa01 f303 	lsl.w	r3, r1, r3
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	f000 813a 	beq.w	8003cbc <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	f003 0303 	and.w	r3, r3, #3
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d005      	beq.n	8003a60 <HAL_GPIO_Init+0x40>
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	f003 0303 	and.w	r3, r3, #3
 8003a5c:	2b02      	cmp	r3, #2
 8003a5e:	d130      	bne.n	8003ac2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	005b      	lsls	r3, r3, #1
 8003a6a:	2203      	movs	r2, #3
 8003a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a70:	43db      	mvns	r3, r3
 8003a72:	693a      	ldr	r2, [r7, #16]
 8003a74:	4013      	ands	r3, r2
 8003a76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	68da      	ldr	r2, [r3, #12]
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	005b      	lsls	r3, r3, #1
 8003a80:	fa02 f303 	lsl.w	r3, r2, r3
 8003a84:	693a      	ldr	r2, [r7, #16]
 8003a86:	4313      	orrs	r3, r2
 8003a88:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	693a      	ldr	r2, [r7, #16]
 8003a8e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003a96:	2201      	movs	r2, #1
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9e:	43db      	mvns	r3, r3
 8003aa0:	693a      	ldr	r2, [r7, #16]
 8003aa2:	4013      	ands	r3, r2
 8003aa4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	091b      	lsrs	r3, r3, #4
 8003aac:	f003 0201 	and.w	r2, r3, #1
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab6:	693a      	ldr	r2, [r7, #16]
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	693a      	ldr	r2, [r7, #16]
 8003ac0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	f003 0303 	and.w	r3, r3, #3
 8003aca:	2b03      	cmp	r3, #3
 8003acc:	d017      	beq.n	8003afe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	68db      	ldr	r3, [r3, #12]
 8003ad2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	005b      	lsls	r3, r3, #1
 8003ad8:	2203      	movs	r2, #3
 8003ada:	fa02 f303 	lsl.w	r3, r2, r3
 8003ade:	43db      	mvns	r3, r3
 8003ae0:	693a      	ldr	r2, [r7, #16]
 8003ae2:	4013      	ands	r3, r2
 8003ae4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	689a      	ldr	r2, [r3, #8]
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	005b      	lsls	r3, r3, #1
 8003aee:	fa02 f303 	lsl.w	r3, r2, r3
 8003af2:	693a      	ldr	r2, [r7, #16]
 8003af4:	4313      	orrs	r3, r2
 8003af6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	693a      	ldr	r2, [r7, #16]
 8003afc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	f003 0303 	and.w	r3, r3, #3
 8003b06:	2b02      	cmp	r3, #2
 8003b08:	d123      	bne.n	8003b52 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	08da      	lsrs	r2, r3, #3
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	3208      	adds	r2, #8
 8003b12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b16:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003b18:	697b      	ldr	r3, [r7, #20]
 8003b1a:	f003 0307 	and.w	r3, r3, #7
 8003b1e:	009b      	lsls	r3, r3, #2
 8003b20:	220f      	movs	r2, #15
 8003b22:	fa02 f303 	lsl.w	r3, r2, r3
 8003b26:	43db      	mvns	r3, r3
 8003b28:	693a      	ldr	r2, [r7, #16]
 8003b2a:	4013      	ands	r3, r2
 8003b2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	691a      	ldr	r2, [r3, #16]
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	f003 0307 	and.w	r3, r3, #7
 8003b38:	009b      	lsls	r3, r3, #2
 8003b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b3e:	693a      	ldr	r2, [r7, #16]
 8003b40:	4313      	orrs	r3, r2
 8003b42:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	08da      	lsrs	r2, r3, #3
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	3208      	adds	r2, #8
 8003b4c:	6939      	ldr	r1, [r7, #16]
 8003b4e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	005b      	lsls	r3, r3, #1
 8003b5c:	2203      	movs	r2, #3
 8003b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b62:	43db      	mvns	r3, r3
 8003b64:	693a      	ldr	r2, [r7, #16]
 8003b66:	4013      	ands	r3, r2
 8003b68:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	f003 0203 	and.w	r2, r3, #3
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	005b      	lsls	r3, r3, #1
 8003b76:	fa02 f303 	lsl.w	r3, r2, r3
 8003b7a:	693a      	ldr	r2, [r7, #16]
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	693a      	ldr	r2, [r7, #16]
 8003b84:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	f000 8094 	beq.w	8003cbc <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b94:	4b52      	ldr	r3, [pc, #328]	; (8003ce0 <HAL_GPIO_Init+0x2c0>)
 8003b96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b98:	4a51      	ldr	r2, [pc, #324]	; (8003ce0 <HAL_GPIO_Init+0x2c0>)
 8003b9a:	f043 0301 	orr.w	r3, r3, #1
 8003b9e:	6613      	str	r3, [r2, #96]	; 0x60
 8003ba0:	4b4f      	ldr	r3, [pc, #316]	; (8003ce0 <HAL_GPIO_Init+0x2c0>)
 8003ba2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ba4:	f003 0301 	and.w	r3, r3, #1
 8003ba8:	60bb      	str	r3, [r7, #8]
 8003baa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003bac:	4a4d      	ldr	r2, [pc, #308]	; (8003ce4 <HAL_GPIO_Init+0x2c4>)
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	089b      	lsrs	r3, r3, #2
 8003bb2:	3302      	adds	r3, #2
 8003bb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bb8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	f003 0303 	and.w	r3, r3, #3
 8003bc0:	009b      	lsls	r3, r3, #2
 8003bc2:	220f      	movs	r2, #15
 8003bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc8:	43db      	mvns	r3, r3
 8003bca:	693a      	ldr	r2, [r7, #16]
 8003bcc:	4013      	ands	r3, r2
 8003bce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003bd6:	d00d      	beq.n	8003bf4 <HAL_GPIO_Init+0x1d4>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	4a43      	ldr	r2, [pc, #268]	; (8003ce8 <HAL_GPIO_Init+0x2c8>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d007      	beq.n	8003bf0 <HAL_GPIO_Init+0x1d0>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	4a42      	ldr	r2, [pc, #264]	; (8003cec <HAL_GPIO_Init+0x2cc>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d101      	bne.n	8003bec <HAL_GPIO_Init+0x1cc>
 8003be8:	2302      	movs	r3, #2
 8003bea:	e004      	b.n	8003bf6 <HAL_GPIO_Init+0x1d6>
 8003bec:	2307      	movs	r3, #7
 8003bee:	e002      	b.n	8003bf6 <HAL_GPIO_Init+0x1d6>
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	e000      	b.n	8003bf6 <HAL_GPIO_Init+0x1d6>
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	697a      	ldr	r2, [r7, #20]
 8003bf8:	f002 0203 	and.w	r2, r2, #3
 8003bfc:	0092      	lsls	r2, r2, #2
 8003bfe:	4093      	lsls	r3, r2
 8003c00:	693a      	ldr	r2, [r7, #16]
 8003c02:	4313      	orrs	r3, r2
 8003c04:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003c06:	4937      	ldr	r1, [pc, #220]	; (8003ce4 <HAL_GPIO_Init+0x2c4>)
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	089b      	lsrs	r3, r3, #2
 8003c0c:	3302      	adds	r3, #2
 8003c0e:	693a      	ldr	r2, [r7, #16]
 8003c10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003c14:	4b36      	ldr	r3, [pc, #216]	; (8003cf0 <HAL_GPIO_Init+0x2d0>)
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	43db      	mvns	r3, r3
 8003c1e:	693a      	ldr	r2, [r7, #16]
 8003c20:	4013      	ands	r3, r2
 8003c22:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d003      	beq.n	8003c38 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8003c30:	693a      	ldr	r2, [r7, #16]
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	4313      	orrs	r3, r2
 8003c36:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003c38:	4a2d      	ldr	r2, [pc, #180]	; (8003cf0 <HAL_GPIO_Init+0x2d0>)
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003c3e:	4b2c      	ldr	r3, [pc, #176]	; (8003cf0 <HAL_GPIO_Init+0x2d0>)
 8003c40:	68db      	ldr	r3, [r3, #12]
 8003c42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	43db      	mvns	r3, r3
 8003c48:	693a      	ldr	r2, [r7, #16]
 8003c4a:	4013      	ands	r3, r2
 8003c4c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d003      	beq.n	8003c62 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8003c5a:	693a      	ldr	r2, [r7, #16]
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003c62:	4a23      	ldr	r2, [pc, #140]	; (8003cf0 <HAL_GPIO_Init+0x2d0>)
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003c68:	4b21      	ldr	r3, [pc, #132]	; (8003cf0 <HAL_GPIO_Init+0x2d0>)
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	43db      	mvns	r3, r3
 8003c72:	693a      	ldr	r2, [r7, #16]
 8003c74:	4013      	ands	r3, r2
 8003c76:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d003      	beq.n	8003c8c <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8003c84:	693a      	ldr	r2, [r7, #16]
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003c8c:	4a18      	ldr	r2, [pc, #96]	; (8003cf0 <HAL_GPIO_Init+0x2d0>)
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003c92:	4b17      	ldr	r3, [pc, #92]	; (8003cf0 <HAL_GPIO_Init+0x2d0>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	43db      	mvns	r3, r3
 8003c9c:	693a      	ldr	r2, [r7, #16]
 8003c9e:	4013      	ands	r3, r2
 8003ca0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d003      	beq.n	8003cb6 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8003cae:	693a      	ldr	r2, [r7, #16]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003cb6:	4a0e      	ldr	r2, [pc, #56]	; (8003cf0 <HAL_GPIO_Init+0x2d0>)
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003cbc:	697b      	ldr	r3, [r7, #20]
 8003cbe:	3301      	adds	r3, #1
 8003cc0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	697b      	ldr	r3, [r7, #20]
 8003cc8:	fa22 f303 	lsr.w	r3, r2, r3
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	f47f aeaf 	bne.w	8003a30 <HAL_GPIO_Init+0x10>
  }
}
 8003cd2:	bf00      	nop
 8003cd4:	bf00      	nop
 8003cd6:	371c      	adds	r7, #28
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cde:	4770      	bx	lr
 8003ce0:	40021000 	.word	0x40021000
 8003ce4:	40010000 	.word	0x40010000
 8003ce8:	48000400 	.word	0x48000400
 8003cec:	48000800 	.word	0x48000800
 8003cf0:	40010400 	.word	0x40010400

08003cf4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b083      	sub	sp, #12
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
 8003cfc:	460b      	mov	r3, r1
 8003cfe:	807b      	strh	r3, [r7, #2]
 8003d00:	4613      	mov	r3, r2
 8003d02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d04:	787b      	ldrb	r3, [r7, #1]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d003      	beq.n	8003d12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003d0a:	887a      	ldrh	r2, [r7, #2]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003d10:	e002      	b.n	8003d18 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003d12:	887a      	ldrh	r2, [r7, #2]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003d18:	bf00      	nop
 8003d1a:	370c      	adds	r7, #12
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d22:	4770      	bx	lr

08003d24 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b082      	sub	sp, #8
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d101      	bne.n	8003d36 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	e08d      	b.n	8003e52 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d3c:	b2db      	uxtb	r3, r3
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d106      	bne.n	8003d50 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2200      	movs	r2, #0
 8003d46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003d4a:	6878      	ldr	r0, [r7, #4]
 8003d4c:	f7fd fdf0 	bl	8001930 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2224      	movs	r2, #36	; 0x24
 8003d54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f022 0201 	bic.w	r2, r2, #1
 8003d66:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	685a      	ldr	r2, [r3, #4]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003d74:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	689a      	ldr	r2, [r3, #8]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003d84:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	68db      	ldr	r3, [r3, #12]
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d107      	bne.n	8003d9e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	689a      	ldr	r2, [r3, #8]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003d9a:	609a      	str	r2, [r3, #8]
 8003d9c:	e006      	b.n	8003dac <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	689a      	ldr	r2, [r3, #8]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003daa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	68db      	ldr	r3, [r3, #12]
 8003db0:	2b02      	cmp	r3, #2
 8003db2:	d108      	bne.n	8003dc6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	685a      	ldr	r2, [r3, #4]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003dc2:	605a      	str	r2, [r3, #4]
 8003dc4:	e007      	b.n	8003dd6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	685a      	ldr	r2, [r3, #4]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003dd4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	687a      	ldr	r2, [r7, #4]
 8003dde:	6812      	ldr	r2, [r2, #0]
 8003de0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003de4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003de8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	68da      	ldr	r2, [r3, #12]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003df8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	691a      	ldr	r2, [r3, #16]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	695b      	ldr	r3, [r3, #20]
 8003e02:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	699b      	ldr	r3, [r3, #24]
 8003e0a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	430a      	orrs	r2, r1
 8003e12:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	69d9      	ldr	r1, [r3, #28]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6a1a      	ldr	r2, [r3, #32]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	430a      	orrs	r2, r1
 8003e22:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f042 0201 	orr.w	r2, r2, #1
 8003e32:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2200      	movs	r2, #0
 8003e38:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2220      	movs	r2, #32
 8003e3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2200      	movs	r2, #0
 8003e46:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003e50:	2300      	movs	r3, #0
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3708      	adds	r7, #8
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
	...

08003e5c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b088      	sub	sp, #32
 8003e60:	af02      	add	r7, sp, #8
 8003e62:	60f8      	str	r0, [r7, #12]
 8003e64:	607a      	str	r2, [r7, #4]
 8003e66:	461a      	mov	r2, r3
 8003e68:	460b      	mov	r3, r1
 8003e6a:	817b      	strh	r3, [r7, #10]
 8003e6c:	4613      	mov	r3, r2
 8003e6e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e76:	b2db      	uxtb	r3, r3
 8003e78:	2b20      	cmp	r3, #32
 8003e7a:	f040 80fd 	bne.w	8004078 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003e84:	2b01      	cmp	r3, #1
 8003e86:	d101      	bne.n	8003e8c <HAL_I2C_Master_Transmit+0x30>
 8003e88:	2302      	movs	r3, #2
 8003e8a:	e0f6      	b.n	800407a <HAL_I2C_Master_Transmit+0x21e>
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2201      	movs	r2, #1
 8003e90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003e94:	f7fe f8a2 	bl	8001fdc <HAL_GetTick>
 8003e98:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	9300      	str	r3, [sp, #0]
 8003e9e:	2319      	movs	r3, #25
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003ea6:	68f8      	ldr	r0, [r7, #12]
 8003ea8:	f000 ff33 	bl	8004d12 <I2C_WaitOnFlagUntilTimeout>
 8003eac:	4603      	mov	r3, r0
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d001      	beq.n	8003eb6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	e0e1      	b.n	800407a <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	2221      	movs	r2, #33	; 0x21
 8003eba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2210      	movs	r2, #16
 8003ec2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	687a      	ldr	r2, [r7, #4]
 8003ed0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	893a      	ldrh	r2, [r7, #8]
 8003ed6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	2200      	movs	r2, #0
 8003edc:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ee2:	b29b      	uxth	r3, r3
 8003ee4:	2bff      	cmp	r3, #255	; 0xff
 8003ee6:	d906      	bls.n	8003ef6 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	22ff      	movs	r2, #255	; 0xff
 8003eec:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8003eee:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003ef2:	617b      	str	r3, [r7, #20]
 8003ef4:	e007      	b.n	8003f06 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003efa:	b29a      	uxth	r2, r3
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003f00:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003f04:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d024      	beq.n	8003f58 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f12:	781a      	ldrb	r2, [r3, #0]
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f1e:	1c5a      	adds	r2, r3, #1
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f28:	b29b      	uxth	r3, r3
 8003f2a:	3b01      	subs	r3, #1
 8003f2c:	b29a      	uxth	r2, r3
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f36:	3b01      	subs	r3, #1
 8003f38:	b29a      	uxth	r2, r3
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	3301      	adds	r3, #1
 8003f46:	b2da      	uxtb	r2, r3
 8003f48:	8979      	ldrh	r1, [r7, #10]
 8003f4a:	4b4e      	ldr	r3, [pc, #312]	; (8004084 <HAL_I2C_Master_Transmit+0x228>)
 8003f4c:	9300      	str	r3, [sp, #0]
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	68f8      	ldr	r0, [r7, #12]
 8003f52:	f001 f919 	bl	8005188 <I2C_TransferConfig>
 8003f56:	e066      	b.n	8004026 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f5c:	b2da      	uxtb	r2, r3
 8003f5e:	8979      	ldrh	r1, [r7, #10]
 8003f60:	4b48      	ldr	r3, [pc, #288]	; (8004084 <HAL_I2C_Master_Transmit+0x228>)
 8003f62:	9300      	str	r3, [sp, #0]
 8003f64:	697b      	ldr	r3, [r7, #20]
 8003f66:	68f8      	ldr	r0, [r7, #12]
 8003f68:	f001 f90e 	bl	8005188 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003f6c:	e05b      	b.n	8004026 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f6e:	693a      	ldr	r2, [r7, #16]
 8003f70:	6a39      	ldr	r1, [r7, #32]
 8003f72:	68f8      	ldr	r0, [r7, #12]
 8003f74:	f000 ff1c 	bl	8004db0 <I2C_WaitOnTXISFlagUntilTimeout>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d001      	beq.n	8003f82 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e07b      	b.n	800407a <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f86:	781a      	ldrb	r2, [r3, #0]
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f92:	1c5a      	adds	r2, r3, #1
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f9c:	b29b      	uxth	r3, r3
 8003f9e:	3b01      	subs	r3, #1
 8003fa0:	b29a      	uxth	r2, r3
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003faa:	3b01      	subs	r3, #1
 8003fac:	b29a      	uxth	r2, r3
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fb6:	b29b      	uxth	r3, r3
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d034      	beq.n	8004026 <HAL_I2C_Master_Transmit+0x1ca>
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d130      	bne.n	8004026 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	9300      	str	r3, [sp, #0]
 8003fc8:	6a3b      	ldr	r3, [r7, #32]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	2180      	movs	r1, #128	; 0x80
 8003fce:	68f8      	ldr	r0, [r7, #12]
 8003fd0:	f000 fe9f 	bl	8004d12 <I2C_WaitOnFlagUntilTimeout>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d001      	beq.n	8003fde <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e04d      	b.n	800407a <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fe2:	b29b      	uxth	r3, r3
 8003fe4:	2bff      	cmp	r3, #255	; 0xff
 8003fe6:	d90e      	bls.n	8004006 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	22ff      	movs	r2, #255	; 0xff
 8003fec:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ff2:	b2da      	uxtb	r2, r3
 8003ff4:	8979      	ldrh	r1, [r7, #10]
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	9300      	str	r3, [sp, #0]
 8003ffa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003ffe:	68f8      	ldr	r0, [r7, #12]
 8004000:	f001 f8c2 	bl	8005188 <I2C_TransferConfig>
 8004004:	e00f      	b.n	8004026 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800400a:	b29a      	uxth	r2, r3
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004014:	b2da      	uxtb	r2, r3
 8004016:	8979      	ldrh	r1, [r7, #10]
 8004018:	2300      	movs	r3, #0
 800401a:	9300      	str	r3, [sp, #0]
 800401c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004020:	68f8      	ldr	r0, [r7, #12]
 8004022:	f001 f8b1 	bl	8005188 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800402a:	b29b      	uxth	r3, r3
 800402c:	2b00      	cmp	r3, #0
 800402e:	d19e      	bne.n	8003f6e <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004030:	693a      	ldr	r2, [r7, #16]
 8004032:	6a39      	ldr	r1, [r7, #32]
 8004034:	68f8      	ldr	r0, [r7, #12]
 8004036:	f000 ff02 	bl	8004e3e <I2C_WaitOnSTOPFlagUntilTimeout>
 800403a:	4603      	mov	r3, r0
 800403c:	2b00      	cmp	r3, #0
 800403e:	d001      	beq.n	8004044 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	e01a      	b.n	800407a <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	2220      	movs	r2, #32
 800404a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	6859      	ldr	r1, [r3, #4]
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681a      	ldr	r2, [r3, #0]
 8004056:	4b0c      	ldr	r3, [pc, #48]	; (8004088 <HAL_I2C_Master_Transmit+0x22c>)
 8004058:	400b      	ands	r3, r1
 800405a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2220      	movs	r2, #32
 8004060:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	2200      	movs	r2, #0
 8004068:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	2200      	movs	r2, #0
 8004070:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004074:	2300      	movs	r3, #0
 8004076:	e000      	b.n	800407a <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8004078:	2302      	movs	r3, #2
  }
}
 800407a:	4618      	mov	r0, r3
 800407c:	3718      	adds	r7, #24
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}
 8004082:	bf00      	nop
 8004084:	80002000 	.word	0x80002000
 8004088:	fe00e800 	.word	0xfe00e800

0800408c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b088      	sub	sp, #32
 8004090:	af02      	add	r7, sp, #8
 8004092:	60f8      	str	r0, [r7, #12]
 8004094:	607a      	str	r2, [r7, #4]
 8004096:	461a      	mov	r2, r3
 8004098:	460b      	mov	r3, r1
 800409a:	817b      	strh	r3, [r7, #10]
 800409c:	4613      	mov	r3, r2
 800409e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040a6:	b2db      	uxtb	r3, r3
 80040a8:	2b20      	cmp	r3, #32
 80040aa:	f040 80db 	bne.w	8004264 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80040b4:	2b01      	cmp	r3, #1
 80040b6:	d101      	bne.n	80040bc <HAL_I2C_Master_Receive+0x30>
 80040b8:	2302      	movs	r3, #2
 80040ba:	e0d4      	b.n	8004266 <HAL_I2C_Master_Receive+0x1da>
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2201      	movs	r2, #1
 80040c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80040c4:	f7fd ff8a 	bl	8001fdc <HAL_GetTick>
 80040c8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	9300      	str	r3, [sp, #0]
 80040ce:	2319      	movs	r3, #25
 80040d0:	2201      	movs	r2, #1
 80040d2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80040d6:	68f8      	ldr	r0, [r7, #12]
 80040d8:	f000 fe1b 	bl	8004d12 <I2C_WaitOnFlagUntilTimeout>
 80040dc:	4603      	mov	r3, r0
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d001      	beq.n	80040e6 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	e0bf      	b.n	8004266 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2222      	movs	r2, #34	; 0x22
 80040ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2210      	movs	r2, #16
 80040f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	2200      	movs	r2, #0
 80040fa:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	687a      	ldr	r2, [r7, #4]
 8004100:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	893a      	ldrh	r2, [r7, #8]
 8004106:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2200      	movs	r2, #0
 800410c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004112:	b29b      	uxth	r3, r3
 8004114:	2bff      	cmp	r3, #255	; 0xff
 8004116:	d90e      	bls.n	8004136 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	22ff      	movs	r2, #255	; 0xff
 800411c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004122:	b2da      	uxtb	r2, r3
 8004124:	8979      	ldrh	r1, [r7, #10]
 8004126:	4b52      	ldr	r3, [pc, #328]	; (8004270 <HAL_I2C_Master_Receive+0x1e4>)
 8004128:	9300      	str	r3, [sp, #0]
 800412a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800412e:	68f8      	ldr	r0, [r7, #12]
 8004130:	f001 f82a 	bl	8005188 <I2C_TransferConfig>
 8004134:	e06d      	b.n	8004212 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800413a:	b29a      	uxth	r2, r3
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004144:	b2da      	uxtb	r2, r3
 8004146:	8979      	ldrh	r1, [r7, #10]
 8004148:	4b49      	ldr	r3, [pc, #292]	; (8004270 <HAL_I2C_Master_Receive+0x1e4>)
 800414a:	9300      	str	r3, [sp, #0]
 800414c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004150:	68f8      	ldr	r0, [r7, #12]
 8004152:	f001 f819 	bl	8005188 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8004156:	e05c      	b.n	8004212 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004158:	697a      	ldr	r2, [r7, #20]
 800415a:	6a39      	ldr	r1, [r7, #32]
 800415c:	68f8      	ldr	r0, [r7, #12]
 800415e:	f000 feb1 	bl	8004ec4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004162:	4603      	mov	r3, r0
 8004164:	2b00      	cmp	r3, #0
 8004166:	d001      	beq.n	800416c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8004168:	2301      	movs	r3, #1
 800416a:	e07c      	b.n	8004266 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004176:	b2d2      	uxtb	r2, r2
 8004178:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800417e:	1c5a      	adds	r2, r3, #1
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004188:	3b01      	subs	r3, #1
 800418a:	b29a      	uxth	r2, r3
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004194:	b29b      	uxth	r3, r3
 8004196:	3b01      	subs	r3, #1
 8004198:	b29a      	uxth	r2, r3
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041a2:	b29b      	uxth	r3, r3
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d034      	beq.n	8004212 <HAL_I2C_Master_Receive+0x186>
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d130      	bne.n	8004212 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80041b0:	697b      	ldr	r3, [r7, #20]
 80041b2:	9300      	str	r3, [sp, #0]
 80041b4:	6a3b      	ldr	r3, [r7, #32]
 80041b6:	2200      	movs	r2, #0
 80041b8:	2180      	movs	r1, #128	; 0x80
 80041ba:	68f8      	ldr	r0, [r7, #12]
 80041bc:	f000 fda9 	bl	8004d12 <I2C_WaitOnFlagUntilTimeout>
 80041c0:	4603      	mov	r3, r0
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d001      	beq.n	80041ca <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	e04d      	b.n	8004266 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041ce:	b29b      	uxth	r3, r3
 80041d0:	2bff      	cmp	r3, #255	; 0xff
 80041d2:	d90e      	bls.n	80041f2 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	22ff      	movs	r2, #255	; 0xff
 80041d8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041de:	b2da      	uxtb	r2, r3
 80041e0:	8979      	ldrh	r1, [r7, #10]
 80041e2:	2300      	movs	r3, #0
 80041e4:	9300      	str	r3, [sp, #0]
 80041e6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80041ea:	68f8      	ldr	r0, [r7, #12]
 80041ec:	f000 ffcc 	bl	8005188 <I2C_TransferConfig>
 80041f0:	e00f      	b.n	8004212 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041f6:	b29a      	uxth	r2, r3
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004200:	b2da      	uxtb	r2, r3
 8004202:	8979      	ldrh	r1, [r7, #10]
 8004204:	2300      	movs	r3, #0
 8004206:	9300      	str	r3, [sp, #0]
 8004208:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800420c:	68f8      	ldr	r0, [r7, #12]
 800420e:	f000 ffbb 	bl	8005188 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004216:	b29b      	uxth	r3, r3
 8004218:	2b00      	cmp	r3, #0
 800421a:	d19d      	bne.n	8004158 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800421c:	697a      	ldr	r2, [r7, #20]
 800421e:	6a39      	ldr	r1, [r7, #32]
 8004220:	68f8      	ldr	r0, [r7, #12]
 8004222:	f000 fe0c 	bl	8004e3e <I2C_WaitOnSTOPFlagUntilTimeout>
 8004226:	4603      	mov	r3, r0
 8004228:	2b00      	cmp	r3, #0
 800422a:	d001      	beq.n	8004230 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	e01a      	b.n	8004266 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	2220      	movs	r2, #32
 8004236:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	6859      	ldr	r1, [r3, #4]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681a      	ldr	r2, [r3, #0]
 8004242:	4b0c      	ldr	r3, [pc, #48]	; (8004274 <HAL_I2C_Master_Receive+0x1e8>)
 8004244:	400b      	ands	r3, r1
 8004246:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	2220      	movs	r2, #32
 800424c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	2200      	movs	r2, #0
 8004254:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2200      	movs	r2, #0
 800425c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004260:	2300      	movs	r3, #0
 8004262:	e000      	b.n	8004266 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8004264:	2302      	movs	r3, #2
  }
}
 8004266:	4618      	mov	r0, r3
 8004268:	3718      	adds	r7, #24
 800426a:	46bd      	mov	sp, r7
 800426c:	bd80      	pop	{r7, pc}
 800426e:	bf00      	nop
 8004270:	80002400 	.word	0x80002400
 8004274:	fe00e800 	.word	0xfe00e800

08004278 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b084      	sub	sp, #16
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	699b      	ldr	r3, [r3, #24]
 8004286:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004294:	2b00      	cmp	r3, #0
 8004296:	d005      	beq.n	80042a4 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800429c:	68ba      	ldr	r2, [r7, #8]
 800429e:	68f9      	ldr	r1, [r7, #12]
 80042a0:	6878      	ldr	r0, [r7, #4]
 80042a2:	4798      	blx	r3
  }
}
 80042a4:	bf00      	nop
 80042a6:	3710      	adds	r7, #16
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}

080042ac <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b086      	sub	sp, #24
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	699b      	ldr	r3, [r3, #24]
 80042ba:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80042c4:	697b      	ldr	r3, [r7, #20]
 80042c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d00f      	beq.n	80042ee <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d00a      	beq.n	80042ee <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042dc:	f043 0201 	orr.w	r2, r3, #1
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80042ec:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80042ee:	697b      	ldr	r3, [r7, #20]
 80042f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d00f      	beq.n	8004318 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d00a      	beq.n	8004318 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004306:	f043 0208 	orr.w	r2, r3, #8
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004316:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800431e:	2b00      	cmp	r3, #0
 8004320:	d00f      	beq.n	8004342 <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004322:	693b      	ldr	r3, [r7, #16]
 8004324:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004328:	2b00      	cmp	r3, #0
 800432a:	d00a      	beq.n	8004342 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004330:	f043 0202 	orr.w	r2, r3, #2
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004340:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004346:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	f003 030b 	and.w	r3, r3, #11
 800434e:	2b00      	cmp	r3, #0
 8004350:	d003      	beq.n	800435a <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 8004352:	68f9      	ldr	r1, [r7, #12]
 8004354:	6878      	ldr	r0, [r7, #4]
 8004356:	f000 fb83 	bl	8004a60 <I2C_ITError>
  }
}
 800435a:	bf00      	nop
 800435c:	3718      	adds	r7, #24
 800435e:	46bd      	mov	sp, r7
 8004360:	bd80      	pop	{r7, pc}

08004362 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004362:	b480      	push	{r7}
 8004364:	b083      	sub	sp, #12
 8004366:	af00      	add	r7, sp, #0
 8004368:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800436a:	bf00      	nop
 800436c:	370c      	adds	r7, #12
 800436e:	46bd      	mov	sp, r7
 8004370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004374:	4770      	bx	lr

08004376 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004376:	b480      	push	{r7}
 8004378:	b083      	sub	sp, #12
 800437a:	af00      	add	r7, sp, #0
 800437c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800437e:	bf00      	nop
 8004380:	370c      	adds	r7, #12
 8004382:	46bd      	mov	sp, r7
 8004384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004388:	4770      	bx	lr

0800438a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800438a:	b480      	push	{r7}
 800438c:	b083      	sub	sp, #12
 800438e:	af00      	add	r7, sp, #0
 8004390:	6078      	str	r0, [r7, #4]
 8004392:	460b      	mov	r3, r1
 8004394:	70fb      	strb	r3, [r7, #3]
 8004396:	4613      	mov	r3, r2
 8004398:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800439a:	bf00      	nop
 800439c:	370c      	adds	r7, #12
 800439e:	46bd      	mov	sp, r7
 80043a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a4:	4770      	bx	lr

080043a6 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80043a6:	b480      	push	{r7}
 80043a8:	b083      	sub	sp, #12
 80043aa:	af00      	add	r7, sp, #0
 80043ac:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80043ae:	bf00      	nop
 80043b0:	370c      	adds	r7, #12
 80043b2:	46bd      	mov	sp, r7
 80043b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b8:	4770      	bx	lr

080043ba <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80043ba:	b480      	push	{r7}
 80043bc:	b083      	sub	sp, #12
 80043be:	af00      	add	r7, sp, #0
 80043c0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80043c2:	bf00      	nop
 80043c4:	370c      	adds	r7, #12
 80043c6:	46bd      	mov	sp, r7
 80043c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043cc:	4770      	bx	lr

080043ce <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80043ce:	b480      	push	{r7}
 80043d0:	b083      	sub	sp, #12
 80043d2:	af00      	add	r7, sp, #0
 80043d4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80043d6:	bf00      	nop
 80043d8:	370c      	adds	r7, #12
 80043da:	46bd      	mov	sp, r7
 80043dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e0:	4770      	bx	lr

080043e2 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80043e2:	b580      	push	{r7, lr}
 80043e4:	b086      	sub	sp, #24
 80043e6:	af00      	add	r7, sp, #0
 80043e8:	60f8      	str	r0, [r7, #12]
 80043ea:	60b9      	str	r1, [r7, #8]
 80043ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043f2:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80043fe:	2b01      	cmp	r3, #1
 8004400:	d101      	bne.n	8004406 <I2C_Slave_ISR_IT+0x24>
 8004402:	2302      	movs	r3, #2
 8004404:	e0e1      	b.n	80045ca <I2C_Slave_ISR_IT+0x1e8>
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2201      	movs	r2, #1
 800440a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800440e:	693b      	ldr	r3, [r7, #16]
 8004410:	f003 0320 	and.w	r3, r3, #32
 8004414:	2b00      	cmp	r3, #0
 8004416:	d008      	beq.n	800442a <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800441e:	2b00      	cmp	r3, #0
 8004420:	d003      	beq.n	800442a <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8004422:	6939      	ldr	r1, [r7, #16]
 8004424:	68f8      	ldr	r0, [r7, #12]
 8004426:	f000 f9b5 	bl	8004794 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	f003 0310 	and.w	r3, r3, #16
 8004430:	2b00      	cmp	r3, #0
 8004432:	d04b      	beq.n	80044cc <I2C_Slave_ISR_IT+0xea>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800443a:	2b00      	cmp	r3, #0
 800443c:	d046      	beq.n	80044cc <I2C_Slave_ISR_IT+0xea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004442:	b29b      	uxth	r3, r3
 8004444:	2b00      	cmp	r3, #0
 8004446:	d128      	bne.n	800449a <I2C_Slave_ISR_IT+0xb8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800444e:	b2db      	uxtb	r3, r3
 8004450:	2b28      	cmp	r3, #40	; 0x28
 8004452:	d108      	bne.n	8004466 <I2C_Slave_ISR_IT+0x84>
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800445a:	d104      	bne.n	8004466 <I2C_Slave_ISR_IT+0x84>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800445c:	6939      	ldr	r1, [r7, #16]
 800445e:	68f8      	ldr	r0, [r7, #12]
 8004460:	f000 faaa 	bl	80049b8 <I2C_ITListenCplt>
 8004464:	e031      	b.n	80044ca <I2C_Slave_ISR_IT+0xe8>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800446c:	b2db      	uxtb	r3, r3
 800446e:	2b29      	cmp	r3, #41	; 0x29
 8004470:	d10e      	bne.n	8004490 <I2C_Slave_ISR_IT+0xae>
 8004472:	697b      	ldr	r3, [r7, #20]
 8004474:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004478:	d00a      	beq.n	8004490 <I2C_Slave_ISR_IT+0xae>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	2210      	movs	r2, #16
 8004480:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8004482:	68f8      	ldr	r0, [r7, #12]
 8004484:	f000 fc03 	bl	8004c8e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004488:	68f8      	ldr	r0, [r7, #12]
 800448a:	f000 f926 	bl	80046da <I2C_ITSlaveSeqCplt>
 800448e:	e01c      	b.n	80044ca <I2C_Slave_ISR_IT+0xe8>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	2210      	movs	r2, #16
 8004496:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8004498:	e08f      	b.n	80045ba <I2C_Slave_ISR_IT+0x1d8>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	2210      	movs	r2, #16
 80044a0:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044a6:	f043 0204 	orr.w	r2, r3, #4
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d003      	beq.n	80044bc <I2C_Slave_ISR_IT+0xda>
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80044ba:	d17e      	bne.n	80045ba <I2C_Slave_ISR_IT+0x1d8>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044c0:	4619      	mov	r1, r3
 80044c2:	68f8      	ldr	r0, [r7, #12]
 80044c4:	f000 facc 	bl	8004a60 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80044c8:	e077      	b.n	80045ba <I2C_Slave_ISR_IT+0x1d8>
 80044ca:	e076      	b.n	80045ba <I2C_Slave_ISR_IT+0x1d8>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	f003 0304 	and.w	r3, r3, #4
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d02f      	beq.n	8004536 <I2C_Slave_ISR_IT+0x154>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d02a      	beq.n	8004536 <I2C_Slave_ISR_IT+0x154>
  {
    if (hi2c->XferCount > 0U)
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044e4:	b29b      	uxth	r3, r3
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d018      	beq.n	800451c <I2C_Slave_ISR_IT+0x13a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f4:	b2d2      	uxtb	r2, r2
 80044f6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044fc:	1c5a      	adds	r2, r3, #1
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004506:	3b01      	subs	r3, #1
 8004508:	b29a      	uxth	r2, r3
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004512:	b29b      	uxth	r3, r3
 8004514:	3b01      	subs	r3, #1
 8004516:	b29a      	uxth	r2, r3
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004520:	b29b      	uxth	r3, r3
 8004522:	2b00      	cmp	r3, #0
 8004524:	d14b      	bne.n	80045be <I2C_Slave_ISR_IT+0x1dc>
 8004526:	697b      	ldr	r3, [r7, #20]
 8004528:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800452c:	d047      	beq.n	80045be <I2C_Slave_ISR_IT+0x1dc>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800452e:	68f8      	ldr	r0, [r7, #12]
 8004530:	f000 f8d3 	bl	80046da <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8004534:	e043      	b.n	80045be <I2C_Slave_ISR_IT+0x1dc>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004536:	693b      	ldr	r3, [r7, #16]
 8004538:	f003 0308 	and.w	r3, r3, #8
 800453c:	2b00      	cmp	r3, #0
 800453e:	d009      	beq.n	8004554 <I2C_Slave_ISR_IT+0x172>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004546:	2b00      	cmp	r3, #0
 8004548:	d004      	beq.n	8004554 <I2C_Slave_ISR_IT+0x172>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800454a:	6939      	ldr	r1, [r7, #16]
 800454c:	68f8      	ldr	r0, [r7, #12]
 800454e:	f000 f840 	bl	80045d2 <I2C_ITAddrCplt>
 8004552:	e035      	b.n	80045c0 <I2C_Slave_ISR_IT+0x1de>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	f003 0302 	and.w	r3, r3, #2
 800455a:	2b00      	cmp	r3, #0
 800455c:	d030      	beq.n	80045c0 <I2C_Slave_ISR_IT+0x1de>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004564:	2b00      	cmp	r3, #0
 8004566:	d02b      	beq.n	80045c0 <I2C_Slave_ISR_IT+0x1de>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800456c:	b29b      	uxth	r3, r3
 800456e:	2b00      	cmp	r3, #0
 8004570:	d018      	beq.n	80045a4 <I2C_Slave_ISR_IT+0x1c2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004576:	781a      	ldrb	r2, [r3, #0]
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004582:	1c5a      	adds	r2, r3, #1
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800458c:	b29b      	uxth	r3, r3
 800458e:	3b01      	subs	r3, #1
 8004590:	b29a      	uxth	r2, r3
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800459a:	3b01      	subs	r3, #1
 800459c:	b29a      	uxth	r2, r3
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	851a      	strh	r2, [r3, #40]	; 0x28
 80045a2:	e00d      	b.n	80045c0 <I2C_Slave_ISR_IT+0x1de>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80045aa:	d002      	beq.n	80045b2 <I2C_Slave_ISR_IT+0x1d0>
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d106      	bne.n	80045c0 <I2C_Slave_ISR_IT+0x1de>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80045b2:	68f8      	ldr	r0, [r7, #12]
 80045b4:	f000 f891 	bl	80046da <I2C_ITSlaveSeqCplt>
 80045b8:	e002      	b.n	80045c0 <I2C_Slave_ISR_IT+0x1de>
    if (hi2c->XferCount == 0U)
 80045ba:	bf00      	nop
 80045bc:	e000      	b.n	80045c0 <I2C_Slave_ISR_IT+0x1de>
    if ((hi2c->XferCount == 0U) && \
 80045be:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	2200      	movs	r2, #0
 80045c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80045c8:	2300      	movs	r3, #0
}
 80045ca:	4618      	mov	r0, r3
 80045cc:	3718      	adds	r7, #24
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd80      	pop	{r7, pc}

080045d2 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80045d2:	b580      	push	{r7, lr}
 80045d4:	b084      	sub	sp, #16
 80045d6:	af00      	add	r7, sp, #0
 80045d8:	6078      	str	r0, [r7, #4]
 80045da:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045e2:	b2db      	uxtb	r3, r3
 80045e4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80045e8:	2b28      	cmp	r3, #40	; 0x28
 80045ea:	d16a      	bne.n	80046c2 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	699b      	ldr	r3, [r3, #24]
 80045f2:	0c1b      	lsrs	r3, r3, #16
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	f003 0301 	and.w	r3, r3, #1
 80045fa:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	699b      	ldr	r3, [r3, #24]
 8004602:	0c1b      	lsrs	r3, r3, #16
 8004604:	b29b      	uxth	r3, r3
 8004606:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800460a:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	689b      	ldr	r3, [r3, #8]
 8004612:	b29b      	uxth	r3, r3
 8004614:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004618:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	68db      	ldr	r3, [r3, #12]
 8004620:	b29b      	uxth	r3, r3
 8004622:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8004626:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	68db      	ldr	r3, [r3, #12]
 800462c:	2b02      	cmp	r3, #2
 800462e:	d138      	bne.n	80046a2 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8004630:	897b      	ldrh	r3, [r7, #10]
 8004632:	09db      	lsrs	r3, r3, #7
 8004634:	b29a      	uxth	r2, r3
 8004636:	89bb      	ldrh	r3, [r7, #12]
 8004638:	4053      	eors	r3, r2
 800463a:	b29b      	uxth	r3, r3
 800463c:	f003 0306 	and.w	r3, r3, #6
 8004640:	2b00      	cmp	r3, #0
 8004642:	d11c      	bne.n	800467e <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8004644:	897b      	ldrh	r3, [r7, #10]
 8004646:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800464c:	1c5a      	adds	r2, r3, #1
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004656:	2b02      	cmp	r3, #2
 8004658:	d13b      	bne.n	80046d2 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2200      	movs	r2, #0
 800465e:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	2208      	movs	r2, #8
 8004666:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2200      	movs	r2, #0
 800466c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004670:	89ba      	ldrh	r2, [r7, #12]
 8004672:	7bfb      	ldrb	r3, [r7, #15]
 8004674:	4619      	mov	r1, r3
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	f7ff fe87 	bl	800438a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800467c:	e029      	b.n	80046d2 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800467e:	893b      	ldrh	r3, [r7, #8]
 8004680:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004682:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f000 fdb0 	bl	80051ec <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2200      	movs	r2, #0
 8004690:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004694:	89ba      	ldrh	r2, [r7, #12]
 8004696:	7bfb      	ldrb	r3, [r7, #15]
 8004698:	4619      	mov	r1, r3
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f7ff fe75 	bl	800438a <HAL_I2C_AddrCallback>
}
 80046a0:	e017      	b.n	80046d2 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80046a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80046a6:	6878      	ldr	r0, [r7, #4]
 80046a8:	f000 fda0 	bl	80051ec <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2200      	movs	r2, #0
 80046b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80046b4:	89ba      	ldrh	r2, [r7, #12]
 80046b6:	7bfb      	ldrb	r3, [r7, #15]
 80046b8:	4619      	mov	r1, r3
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	f7ff fe65 	bl	800438a <HAL_I2C_AddrCallback>
}
 80046c0:	e007      	b.n	80046d2 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	2208      	movs	r2, #8
 80046c8:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2200      	movs	r2, #0
 80046ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 80046d2:	bf00      	nop
 80046d4:	3710      	adds	r7, #16
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}

080046da <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80046da:	b580      	push	{r7, lr}
 80046dc:	b084      	sub	sp, #16
 80046de:	af00      	add	r7, sp, #0
 80046e0:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2200      	movs	r2, #0
 80046ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d008      	beq.n	800470e <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	681a      	ldr	r2, [r3, #0]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800470a:	601a      	str	r2, [r3, #0]
 800470c:	e00c      	b.n	8004728 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004714:	2b00      	cmp	r3, #0
 8004716:	d007      	beq.n	8004728 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	681a      	ldr	r2, [r3, #0]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004726:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800472e:	b2db      	uxtb	r3, r3
 8004730:	2b29      	cmp	r3, #41	; 0x29
 8004732:	d112      	bne.n	800475a <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2228      	movs	r2, #40	; 0x28
 8004738:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2221      	movs	r2, #33	; 0x21
 8004740:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004742:	2101      	movs	r1, #1
 8004744:	6878      	ldr	r0, [r7, #4]
 8004746:	f000 fd51 	bl	80051ec <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2200      	movs	r2, #0
 800474e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004752:	6878      	ldr	r0, [r7, #4]
 8004754:	f7ff fe05 	bl	8004362 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004758:	e017      	b.n	800478a <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004760:	b2db      	uxtb	r3, r3
 8004762:	2b2a      	cmp	r3, #42	; 0x2a
 8004764:	d111      	bne.n	800478a <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2228      	movs	r2, #40	; 0x28
 800476a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2222      	movs	r2, #34	; 0x22
 8004772:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004774:	2102      	movs	r1, #2
 8004776:	6878      	ldr	r0, [r7, #4]
 8004778:	f000 fd38 	bl	80051ec <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2200      	movs	r2, #0
 8004780:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004784:	6878      	ldr	r0, [r7, #4]
 8004786:	f7ff fdf6 	bl	8004376 <HAL_I2C_SlaveRxCpltCallback>
}
 800478a:	bf00      	nop
 800478c:	3710      	adds	r7, #16
 800478e:	46bd      	mov	sp, r7
 8004790:	bd80      	pop	{r7, pc}
	...

08004794 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b086      	sub	sp, #24
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
 800479c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80047b0:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	2220      	movs	r2, #32
 80047b8:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80047ba:	7bfb      	ldrb	r3, [r7, #15]
 80047bc:	2b21      	cmp	r3, #33	; 0x21
 80047be:	d002      	beq.n	80047c6 <I2C_ITSlaveCplt+0x32>
 80047c0:	7bfb      	ldrb	r3, [r7, #15]
 80047c2:	2b29      	cmp	r3, #41	; 0x29
 80047c4:	d108      	bne.n	80047d8 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80047c6:	f248 0101 	movw	r1, #32769	; 0x8001
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	f000 fd0e 	bl	80051ec <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2221      	movs	r2, #33	; 0x21
 80047d4:	631a      	str	r2, [r3, #48]	; 0x30
 80047d6:	e019      	b.n	800480c <I2C_ITSlaveCplt+0x78>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80047d8:	7bfb      	ldrb	r3, [r7, #15]
 80047da:	2b22      	cmp	r3, #34	; 0x22
 80047dc:	d002      	beq.n	80047e4 <I2C_ITSlaveCplt+0x50>
 80047de:	7bfb      	ldrb	r3, [r7, #15]
 80047e0:	2b2a      	cmp	r3, #42	; 0x2a
 80047e2:	d108      	bne.n	80047f6 <I2C_ITSlaveCplt+0x62>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80047e4:	f248 0102 	movw	r1, #32770	; 0x8002
 80047e8:	6878      	ldr	r0, [r7, #4]
 80047ea:	f000 fcff 	bl	80051ec <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2222      	movs	r2, #34	; 0x22
 80047f2:	631a      	str	r2, [r3, #48]	; 0x30
 80047f4:	e00a      	b.n	800480c <I2C_ITSlaveCplt+0x78>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 80047f6:	7bfb      	ldrb	r3, [r7, #15]
 80047f8:	2b28      	cmp	r3, #40	; 0x28
 80047fa:	d107      	bne.n	800480c <I2C_ITSlaveCplt+0x78>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 80047fc:	f248 0103 	movw	r1, #32771	; 0x8003
 8004800:	6878      	ldr	r0, [r7, #4]
 8004802:	f000 fcf3 	bl	80051ec <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2200      	movs	r2, #0
 800480a:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	685a      	ldr	r2, [r3, #4]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800481a:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	6859      	ldr	r1, [r3, #4]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	4b62      	ldr	r3, [pc, #392]	; (80049b0 <I2C_ITSlaveCplt+0x21c>)
 8004828:	400b      	ands	r3, r1
 800482a:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800482c:	6878      	ldr	r0, [r7, #4]
 800482e:	f000 fa2e 	bl	8004c8e <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004838:	2b00      	cmp	r3, #0
 800483a:	d013      	beq.n	8004864 <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	681a      	ldr	r2, [r3, #0]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800484a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004850:	2b00      	cmp	r3, #0
 8004852:	d01f      	beq.n	8004894 <I2C_ITSlaveCplt+0x100>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	b29a      	uxth	r2, r3
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004862:	e017      	b.n	8004894 <I2C_ITSlaveCplt+0x100>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004864:	693b      	ldr	r3, [r7, #16]
 8004866:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800486a:	2b00      	cmp	r3, #0
 800486c:	d012      	beq.n	8004894 <I2C_ITSlaveCplt+0x100>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800487c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004882:	2b00      	cmp	r3, #0
 8004884:	d006      	beq.n	8004894 <I2C_ITSlaveCplt+0x100>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	b29a      	uxth	r2, r3
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	f003 0304 	and.w	r3, r3, #4
 800489a:	2b00      	cmp	r3, #0
 800489c:	d020      	beq.n	80048e0 <I2C_ITSlaveCplt+0x14c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800489e:	697b      	ldr	r3, [r7, #20]
 80048a0:	f023 0304 	bic.w	r3, r3, #4
 80048a4:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048b0:	b2d2      	uxtb	r2, r2
 80048b2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048b8:	1c5a      	adds	r2, r3, #1
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d00c      	beq.n	80048e0 <I2C_ITSlaveCplt+0x14c>
    {
      hi2c->XferSize--;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048ca:	3b01      	subs	r3, #1
 80048cc:	b29a      	uxth	r2, r3
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	3b01      	subs	r3, #1
 80048da:	b29a      	uxth	r2, r3
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048e4:	b29b      	uxth	r3, r3
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d005      	beq.n	80048f6 <I2C_ITSlaveCplt+0x162>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048ee:	f043 0204 	orr.w	r2, r3, #4
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2200      	movs	r2, #0
 80048fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2200      	movs	r2, #0
 8004902:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004908:	2b00      	cmp	r3, #0
 800490a:	d010      	beq.n	800492e <I2C_ITSlaveCplt+0x19a>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004910:	4619      	mov	r1, r3
 8004912:	6878      	ldr	r0, [r7, #4]
 8004914:	f000 f8a4 	bl	8004a60 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800491e:	b2db      	uxtb	r3, r3
 8004920:	2b28      	cmp	r3, #40	; 0x28
 8004922:	d141      	bne.n	80049a8 <I2C_ITSlaveCplt+0x214>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8004924:	6979      	ldr	r1, [r7, #20]
 8004926:	6878      	ldr	r0, [r7, #4]
 8004928:	f000 f846 	bl	80049b8 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800492c:	e03c      	b.n	80049a8 <I2C_ITSlaveCplt+0x214>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004932:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004936:	d014      	beq.n	8004962 <I2C_ITSlaveCplt+0x1ce>
    I2C_ITSlaveSeqCplt(hi2c);
 8004938:	6878      	ldr	r0, [r7, #4]
 800493a:	f7ff fece 	bl	80046da <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	4a1c      	ldr	r2, [pc, #112]	; (80049b4 <I2C_ITSlaveCplt+0x220>)
 8004942:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2220      	movs	r2, #32
 8004948:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2200      	movs	r2, #0
 8004950:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2200      	movs	r2, #0
 8004956:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	f7ff fd23 	bl	80043a6 <HAL_I2C_ListenCpltCallback>
}
 8004960:	e022      	b.n	80049a8 <I2C_ITSlaveCplt+0x214>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004968:	b2db      	uxtb	r3, r3
 800496a:	2b22      	cmp	r3, #34	; 0x22
 800496c:	d10e      	bne.n	800498c <I2C_ITSlaveCplt+0x1f8>
    hi2c->State = HAL_I2C_STATE_READY;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2220      	movs	r2, #32
 8004972:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2200      	movs	r2, #0
 800497a:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2200      	movs	r2, #0
 8004980:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004984:	6878      	ldr	r0, [r7, #4]
 8004986:	f7ff fcf6 	bl	8004376 <HAL_I2C_SlaveRxCpltCallback>
}
 800498a:	e00d      	b.n	80049a8 <I2C_ITSlaveCplt+0x214>
    hi2c->State = HAL_I2C_STATE_READY;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2220      	movs	r2, #32
 8004990:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2200      	movs	r2, #0
 8004998:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2200      	movs	r2, #0
 800499e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80049a2:	6878      	ldr	r0, [r7, #4]
 80049a4:	f7ff fcdd 	bl	8004362 <HAL_I2C_SlaveTxCpltCallback>
}
 80049a8:	bf00      	nop
 80049aa:	3718      	adds	r7, #24
 80049ac:	46bd      	mov	sp, r7
 80049ae:	bd80      	pop	{r7, pc}
 80049b0:	fe00e800 	.word	0xfe00e800
 80049b4:	ffff0000 	.word	0xffff0000

080049b8 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b082      	sub	sp, #8
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
 80049c0:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	4a25      	ldr	r2, [pc, #148]	; (8004a5c <I2C_ITListenCplt+0xa4>)
 80049c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2200      	movs	r2, #0
 80049cc:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2220      	movs	r2, #32
 80049d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2200      	movs	r2, #0
 80049da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2200      	movs	r2, #0
 80049e2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	f003 0304 	and.w	r3, r3, #4
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d022      	beq.n	8004a34 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f8:	b2d2      	uxtb	r2, r2
 80049fa:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a00:	1c5a      	adds	r2, r3, #1
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d012      	beq.n	8004a34 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a12:	3b01      	subs	r3, #1
 8004a14:	b29a      	uxth	r2, r3
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a1e:	b29b      	uxth	r3, r3
 8004a20:	3b01      	subs	r3, #1
 8004a22:	b29a      	uxth	r2, r3
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a2c:	f043 0204 	orr.w	r2, r3, #4
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004a34:	f248 0103 	movw	r1, #32771	; 0x8003
 8004a38:	6878      	ldr	r0, [r7, #4]
 8004a3a:	f000 fbd7 	bl	80051ec <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	2210      	movs	r2, #16
 8004a44:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8004a4e:	6878      	ldr	r0, [r7, #4]
 8004a50:	f7ff fca9 	bl	80043a6 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8004a54:	bf00      	nop
 8004a56:	3708      	adds	r7, #8
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	bd80      	pop	{r7, pc}
 8004a5c:	ffff0000 	.word	0xffff0000

08004a60 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b084      	sub	sp, #16
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
 8004a68:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a70:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2200      	movs	r2, #0
 8004a76:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	4a6d      	ldr	r2, [pc, #436]	; (8004c34 <I2C_ITError+0x1d4>)
 8004a7e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2200      	movs	r2, #0
 8004a84:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	431a      	orrs	r2, r3
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8004a92:	7bfb      	ldrb	r3, [r7, #15]
 8004a94:	2b28      	cmp	r3, #40	; 0x28
 8004a96:	d005      	beq.n	8004aa4 <I2C_ITError+0x44>
 8004a98:	7bfb      	ldrb	r3, [r7, #15]
 8004a9a:	2b29      	cmp	r3, #41	; 0x29
 8004a9c:	d002      	beq.n	8004aa4 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8004a9e:	7bfb      	ldrb	r3, [r7, #15]
 8004aa0:	2b2a      	cmp	r3, #42	; 0x2a
 8004aa2:	d10b      	bne.n	8004abc <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004aa4:	2103      	movs	r1, #3
 8004aa6:	6878      	ldr	r0, [r7, #4]
 8004aa8:	f000 fba0 	bl	80051ec <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2228      	movs	r2, #40	; 0x28
 8004ab0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	4a60      	ldr	r2, [pc, #384]	; (8004c38 <I2C_ITError+0x1d8>)
 8004ab8:	635a      	str	r2, [r3, #52]	; 0x34
 8004aba:	e030      	b.n	8004b1e <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004abc:	f248 0103 	movw	r1, #32771	; 0x8003
 8004ac0:	6878      	ldr	r0, [r7, #4]
 8004ac2:	f000 fb93 	bl	80051ec <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	f000 f8e1 	bl	8004c8e <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ad2:	b2db      	uxtb	r3, r3
 8004ad4:	2b60      	cmp	r3, #96	; 0x60
 8004ad6:	d01f      	beq.n	8004b18 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2220      	movs	r2, #32
 8004adc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	699b      	ldr	r3, [r3, #24]
 8004ae6:	f003 0320 	and.w	r3, r3, #32
 8004aea:	2b20      	cmp	r3, #32
 8004aec:	d114      	bne.n	8004b18 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	699b      	ldr	r3, [r3, #24]
 8004af4:	f003 0310 	and.w	r3, r3, #16
 8004af8:	2b10      	cmp	r3, #16
 8004afa:	d109      	bne.n	8004b10 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	2210      	movs	r2, #16
 8004b02:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b08:	f043 0204 	orr.w	r2, r3, #4
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	2220      	movs	r2, #32
 8004b16:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b22:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d039      	beq.n	8004ba0 <I2C_ITError+0x140>
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	2b11      	cmp	r3, #17
 8004b30:	d002      	beq.n	8004b38 <I2C_ITError+0xd8>
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	2b21      	cmp	r3, #33	; 0x21
 8004b36:	d133      	bne.n	8004ba0 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b42:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004b46:	d107      	bne.n	8004b58 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	681a      	ldr	r2, [r3, #0]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004b56:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	f7fe ff21 	bl	80039a4 <HAL_DMA_GetState>
 8004b62:	4603      	mov	r3, r0
 8004b64:	2b01      	cmp	r3, #1
 8004b66:	d017      	beq.n	8004b98 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b6c:	4a33      	ldr	r2, [pc, #204]	; (8004c3c <I2C_ITError+0x1dc>)
 8004b6e:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2200      	movs	r2, #0
 8004b74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	f7fe fe21 	bl	80037c4 <HAL_DMA_Abort_IT>
 8004b82:	4603      	mov	r3, r0
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d04d      	beq.n	8004c24 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004b92:	4610      	mov	r0, r2
 8004b94:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004b96:	e045      	b.n	8004c24 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004b98:	6878      	ldr	r0, [r7, #4]
 8004b9a:	f000 f851 	bl	8004c40 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004b9e:	e041      	b.n	8004c24 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d039      	beq.n	8004c1c <I2C_ITError+0x1bc>
 8004ba8:	68bb      	ldr	r3, [r7, #8]
 8004baa:	2b12      	cmp	r3, #18
 8004bac:	d002      	beq.n	8004bb4 <I2C_ITError+0x154>
 8004bae:	68bb      	ldr	r3, [r7, #8]
 8004bb0:	2b22      	cmp	r3, #34	; 0x22
 8004bb2:	d133      	bne.n	8004c1c <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004bbe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004bc2:	d107      	bne.n	8004bd4 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	681a      	ldr	r2, [r3, #0]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004bd2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bd8:	4618      	mov	r0, r3
 8004bda:	f7fe fee3 	bl	80039a4 <HAL_DMA_GetState>
 8004bde:	4603      	mov	r3, r0
 8004be0:	2b01      	cmp	r3, #1
 8004be2:	d017      	beq.n	8004c14 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004be8:	4a14      	ldr	r2, [pc, #80]	; (8004c3c <I2C_ITError+0x1dc>)
 8004bea:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	f7fe fde3 	bl	80037c4 <HAL_DMA_Abort_IT>
 8004bfe:	4603      	mov	r3, r0
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d011      	beq.n	8004c28 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c0a:	687a      	ldr	r2, [r7, #4]
 8004c0c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004c0e:	4610      	mov	r0, r2
 8004c10:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004c12:	e009      	b.n	8004c28 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004c14:	6878      	ldr	r0, [r7, #4]
 8004c16:	f000 f813 	bl	8004c40 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004c1a:	e005      	b.n	8004c28 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8004c1c:	6878      	ldr	r0, [r7, #4]
 8004c1e:	f000 f80f 	bl	8004c40 <I2C_TreatErrorCallback>
  }
}
 8004c22:	e002      	b.n	8004c2a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004c24:	bf00      	nop
 8004c26:	e000      	b.n	8004c2a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004c28:	bf00      	nop
}
 8004c2a:	bf00      	nop
 8004c2c:	3710      	adds	r7, #16
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	bf00      	nop
 8004c34:	ffff0000 	.word	0xffff0000
 8004c38:	080043e3 	.word	0x080043e3
 8004c3c:	08004cd7 	.word	0x08004cd7

08004c40 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b082      	sub	sp, #8
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c4e:	b2db      	uxtb	r3, r3
 8004c50:	2b60      	cmp	r3, #96	; 0x60
 8004c52:	d10e      	bne.n	8004c72 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2220      	movs	r2, #32
 8004c58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2200      	movs	r2, #0
 8004c66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004c6a:	6878      	ldr	r0, [r7, #4]
 8004c6c:	f7ff fbaf 	bl	80043ce <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004c70:	e009      	b.n	8004c86 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2200      	movs	r2, #0
 8004c76:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8004c80:	6878      	ldr	r0, [r7, #4]
 8004c82:	f7ff fb9a 	bl	80043ba <HAL_I2C_ErrorCallback>
}
 8004c86:	bf00      	nop
 8004c88:	3708      	adds	r7, #8
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}

08004c8e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004c8e:	b480      	push	{r7}
 8004c90:	b083      	sub	sp, #12
 8004c92:	af00      	add	r7, sp, #0
 8004c94:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	699b      	ldr	r3, [r3, #24]
 8004c9c:	f003 0302 	and.w	r3, r3, #2
 8004ca0:	2b02      	cmp	r3, #2
 8004ca2:	d103      	bne.n	8004cac <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	699b      	ldr	r3, [r3, #24]
 8004cb2:	f003 0301 	and.w	r3, r3, #1
 8004cb6:	2b01      	cmp	r3, #1
 8004cb8:	d007      	beq.n	8004cca <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	699a      	ldr	r2, [r3, #24]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f042 0201 	orr.w	r2, r2, #1
 8004cc8:	619a      	str	r2, [r3, #24]
  }
}
 8004cca:	bf00      	nop
 8004ccc:	370c      	adds	r7, #12
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr

08004cd6 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004cd6:	b580      	push	{r7, lr}
 8004cd8:	b084      	sub	sp, #16
 8004cda:	af00      	add	r7, sp, #0
 8004cdc:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ce2:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d003      	beq.n	8004cf4 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d003      	beq.n	8004d04 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d00:	2200      	movs	r2, #0
 8004d02:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8004d04:	68f8      	ldr	r0, [r7, #12]
 8004d06:	f7ff ff9b 	bl	8004c40 <I2C_TreatErrorCallback>
}
 8004d0a:	bf00      	nop
 8004d0c:	3710      	adds	r7, #16
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}

08004d12 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004d12:	b580      	push	{r7, lr}
 8004d14:	b084      	sub	sp, #16
 8004d16:	af00      	add	r7, sp, #0
 8004d18:	60f8      	str	r0, [r7, #12]
 8004d1a:	60b9      	str	r1, [r7, #8]
 8004d1c:	603b      	str	r3, [r7, #0]
 8004d1e:	4613      	mov	r3, r2
 8004d20:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d22:	e031      	b.n	8004d88 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d2a:	d02d      	beq.n	8004d88 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d2c:	f7fd f956 	bl	8001fdc <HAL_GetTick>
 8004d30:	4602      	mov	r2, r0
 8004d32:	69bb      	ldr	r3, [r7, #24]
 8004d34:	1ad3      	subs	r3, r2, r3
 8004d36:	683a      	ldr	r2, [r7, #0]
 8004d38:	429a      	cmp	r2, r3
 8004d3a:	d302      	bcc.n	8004d42 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d122      	bne.n	8004d88 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	699a      	ldr	r2, [r3, #24]
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	4013      	ands	r3, r2
 8004d4c:	68ba      	ldr	r2, [r7, #8]
 8004d4e:	429a      	cmp	r2, r3
 8004d50:	bf0c      	ite	eq
 8004d52:	2301      	moveq	r3, #1
 8004d54:	2300      	movne	r3, #0
 8004d56:	b2db      	uxtb	r3, r3
 8004d58:	461a      	mov	r2, r3
 8004d5a:	79fb      	ldrb	r3, [r7, #7]
 8004d5c:	429a      	cmp	r2, r3
 8004d5e:	d113      	bne.n	8004d88 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d64:	f043 0220 	orr.w	r2, r3, #32
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2220      	movs	r2, #32
 8004d70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2200      	movs	r2, #0
 8004d78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8004d84:	2301      	movs	r3, #1
 8004d86:	e00f      	b.n	8004da8 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	699a      	ldr	r2, [r3, #24]
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	4013      	ands	r3, r2
 8004d92:	68ba      	ldr	r2, [r7, #8]
 8004d94:	429a      	cmp	r2, r3
 8004d96:	bf0c      	ite	eq
 8004d98:	2301      	moveq	r3, #1
 8004d9a:	2300      	movne	r3, #0
 8004d9c:	b2db      	uxtb	r3, r3
 8004d9e:	461a      	mov	r2, r3
 8004da0:	79fb      	ldrb	r3, [r7, #7]
 8004da2:	429a      	cmp	r2, r3
 8004da4:	d0be      	beq.n	8004d24 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004da6:	2300      	movs	r3, #0
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	3710      	adds	r7, #16
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bd80      	pop	{r7, pc}

08004db0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b084      	sub	sp, #16
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	60f8      	str	r0, [r7, #12]
 8004db8:	60b9      	str	r1, [r7, #8]
 8004dba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004dbc:	e033      	b.n	8004e26 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004dbe:	687a      	ldr	r2, [r7, #4]
 8004dc0:	68b9      	ldr	r1, [r7, #8]
 8004dc2:	68f8      	ldr	r0, [r7, #12]
 8004dc4:	f000 f900 	bl	8004fc8 <I2C_IsErrorOccurred>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d001      	beq.n	8004dd2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	e031      	b.n	8004e36 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dd2:	68bb      	ldr	r3, [r7, #8]
 8004dd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dd8:	d025      	beq.n	8004e26 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dda:	f7fd f8ff 	bl	8001fdc <HAL_GetTick>
 8004dde:	4602      	mov	r2, r0
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	1ad3      	subs	r3, r2, r3
 8004de4:	68ba      	ldr	r2, [r7, #8]
 8004de6:	429a      	cmp	r2, r3
 8004de8:	d302      	bcc.n	8004df0 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d11a      	bne.n	8004e26 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	699b      	ldr	r3, [r3, #24]
 8004df6:	f003 0302 	and.w	r3, r3, #2
 8004dfa:	2b02      	cmp	r3, #2
 8004dfc:	d013      	beq.n	8004e26 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e02:	f043 0220 	orr.w	r2, r3, #32
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	2220      	movs	r2, #32
 8004e0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	2200      	movs	r2, #0
 8004e16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004e22:	2301      	movs	r3, #1
 8004e24:	e007      	b.n	8004e36 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	699b      	ldr	r3, [r3, #24]
 8004e2c:	f003 0302 	and.w	r3, r3, #2
 8004e30:	2b02      	cmp	r3, #2
 8004e32:	d1c4      	bne.n	8004dbe <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004e34:	2300      	movs	r3, #0
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3710      	adds	r7, #16
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}

08004e3e <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004e3e:	b580      	push	{r7, lr}
 8004e40:	b084      	sub	sp, #16
 8004e42:	af00      	add	r7, sp, #0
 8004e44:	60f8      	str	r0, [r7, #12]
 8004e46:	60b9      	str	r1, [r7, #8]
 8004e48:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004e4a:	e02f      	b.n	8004eac <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e4c:	687a      	ldr	r2, [r7, #4]
 8004e4e:	68b9      	ldr	r1, [r7, #8]
 8004e50:	68f8      	ldr	r0, [r7, #12]
 8004e52:	f000 f8b9 	bl	8004fc8 <I2C_IsErrorOccurred>
 8004e56:	4603      	mov	r3, r0
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d001      	beq.n	8004e60 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	e02d      	b.n	8004ebc <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e60:	f7fd f8bc 	bl	8001fdc <HAL_GetTick>
 8004e64:	4602      	mov	r2, r0
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	1ad3      	subs	r3, r2, r3
 8004e6a:	68ba      	ldr	r2, [r7, #8]
 8004e6c:	429a      	cmp	r2, r3
 8004e6e:	d302      	bcc.n	8004e76 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d11a      	bne.n	8004eac <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	699b      	ldr	r3, [r3, #24]
 8004e7c:	f003 0320 	and.w	r3, r3, #32
 8004e80:	2b20      	cmp	r3, #32
 8004e82:	d013      	beq.n	8004eac <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e88:	f043 0220 	orr.w	r2, r3, #32
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	2220      	movs	r2, #32
 8004e94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	e007      	b.n	8004ebc <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	699b      	ldr	r3, [r3, #24]
 8004eb2:	f003 0320 	and.w	r3, r3, #32
 8004eb6:	2b20      	cmp	r3, #32
 8004eb8:	d1c8      	bne.n	8004e4c <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004eba:	2300      	movs	r3, #0
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	3710      	adds	r7, #16
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}

08004ec4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b084      	sub	sp, #16
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	60f8      	str	r0, [r7, #12]
 8004ecc:	60b9      	str	r1, [r7, #8]
 8004ece:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004ed0:	e06b      	b.n	8004faa <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ed2:	687a      	ldr	r2, [r7, #4]
 8004ed4:	68b9      	ldr	r1, [r7, #8]
 8004ed6:	68f8      	ldr	r0, [r7, #12]
 8004ed8:	f000 f876 	bl	8004fc8 <I2C_IsErrorOccurred>
 8004edc:	4603      	mov	r3, r0
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d001      	beq.n	8004ee6 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e069      	b.n	8004fba <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	699b      	ldr	r3, [r3, #24]
 8004eec:	f003 0320 	and.w	r3, r3, #32
 8004ef0:	2b20      	cmp	r3, #32
 8004ef2:	d138      	bne.n	8004f66 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	699b      	ldr	r3, [r3, #24]
 8004efa:	f003 0304 	and.w	r3, r3, #4
 8004efe:	2b04      	cmp	r3, #4
 8004f00:	d105      	bne.n	8004f0e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d001      	beq.n	8004f0e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	e055      	b.n	8004fba <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	699b      	ldr	r3, [r3, #24]
 8004f14:	f003 0310 	and.w	r3, r3, #16
 8004f18:	2b10      	cmp	r3, #16
 8004f1a:	d107      	bne.n	8004f2c <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	2210      	movs	r2, #16
 8004f22:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2204      	movs	r2, #4
 8004f28:	645a      	str	r2, [r3, #68]	; 0x44
 8004f2a:	e002      	b.n	8004f32 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	2220      	movs	r2, #32
 8004f38:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	6859      	ldr	r1, [r3, #4]
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681a      	ldr	r2, [r3, #0]
 8004f44:	4b1f      	ldr	r3, [pc, #124]	; (8004fc4 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 8004f46:	400b      	ands	r3, r1
 8004f48:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2220      	movs	r2, #32
 8004f4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	2200      	movs	r2, #0
 8004f56:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	e029      	b.n	8004fba <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f66:	f7fd f839 	bl	8001fdc <HAL_GetTick>
 8004f6a:	4602      	mov	r2, r0
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	1ad3      	subs	r3, r2, r3
 8004f70:	68ba      	ldr	r2, [r7, #8]
 8004f72:	429a      	cmp	r2, r3
 8004f74:	d302      	bcc.n	8004f7c <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d116      	bne.n	8004faa <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	699b      	ldr	r3, [r3, #24]
 8004f82:	f003 0304 	and.w	r3, r3, #4
 8004f86:	2b04      	cmp	r3, #4
 8004f88:	d00f      	beq.n	8004faa <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f8e:	f043 0220 	orr.w	r2, r3, #32
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	2220      	movs	r2, #32
 8004f9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	e007      	b.n	8004fba <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	699b      	ldr	r3, [r3, #24]
 8004fb0:	f003 0304 	and.w	r3, r3, #4
 8004fb4:	2b04      	cmp	r3, #4
 8004fb6:	d18c      	bne.n	8004ed2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004fb8:	2300      	movs	r3, #0
}
 8004fba:	4618      	mov	r0, r3
 8004fbc:	3710      	adds	r7, #16
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bd80      	pop	{r7, pc}
 8004fc2:	bf00      	nop
 8004fc4:	fe00e800 	.word	0xfe00e800

08004fc8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b08a      	sub	sp, #40	; 0x28
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	60f8      	str	r0, [r7, #12]
 8004fd0:	60b9      	str	r1, [r7, #8]
 8004fd2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	699b      	ldr	r3, [r3, #24]
 8004fe0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004fea:	69bb      	ldr	r3, [r7, #24]
 8004fec:	f003 0310 	and.w	r3, r3, #16
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d068      	beq.n	80050c6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	2210      	movs	r2, #16
 8004ffa:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004ffc:	e049      	b.n	8005092 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004ffe:	68bb      	ldr	r3, [r7, #8]
 8005000:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005004:	d045      	beq.n	8005092 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005006:	f7fc ffe9 	bl	8001fdc <HAL_GetTick>
 800500a:	4602      	mov	r2, r0
 800500c:	69fb      	ldr	r3, [r7, #28]
 800500e:	1ad3      	subs	r3, r2, r3
 8005010:	68ba      	ldr	r2, [r7, #8]
 8005012:	429a      	cmp	r2, r3
 8005014:	d302      	bcc.n	800501c <I2C_IsErrorOccurred+0x54>
 8005016:	68bb      	ldr	r3, [r7, #8]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d13a      	bne.n	8005092 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005026:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800502e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	699b      	ldr	r3, [r3, #24]
 8005036:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800503a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800503e:	d121      	bne.n	8005084 <I2C_IsErrorOccurred+0xbc>
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005046:	d01d      	beq.n	8005084 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005048:	7cfb      	ldrb	r3, [r7, #19]
 800504a:	2b20      	cmp	r3, #32
 800504c:	d01a      	beq.n	8005084 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	685a      	ldr	r2, [r3, #4]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800505c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800505e:	f7fc ffbd 	bl	8001fdc <HAL_GetTick>
 8005062:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005064:	e00e      	b.n	8005084 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005066:	f7fc ffb9 	bl	8001fdc <HAL_GetTick>
 800506a:	4602      	mov	r2, r0
 800506c:	69fb      	ldr	r3, [r7, #28]
 800506e:	1ad3      	subs	r3, r2, r3
 8005070:	2b19      	cmp	r3, #25
 8005072:	d907      	bls.n	8005084 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005074:	6a3b      	ldr	r3, [r7, #32]
 8005076:	f043 0320 	orr.w	r3, r3, #32
 800507a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800507c:	2301      	movs	r3, #1
 800507e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8005082:	e006      	b.n	8005092 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	699b      	ldr	r3, [r3, #24]
 800508a:	f003 0320 	and.w	r3, r3, #32
 800508e:	2b20      	cmp	r3, #32
 8005090:	d1e9      	bne.n	8005066 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	699b      	ldr	r3, [r3, #24]
 8005098:	f003 0320 	and.w	r3, r3, #32
 800509c:	2b20      	cmp	r3, #32
 800509e:	d003      	beq.n	80050a8 <I2C_IsErrorOccurred+0xe0>
 80050a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d0aa      	beq.n	8004ffe <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80050a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d103      	bne.n	80050b8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	2220      	movs	r2, #32
 80050b6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80050b8:	6a3b      	ldr	r3, [r7, #32]
 80050ba:	f043 0304 	orr.w	r3, r3, #4
 80050be:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80050c0:	2301      	movs	r3, #1
 80050c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	699b      	ldr	r3, [r3, #24]
 80050cc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80050ce:	69bb      	ldr	r3, [r7, #24]
 80050d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d00b      	beq.n	80050f0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80050d8:	6a3b      	ldr	r3, [r7, #32]
 80050da:	f043 0301 	orr.w	r3, r3, #1
 80050de:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80050e8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80050ea:	2301      	movs	r3, #1
 80050ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80050f0:	69bb      	ldr	r3, [r7, #24]
 80050f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d00b      	beq.n	8005112 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80050fa:	6a3b      	ldr	r3, [r7, #32]
 80050fc:	f043 0308 	orr.w	r3, r3, #8
 8005100:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800510a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800510c:	2301      	movs	r3, #1
 800510e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005112:	69bb      	ldr	r3, [r7, #24]
 8005114:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005118:	2b00      	cmp	r3, #0
 800511a:	d00b      	beq.n	8005134 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800511c:	6a3b      	ldr	r3, [r7, #32]
 800511e:	f043 0302 	orr.w	r3, r3, #2
 8005122:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f44f 7200 	mov.w	r2, #512	; 0x200
 800512c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8005134:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005138:	2b00      	cmp	r3, #0
 800513a:	d01c      	beq.n	8005176 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800513c:	68f8      	ldr	r0, [r7, #12]
 800513e:	f7ff fda6 	bl	8004c8e <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	6859      	ldr	r1, [r3, #4]
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681a      	ldr	r2, [r3, #0]
 800514c:	4b0d      	ldr	r3, [pc, #52]	; (8005184 <I2C_IsErrorOccurred+0x1bc>)
 800514e:	400b      	ands	r3, r1
 8005150:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005156:	6a3b      	ldr	r3, [r7, #32]
 8005158:	431a      	orrs	r2, r3
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	2220      	movs	r2, #32
 8005162:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	2200      	movs	r2, #0
 800516a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	2200      	movs	r2, #0
 8005172:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8005176:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800517a:	4618      	mov	r0, r3
 800517c:	3728      	adds	r7, #40	; 0x28
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}
 8005182:	bf00      	nop
 8005184:	fe00e800 	.word	0xfe00e800

08005188 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005188:	b480      	push	{r7}
 800518a:	b087      	sub	sp, #28
 800518c:	af00      	add	r7, sp, #0
 800518e:	60f8      	str	r0, [r7, #12]
 8005190:	607b      	str	r3, [r7, #4]
 8005192:	460b      	mov	r3, r1
 8005194:	817b      	strh	r3, [r7, #10]
 8005196:	4613      	mov	r3, r2
 8005198:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800519a:	897b      	ldrh	r3, [r7, #10]
 800519c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80051a0:	7a7b      	ldrb	r3, [r7, #9]
 80051a2:	041b      	lsls	r3, r3, #16
 80051a4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80051a8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80051ae:	6a3b      	ldr	r3, [r7, #32]
 80051b0:	4313      	orrs	r3, r2
 80051b2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80051b6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	685a      	ldr	r2, [r3, #4]
 80051be:	6a3b      	ldr	r3, [r7, #32]
 80051c0:	0d5b      	lsrs	r3, r3, #21
 80051c2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80051c6:	4b08      	ldr	r3, [pc, #32]	; (80051e8 <I2C_TransferConfig+0x60>)
 80051c8:	430b      	orrs	r3, r1
 80051ca:	43db      	mvns	r3, r3
 80051cc:	ea02 0103 	and.w	r1, r2, r3
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	697a      	ldr	r2, [r7, #20]
 80051d6:	430a      	orrs	r2, r1
 80051d8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80051da:	bf00      	nop
 80051dc:	371c      	adds	r7, #28
 80051de:	46bd      	mov	sp, r7
 80051e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e4:	4770      	bx	lr
 80051e6:	bf00      	nop
 80051e8:	03ff63ff 	.word	0x03ff63ff

080051ec <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b085      	sub	sp, #20
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
 80051f4:	460b      	mov	r3, r1
 80051f6:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80051f8:	2300      	movs	r3, #0
 80051fa:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80051fc:	887b      	ldrh	r3, [r7, #2]
 80051fe:	f003 0301 	and.w	r3, r3, #1
 8005202:	2b00      	cmp	r3, #0
 8005204:	d00f      	beq.n	8005226 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 800520c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005214:	b2db      	uxtb	r3, r3
 8005216:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800521a:	2b28      	cmp	r3, #40	; 0x28
 800521c:	d003      	beq.n	8005226 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8005224:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005226:	887b      	ldrh	r3, [r7, #2]
 8005228:	f003 0302 	and.w	r3, r3, #2
 800522c:	2b00      	cmp	r3, #0
 800522e:	d00f      	beq.n	8005250 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8005236:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800523e:	b2db      	uxtb	r3, r3
 8005240:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005244:	2b28      	cmp	r3, #40	; 0x28
 8005246:	d003      	beq.n	8005250 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800524e:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005250:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005254:	2b00      	cmp	r3, #0
 8005256:	da03      	bge.n	8005260 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800525e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005260:	887b      	ldrh	r3, [r7, #2]
 8005262:	2b10      	cmp	r3, #16
 8005264:	d103      	bne.n	800526e <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800526c:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800526e:	887b      	ldrh	r3, [r7, #2]
 8005270:	2b20      	cmp	r3, #32
 8005272:	d103      	bne.n	800527c <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	f043 0320 	orr.w	r3, r3, #32
 800527a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800527c:	887b      	ldrh	r3, [r7, #2]
 800527e:	2b40      	cmp	r3, #64	; 0x40
 8005280:	d103      	bne.n	800528a <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005288:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	6819      	ldr	r1, [r3, #0]
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	43da      	mvns	r2, r3
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	400a      	ands	r2, r1
 800529a:	601a      	str	r2, [r3, #0]
}
 800529c:	bf00      	nop
 800529e:	3714      	adds	r7, #20
 80052a0:	46bd      	mov	sp, r7
 80052a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a6:	4770      	bx	lr

080052a8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80052a8:	b480      	push	{r7}
 80052aa:	b083      	sub	sp, #12
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
 80052b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80052b8:	b2db      	uxtb	r3, r3
 80052ba:	2b20      	cmp	r3, #32
 80052bc:	d138      	bne.n	8005330 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80052c4:	2b01      	cmp	r3, #1
 80052c6:	d101      	bne.n	80052cc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80052c8:	2302      	movs	r3, #2
 80052ca:	e032      	b.n	8005332 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2201      	movs	r2, #1
 80052d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2224      	movs	r2, #36	; 0x24
 80052d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	681a      	ldr	r2, [r3, #0]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f022 0201 	bic.w	r2, r2, #1
 80052ea:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	681a      	ldr	r2, [r3, #0]
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80052fa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	6819      	ldr	r1, [r3, #0]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	683a      	ldr	r2, [r7, #0]
 8005308:	430a      	orrs	r2, r1
 800530a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f042 0201 	orr.w	r2, r2, #1
 800531a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2220      	movs	r2, #32
 8005320:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2200      	movs	r2, #0
 8005328:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800532c:	2300      	movs	r3, #0
 800532e:	e000      	b.n	8005332 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005330:	2302      	movs	r3, #2
  }
}
 8005332:	4618      	mov	r0, r3
 8005334:	370c      	adds	r7, #12
 8005336:	46bd      	mov	sp, r7
 8005338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533c:	4770      	bx	lr

0800533e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800533e:	b480      	push	{r7}
 8005340:	b085      	sub	sp, #20
 8005342:	af00      	add	r7, sp, #0
 8005344:	6078      	str	r0, [r7, #4]
 8005346:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800534e:	b2db      	uxtb	r3, r3
 8005350:	2b20      	cmp	r3, #32
 8005352:	d139      	bne.n	80053c8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800535a:	2b01      	cmp	r3, #1
 800535c:	d101      	bne.n	8005362 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800535e:	2302      	movs	r3, #2
 8005360:	e033      	b.n	80053ca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2201      	movs	r2, #1
 8005366:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2224      	movs	r2, #36	; 0x24
 800536e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	681a      	ldr	r2, [r3, #0]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f022 0201 	bic.w	r2, r2, #1
 8005380:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005390:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	021b      	lsls	r3, r3, #8
 8005396:	68fa      	ldr	r2, [r7, #12]
 8005398:	4313      	orrs	r3, r2
 800539a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	68fa      	ldr	r2, [r7, #12]
 80053a2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	681a      	ldr	r2, [r3, #0]
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f042 0201 	orr.w	r2, r2, #1
 80053b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2220      	movs	r2, #32
 80053b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2200      	movs	r2, #0
 80053c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80053c4:	2300      	movs	r3, #0
 80053c6:	e000      	b.n	80053ca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80053c8:	2302      	movs	r3, #2
  }
}
 80053ca:	4618      	mov	r0, r3
 80053cc:	3714      	adds	r7, #20
 80053ce:	46bd      	mov	sp, r7
 80053d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d4:	4770      	bx	lr
	...

080053d8 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80053d8:	b480      	push	{r7}
 80053da:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80053dc:	4b05      	ldr	r3, [pc, #20]	; (80053f4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4a04      	ldr	r2, [pc, #16]	; (80053f4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80053e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053e6:	6013      	str	r3, [r2, #0]
}
 80053e8:	bf00      	nop
 80053ea:	46bd      	mov	sp, r7
 80053ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f0:	4770      	bx	lr
 80053f2:	bf00      	nop
 80053f4:	40007000 	.word	0x40007000

080053f8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80053f8:	b480      	push	{r7}
 80053fa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80053fc:	4b04      	ldr	r3, [pc, #16]	; (8005410 <HAL_PWREx_GetVoltageRange+0x18>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8005404:	4618      	mov	r0, r3
 8005406:	46bd      	mov	sp, r7
 8005408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540c:	4770      	bx	lr
 800540e:	bf00      	nop
 8005410:	40007000 	.word	0x40007000

08005414 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005414:	b480      	push	{r7}
 8005416:	b085      	sub	sp, #20
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005422:	d130      	bne.n	8005486 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005424:	4b23      	ldr	r3, [pc, #140]	; (80054b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800542c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005430:	d038      	beq.n	80054a4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005432:	4b20      	ldr	r3, [pc, #128]	; (80054b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800543a:	4a1e      	ldr	r2, [pc, #120]	; (80054b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800543c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005440:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005442:	4b1d      	ldr	r3, [pc, #116]	; (80054b8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	2232      	movs	r2, #50	; 0x32
 8005448:	fb02 f303 	mul.w	r3, r2, r3
 800544c:	4a1b      	ldr	r2, [pc, #108]	; (80054bc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800544e:	fba2 2303 	umull	r2, r3, r2, r3
 8005452:	0c9b      	lsrs	r3, r3, #18
 8005454:	3301      	adds	r3, #1
 8005456:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005458:	e002      	b.n	8005460 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	3b01      	subs	r3, #1
 800545e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005460:	4b14      	ldr	r3, [pc, #80]	; (80054b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005462:	695b      	ldr	r3, [r3, #20]
 8005464:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005468:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800546c:	d102      	bne.n	8005474 <HAL_PWREx_ControlVoltageScaling+0x60>
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d1f2      	bne.n	800545a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005474:	4b0f      	ldr	r3, [pc, #60]	; (80054b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005476:	695b      	ldr	r3, [r3, #20]
 8005478:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800547c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005480:	d110      	bne.n	80054a4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8005482:	2303      	movs	r3, #3
 8005484:	e00f      	b.n	80054a6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8005486:	4b0b      	ldr	r3, [pc, #44]	; (80054b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800548e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005492:	d007      	beq.n	80054a4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005494:	4b07      	ldr	r3, [pc, #28]	; (80054b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800549c:	4a05      	ldr	r2, [pc, #20]	; (80054b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800549e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80054a2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80054a4:	2300      	movs	r3, #0
}
 80054a6:	4618      	mov	r0, r3
 80054a8:	3714      	adds	r7, #20
 80054aa:	46bd      	mov	sp, r7
 80054ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b0:	4770      	bx	lr
 80054b2:	bf00      	nop
 80054b4:	40007000 	.word	0x40007000
 80054b8:	2000000c 	.word	0x2000000c
 80054bc:	431bde83 	.word	0x431bde83

080054c0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b088      	sub	sp, #32
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d102      	bne.n	80054d4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80054ce:	2301      	movs	r3, #1
 80054d0:	f000 bc02 	b.w	8005cd8 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80054d4:	4b96      	ldr	r3, [pc, #600]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	f003 030c 	and.w	r3, r3, #12
 80054dc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80054de:	4b94      	ldr	r3, [pc, #592]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 80054e0:	68db      	ldr	r3, [r3, #12]
 80054e2:	f003 0303 	and.w	r3, r3, #3
 80054e6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f003 0310 	and.w	r3, r3, #16
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	f000 80e4 	beq.w	80056be <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80054f6:	69bb      	ldr	r3, [r7, #24]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d007      	beq.n	800550c <HAL_RCC_OscConfig+0x4c>
 80054fc:	69bb      	ldr	r3, [r7, #24]
 80054fe:	2b0c      	cmp	r3, #12
 8005500:	f040 808b 	bne.w	800561a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	2b01      	cmp	r3, #1
 8005508:	f040 8087 	bne.w	800561a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800550c:	4b88      	ldr	r3, [pc, #544]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f003 0302 	and.w	r3, r3, #2
 8005514:	2b00      	cmp	r3, #0
 8005516:	d005      	beq.n	8005524 <HAL_RCC_OscConfig+0x64>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	699b      	ldr	r3, [r3, #24]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d101      	bne.n	8005524 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005520:	2301      	movs	r3, #1
 8005522:	e3d9      	b.n	8005cd8 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6a1a      	ldr	r2, [r3, #32]
 8005528:	4b81      	ldr	r3, [pc, #516]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f003 0308 	and.w	r3, r3, #8
 8005530:	2b00      	cmp	r3, #0
 8005532:	d004      	beq.n	800553e <HAL_RCC_OscConfig+0x7e>
 8005534:	4b7e      	ldr	r3, [pc, #504]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800553c:	e005      	b.n	800554a <HAL_RCC_OscConfig+0x8a>
 800553e:	4b7c      	ldr	r3, [pc, #496]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 8005540:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005544:	091b      	lsrs	r3, r3, #4
 8005546:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800554a:	4293      	cmp	r3, r2
 800554c:	d223      	bcs.n	8005596 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6a1b      	ldr	r3, [r3, #32]
 8005552:	4618      	mov	r0, r3
 8005554:	f000 fd8c 	bl	8006070 <RCC_SetFlashLatencyFromMSIRange>
 8005558:	4603      	mov	r3, r0
 800555a:	2b00      	cmp	r3, #0
 800555c:	d001      	beq.n	8005562 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800555e:	2301      	movs	r3, #1
 8005560:	e3ba      	b.n	8005cd8 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005562:	4b73      	ldr	r3, [pc, #460]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4a72      	ldr	r2, [pc, #456]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 8005568:	f043 0308 	orr.w	r3, r3, #8
 800556c:	6013      	str	r3, [r2, #0]
 800556e:	4b70      	ldr	r3, [pc, #448]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6a1b      	ldr	r3, [r3, #32]
 800557a:	496d      	ldr	r1, [pc, #436]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 800557c:	4313      	orrs	r3, r2
 800557e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005580:	4b6b      	ldr	r3, [pc, #428]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	69db      	ldr	r3, [r3, #28]
 800558c:	021b      	lsls	r3, r3, #8
 800558e:	4968      	ldr	r1, [pc, #416]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 8005590:	4313      	orrs	r3, r2
 8005592:	604b      	str	r3, [r1, #4]
 8005594:	e025      	b.n	80055e2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005596:	4b66      	ldr	r3, [pc, #408]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4a65      	ldr	r2, [pc, #404]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 800559c:	f043 0308 	orr.w	r3, r3, #8
 80055a0:	6013      	str	r3, [r2, #0]
 80055a2:	4b63      	ldr	r3, [pc, #396]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6a1b      	ldr	r3, [r3, #32]
 80055ae:	4960      	ldr	r1, [pc, #384]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 80055b0:	4313      	orrs	r3, r2
 80055b2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80055b4:	4b5e      	ldr	r3, [pc, #376]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	69db      	ldr	r3, [r3, #28]
 80055c0:	021b      	lsls	r3, r3, #8
 80055c2:	495b      	ldr	r1, [pc, #364]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 80055c4:	4313      	orrs	r3, r2
 80055c6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80055c8:	69bb      	ldr	r3, [r7, #24]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d109      	bne.n	80055e2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6a1b      	ldr	r3, [r3, #32]
 80055d2:	4618      	mov	r0, r3
 80055d4:	f000 fd4c 	bl	8006070 <RCC_SetFlashLatencyFromMSIRange>
 80055d8:	4603      	mov	r3, r0
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d001      	beq.n	80055e2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80055de:	2301      	movs	r3, #1
 80055e0:	e37a      	b.n	8005cd8 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80055e2:	f000 fc81 	bl	8005ee8 <HAL_RCC_GetSysClockFreq>
 80055e6:	4602      	mov	r2, r0
 80055e8:	4b51      	ldr	r3, [pc, #324]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 80055ea:	689b      	ldr	r3, [r3, #8]
 80055ec:	091b      	lsrs	r3, r3, #4
 80055ee:	f003 030f 	and.w	r3, r3, #15
 80055f2:	4950      	ldr	r1, [pc, #320]	; (8005734 <HAL_RCC_OscConfig+0x274>)
 80055f4:	5ccb      	ldrb	r3, [r1, r3]
 80055f6:	f003 031f 	and.w	r3, r3, #31
 80055fa:	fa22 f303 	lsr.w	r3, r2, r3
 80055fe:	4a4e      	ldr	r2, [pc, #312]	; (8005738 <HAL_RCC_OscConfig+0x278>)
 8005600:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005602:	4b4e      	ldr	r3, [pc, #312]	; (800573c <HAL_RCC_OscConfig+0x27c>)
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	4618      	mov	r0, r3
 8005608:	f7fc fc98 	bl	8001f3c <HAL_InitTick>
 800560c:	4603      	mov	r3, r0
 800560e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005610:	7bfb      	ldrb	r3, [r7, #15]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d052      	beq.n	80056bc <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005616:	7bfb      	ldrb	r3, [r7, #15]
 8005618:	e35e      	b.n	8005cd8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	699b      	ldr	r3, [r3, #24]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d032      	beq.n	8005688 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005622:	4b43      	ldr	r3, [pc, #268]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4a42      	ldr	r2, [pc, #264]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 8005628:	f043 0301 	orr.w	r3, r3, #1
 800562c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800562e:	f7fc fcd5 	bl	8001fdc <HAL_GetTick>
 8005632:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005634:	e008      	b.n	8005648 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005636:	f7fc fcd1 	bl	8001fdc <HAL_GetTick>
 800563a:	4602      	mov	r2, r0
 800563c:	693b      	ldr	r3, [r7, #16]
 800563e:	1ad3      	subs	r3, r2, r3
 8005640:	2b02      	cmp	r3, #2
 8005642:	d901      	bls.n	8005648 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005644:	2303      	movs	r3, #3
 8005646:	e347      	b.n	8005cd8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005648:	4b39      	ldr	r3, [pc, #228]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f003 0302 	and.w	r3, r3, #2
 8005650:	2b00      	cmp	r3, #0
 8005652:	d0f0      	beq.n	8005636 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005654:	4b36      	ldr	r3, [pc, #216]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	4a35      	ldr	r2, [pc, #212]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 800565a:	f043 0308 	orr.w	r3, r3, #8
 800565e:	6013      	str	r3, [r2, #0]
 8005660:	4b33      	ldr	r3, [pc, #204]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6a1b      	ldr	r3, [r3, #32]
 800566c:	4930      	ldr	r1, [pc, #192]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 800566e:	4313      	orrs	r3, r2
 8005670:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005672:	4b2f      	ldr	r3, [pc, #188]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 8005674:	685b      	ldr	r3, [r3, #4]
 8005676:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	69db      	ldr	r3, [r3, #28]
 800567e:	021b      	lsls	r3, r3, #8
 8005680:	492b      	ldr	r1, [pc, #172]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 8005682:	4313      	orrs	r3, r2
 8005684:	604b      	str	r3, [r1, #4]
 8005686:	e01a      	b.n	80056be <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005688:	4b29      	ldr	r3, [pc, #164]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4a28      	ldr	r2, [pc, #160]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 800568e:	f023 0301 	bic.w	r3, r3, #1
 8005692:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005694:	f7fc fca2 	bl	8001fdc <HAL_GetTick>
 8005698:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800569a:	e008      	b.n	80056ae <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800569c:	f7fc fc9e 	bl	8001fdc <HAL_GetTick>
 80056a0:	4602      	mov	r2, r0
 80056a2:	693b      	ldr	r3, [r7, #16]
 80056a4:	1ad3      	subs	r3, r2, r3
 80056a6:	2b02      	cmp	r3, #2
 80056a8:	d901      	bls.n	80056ae <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80056aa:	2303      	movs	r3, #3
 80056ac:	e314      	b.n	8005cd8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80056ae:	4b20      	ldr	r3, [pc, #128]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f003 0302 	and.w	r3, r3, #2
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d1f0      	bne.n	800569c <HAL_RCC_OscConfig+0x1dc>
 80056ba:	e000      	b.n	80056be <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80056bc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f003 0301 	and.w	r3, r3, #1
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d073      	beq.n	80057b2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80056ca:	69bb      	ldr	r3, [r7, #24]
 80056cc:	2b08      	cmp	r3, #8
 80056ce:	d005      	beq.n	80056dc <HAL_RCC_OscConfig+0x21c>
 80056d0:	69bb      	ldr	r3, [r7, #24]
 80056d2:	2b0c      	cmp	r3, #12
 80056d4:	d10e      	bne.n	80056f4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	2b03      	cmp	r3, #3
 80056da:	d10b      	bne.n	80056f4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056dc:	4b14      	ldr	r3, [pc, #80]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d063      	beq.n	80057b0 <HAL_RCC_OscConfig+0x2f0>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d15f      	bne.n	80057b0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80056f0:	2301      	movs	r3, #1
 80056f2:	e2f1      	b.n	8005cd8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056fc:	d106      	bne.n	800570c <HAL_RCC_OscConfig+0x24c>
 80056fe:	4b0c      	ldr	r3, [pc, #48]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a0b      	ldr	r2, [pc, #44]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 8005704:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005708:	6013      	str	r3, [r2, #0]
 800570a:	e025      	b.n	8005758 <HAL_RCC_OscConfig+0x298>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005714:	d114      	bne.n	8005740 <HAL_RCC_OscConfig+0x280>
 8005716:	4b06      	ldr	r3, [pc, #24]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4a05      	ldr	r2, [pc, #20]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 800571c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005720:	6013      	str	r3, [r2, #0]
 8005722:	4b03      	ldr	r3, [pc, #12]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4a02      	ldr	r2, [pc, #8]	; (8005730 <HAL_RCC_OscConfig+0x270>)
 8005728:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800572c:	6013      	str	r3, [r2, #0]
 800572e:	e013      	b.n	8005758 <HAL_RCC_OscConfig+0x298>
 8005730:	40021000 	.word	0x40021000
 8005734:	0800ad30 	.word	0x0800ad30
 8005738:	2000000c 	.word	0x2000000c
 800573c:	20000010 	.word	0x20000010
 8005740:	4ba0      	ldr	r3, [pc, #640]	; (80059c4 <HAL_RCC_OscConfig+0x504>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4a9f      	ldr	r2, [pc, #636]	; (80059c4 <HAL_RCC_OscConfig+0x504>)
 8005746:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800574a:	6013      	str	r3, [r2, #0]
 800574c:	4b9d      	ldr	r3, [pc, #628]	; (80059c4 <HAL_RCC_OscConfig+0x504>)
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4a9c      	ldr	r2, [pc, #624]	; (80059c4 <HAL_RCC_OscConfig+0x504>)
 8005752:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005756:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	685b      	ldr	r3, [r3, #4]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d013      	beq.n	8005788 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005760:	f7fc fc3c 	bl	8001fdc <HAL_GetTick>
 8005764:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005766:	e008      	b.n	800577a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005768:	f7fc fc38 	bl	8001fdc <HAL_GetTick>
 800576c:	4602      	mov	r2, r0
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	1ad3      	subs	r3, r2, r3
 8005772:	2b64      	cmp	r3, #100	; 0x64
 8005774:	d901      	bls.n	800577a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005776:	2303      	movs	r3, #3
 8005778:	e2ae      	b.n	8005cd8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800577a:	4b92      	ldr	r3, [pc, #584]	; (80059c4 <HAL_RCC_OscConfig+0x504>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005782:	2b00      	cmp	r3, #0
 8005784:	d0f0      	beq.n	8005768 <HAL_RCC_OscConfig+0x2a8>
 8005786:	e014      	b.n	80057b2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005788:	f7fc fc28 	bl	8001fdc <HAL_GetTick>
 800578c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800578e:	e008      	b.n	80057a2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005790:	f7fc fc24 	bl	8001fdc <HAL_GetTick>
 8005794:	4602      	mov	r2, r0
 8005796:	693b      	ldr	r3, [r7, #16]
 8005798:	1ad3      	subs	r3, r2, r3
 800579a:	2b64      	cmp	r3, #100	; 0x64
 800579c:	d901      	bls.n	80057a2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800579e:	2303      	movs	r3, #3
 80057a0:	e29a      	b.n	8005cd8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80057a2:	4b88      	ldr	r3, [pc, #544]	; (80059c4 <HAL_RCC_OscConfig+0x504>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d1f0      	bne.n	8005790 <HAL_RCC_OscConfig+0x2d0>
 80057ae:	e000      	b.n	80057b2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f003 0302 	and.w	r3, r3, #2
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d060      	beq.n	8005880 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80057be:	69bb      	ldr	r3, [r7, #24]
 80057c0:	2b04      	cmp	r3, #4
 80057c2:	d005      	beq.n	80057d0 <HAL_RCC_OscConfig+0x310>
 80057c4:	69bb      	ldr	r3, [r7, #24]
 80057c6:	2b0c      	cmp	r3, #12
 80057c8:	d119      	bne.n	80057fe <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80057ca:	697b      	ldr	r3, [r7, #20]
 80057cc:	2b02      	cmp	r3, #2
 80057ce:	d116      	bne.n	80057fe <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80057d0:	4b7c      	ldr	r3, [pc, #496]	; (80059c4 <HAL_RCC_OscConfig+0x504>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d005      	beq.n	80057e8 <HAL_RCC_OscConfig+0x328>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	68db      	ldr	r3, [r3, #12]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d101      	bne.n	80057e8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80057e4:	2301      	movs	r3, #1
 80057e6:	e277      	b.n	8005cd8 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057e8:	4b76      	ldr	r3, [pc, #472]	; (80059c4 <HAL_RCC_OscConfig+0x504>)
 80057ea:	685b      	ldr	r3, [r3, #4]
 80057ec:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	691b      	ldr	r3, [r3, #16]
 80057f4:	061b      	lsls	r3, r3, #24
 80057f6:	4973      	ldr	r1, [pc, #460]	; (80059c4 <HAL_RCC_OscConfig+0x504>)
 80057f8:	4313      	orrs	r3, r2
 80057fa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80057fc:	e040      	b.n	8005880 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	68db      	ldr	r3, [r3, #12]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d023      	beq.n	800584e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005806:	4b6f      	ldr	r3, [pc, #444]	; (80059c4 <HAL_RCC_OscConfig+0x504>)
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4a6e      	ldr	r2, [pc, #440]	; (80059c4 <HAL_RCC_OscConfig+0x504>)
 800580c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005810:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005812:	f7fc fbe3 	bl	8001fdc <HAL_GetTick>
 8005816:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005818:	e008      	b.n	800582c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800581a:	f7fc fbdf 	bl	8001fdc <HAL_GetTick>
 800581e:	4602      	mov	r2, r0
 8005820:	693b      	ldr	r3, [r7, #16]
 8005822:	1ad3      	subs	r3, r2, r3
 8005824:	2b02      	cmp	r3, #2
 8005826:	d901      	bls.n	800582c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005828:	2303      	movs	r3, #3
 800582a:	e255      	b.n	8005cd8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800582c:	4b65      	ldr	r3, [pc, #404]	; (80059c4 <HAL_RCC_OscConfig+0x504>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005834:	2b00      	cmp	r3, #0
 8005836:	d0f0      	beq.n	800581a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005838:	4b62      	ldr	r3, [pc, #392]	; (80059c4 <HAL_RCC_OscConfig+0x504>)
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	691b      	ldr	r3, [r3, #16]
 8005844:	061b      	lsls	r3, r3, #24
 8005846:	495f      	ldr	r1, [pc, #380]	; (80059c4 <HAL_RCC_OscConfig+0x504>)
 8005848:	4313      	orrs	r3, r2
 800584a:	604b      	str	r3, [r1, #4]
 800584c:	e018      	b.n	8005880 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800584e:	4b5d      	ldr	r3, [pc, #372]	; (80059c4 <HAL_RCC_OscConfig+0x504>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a5c      	ldr	r2, [pc, #368]	; (80059c4 <HAL_RCC_OscConfig+0x504>)
 8005854:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005858:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800585a:	f7fc fbbf 	bl	8001fdc <HAL_GetTick>
 800585e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005860:	e008      	b.n	8005874 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005862:	f7fc fbbb 	bl	8001fdc <HAL_GetTick>
 8005866:	4602      	mov	r2, r0
 8005868:	693b      	ldr	r3, [r7, #16]
 800586a:	1ad3      	subs	r3, r2, r3
 800586c:	2b02      	cmp	r3, #2
 800586e:	d901      	bls.n	8005874 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005870:	2303      	movs	r3, #3
 8005872:	e231      	b.n	8005cd8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005874:	4b53      	ldr	r3, [pc, #332]	; (80059c4 <HAL_RCC_OscConfig+0x504>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800587c:	2b00      	cmp	r3, #0
 800587e:	d1f0      	bne.n	8005862 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f003 0308 	and.w	r3, r3, #8
 8005888:	2b00      	cmp	r3, #0
 800588a:	d03c      	beq.n	8005906 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	695b      	ldr	r3, [r3, #20]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d01c      	beq.n	80058ce <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005894:	4b4b      	ldr	r3, [pc, #300]	; (80059c4 <HAL_RCC_OscConfig+0x504>)
 8005896:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800589a:	4a4a      	ldr	r2, [pc, #296]	; (80059c4 <HAL_RCC_OscConfig+0x504>)
 800589c:	f043 0301 	orr.w	r3, r3, #1
 80058a0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058a4:	f7fc fb9a 	bl	8001fdc <HAL_GetTick>
 80058a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80058aa:	e008      	b.n	80058be <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058ac:	f7fc fb96 	bl	8001fdc <HAL_GetTick>
 80058b0:	4602      	mov	r2, r0
 80058b2:	693b      	ldr	r3, [r7, #16]
 80058b4:	1ad3      	subs	r3, r2, r3
 80058b6:	2b02      	cmp	r3, #2
 80058b8:	d901      	bls.n	80058be <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80058ba:	2303      	movs	r3, #3
 80058bc:	e20c      	b.n	8005cd8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80058be:	4b41      	ldr	r3, [pc, #260]	; (80059c4 <HAL_RCC_OscConfig+0x504>)
 80058c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80058c4:	f003 0302 	and.w	r3, r3, #2
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d0ef      	beq.n	80058ac <HAL_RCC_OscConfig+0x3ec>
 80058cc:	e01b      	b.n	8005906 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80058ce:	4b3d      	ldr	r3, [pc, #244]	; (80059c4 <HAL_RCC_OscConfig+0x504>)
 80058d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80058d4:	4a3b      	ldr	r2, [pc, #236]	; (80059c4 <HAL_RCC_OscConfig+0x504>)
 80058d6:	f023 0301 	bic.w	r3, r3, #1
 80058da:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058de:	f7fc fb7d 	bl	8001fdc <HAL_GetTick>
 80058e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80058e4:	e008      	b.n	80058f8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058e6:	f7fc fb79 	bl	8001fdc <HAL_GetTick>
 80058ea:	4602      	mov	r2, r0
 80058ec:	693b      	ldr	r3, [r7, #16]
 80058ee:	1ad3      	subs	r3, r2, r3
 80058f0:	2b02      	cmp	r3, #2
 80058f2:	d901      	bls.n	80058f8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80058f4:	2303      	movs	r3, #3
 80058f6:	e1ef      	b.n	8005cd8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80058f8:	4b32      	ldr	r3, [pc, #200]	; (80059c4 <HAL_RCC_OscConfig+0x504>)
 80058fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80058fe:	f003 0302 	and.w	r3, r3, #2
 8005902:	2b00      	cmp	r3, #0
 8005904:	d1ef      	bne.n	80058e6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f003 0304 	and.w	r3, r3, #4
 800590e:	2b00      	cmp	r3, #0
 8005910:	f000 80a6 	beq.w	8005a60 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005914:	2300      	movs	r3, #0
 8005916:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005918:	4b2a      	ldr	r3, [pc, #168]	; (80059c4 <HAL_RCC_OscConfig+0x504>)
 800591a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800591c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005920:	2b00      	cmp	r3, #0
 8005922:	d10d      	bne.n	8005940 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005924:	4b27      	ldr	r3, [pc, #156]	; (80059c4 <HAL_RCC_OscConfig+0x504>)
 8005926:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005928:	4a26      	ldr	r2, [pc, #152]	; (80059c4 <HAL_RCC_OscConfig+0x504>)
 800592a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800592e:	6593      	str	r3, [r2, #88]	; 0x58
 8005930:	4b24      	ldr	r3, [pc, #144]	; (80059c4 <HAL_RCC_OscConfig+0x504>)
 8005932:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005934:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005938:	60bb      	str	r3, [r7, #8]
 800593a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800593c:	2301      	movs	r3, #1
 800593e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005940:	4b21      	ldr	r3, [pc, #132]	; (80059c8 <HAL_RCC_OscConfig+0x508>)
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005948:	2b00      	cmp	r3, #0
 800594a:	d118      	bne.n	800597e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800594c:	4b1e      	ldr	r3, [pc, #120]	; (80059c8 <HAL_RCC_OscConfig+0x508>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a1d      	ldr	r2, [pc, #116]	; (80059c8 <HAL_RCC_OscConfig+0x508>)
 8005952:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005956:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005958:	f7fc fb40 	bl	8001fdc <HAL_GetTick>
 800595c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800595e:	e008      	b.n	8005972 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005960:	f7fc fb3c 	bl	8001fdc <HAL_GetTick>
 8005964:	4602      	mov	r2, r0
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	1ad3      	subs	r3, r2, r3
 800596a:	2b02      	cmp	r3, #2
 800596c:	d901      	bls.n	8005972 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800596e:	2303      	movs	r3, #3
 8005970:	e1b2      	b.n	8005cd8 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005972:	4b15      	ldr	r3, [pc, #84]	; (80059c8 <HAL_RCC_OscConfig+0x508>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800597a:	2b00      	cmp	r3, #0
 800597c:	d0f0      	beq.n	8005960 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	689b      	ldr	r3, [r3, #8]
 8005982:	2b01      	cmp	r3, #1
 8005984:	d108      	bne.n	8005998 <HAL_RCC_OscConfig+0x4d8>
 8005986:	4b0f      	ldr	r3, [pc, #60]	; (80059c4 <HAL_RCC_OscConfig+0x504>)
 8005988:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800598c:	4a0d      	ldr	r2, [pc, #52]	; (80059c4 <HAL_RCC_OscConfig+0x504>)
 800598e:	f043 0301 	orr.w	r3, r3, #1
 8005992:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005996:	e029      	b.n	80059ec <HAL_RCC_OscConfig+0x52c>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	689b      	ldr	r3, [r3, #8]
 800599c:	2b05      	cmp	r3, #5
 800599e:	d115      	bne.n	80059cc <HAL_RCC_OscConfig+0x50c>
 80059a0:	4b08      	ldr	r3, [pc, #32]	; (80059c4 <HAL_RCC_OscConfig+0x504>)
 80059a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059a6:	4a07      	ldr	r2, [pc, #28]	; (80059c4 <HAL_RCC_OscConfig+0x504>)
 80059a8:	f043 0304 	orr.w	r3, r3, #4
 80059ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80059b0:	4b04      	ldr	r3, [pc, #16]	; (80059c4 <HAL_RCC_OscConfig+0x504>)
 80059b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059b6:	4a03      	ldr	r2, [pc, #12]	; (80059c4 <HAL_RCC_OscConfig+0x504>)
 80059b8:	f043 0301 	orr.w	r3, r3, #1
 80059bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80059c0:	e014      	b.n	80059ec <HAL_RCC_OscConfig+0x52c>
 80059c2:	bf00      	nop
 80059c4:	40021000 	.word	0x40021000
 80059c8:	40007000 	.word	0x40007000
 80059cc:	4b9a      	ldr	r3, [pc, #616]	; (8005c38 <HAL_RCC_OscConfig+0x778>)
 80059ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059d2:	4a99      	ldr	r2, [pc, #612]	; (8005c38 <HAL_RCC_OscConfig+0x778>)
 80059d4:	f023 0301 	bic.w	r3, r3, #1
 80059d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80059dc:	4b96      	ldr	r3, [pc, #600]	; (8005c38 <HAL_RCC_OscConfig+0x778>)
 80059de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059e2:	4a95      	ldr	r2, [pc, #596]	; (8005c38 <HAL_RCC_OscConfig+0x778>)
 80059e4:	f023 0304 	bic.w	r3, r3, #4
 80059e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	689b      	ldr	r3, [r3, #8]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d016      	beq.n	8005a22 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059f4:	f7fc faf2 	bl	8001fdc <HAL_GetTick>
 80059f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80059fa:	e00a      	b.n	8005a12 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059fc:	f7fc faee 	bl	8001fdc <HAL_GetTick>
 8005a00:	4602      	mov	r2, r0
 8005a02:	693b      	ldr	r3, [r7, #16]
 8005a04:	1ad3      	subs	r3, r2, r3
 8005a06:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d901      	bls.n	8005a12 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005a0e:	2303      	movs	r3, #3
 8005a10:	e162      	b.n	8005cd8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a12:	4b89      	ldr	r3, [pc, #548]	; (8005c38 <HAL_RCC_OscConfig+0x778>)
 8005a14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a18:	f003 0302 	and.w	r3, r3, #2
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d0ed      	beq.n	80059fc <HAL_RCC_OscConfig+0x53c>
 8005a20:	e015      	b.n	8005a4e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a22:	f7fc fadb 	bl	8001fdc <HAL_GetTick>
 8005a26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005a28:	e00a      	b.n	8005a40 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a2a:	f7fc fad7 	bl	8001fdc <HAL_GetTick>
 8005a2e:	4602      	mov	r2, r0
 8005a30:	693b      	ldr	r3, [r7, #16]
 8005a32:	1ad3      	subs	r3, r2, r3
 8005a34:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d901      	bls.n	8005a40 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005a3c:	2303      	movs	r3, #3
 8005a3e:	e14b      	b.n	8005cd8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005a40:	4b7d      	ldr	r3, [pc, #500]	; (8005c38 <HAL_RCC_OscConfig+0x778>)
 8005a42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a46:	f003 0302 	and.w	r3, r3, #2
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d1ed      	bne.n	8005a2a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005a4e:	7ffb      	ldrb	r3, [r7, #31]
 8005a50:	2b01      	cmp	r3, #1
 8005a52:	d105      	bne.n	8005a60 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a54:	4b78      	ldr	r3, [pc, #480]	; (8005c38 <HAL_RCC_OscConfig+0x778>)
 8005a56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a58:	4a77      	ldr	r2, [pc, #476]	; (8005c38 <HAL_RCC_OscConfig+0x778>)
 8005a5a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a5e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f003 0320 	and.w	r3, r3, #32
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d03c      	beq.n	8005ae6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d01c      	beq.n	8005aae <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005a74:	4b70      	ldr	r3, [pc, #448]	; (8005c38 <HAL_RCC_OscConfig+0x778>)
 8005a76:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005a7a:	4a6f      	ldr	r2, [pc, #444]	; (8005c38 <HAL_RCC_OscConfig+0x778>)
 8005a7c:	f043 0301 	orr.w	r3, r3, #1
 8005a80:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a84:	f7fc faaa 	bl	8001fdc <HAL_GetTick>
 8005a88:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005a8a:	e008      	b.n	8005a9e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005a8c:	f7fc faa6 	bl	8001fdc <HAL_GetTick>
 8005a90:	4602      	mov	r2, r0
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	1ad3      	subs	r3, r2, r3
 8005a96:	2b02      	cmp	r3, #2
 8005a98:	d901      	bls.n	8005a9e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005a9a:	2303      	movs	r3, #3
 8005a9c:	e11c      	b.n	8005cd8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005a9e:	4b66      	ldr	r3, [pc, #408]	; (8005c38 <HAL_RCC_OscConfig+0x778>)
 8005aa0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005aa4:	f003 0302 	and.w	r3, r3, #2
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d0ef      	beq.n	8005a8c <HAL_RCC_OscConfig+0x5cc>
 8005aac:	e01b      	b.n	8005ae6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005aae:	4b62      	ldr	r3, [pc, #392]	; (8005c38 <HAL_RCC_OscConfig+0x778>)
 8005ab0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005ab4:	4a60      	ldr	r2, [pc, #384]	; (8005c38 <HAL_RCC_OscConfig+0x778>)
 8005ab6:	f023 0301 	bic.w	r3, r3, #1
 8005aba:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005abe:	f7fc fa8d 	bl	8001fdc <HAL_GetTick>
 8005ac2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005ac4:	e008      	b.n	8005ad8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005ac6:	f7fc fa89 	bl	8001fdc <HAL_GetTick>
 8005aca:	4602      	mov	r2, r0
 8005acc:	693b      	ldr	r3, [r7, #16]
 8005ace:	1ad3      	subs	r3, r2, r3
 8005ad0:	2b02      	cmp	r3, #2
 8005ad2:	d901      	bls.n	8005ad8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005ad4:	2303      	movs	r3, #3
 8005ad6:	e0ff      	b.n	8005cd8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005ad8:	4b57      	ldr	r3, [pc, #348]	; (8005c38 <HAL_RCC_OscConfig+0x778>)
 8005ada:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005ade:	f003 0302 	and.w	r3, r3, #2
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d1ef      	bne.n	8005ac6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	f000 80f3 	beq.w	8005cd6 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005af4:	2b02      	cmp	r3, #2
 8005af6:	f040 80c9 	bne.w	8005c8c <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005afa:	4b4f      	ldr	r3, [pc, #316]	; (8005c38 <HAL_RCC_OscConfig+0x778>)
 8005afc:	68db      	ldr	r3, [r3, #12]
 8005afe:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b00:	697b      	ldr	r3, [r7, #20]
 8005b02:	f003 0203 	and.w	r2, r3, #3
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b0a:	429a      	cmp	r2, r3
 8005b0c:	d12c      	bne.n	8005b68 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005b0e:	697b      	ldr	r3, [r7, #20]
 8005b10:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b18:	3b01      	subs	r3, #1
 8005b1a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b1c:	429a      	cmp	r2, r3
 8005b1e:	d123      	bne.n	8005b68 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005b20:	697b      	ldr	r3, [r7, #20]
 8005b22:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b2a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005b2c:	429a      	cmp	r2, r3
 8005b2e:	d11b      	bne.n	8005b68 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005b30:	697b      	ldr	r3, [r7, #20]
 8005b32:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b3a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005b3c:	429a      	cmp	r2, r3
 8005b3e:	d113      	bne.n	8005b68 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b4a:	085b      	lsrs	r3, r3, #1
 8005b4c:	3b01      	subs	r3, #1
 8005b4e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005b50:	429a      	cmp	r2, r3
 8005b52:	d109      	bne.n	8005b68 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005b54:	697b      	ldr	r3, [r7, #20]
 8005b56:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b5e:	085b      	lsrs	r3, r3, #1
 8005b60:	3b01      	subs	r3, #1
 8005b62:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005b64:	429a      	cmp	r2, r3
 8005b66:	d06b      	beq.n	8005c40 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005b68:	69bb      	ldr	r3, [r7, #24]
 8005b6a:	2b0c      	cmp	r3, #12
 8005b6c:	d062      	beq.n	8005c34 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005b6e:	4b32      	ldr	r3, [pc, #200]	; (8005c38 <HAL_RCC_OscConfig+0x778>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d001      	beq.n	8005b7e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	e0ac      	b.n	8005cd8 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005b7e:	4b2e      	ldr	r3, [pc, #184]	; (8005c38 <HAL_RCC_OscConfig+0x778>)
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	4a2d      	ldr	r2, [pc, #180]	; (8005c38 <HAL_RCC_OscConfig+0x778>)
 8005b84:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005b88:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005b8a:	f7fc fa27 	bl	8001fdc <HAL_GetTick>
 8005b8e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b90:	e008      	b.n	8005ba4 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b92:	f7fc fa23 	bl	8001fdc <HAL_GetTick>
 8005b96:	4602      	mov	r2, r0
 8005b98:	693b      	ldr	r3, [r7, #16]
 8005b9a:	1ad3      	subs	r3, r2, r3
 8005b9c:	2b02      	cmp	r3, #2
 8005b9e:	d901      	bls.n	8005ba4 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8005ba0:	2303      	movs	r3, #3
 8005ba2:	e099      	b.n	8005cd8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ba4:	4b24      	ldr	r3, [pc, #144]	; (8005c38 <HAL_RCC_OscConfig+0x778>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d1f0      	bne.n	8005b92 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005bb0:	4b21      	ldr	r3, [pc, #132]	; (8005c38 <HAL_RCC_OscConfig+0x778>)
 8005bb2:	68da      	ldr	r2, [r3, #12]
 8005bb4:	4b21      	ldr	r3, [pc, #132]	; (8005c3c <HAL_RCC_OscConfig+0x77c>)
 8005bb6:	4013      	ands	r3, r2
 8005bb8:	687a      	ldr	r2, [r7, #4]
 8005bba:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005bbc:	687a      	ldr	r2, [r7, #4]
 8005bbe:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005bc0:	3a01      	subs	r2, #1
 8005bc2:	0112      	lsls	r2, r2, #4
 8005bc4:	4311      	orrs	r1, r2
 8005bc6:	687a      	ldr	r2, [r7, #4]
 8005bc8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005bca:	0212      	lsls	r2, r2, #8
 8005bcc:	4311      	orrs	r1, r2
 8005bce:	687a      	ldr	r2, [r7, #4]
 8005bd0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005bd2:	0852      	lsrs	r2, r2, #1
 8005bd4:	3a01      	subs	r2, #1
 8005bd6:	0552      	lsls	r2, r2, #21
 8005bd8:	4311      	orrs	r1, r2
 8005bda:	687a      	ldr	r2, [r7, #4]
 8005bdc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005bde:	0852      	lsrs	r2, r2, #1
 8005be0:	3a01      	subs	r2, #1
 8005be2:	0652      	lsls	r2, r2, #25
 8005be4:	4311      	orrs	r1, r2
 8005be6:	687a      	ldr	r2, [r7, #4]
 8005be8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005bea:	06d2      	lsls	r2, r2, #27
 8005bec:	430a      	orrs	r2, r1
 8005bee:	4912      	ldr	r1, [pc, #72]	; (8005c38 <HAL_RCC_OscConfig+0x778>)
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005bf4:	4b10      	ldr	r3, [pc, #64]	; (8005c38 <HAL_RCC_OscConfig+0x778>)
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	4a0f      	ldr	r2, [pc, #60]	; (8005c38 <HAL_RCC_OscConfig+0x778>)
 8005bfa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005bfe:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005c00:	4b0d      	ldr	r3, [pc, #52]	; (8005c38 <HAL_RCC_OscConfig+0x778>)
 8005c02:	68db      	ldr	r3, [r3, #12]
 8005c04:	4a0c      	ldr	r2, [pc, #48]	; (8005c38 <HAL_RCC_OscConfig+0x778>)
 8005c06:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005c0a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005c0c:	f7fc f9e6 	bl	8001fdc <HAL_GetTick>
 8005c10:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c12:	e008      	b.n	8005c26 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c14:	f7fc f9e2 	bl	8001fdc <HAL_GetTick>
 8005c18:	4602      	mov	r2, r0
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	1ad3      	subs	r3, r2, r3
 8005c1e:	2b02      	cmp	r3, #2
 8005c20:	d901      	bls.n	8005c26 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8005c22:	2303      	movs	r3, #3
 8005c24:	e058      	b.n	8005cd8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c26:	4b04      	ldr	r3, [pc, #16]	; (8005c38 <HAL_RCC_OscConfig+0x778>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d0f0      	beq.n	8005c14 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005c32:	e050      	b.n	8005cd6 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005c34:	2301      	movs	r3, #1
 8005c36:	e04f      	b.n	8005cd8 <HAL_RCC_OscConfig+0x818>
 8005c38:	40021000 	.word	0x40021000
 8005c3c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c40:	4b27      	ldr	r3, [pc, #156]	; (8005ce0 <HAL_RCC_OscConfig+0x820>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d144      	bne.n	8005cd6 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005c4c:	4b24      	ldr	r3, [pc, #144]	; (8005ce0 <HAL_RCC_OscConfig+0x820>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	4a23      	ldr	r2, [pc, #140]	; (8005ce0 <HAL_RCC_OscConfig+0x820>)
 8005c52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005c56:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005c58:	4b21      	ldr	r3, [pc, #132]	; (8005ce0 <HAL_RCC_OscConfig+0x820>)
 8005c5a:	68db      	ldr	r3, [r3, #12]
 8005c5c:	4a20      	ldr	r2, [pc, #128]	; (8005ce0 <HAL_RCC_OscConfig+0x820>)
 8005c5e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005c62:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005c64:	f7fc f9ba 	bl	8001fdc <HAL_GetTick>
 8005c68:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c6a:	e008      	b.n	8005c7e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c6c:	f7fc f9b6 	bl	8001fdc <HAL_GetTick>
 8005c70:	4602      	mov	r2, r0
 8005c72:	693b      	ldr	r3, [r7, #16]
 8005c74:	1ad3      	subs	r3, r2, r3
 8005c76:	2b02      	cmp	r3, #2
 8005c78:	d901      	bls.n	8005c7e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8005c7a:	2303      	movs	r3, #3
 8005c7c:	e02c      	b.n	8005cd8 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c7e:	4b18      	ldr	r3, [pc, #96]	; (8005ce0 <HAL_RCC_OscConfig+0x820>)
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d0f0      	beq.n	8005c6c <HAL_RCC_OscConfig+0x7ac>
 8005c8a:	e024      	b.n	8005cd6 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005c8c:	69bb      	ldr	r3, [r7, #24]
 8005c8e:	2b0c      	cmp	r3, #12
 8005c90:	d01f      	beq.n	8005cd2 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c92:	4b13      	ldr	r3, [pc, #76]	; (8005ce0 <HAL_RCC_OscConfig+0x820>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a12      	ldr	r2, [pc, #72]	; (8005ce0 <HAL_RCC_OscConfig+0x820>)
 8005c98:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005c9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c9e:	f7fc f99d 	bl	8001fdc <HAL_GetTick>
 8005ca2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ca4:	e008      	b.n	8005cb8 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ca6:	f7fc f999 	bl	8001fdc <HAL_GetTick>
 8005caa:	4602      	mov	r2, r0
 8005cac:	693b      	ldr	r3, [r7, #16]
 8005cae:	1ad3      	subs	r3, r2, r3
 8005cb0:	2b02      	cmp	r3, #2
 8005cb2:	d901      	bls.n	8005cb8 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8005cb4:	2303      	movs	r3, #3
 8005cb6:	e00f      	b.n	8005cd8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005cb8:	4b09      	ldr	r3, [pc, #36]	; (8005ce0 <HAL_RCC_OscConfig+0x820>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d1f0      	bne.n	8005ca6 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8005cc4:	4b06      	ldr	r3, [pc, #24]	; (8005ce0 <HAL_RCC_OscConfig+0x820>)
 8005cc6:	68da      	ldr	r2, [r3, #12]
 8005cc8:	4905      	ldr	r1, [pc, #20]	; (8005ce0 <HAL_RCC_OscConfig+0x820>)
 8005cca:	4b06      	ldr	r3, [pc, #24]	; (8005ce4 <HAL_RCC_OscConfig+0x824>)
 8005ccc:	4013      	ands	r3, r2
 8005cce:	60cb      	str	r3, [r1, #12]
 8005cd0:	e001      	b.n	8005cd6 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	e000      	b.n	8005cd8 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8005cd6:	2300      	movs	r3, #0
}
 8005cd8:	4618      	mov	r0, r3
 8005cda:	3720      	adds	r7, #32
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bd80      	pop	{r7, pc}
 8005ce0:	40021000 	.word	0x40021000
 8005ce4:	feeefffc 	.word	0xfeeefffc

08005ce8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b084      	sub	sp, #16
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
 8005cf0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d101      	bne.n	8005cfc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	e0e7      	b.n	8005ecc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005cfc:	4b75      	ldr	r3, [pc, #468]	; (8005ed4 <HAL_RCC_ClockConfig+0x1ec>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f003 0307 	and.w	r3, r3, #7
 8005d04:	683a      	ldr	r2, [r7, #0]
 8005d06:	429a      	cmp	r2, r3
 8005d08:	d910      	bls.n	8005d2c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d0a:	4b72      	ldr	r3, [pc, #456]	; (8005ed4 <HAL_RCC_ClockConfig+0x1ec>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f023 0207 	bic.w	r2, r3, #7
 8005d12:	4970      	ldr	r1, [pc, #448]	; (8005ed4 <HAL_RCC_ClockConfig+0x1ec>)
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	4313      	orrs	r3, r2
 8005d18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d1a:	4b6e      	ldr	r3, [pc, #440]	; (8005ed4 <HAL_RCC_ClockConfig+0x1ec>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f003 0307 	and.w	r3, r3, #7
 8005d22:	683a      	ldr	r2, [r7, #0]
 8005d24:	429a      	cmp	r2, r3
 8005d26:	d001      	beq.n	8005d2c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005d28:	2301      	movs	r3, #1
 8005d2a:	e0cf      	b.n	8005ecc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f003 0302 	and.w	r3, r3, #2
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d010      	beq.n	8005d5a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	689a      	ldr	r2, [r3, #8]
 8005d3c:	4b66      	ldr	r3, [pc, #408]	; (8005ed8 <HAL_RCC_ClockConfig+0x1f0>)
 8005d3e:	689b      	ldr	r3, [r3, #8]
 8005d40:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005d44:	429a      	cmp	r2, r3
 8005d46:	d908      	bls.n	8005d5a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d48:	4b63      	ldr	r3, [pc, #396]	; (8005ed8 <HAL_RCC_ClockConfig+0x1f0>)
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	689b      	ldr	r3, [r3, #8]
 8005d54:	4960      	ldr	r1, [pc, #384]	; (8005ed8 <HAL_RCC_ClockConfig+0x1f0>)
 8005d56:	4313      	orrs	r3, r2
 8005d58:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f003 0301 	and.w	r3, r3, #1
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d04c      	beq.n	8005e00 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	685b      	ldr	r3, [r3, #4]
 8005d6a:	2b03      	cmp	r3, #3
 8005d6c:	d107      	bne.n	8005d7e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005d6e:	4b5a      	ldr	r3, [pc, #360]	; (8005ed8 <HAL_RCC_ClockConfig+0x1f0>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d121      	bne.n	8005dbe <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	e0a6      	b.n	8005ecc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	2b02      	cmp	r3, #2
 8005d84:	d107      	bne.n	8005d96 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005d86:	4b54      	ldr	r3, [pc, #336]	; (8005ed8 <HAL_RCC_ClockConfig+0x1f0>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d115      	bne.n	8005dbe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005d92:	2301      	movs	r3, #1
 8005d94:	e09a      	b.n	8005ecc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	685b      	ldr	r3, [r3, #4]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d107      	bne.n	8005dae <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005d9e:	4b4e      	ldr	r3, [pc, #312]	; (8005ed8 <HAL_RCC_ClockConfig+0x1f0>)
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f003 0302 	and.w	r3, r3, #2
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d109      	bne.n	8005dbe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005daa:	2301      	movs	r3, #1
 8005dac:	e08e      	b.n	8005ecc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005dae:	4b4a      	ldr	r3, [pc, #296]	; (8005ed8 <HAL_RCC_ClockConfig+0x1f0>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d101      	bne.n	8005dbe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	e086      	b.n	8005ecc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005dbe:	4b46      	ldr	r3, [pc, #280]	; (8005ed8 <HAL_RCC_ClockConfig+0x1f0>)
 8005dc0:	689b      	ldr	r3, [r3, #8]
 8005dc2:	f023 0203 	bic.w	r2, r3, #3
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	4943      	ldr	r1, [pc, #268]	; (8005ed8 <HAL_RCC_ClockConfig+0x1f0>)
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005dd0:	f7fc f904 	bl	8001fdc <HAL_GetTick>
 8005dd4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dd6:	e00a      	b.n	8005dee <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005dd8:	f7fc f900 	bl	8001fdc <HAL_GetTick>
 8005ddc:	4602      	mov	r2, r0
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	1ad3      	subs	r3, r2, r3
 8005de2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d901      	bls.n	8005dee <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005dea:	2303      	movs	r3, #3
 8005dec:	e06e      	b.n	8005ecc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dee:	4b3a      	ldr	r3, [pc, #232]	; (8005ed8 <HAL_RCC_ClockConfig+0x1f0>)
 8005df0:	689b      	ldr	r3, [r3, #8]
 8005df2:	f003 020c 	and.w	r2, r3, #12
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	009b      	lsls	r3, r3, #2
 8005dfc:	429a      	cmp	r2, r3
 8005dfe:	d1eb      	bne.n	8005dd8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f003 0302 	and.w	r3, r3, #2
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d010      	beq.n	8005e2e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	689a      	ldr	r2, [r3, #8]
 8005e10:	4b31      	ldr	r3, [pc, #196]	; (8005ed8 <HAL_RCC_ClockConfig+0x1f0>)
 8005e12:	689b      	ldr	r3, [r3, #8]
 8005e14:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e18:	429a      	cmp	r2, r3
 8005e1a:	d208      	bcs.n	8005e2e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e1c:	4b2e      	ldr	r3, [pc, #184]	; (8005ed8 <HAL_RCC_ClockConfig+0x1f0>)
 8005e1e:	689b      	ldr	r3, [r3, #8]
 8005e20:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	689b      	ldr	r3, [r3, #8]
 8005e28:	492b      	ldr	r1, [pc, #172]	; (8005ed8 <HAL_RCC_ClockConfig+0x1f0>)
 8005e2a:	4313      	orrs	r3, r2
 8005e2c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005e2e:	4b29      	ldr	r3, [pc, #164]	; (8005ed4 <HAL_RCC_ClockConfig+0x1ec>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f003 0307 	and.w	r3, r3, #7
 8005e36:	683a      	ldr	r2, [r7, #0]
 8005e38:	429a      	cmp	r2, r3
 8005e3a:	d210      	bcs.n	8005e5e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e3c:	4b25      	ldr	r3, [pc, #148]	; (8005ed4 <HAL_RCC_ClockConfig+0x1ec>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f023 0207 	bic.w	r2, r3, #7
 8005e44:	4923      	ldr	r1, [pc, #140]	; (8005ed4 <HAL_RCC_ClockConfig+0x1ec>)
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	4313      	orrs	r3, r2
 8005e4a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e4c:	4b21      	ldr	r3, [pc, #132]	; (8005ed4 <HAL_RCC_ClockConfig+0x1ec>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f003 0307 	and.w	r3, r3, #7
 8005e54:	683a      	ldr	r2, [r7, #0]
 8005e56:	429a      	cmp	r2, r3
 8005e58:	d001      	beq.n	8005e5e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	e036      	b.n	8005ecc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f003 0304 	and.w	r3, r3, #4
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d008      	beq.n	8005e7c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e6a:	4b1b      	ldr	r3, [pc, #108]	; (8005ed8 <HAL_RCC_ClockConfig+0x1f0>)
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	68db      	ldr	r3, [r3, #12]
 8005e76:	4918      	ldr	r1, [pc, #96]	; (8005ed8 <HAL_RCC_ClockConfig+0x1f0>)
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f003 0308 	and.w	r3, r3, #8
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d009      	beq.n	8005e9c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005e88:	4b13      	ldr	r3, [pc, #76]	; (8005ed8 <HAL_RCC_ClockConfig+0x1f0>)
 8005e8a:	689b      	ldr	r3, [r3, #8]
 8005e8c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	691b      	ldr	r3, [r3, #16]
 8005e94:	00db      	lsls	r3, r3, #3
 8005e96:	4910      	ldr	r1, [pc, #64]	; (8005ed8 <HAL_RCC_ClockConfig+0x1f0>)
 8005e98:	4313      	orrs	r3, r2
 8005e9a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005e9c:	f000 f824 	bl	8005ee8 <HAL_RCC_GetSysClockFreq>
 8005ea0:	4602      	mov	r2, r0
 8005ea2:	4b0d      	ldr	r3, [pc, #52]	; (8005ed8 <HAL_RCC_ClockConfig+0x1f0>)
 8005ea4:	689b      	ldr	r3, [r3, #8]
 8005ea6:	091b      	lsrs	r3, r3, #4
 8005ea8:	f003 030f 	and.w	r3, r3, #15
 8005eac:	490b      	ldr	r1, [pc, #44]	; (8005edc <HAL_RCC_ClockConfig+0x1f4>)
 8005eae:	5ccb      	ldrb	r3, [r1, r3]
 8005eb0:	f003 031f 	and.w	r3, r3, #31
 8005eb4:	fa22 f303 	lsr.w	r3, r2, r3
 8005eb8:	4a09      	ldr	r2, [pc, #36]	; (8005ee0 <HAL_RCC_ClockConfig+0x1f8>)
 8005eba:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005ebc:	4b09      	ldr	r3, [pc, #36]	; (8005ee4 <HAL_RCC_ClockConfig+0x1fc>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	f7fc f83b 	bl	8001f3c <HAL_InitTick>
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	72fb      	strb	r3, [r7, #11]

  return status;
 8005eca:	7afb      	ldrb	r3, [r7, #11]
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	3710      	adds	r7, #16
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	bd80      	pop	{r7, pc}
 8005ed4:	40022000 	.word	0x40022000
 8005ed8:	40021000 	.word	0x40021000
 8005edc:	0800ad30 	.word	0x0800ad30
 8005ee0:	2000000c 	.word	0x2000000c
 8005ee4:	20000010 	.word	0x20000010

08005ee8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b089      	sub	sp, #36	; 0x24
 8005eec:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005eee:	2300      	movs	r3, #0
 8005ef0:	61fb      	str	r3, [r7, #28]
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005ef6:	4b3e      	ldr	r3, [pc, #248]	; (8005ff0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ef8:	689b      	ldr	r3, [r3, #8]
 8005efa:	f003 030c 	and.w	r3, r3, #12
 8005efe:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005f00:	4b3b      	ldr	r3, [pc, #236]	; (8005ff0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f02:	68db      	ldr	r3, [r3, #12]
 8005f04:	f003 0303 	and.w	r3, r3, #3
 8005f08:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005f0a:	693b      	ldr	r3, [r7, #16]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d005      	beq.n	8005f1c <HAL_RCC_GetSysClockFreq+0x34>
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	2b0c      	cmp	r3, #12
 8005f14:	d121      	bne.n	8005f5a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	2b01      	cmp	r3, #1
 8005f1a:	d11e      	bne.n	8005f5a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005f1c:	4b34      	ldr	r3, [pc, #208]	; (8005ff0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f003 0308 	and.w	r3, r3, #8
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d107      	bne.n	8005f38 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005f28:	4b31      	ldr	r3, [pc, #196]	; (8005ff0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005f2e:	0a1b      	lsrs	r3, r3, #8
 8005f30:	f003 030f 	and.w	r3, r3, #15
 8005f34:	61fb      	str	r3, [r7, #28]
 8005f36:	e005      	b.n	8005f44 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005f38:	4b2d      	ldr	r3, [pc, #180]	; (8005ff0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	091b      	lsrs	r3, r3, #4
 8005f3e:	f003 030f 	and.w	r3, r3, #15
 8005f42:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005f44:	4a2b      	ldr	r2, [pc, #172]	; (8005ff4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005f46:	69fb      	ldr	r3, [r7, #28]
 8005f48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f4c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d10d      	bne.n	8005f70 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005f54:	69fb      	ldr	r3, [r7, #28]
 8005f56:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005f58:	e00a      	b.n	8005f70 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005f5a:	693b      	ldr	r3, [r7, #16]
 8005f5c:	2b04      	cmp	r3, #4
 8005f5e:	d102      	bne.n	8005f66 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005f60:	4b25      	ldr	r3, [pc, #148]	; (8005ff8 <HAL_RCC_GetSysClockFreq+0x110>)
 8005f62:	61bb      	str	r3, [r7, #24]
 8005f64:	e004      	b.n	8005f70 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005f66:	693b      	ldr	r3, [r7, #16]
 8005f68:	2b08      	cmp	r3, #8
 8005f6a:	d101      	bne.n	8005f70 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005f6c:	4b23      	ldr	r3, [pc, #140]	; (8005ffc <HAL_RCC_GetSysClockFreq+0x114>)
 8005f6e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005f70:	693b      	ldr	r3, [r7, #16]
 8005f72:	2b0c      	cmp	r3, #12
 8005f74:	d134      	bne.n	8005fe0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005f76:	4b1e      	ldr	r3, [pc, #120]	; (8005ff0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f78:	68db      	ldr	r3, [r3, #12]
 8005f7a:	f003 0303 	and.w	r3, r3, #3
 8005f7e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	2b02      	cmp	r3, #2
 8005f84:	d003      	beq.n	8005f8e <HAL_RCC_GetSysClockFreq+0xa6>
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	2b03      	cmp	r3, #3
 8005f8a:	d003      	beq.n	8005f94 <HAL_RCC_GetSysClockFreq+0xac>
 8005f8c:	e005      	b.n	8005f9a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005f8e:	4b1a      	ldr	r3, [pc, #104]	; (8005ff8 <HAL_RCC_GetSysClockFreq+0x110>)
 8005f90:	617b      	str	r3, [r7, #20]
      break;
 8005f92:	e005      	b.n	8005fa0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005f94:	4b19      	ldr	r3, [pc, #100]	; (8005ffc <HAL_RCC_GetSysClockFreq+0x114>)
 8005f96:	617b      	str	r3, [r7, #20]
      break;
 8005f98:	e002      	b.n	8005fa0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005f9a:	69fb      	ldr	r3, [r7, #28]
 8005f9c:	617b      	str	r3, [r7, #20]
      break;
 8005f9e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005fa0:	4b13      	ldr	r3, [pc, #76]	; (8005ff0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005fa2:	68db      	ldr	r3, [r3, #12]
 8005fa4:	091b      	lsrs	r3, r3, #4
 8005fa6:	f003 0307 	and.w	r3, r3, #7
 8005faa:	3301      	adds	r3, #1
 8005fac:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005fae:	4b10      	ldr	r3, [pc, #64]	; (8005ff0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005fb0:	68db      	ldr	r3, [r3, #12]
 8005fb2:	0a1b      	lsrs	r3, r3, #8
 8005fb4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005fb8:	697a      	ldr	r2, [r7, #20]
 8005fba:	fb03 f202 	mul.w	r2, r3, r2
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fc4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005fc6:	4b0a      	ldr	r3, [pc, #40]	; (8005ff0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005fc8:	68db      	ldr	r3, [r3, #12]
 8005fca:	0e5b      	lsrs	r3, r3, #25
 8005fcc:	f003 0303 	and.w	r3, r3, #3
 8005fd0:	3301      	adds	r3, #1
 8005fd2:	005b      	lsls	r3, r3, #1
 8005fd4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005fd6:	697a      	ldr	r2, [r7, #20]
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fde:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005fe0:	69bb      	ldr	r3, [r7, #24]
}
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	3724      	adds	r7, #36	; 0x24
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fec:	4770      	bx	lr
 8005fee:	bf00      	nop
 8005ff0:	40021000 	.word	0x40021000
 8005ff4:	0800ad48 	.word	0x0800ad48
 8005ff8:	00f42400 	.word	0x00f42400
 8005ffc:	007a1200 	.word	0x007a1200

08006000 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006000:	b480      	push	{r7}
 8006002:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006004:	4b03      	ldr	r3, [pc, #12]	; (8006014 <HAL_RCC_GetHCLKFreq+0x14>)
 8006006:	681b      	ldr	r3, [r3, #0]
}
 8006008:	4618      	mov	r0, r3
 800600a:	46bd      	mov	sp, r7
 800600c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006010:	4770      	bx	lr
 8006012:	bf00      	nop
 8006014:	2000000c 	.word	0x2000000c

08006018 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800601c:	f7ff fff0 	bl	8006000 <HAL_RCC_GetHCLKFreq>
 8006020:	4602      	mov	r2, r0
 8006022:	4b06      	ldr	r3, [pc, #24]	; (800603c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006024:	689b      	ldr	r3, [r3, #8]
 8006026:	0a1b      	lsrs	r3, r3, #8
 8006028:	f003 0307 	and.w	r3, r3, #7
 800602c:	4904      	ldr	r1, [pc, #16]	; (8006040 <HAL_RCC_GetPCLK1Freq+0x28>)
 800602e:	5ccb      	ldrb	r3, [r1, r3]
 8006030:	f003 031f 	and.w	r3, r3, #31
 8006034:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006038:	4618      	mov	r0, r3
 800603a:	bd80      	pop	{r7, pc}
 800603c:	40021000 	.word	0x40021000
 8006040:	0800ad40 	.word	0x0800ad40

08006044 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006048:	f7ff ffda 	bl	8006000 <HAL_RCC_GetHCLKFreq>
 800604c:	4602      	mov	r2, r0
 800604e:	4b06      	ldr	r3, [pc, #24]	; (8006068 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006050:	689b      	ldr	r3, [r3, #8]
 8006052:	0adb      	lsrs	r3, r3, #11
 8006054:	f003 0307 	and.w	r3, r3, #7
 8006058:	4904      	ldr	r1, [pc, #16]	; (800606c <HAL_RCC_GetPCLK2Freq+0x28>)
 800605a:	5ccb      	ldrb	r3, [r1, r3]
 800605c:	f003 031f 	and.w	r3, r3, #31
 8006060:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006064:	4618      	mov	r0, r3
 8006066:	bd80      	pop	{r7, pc}
 8006068:	40021000 	.word	0x40021000
 800606c:	0800ad40 	.word	0x0800ad40

08006070 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b086      	sub	sp, #24
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006078:	2300      	movs	r3, #0
 800607a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800607c:	4b2a      	ldr	r3, [pc, #168]	; (8006128 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800607e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006080:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006084:	2b00      	cmp	r3, #0
 8006086:	d003      	beq.n	8006090 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006088:	f7ff f9b6 	bl	80053f8 <HAL_PWREx_GetVoltageRange>
 800608c:	6178      	str	r0, [r7, #20]
 800608e:	e014      	b.n	80060ba <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006090:	4b25      	ldr	r3, [pc, #148]	; (8006128 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006092:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006094:	4a24      	ldr	r2, [pc, #144]	; (8006128 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006096:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800609a:	6593      	str	r3, [r2, #88]	; 0x58
 800609c:	4b22      	ldr	r3, [pc, #136]	; (8006128 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800609e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80060a4:	60fb      	str	r3, [r7, #12]
 80060a6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80060a8:	f7ff f9a6 	bl	80053f8 <HAL_PWREx_GetVoltageRange>
 80060ac:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80060ae:	4b1e      	ldr	r3, [pc, #120]	; (8006128 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80060b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060b2:	4a1d      	ldr	r2, [pc, #116]	; (8006128 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80060b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80060b8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80060ba:	697b      	ldr	r3, [r7, #20]
 80060bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80060c0:	d10b      	bne.n	80060da <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2b80      	cmp	r3, #128	; 0x80
 80060c6:	d919      	bls.n	80060fc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2ba0      	cmp	r3, #160	; 0xa0
 80060cc:	d902      	bls.n	80060d4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80060ce:	2302      	movs	r3, #2
 80060d0:	613b      	str	r3, [r7, #16]
 80060d2:	e013      	b.n	80060fc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80060d4:	2301      	movs	r3, #1
 80060d6:	613b      	str	r3, [r7, #16]
 80060d8:	e010      	b.n	80060fc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2b80      	cmp	r3, #128	; 0x80
 80060de:	d902      	bls.n	80060e6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80060e0:	2303      	movs	r3, #3
 80060e2:	613b      	str	r3, [r7, #16]
 80060e4:	e00a      	b.n	80060fc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2b80      	cmp	r3, #128	; 0x80
 80060ea:	d102      	bne.n	80060f2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80060ec:	2302      	movs	r3, #2
 80060ee:	613b      	str	r3, [r7, #16]
 80060f0:	e004      	b.n	80060fc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2b70      	cmp	r3, #112	; 0x70
 80060f6:	d101      	bne.n	80060fc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80060f8:	2301      	movs	r3, #1
 80060fa:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80060fc:	4b0b      	ldr	r3, [pc, #44]	; (800612c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f023 0207 	bic.w	r2, r3, #7
 8006104:	4909      	ldr	r1, [pc, #36]	; (800612c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006106:	693b      	ldr	r3, [r7, #16]
 8006108:	4313      	orrs	r3, r2
 800610a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800610c:	4b07      	ldr	r3, [pc, #28]	; (800612c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f003 0307 	and.w	r3, r3, #7
 8006114:	693a      	ldr	r2, [r7, #16]
 8006116:	429a      	cmp	r2, r3
 8006118:	d001      	beq.n	800611e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800611a:	2301      	movs	r3, #1
 800611c:	e000      	b.n	8006120 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800611e:	2300      	movs	r3, #0
}
 8006120:	4618      	mov	r0, r3
 8006122:	3718      	adds	r7, #24
 8006124:	46bd      	mov	sp, r7
 8006126:	bd80      	pop	{r7, pc}
 8006128:	40021000 	.word	0x40021000
 800612c:	40022000 	.word	0x40022000

08006130 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b086      	sub	sp, #24
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006138:	2300      	movs	r3, #0
 800613a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800613c:	2300      	movs	r3, #0
 800613e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006148:	2b00      	cmp	r3, #0
 800614a:	d031      	beq.n	80061b0 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006150:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006154:	d01a      	beq.n	800618c <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8006156:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800615a:	d814      	bhi.n	8006186 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800615c:	2b00      	cmp	r3, #0
 800615e:	d009      	beq.n	8006174 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006160:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006164:	d10f      	bne.n	8006186 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8006166:	4b5d      	ldr	r3, [pc, #372]	; (80062dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006168:	68db      	ldr	r3, [r3, #12]
 800616a:	4a5c      	ldr	r2, [pc, #368]	; (80062dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800616c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006170:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006172:	e00c      	b.n	800618e <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	3304      	adds	r3, #4
 8006178:	2100      	movs	r1, #0
 800617a:	4618      	mov	r0, r3
 800617c:	f000 f9de 	bl	800653c <RCCEx_PLLSAI1_Config>
 8006180:	4603      	mov	r3, r0
 8006182:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006184:	e003      	b.n	800618e <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006186:	2301      	movs	r3, #1
 8006188:	74fb      	strb	r3, [r7, #19]
      break;
 800618a:	e000      	b.n	800618e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800618c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800618e:	7cfb      	ldrb	r3, [r7, #19]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d10b      	bne.n	80061ac <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006194:	4b51      	ldr	r3, [pc, #324]	; (80062dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006196:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800619a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061a2:	494e      	ldr	r1, [pc, #312]	; (80062dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80061a4:	4313      	orrs	r3, r2
 80061a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80061aa:	e001      	b.n	80061b0 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061ac:	7cfb      	ldrb	r3, [r7, #19]
 80061ae:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	f000 809e 	beq.w	80062fa <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80061be:	2300      	movs	r3, #0
 80061c0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80061c2:	4b46      	ldr	r3, [pc, #280]	; (80062dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80061c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d101      	bne.n	80061d2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80061ce:	2301      	movs	r3, #1
 80061d0:	e000      	b.n	80061d4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80061d2:	2300      	movs	r3, #0
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d00d      	beq.n	80061f4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80061d8:	4b40      	ldr	r3, [pc, #256]	; (80062dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80061da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061dc:	4a3f      	ldr	r2, [pc, #252]	; (80062dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80061de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80061e2:	6593      	str	r3, [r2, #88]	; 0x58
 80061e4:	4b3d      	ldr	r3, [pc, #244]	; (80062dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80061e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061ec:	60bb      	str	r3, [r7, #8]
 80061ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80061f0:	2301      	movs	r3, #1
 80061f2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80061f4:	4b3a      	ldr	r3, [pc, #232]	; (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	4a39      	ldr	r2, [pc, #228]	; (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80061fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80061fe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006200:	f7fb feec 	bl	8001fdc <HAL_GetTick>
 8006204:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006206:	e009      	b.n	800621c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006208:	f7fb fee8 	bl	8001fdc <HAL_GetTick>
 800620c:	4602      	mov	r2, r0
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	1ad3      	subs	r3, r2, r3
 8006212:	2b02      	cmp	r3, #2
 8006214:	d902      	bls.n	800621c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8006216:	2303      	movs	r3, #3
 8006218:	74fb      	strb	r3, [r7, #19]
        break;
 800621a:	e005      	b.n	8006228 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800621c:	4b30      	ldr	r3, [pc, #192]	; (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006224:	2b00      	cmp	r3, #0
 8006226:	d0ef      	beq.n	8006208 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8006228:	7cfb      	ldrb	r3, [r7, #19]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d15a      	bne.n	80062e4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800622e:	4b2b      	ldr	r3, [pc, #172]	; (80062dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006230:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006234:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006238:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800623a:	697b      	ldr	r3, [r7, #20]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d01e      	beq.n	800627e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006244:	697a      	ldr	r2, [r7, #20]
 8006246:	429a      	cmp	r2, r3
 8006248:	d019      	beq.n	800627e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800624a:	4b24      	ldr	r3, [pc, #144]	; (80062dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800624c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006250:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006254:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006256:	4b21      	ldr	r3, [pc, #132]	; (80062dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006258:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800625c:	4a1f      	ldr	r2, [pc, #124]	; (80062dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800625e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006262:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006266:	4b1d      	ldr	r3, [pc, #116]	; (80062dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006268:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800626c:	4a1b      	ldr	r2, [pc, #108]	; (80062dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800626e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006272:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006276:	4a19      	ldr	r2, [pc, #100]	; (80062dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006278:	697b      	ldr	r3, [r7, #20]
 800627a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	f003 0301 	and.w	r3, r3, #1
 8006284:	2b00      	cmp	r3, #0
 8006286:	d016      	beq.n	80062b6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006288:	f7fb fea8 	bl	8001fdc <HAL_GetTick>
 800628c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800628e:	e00b      	b.n	80062a8 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006290:	f7fb fea4 	bl	8001fdc <HAL_GetTick>
 8006294:	4602      	mov	r2, r0
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	1ad3      	subs	r3, r2, r3
 800629a:	f241 3288 	movw	r2, #5000	; 0x1388
 800629e:	4293      	cmp	r3, r2
 80062a0:	d902      	bls.n	80062a8 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80062a2:	2303      	movs	r3, #3
 80062a4:	74fb      	strb	r3, [r7, #19]
            break;
 80062a6:	e006      	b.n	80062b6 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80062a8:	4b0c      	ldr	r3, [pc, #48]	; (80062dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80062aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062ae:	f003 0302 	and.w	r3, r3, #2
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d0ec      	beq.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80062b6:	7cfb      	ldrb	r3, [r7, #19]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d10b      	bne.n	80062d4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80062bc:	4b07      	ldr	r3, [pc, #28]	; (80062dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80062be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062c2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80062ca:	4904      	ldr	r1, [pc, #16]	; (80062dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80062cc:	4313      	orrs	r3, r2
 80062ce:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80062d2:	e009      	b.n	80062e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80062d4:	7cfb      	ldrb	r3, [r7, #19]
 80062d6:	74bb      	strb	r3, [r7, #18]
 80062d8:	e006      	b.n	80062e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80062da:	bf00      	nop
 80062dc:	40021000 	.word	0x40021000
 80062e0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062e4:	7cfb      	ldrb	r3, [r7, #19]
 80062e6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80062e8:	7c7b      	ldrb	r3, [r7, #17]
 80062ea:	2b01      	cmp	r3, #1
 80062ec:	d105      	bne.n	80062fa <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80062ee:	4b8a      	ldr	r3, [pc, #552]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80062f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062f2:	4a89      	ldr	r2, [pc, #548]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80062f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80062f8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f003 0301 	and.w	r3, r3, #1
 8006302:	2b00      	cmp	r3, #0
 8006304:	d00a      	beq.n	800631c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006306:	4b84      	ldr	r3, [pc, #528]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006308:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800630c:	f023 0203 	bic.w	r2, r3, #3
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6a1b      	ldr	r3, [r3, #32]
 8006314:	4980      	ldr	r1, [pc, #512]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006316:	4313      	orrs	r3, r2
 8006318:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f003 0302 	and.w	r3, r3, #2
 8006324:	2b00      	cmp	r3, #0
 8006326:	d00a      	beq.n	800633e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006328:	4b7b      	ldr	r3, [pc, #492]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800632a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800632e:	f023 020c 	bic.w	r2, r3, #12
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006336:	4978      	ldr	r1, [pc, #480]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006338:	4313      	orrs	r3, r2
 800633a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f003 0320 	and.w	r3, r3, #32
 8006346:	2b00      	cmp	r3, #0
 8006348:	d00a      	beq.n	8006360 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800634a:	4b73      	ldr	r3, [pc, #460]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800634c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006350:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006358:	496f      	ldr	r1, [pc, #444]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800635a:	4313      	orrs	r3, r2
 800635c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006368:	2b00      	cmp	r3, #0
 800636a:	d00a      	beq.n	8006382 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800636c:	4b6a      	ldr	r3, [pc, #424]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800636e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006372:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800637a:	4967      	ldr	r1, [pc, #412]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800637c:	4313      	orrs	r3, r2
 800637e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800638a:	2b00      	cmp	r3, #0
 800638c:	d00a      	beq.n	80063a4 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800638e:	4b62      	ldr	r3, [pc, #392]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006390:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006394:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800639c:	495e      	ldr	r1, [pc, #376]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800639e:	4313      	orrs	r3, r2
 80063a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d00a      	beq.n	80063c6 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80063b0:	4b59      	ldr	r3, [pc, #356]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80063b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063b6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063be:	4956      	ldr	r1, [pc, #344]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80063c0:	4313      	orrs	r3, r2
 80063c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d00a      	beq.n	80063e8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80063d2:	4b51      	ldr	r3, [pc, #324]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80063d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063d8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063e0:	494d      	ldr	r1, [pc, #308]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80063e2:	4313      	orrs	r3, r2
 80063e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d028      	beq.n	8006446 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80063f4:	4b48      	ldr	r3, [pc, #288]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80063f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063fa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006402:	4945      	ldr	r1, [pc, #276]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006404:	4313      	orrs	r3, r2
 8006406:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800640e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006412:	d106      	bne.n	8006422 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006414:	4b40      	ldr	r3, [pc, #256]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006416:	68db      	ldr	r3, [r3, #12]
 8006418:	4a3f      	ldr	r2, [pc, #252]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800641a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800641e:	60d3      	str	r3, [r2, #12]
 8006420:	e011      	b.n	8006446 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006426:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800642a:	d10c      	bne.n	8006446 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	3304      	adds	r3, #4
 8006430:	2101      	movs	r1, #1
 8006432:	4618      	mov	r0, r3
 8006434:	f000 f882 	bl	800653c <RCCEx_PLLSAI1_Config>
 8006438:	4603      	mov	r3, r0
 800643a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800643c:	7cfb      	ldrb	r3, [r7, #19]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d001      	beq.n	8006446 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8006442:	7cfb      	ldrb	r3, [r7, #19]
 8006444:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800644e:	2b00      	cmp	r3, #0
 8006450:	d028      	beq.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006452:	4b31      	ldr	r3, [pc, #196]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006454:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006458:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006460:	492d      	ldr	r1, [pc, #180]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006462:	4313      	orrs	r3, r2
 8006464:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800646c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006470:	d106      	bne.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006472:	4b29      	ldr	r3, [pc, #164]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006474:	68db      	ldr	r3, [r3, #12]
 8006476:	4a28      	ldr	r2, [pc, #160]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006478:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800647c:	60d3      	str	r3, [r2, #12]
 800647e:	e011      	b.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006484:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006488:	d10c      	bne.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	3304      	adds	r3, #4
 800648e:	2101      	movs	r1, #1
 8006490:	4618      	mov	r0, r3
 8006492:	f000 f853 	bl	800653c <RCCEx_PLLSAI1_Config>
 8006496:	4603      	mov	r3, r0
 8006498:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800649a:	7cfb      	ldrb	r3, [r7, #19]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d001      	beq.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 80064a0:	7cfb      	ldrb	r3, [r7, #19]
 80064a2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d01c      	beq.n	80064ea <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80064b0:	4b19      	ldr	r3, [pc, #100]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80064b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064b6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064be:	4916      	ldr	r1, [pc, #88]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80064c0:	4313      	orrs	r3, r2
 80064c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064ca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80064ce:	d10c      	bne.n	80064ea <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	3304      	adds	r3, #4
 80064d4:	2102      	movs	r1, #2
 80064d6:	4618      	mov	r0, r3
 80064d8:	f000 f830 	bl	800653c <RCCEx_PLLSAI1_Config>
 80064dc:	4603      	mov	r3, r0
 80064de:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80064e0:	7cfb      	ldrb	r3, [r7, #19]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d001      	beq.n	80064ea <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 80064e6:	7cfb      	ldrb	r3, [r7, #19]
 80064e8:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d00a      	beq.n	800650c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80064f6:	4b08      	ldr	r3, [pc, #32]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80064f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064fc:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006504:	4904      	ldr	r1, [pc, #16]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006506:	4313      	orrs	r3, r2
 8006508:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800650c:	7cbb      	ldrb	r3, [r7, #18]
}
 800650e:	4618      	mov	r0, r3
 8006510:	3718      	adds	r7, #24
 8006512:	46bd      	mov	sp, r7
 8006514:	bd80      	pop	{r7, pc}
 8006516:	bf00      	nop
 8006518:	40021000 	.word	0x40021000

0800651c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800651c:	b480      	push	{r7}
 800651e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8006520:	4b05      	ldr	r3, [pc, #20]	; (8006538 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	4a04      	ldr	r2, [pc, #16]	; (8006538 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8006526:	f043 0304 	orr.w	r3, r3, #4
 800652a:	6013      	str	r3, [r2, #0]
}
 800652c:	bf00      	nop
 800652e:	46bd      	mov	sp, r7
 8006530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006534:	4770      	bx	lr
 8006536:	bf00      	nop
 8006538:	40021000 	.word	0x40021000

0800653c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b084      	sub	sp, #16
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
 8006544:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006546:	2300      	movs	r3, #0
 8006548:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800654a:	4b74      	ldr	r3, [pc, #464]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 800654c:	68db      	ldr	r3, [r3, #12]
 800654e:	f003 0303 	and.w	r3, r3, #3
 8006552:	2b00      	cmp	r3, #0
 8006554:	d018      	beq.n	8006588 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006556:	4b71      	ldr	r3, [pc, #452]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006558:	68db      	ldr	r3, [r3, #12]
 800655a:	f003 0203 	and.w	r2, r3, #3
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	429a      	cmp	r2, r3
 8006564:	d10d      	bne.n	8006582 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
       ||
 800656a:	2b00      	cmp	r3, #0
 800656c:	d009      	beq.n	8006582 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800656e:	4b6b      	ldr	r3, [pc, #428]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006570:	68db      	ldr	r3, [r3, #12]
 8006572:	091b      	lsrs	r3, r3, #4
 8006574:	f003 0307 	and.w	r3, r3, #7
 8006578:	1c5a      	adds	r2, r3, #1
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	685b      	ldr	r3, [r3, #4]
       ||
 800657e:	429a      	cmp	r2, r3
 8006580:	d047      	beq.n	8006612 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006582:	2301      	movs	r3, #1
 8006584:	73fb      	strb	r3, [r7, #15]
 8006586:	e044      	b.n	8006612 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	2b03      	cmp	r3, #3
 800658e:	d018      	beq.n	80065c2 <RCCEx_PLLSAI1_Config+0x86>
 8006590:	2b03      	cmp	r3, #3
 8006592:	d825      	bhi.n	80065e0 <RCCEx_PLLSAI1_Config+0xa4>
 8006594:	2b01      	cmp	r3, #1
 8006596:	d002      	beq.n	800659e <RCCEx_PLLSAI1_Config+0x62>
 8006598:	2b02      	cmp	r3, #2
 800659a:	d009      	beq.n	80065b0 <RCCEx_PLLSAI1_Config+0x74>
 800659c:	e020      	b.n	80065e0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800659e:	4b5f      	ldr	r3, [pc, #380]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f003 0302 	and.w	r3, r3, #2
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d11d      	bne.n	80065e6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80065aa:	2301      	movs	r3, #1
 80065ac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80065ae:	e01a      	b.n	80065e6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80065b0:	4b5a      	ldr	r3, [pc, #360]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d116      	bne.n	80065ea <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80065bc:	2301      	movs	r3, #1
 80065be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80065c0:	e013      	b.n	80065ea <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80065c2:	4b56      	ldr	r3, [pc, #344]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d10f      	bne.n	80065ee <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80065ce:	4b53      	ldr	r3, [pc, #332]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d109      	bne.n	80065ee <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80065da:	2301      	movs	r3, #1
 80065dc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80065de:	e006      	b.n	80065ee <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80065e0:	2301      	movs	r3, #1
 80065e2:	73fb      	strb	r3, [r7, #15]
      break;
 80065e4:	e004      	b.n	80065f0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80065e6:	bf00      	nop
 80065e8:	e002      	b.n	80065f0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80065ea:	bf00      	nop
 80065ec:	e000      	b.n	80065f0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80065ee:	bf00      	nop
    }

    if(status == HAL_OK)
 80065f0:	7bfb      	ldrb	r3, [r7, #15]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d10d      	bne.n	8006612 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80065f6:	4b49      	ldr	r3, [pc, #292]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 80065f8:	68db      	ldr	r3, [r3, #12]
 80065fa:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6819      	ldr	r1, [r3, #0]
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	3b01      	subs	r3, #1
 8006608:	011b      	lsls	r3, r3, #4
 800660a:	430b      	orrs	r3, r1
 800660c:	4943      	ldr	r1, [pc, #268]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 800660e:	4313      	orrs	r3, r2
 8006610:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006612:	7bfb      	ldrb	r3, [r7, #15]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d17c      	bne.n	8006712 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006618:	4b40      	ldr	r3, [pc, #256]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	4a3f      	ldr	r2, [pc, #252]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 800661e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006622:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006624:	f7fb fcda 	bl	8001fdc <HAL_GetTick>
 8006628:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800662a:	e009      	b.n	8006640 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800662c:	f7fb fcd6 	bl	8001fdc <HAL_GetTick>
 8006630:	4602      	mov	r2, r0
 8006632:	68bb      	ldr	r3, [r7, #8]
 8006634:	1ad3      	subs	r3, r2, r3
 8006636:	2b02      	cmp	r3, #2
 8006638:	d902      	bls.n	8006640 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800663a:	2303      	movs	r3, #3
 800663c:	73fb      	strb	r3, [r7, #15]
        break;
 800663e:	e005      	b.n	800664c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006640:	4b36      	ldr	r3, [pc, #216]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006648:	2b00      	cmp	r3, #0
 800664a:	d1ef      	bne.n	800662c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800664c:	7bfb      	ldrb	r3, [r7, #15]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d15f      	bne.n	8006712 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d110      	bne.n	800667a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006658:	4b30      	ldr	r3, [pc, #192]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 800665a:	691b      	ldr	r3, [r3, #16]
 800665c:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8006660:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006664:	687a      	ldr	r2, [r7, #4]
 8006666:	6892      	ldr	r2, [r2, #8]
 8006668:	0211      	lsls	r1, r2, #8
 800666a:	687a      	ldr	r2, [r7, #4]
 800666c:	68d2      	ldr	r2, [r2, #12]
 800666e:	06d2      	lsls	r2, r2, #27
 8006670:	430a      	orrs	r2, r1
 8006672:	492a      	ldr	r1, [pc, #168]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006674:	4313      	orrs	r3, r2
 8006676:	610b      	str	r3, [r1, #16]
 8006678:	e027      	b.n	80066ca <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	2b01      	cmp	r3, #1
 800667e:	d112      	bne.n	80066a6 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006680:	4b26      	ldr	r3, [pc, #152]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006682:	691b      	ldr	r3, [r3, #16]
 8006684:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8006688:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800668c:	687a      	ldr	r2, [r7, #4]
 800668e:	6892      	ldr	r2, [r2, #8]
 8006690:	0211      	lsls	r1, r2, #8
 8006692:	687a      	ldr	r2, [r7, #4]
 8006694:	6912      	ldr	r2, [r2, #16]
 8006696:	0852      	lsrs	r2, r2, #1
 8006698:	3a01      	subs	r2, #1
 800669a:	0552      	lsls	r2, r2, #21
 800669c:	430a      	orrs	r2, r1
 800669e:	491f      	ldr	r1, [pc, #124]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 80066a0:	4313      	orrs	r3, r2
 80066a2:	610b      	str	r3, [r1, #16]
 80066a4:	e011      	b.n	80066ca <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80066a6:	4b1d      	ldr	r3, [pc, #116]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 80066a8:	691b      	ldr	r3, [r3, #16]
 80066aa:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80066ae:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80066b2:	687a      	ldr	r2, [r7, #4]
 80066b4:	6892      	ldr	r2, [r2, #8]
 80066b6:	0211      	lsls	r1, r2, #8
 80066b8:	687a      	ldr	r2, [r7, #4]
 80066ba:	6952      	ldr	r2, [r2, #20]
 80066bc:	0852      	lsrs	r2, r2, #1
 80066be:	3a01      	subs	r2, #1
 80066c0:	0652      	lsls	r2, r2, #25
 80066c2:	430a      	orrs	r2, r1
 80066c4:	4915      	ldr	r1, [pc, #84]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 80066c6:	4313      	orrs	r3, r2
 80066c8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80066ca:	4b14      	ldr	r3, [pc, #80]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	4a13      	ldr	r2, [pc, #76]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 80066d0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80066d4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066d6:	f7fb fc81 	bl	8001fdc <HAL_GetTick>
 80066da:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80066dc:	e009      	b.n	80066f2 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80066de:	f7fb fc7d 	bl	8001fdc <HAL_GetTick>
 80066e2:	4602      	mov	r2, r0
 80066e4:	68bb      	ldr	r3, [r7, #8]
 80066e6:	1ad3      	subs	r3, r2, r3
 80066e8:	2b02      	cmp	r3, #2
 80066ea:	d902      	bls.n	80066f2 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80066ec:	2303      	movs	r3, #3
 80066ee:	73fb      	strb	r3, [r7, #15]
          break;
 80066f0:	e005      	b.n	80066fe <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80066f2:	4b0a      	ldr	r3, [pc, #40]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d0ef      	beq.n	80066de <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80066fe:	7bfb      	ldrb	r3, [r7, #15]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d106      	bne.n	8006712 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006704:	4b05      	ldr	r3, [pc, #20]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006706:	691a      	ldr	r2, [r3, #16]
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	699b      	ldr	r3, [r3, #24]
 800670c:	4903      	ldr	r1, [pc, #12]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 800670e:	4313      	orrs	r3, r2
 8006710:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006712:	7bfb      	ldrb	r3, [r7, #15]
}
 8006714:	4618      	mov	r0, r3
 8006716:	3710      	adds	r7, #16
 8006718:	46bd      	mov	sp, r7
 800671a:	bd80      	pop	{r7, pc}
 800671c:	40021000 	.word	0x40021000

08006720 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b082      	sub	sp, #8
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d101      	bne.n	8006732 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800672e:	2301      	movs	r3, #1
 8006730:	e049      	b.n	80067c6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006738:	b2db      	uxtb	r3, r3
 800673a:	2b00      	cmp	r3, #0
 800673c:	d106      	bne.n	800674c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2200      	movs	r2, #0
 8006742:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006746:	6878      	ldr	r0, [r7, #4]
 8006748:	f7fb f9b6 	bl	8001ab8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2202      	movs	r2, #2
 8006750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681a      	ldr	r2, [r3, #0]
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	3304      	adds	r3, #4
 800675c:	4619      	mov	r1, r3
 800675e:	4610      	mov	r0, r2
 8006760:	f000 fb04 	bl	8006d6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2201      	movs	r2, #1
 8006768:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2201      	movs	r2, #1
 8006770:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2201      	movs	r2, #1
 8006778:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2201      	movs	r2, #1
 8006780:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2201      	movs	r2, #1
 8006788:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2201      	movs	r2, #1
 8006790:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2201      	movs	r2, #1
 8006798:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2201      	movs	r2, #1
 80067a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2201      	movs	r2, #1
 80067a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2201      	movs	r2, #1
 80067b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2201      	movs	r2, #1
 80067b8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2201      	movs	r2, #1
 80067c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80067c4:	2300      	movs	r3, #0
}
 80067c6:	4618      	mov	r0, r3
 80067c8:	3708      	adds	r7, #8
 80067ca:	46bd      	mov	sp, r7
 80067cc:	bd80      	pop	{r7, pc}

080067ce <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80067ce:	b580      	push	{r7, lr}
 80067d0:	b082      	sub	sp, #8
 80067d2:	af00      	add	r7, sp, #0
 80067d4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d101      	bne.n	80067e0 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80067dc:	2301      	movs	r3, #1
 80067de:	e049      	b.n	8006874 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067e6:	b2db      	uxtb	r3, r3
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d106      	bne.n	80067fa <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2200      	movs	r2, #0
 80067f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80067f4:	6878      	ldr	r0, [r7, #4]
 80067f6:	f000 f841 	bl	800687c <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2202      	movs	r2, #2
 80067fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681a      	ldr	r2, [r3, #0]
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	3304      	adds	r3, #4
 800680a:	4619      	mov	r1, r3
 800680c:	4610      	mov	r0, r2
 800680e:	f000 faad 	bl	8006d6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2201      	movs	r2, #1
 8006816:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2201      	movs	r2, #1
 800681e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2201      	movs	r2, #1
 8006826:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2201      	movs	r2, #1
 800682e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2201      	movs	r2, #1
 8006836:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	2201      	movs	r2, #1
 800683e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2201      	movs	r2, #1
 8006846:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2201      	movs	r2, #1
 800684e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2201      	movs	r2, #1
 8006856:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2201      	movs	r2, #1
 800685e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2201      	movs	r2, #1
 8006866:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2201      	movs	r2, #1
 800686e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006872:	2300      	movs	r3, #0
}
 8006874:	4618      	mov	r0, r3
 8006876:	3708      	adds	r7, #8
 8006878:	46bd      	mov	sp, r7
 800687a:	bd80      	pop	{r7, pc}

0800687c <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800687c:	b480      	push	{r7}
 800687e:	b083      	sub	sp, #12
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8006884:	bf00      	nop
 8006886:	370c      	adds	r7, #12
 8006888:	46bd      	mov	sp, r7
 800688a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688e:	4770      	bx	lr

08006890 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006890:	b580      	push	{r7, lr}
 8006892:	b084      	sub	sp, #16
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	68db      	ldr	r3, [r3, #12]
 800689e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	691b      	ldr	r3, [r3, #16]
 80068a6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80068a8:	68bb      	ldr	r3, [r7, #8]
 80068aa:	f003 0302 	and.w	r3, r3, #2
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d020      	beq.n	80068f4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	f003 0302 	and.w	r3, r3, #2
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d01b      	beq.n	80068f4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f06f 0202 	mvn.w	r2, #2
 80068c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2201      	movs	r2, #1
 80068ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	699b      	ldr	r3, [r3, #24]
 80068d2:	f003 0303 	and.w	r3, r3, #3
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d003      	beq.n	80068e2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80068da:	6878      	ldr	r0, [r7, #4]
 80068dc:	f000 fa27 	bl	8006d2e <HAL_TIM_IC_CaptureCallback>
 80068e0:	e005      	b.n	80068ee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80068e2:	6878      	ldr	r0, [r7, #4]
 80068e4:	f000 fa19 	bl	8006d1a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068e8:	6878      	ldr	r0, [r7, #4]
 80068ea:	f000 fa2a 	bl	8006d42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2200      	movs	r2, #0
 80068f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	f003 0304 	and.w	r3, r3, #4
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d020      	beq.n	8006940 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	f003 0304 	and.w	r3, r3, #4
 8006904:	2b00      	cmp	r3, #0
 8006906:	d01b      	beq.n	8006940 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f06f 0204 	mvn.w	r2, #4
 8006910:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2202      	movs	r2, #2
 8006916:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	699b      	ldr	r3, [r3, #24]
 800691e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006922:	2b00      	cmp	r3, #0
 8006924:	d003      	beq.n	800692e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006926:	6878      	ldr	r0, [r7, #4]
 8006928:	f000 fa01 	bl	8006d2e <HAL_TIM_IC_CaptureCallback>
 800692c:	e005      	b.n	800693a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800692e:	6878      	ldr	r0, [r7, #4]
 8006930:	f000 f9f3 	bl	8006d1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006934:	6878      	ldr	r0, [r7, #4]
 8006936:	f000 fa04 	bl	8006d42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2200      	movs	r2, #0
 800693e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006940:	68bb      	ldr	r3, [r7, #8]
 8006942:	f003 0308 	and.w	r3, r3, #8
 8006946:	2b00      	cmp	r3, #0
 8006948:	d020      	beq.n	800698c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	f003 0308 	and.w	r3, r3, #8
 8006950:	2b00      	cmp	r3, #0
 8006952:	d01b      	beq.n	800698c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f06f 0208 	mvn.w	r2, #8
 800695c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2204      	movs	r2, #4
 8006962:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	69db      	ldr	r3, [r3, #28]
 800696a:	f003 0303 	and.w	r3, r3, #3
 800696e:	2b00      	cmp	r3, #0
 8006970:	d003      	beq.n	800697a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006972:	6878      	ldr	r0, [r7, #4]
 8006974:	f000 f9db 	bl	8006d2e <HAL_TIM_IC_CaptureCallback>
 8006978:	e005      	b.n	8006986 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800697a:	6878      	ldr	r0, [r7, #4]
 800697c:	f000 f9cd 	bl	8006d1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006980:	6878      	ldr	r0, [r7, #4]
 8006982:	f000 f9de 	bl	8006d42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2200      	movs	r2, #0
 800698a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	f003 0310 	and.w	r3, r3, #16
 8006992:	2b00      	cmp	r3, #0
 8006994:	d020      	beq.n	80069d8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	f003 0310 	and.w	r3, r3, #16
 800699c:	2b00      	cmp	r3, #0
 800699e:	d01b      	beq.n	80069d8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f06f 0210 	mvn.w	r2, #16
 80069a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2208      	movs	r2, #8
 80069ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	69db      	ldr	r3, [r3, #28]
 80069b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d003      	beq.n	80069c6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069be:	6878      	ldr	r0, [r7, #4]
 80069c0:	f000 f9b5 	bl	8006d2e <HAL_TIM_IC_CaptureCallback>
 80069c4:	e005      	b.n	80069d2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069c6:	6878      	ldr	r0, [r7, #4]
 80069c8:	f000 f9a7 	bl	8006d1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069cc:	6878      	ldr	r0, [r7, #4]
 80069ce:	f000 f9b8 	bl	8006d42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2200      	movs	r2, #0
 80069d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	f003 0301 	and.w	r3, r3, #1
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d00c      	beq.n	80069fc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	f003 0301 	and.w	r3, r3, #1
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d007      	beq.n	80069fc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f06f 0201 	mvn.w	r2, #1
 80069f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80069f6:	6878      	ldr	r0, [r7, #4]
 80069f8:	f7fa fe8e 	bl	8001718 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80069fc:	68bb      	ldr	r3, [r7, #8]
 80069fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d00c      	beq.n	8006a20 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d007      	beq.n	8006a20 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006a18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006a1a:	6878      	ldr	r0, [r7, #4]
 8006a1c:	f000 fd92 	bl	8007544 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d00c      	beq.n	8006a44 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d007      	beq.n	8006a44 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006a3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006a3e:	6878      	ldr	r0, [r7, #4]
 8006a40:	f000 fd8a 	bl	8007558 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d00c      	beq.n	8006a68 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d007      	beq.n	8006a68 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006a60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006a62:	6878      	ldr	r0, [r7, #4]
 8006a64:	f000 f977 	bl	8006d56 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	f003 0320 	and.w	r3, r3, #32
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d00c      	beq.n	8006a8c <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	f003 0320 	and.w	r3, r3, #32
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d007      	beq.n	8006a8c <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f06f 0220 	mvn.w	r2, #32
 8006a84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006a86:	6878      	ldr	r0, [r7, #4]
 8006a88:	f000 fd52 	bl	8007530 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006a8c:	bf00      	nop
 8006a8e:	3710      	adds	r7, #16
 8006a90:	46bd      	mov	sp, r7
 8006a92:	bd80      	pop	{r7, pc}

08006a94 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b086      	sub	sp, #24
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	60f8      	str	r0, [r7, #12]
 8006a9c:	60b9      	str	r1, [r7, #8]
 8006a9e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006aaa:	2b01      	cmp	r3, #1
 8006aac:	d101      	bne.n	8006ab2 <HAL_TIM_OC_ConfigChannel+0x1e>
 8006aae:	2302      	movs	r3, #2
 8006ab0:	e066      	b.n	8006b80 <HAL_TIM_OC_ConfigChannel+0xec>
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	2201      	movs	r2, #1
 8006ab6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2b14      	cmp	r3, #20
 8006abe:	d857      	bhi.n	8006b70 <HAL_TIM_OC_ConfigChannel+0xdc>
 8006ac0:	a201      	add	r2, pc, #4	; (adr r2, 8006ac8 <HAL_TIM_OC_ConfigChannel+0x34>)
 8006ac2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ac6:	bf00      	nop
 8006ac8:	08006b1d 	.word	0x08006b1d
 8006acc:	08006b71 	.word	0x08006b71
 8006ad0:	08006b71 	.word	0x08006b71
 8006ad4:	08006b71 	.word	0x08006b71
 8006ad8:	08006b2b 	.word	0x08006b2b
 8006adc:	08006b71 	.word	0x08006b71
 8006ae0:	08006b71 	.word	0x08006b71
 8006ae4:	08006b71 	.word	0x08006b71
 8006ae8:	08006b39 	.word	0x08006b39
 8006aec:	08006b71 	.word	0x08006b71
 8006af0:	08006b71 	.word	0x08006b71
 8006af4:	08006b71 	.word	0x08006b71
 8006af8:	08006b47 	.word	0x08006b47
 8006afc:	08006b71 	.word	0x08006b71
 8006b00:	08006b71 	.word	0x08006b71
 8006b04:	08006b71 	.word	0x08006b71
 8006b08:	08006b55 	.word	0x08006b55
 8006b0c:	08006b71 	.word	0x08006b71
 8006b10:	08006b71 	.word	0x08006b71
 8006b14:	08006b71 	.word	0x08006b71
 8006b18:	08006b63 	.word	0x08006b63
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	68b9      	ldr	r1, [r7, #8]
 8006b22:	4618      	mov	r0, r3
 8006b24:	f000 f986 	bl	8006e34 <TIM_OC1_SetConfig>
      break;
 8006b28:	e025      	b.n	8006b76 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	68b9      	ldr	r1, [r7, #8]
 8006b30:	4618      	mov	r0, r3
 8006b32:	f000 f9fb 	bl	8006f2c <TIM_OC2_SetConfig>
      break;
 8006b36:	e01e      	b.n	8006b76 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	68b9      	ldr	r1, [r7, #8]
 8006b3e:	4618      	mov	r0, r3
 8006b40:	f000 fa6e 	bl	8007020 <TIM_OC3_SetConfig>
      break;
 8006b44:	e017      	b.n	8006b76 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	68b9      	ldr	r1, [r7, #8]
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	f000 fadf 	bl	8007110 <TIM_OC4_SetConfig>
      break;
 8006b52:	e010      	b.n	8006b76 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	68b9      	ldr	r1, [r7, #8]
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	f000 fb36 	bl	80071cc <TIM_OC5_SetConfig>
      break;
 8006b60:	e009      	b.n	8006b76 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	68b9      	ldr	r1, [r7, #8]
 8006b68:	4618      	mov	r0, r3
 8006b6a:	f000 fb87 	bl	800727c <TIM_OC6_SetConfig>
      break;
 8006b6e:	e002      	b.n	8006b76 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8006b70:	2301      	movs	r3, #1
 8006b72:	75fb      	strb	r3, [r7, #23]
      break;
 8006b74:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	2200      	movs	r2, #0
 8006b7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006b7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b80:	4618      	mov	r0, r3
 8006b82:	3718      	adds	r7, #24
 8006b84:	46bd      	mov	sp, r7
 8006b86:	bd80      	pop	{r7, pc}

08006b88 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b084      	sub	sp, #16
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
 8006b90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006b92:	2300      	movs	r3, #0
 8006b94:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b9c:	2b01      	cmp	r3, #1
 8006b9e:	d101      	bne.n	8006ba4 <HAL_TIM_ConfigClockSource+0x1c>
 8006ba0:	2302      	movs	r3, #2
 8006ba2:	e0b6      	b.n	8006d12 <HAL_TIM_ConfigClockSource+0x18a>
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2201      	movs	r2, #1
 8006ba8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	2202      	movs	r2, #2
 8006bb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	689b      	ldr	r3, [r3, #8]
 8006bba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006bc2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006bc6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006bce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	68ba      	ldr	r2, [r7, #8]
 8006bd6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006be0:	d03e      	beq.n	8006c60 <HAL_TIM_ConfigClockSource+0xd8>
 8006be2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006be6:	f200 8087 	bhi.w	8006cf8 <HAL_TIM_ConfigClockSource+0x170>
 8006bea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006bee:	f000 8086 	beq.w	8006cfe <HAL_TIM_ConfigClockSource+0x176>
 8006bf2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006bf6:	d87f      	bhi.n	8006cf8 <HAL_TIM_ConfigClockSource+0x170>
 8006bf8:	2b70      	cmp	r3, #112	; 0x70
 8006bfa:	d01a      	beq.n	8006c32 <HAL_TIM_ConfigClockSource+0xaa>
 8006bfc:	2b70      	cmp	r3, #112	; 0x70
 8006bfe:	d87b      	bhi.n	8006cf8 <HAL_TIM_ConfigClockSource+0x170>
 8006c00:	2b60      	cmp	r3, #96	; 0x60
 8006c02:	d050      	beq.n	8006ca6 <HAL_TIM_ConfigClockSource+0x11e>
 8006c04:	2b60      	cmp	r3, #96	; 0x60
 8006c06:	d877      	bhi.n	8006cf8 <HAL_TIM_ConfigClockSource+0x170>
 8006c08:	2b50      	cmp	r3, #80	; 0x50
 8006c0a:	d03c      	beq.n	8006c86 <HAL_TIM_ConfigClockSource+0xfe>
 8006c0c:	2b50      	cmp	r3, #80	; 0x50
 8006c0e:	d873      	bhi.n	8006cf8 <HAL_TIM_ConfigClockSource+0x170>
 8006c10:	2b40      	cmp	r3, #64	; 0x40
 8006c12:	d058      	beq.n	8006cc6 <HAL_TIM_ConfigClockSource+0x13e>
 8006c14:	2b40      	cmp	r3, #64	; 0x40
 8006c16:	d86f      	bhi.n	8006cf8 <HAL_TIM_ConfigClockSource+0x170>
 8006c18:	2b30      	cmp	r3, #48	; 0x30
 8006c1a:	d064      	beq.n	8006ce6 <HAL_TIM_ConfigClockSource+0x15e>
 8006c1c:	2b30      	cmp	r3, #48	; 0x30
 8006c1e:	d86b      	bhi.n	8006cf8 <HAL_TIM_ConfigClockSource+0x170>
 8006c20:	2b20      	cmp	r3, #32
 8006c22:	d060      	beq.n	8006ce6 <HAL_TIM_ConfigClockSource+0x15e>
 8006c24:	2b20      	cmp	r3, #32
 8006c26:	d867      	bhi.n	8006cf8 <HAL_TIM_ConfigClockSource+0x170>
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d05c      	beq.n	8006ce6 <HAL_TIM_ConfigClockSource+0x15e>
 8006c2c:	2b10      	cmp	r3, #16
 8006c2e:	d05a      	beq.n	8006ce6 <HAL_TIM_ConfigClockSource+0x15e>
 8006c30:	e062      	b.n	8006cf8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006c42:	f000 fbef 	bl	8007424 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	689b      	ldr	r3, [r3, #8]
 8006c4c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006c4e:	68bb      	ldr	r3, [r7, #8]
 8006c50:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006c54:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	68ba      	ldr	r2, [r7, #8]
 8006c5c:	609a      	str	r2, [r3, #8]
      break;
 8006c5e:	e04f      	b.n	8006d00 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006c70:	f000 fbd8 	bl	8007424 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	689a      	ldr	r2, [r3, #8]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006c82:	609a      	str	r2, [r3, #8]
      break;
 8006c84:	e03c      	b.n	8006d00 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c92:	461a      	mov	r2, r3
 8006c94:	f000 fb4c 	bl	8007330 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	2150      	movs	r1, #80	; 0x50
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	f000 fba5 	bl	80073ee <TIM_ITRx_SetConfig>
      break;
 8006ca4:	e02c      	b.n	8006d00 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006cb2:	461a      	mov	r2, r3
 8006cb4:	f000 fb6b 	bl	800738e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	2160      	movs	r1, #96	; 0x60
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	f000 fb95 	bl	80073ee <TIM_ITRx_SetConfig>
      break;
 8006cc4:	e01c      	b.n	8006d00 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006cd2:	461a      	mov	r2, r3
 8006cd4:	f000 fb2c 	bl	8007330 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	2140      	movs	r1, #64	; 0x40
 8006cde:	4618      	mov	r0, r3
 8006ce0:	f000 fb85 	bl	80073ee <TIM_ITRx_SetConfig>
      break;
 8006ce4:	e00c      	b.n	8006d00 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681a      	ldr	r2, [r3, #0]
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4619      	mov	r1, r3
 8006cf0:	4610      	mov	r0, r2
 8006cf2:	f000 fb7c 	bl	80073ee <TIM_ITRx_SetConfig>
      break;
 8006cf6:	e003      	b.n	8006d00 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006cf8:	2301      	movs	r3, #1
 8006cfa:	73fb      	strb	r3, [r7, #15]
      break;
 8006cfc:	e000      	b.n	8006d00 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006cfe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2201      	movs	r2, #1
 8006d04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006d10:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d12:	4618      	mov	r0, r3
 8006d14:	3710      	adds	r7, #16
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}

08006d1a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006d1a:	b480      	push	{r7}
 8006d1c:	b083      	sub	sp, #12
 8006d1e:	af00      	add	r7, sp, #0
 8006d20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006d22:	bf00      	nop
 8006d24:	370c      	adds	r7, #12
 8006d26:	46bd      	mov	sp, r7
 8006d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2c:	4770      	bx	lr

08006d2e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006d2e:	b480      	push	{r7}
 8006d30:	b083      	sub	sp, #12
 8006d32:	af00      	add	r7, sp, #0
 8006d34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006d36:	bf00      	nop
 8006d38:	370c      	adds	r7, #12
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d40:	4770      	bx	lr

08006d42 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006d42:	b480      	push	{r7}
 8006d44:	b083      	sub	sp, #12
 8006d46:	af00      	add	r7, sp, #0
 8006d48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006d4a:	bf00      	nop
 8006d4c:	370c      	adds	r7, #12
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d54:	4770      	bx	lr

08006d56 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006d56:	b480      	push	{r7}
 8006d58:	b083      	sub	sp, #12
 8006d5a:	af00      	add	r7, sp, #0
 8006d5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006d5e:	bf00      	nop
 8006d60:	370c      	adds	r7, #12
 8006d62:	46bd      	mov	sp, r7
 8006d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d68:	4770      	bx	lr
	...

08006d6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006d6c:	b480      	push	{r7}
 8006d6e:	b085      	sub	sp, #20
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
 8006d74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	4a2a      	ldr	r2, [pc, #168]	; (8006e28 <TIM_Base_SetConfig+0xbc>)
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d003      	beq.n	8006d8c <TIM_Base_SetConfig+0x20>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d8a:	d108      	bne.n	8006d9e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	685b      	ldr	r3, [r3, #4]
 8006d98:	68fa      	ldr	r2, [r7, #12]
 8006d9a:	4313      	orrs	r3, r2
 8006d9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	4a21      	ldr	r2, [pc, #132]	; (8006e28 <TIM_Base_SetConfig+0xbc>)
 8006da2:	4293      	cmp	r3, r2
 8006da4:	d00b      	beq.n	8006dbe <TIM_Base_SetConfig+0x52>
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006dac:	d007      	beq.n	8006dbe <TIM_Base_SetConfig+0x52>
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	4a1e      	ldr	r2, [pc, #120]	; (8006e2c <TIM_Base_SetConfig+0xc0>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d003      	beq.n	8006dbe <TIM_Base_SetConfig+0x52>
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	4a1d      	ldr	r2, [pc, #116]	; (8006e30 <TIM_Base_SetConfig+0xc4>)
 8006dba:	4293      	cmp	r3, r2
 8006dbc:	d108      	bne.n	8006dd0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006dc4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	68db      	ldr	r3, [r3, #12]
 8006dca:	68fa      	ldr	r2, [r7, #12]
 8006dcc:	4313      	orrs	r3, r2
 8006dce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	695b      	ldr	r3, [r3, #20]
 8006dda:	4313      	orrs	r3, r2
 8006ddc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	68fa      	ldr	r2, [r7, #12]
 8006de2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	689a      	ldr	r2, [r3, #8]
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	681a      	ldr	r2, [r3, #0]
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	4a0c      	ldr	r2, [pc, #48]	; (8006e28 <TIM_Base_SetConfig+0xbc>)
 8006df8:	4293      	cmp	r3, r2
 8006dfa:	d007      	beq.n	8006e0c <TIM_Base_SetConfig+0xa0>
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	4a0b      	ldr	r2, [pc, #44]	; (8006e2c <TIM_Base_SetConfig+0xc0>)
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d003      	beq.n	8006e0c <TIM_Base_SetConfig+0xa0>
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	4a0a      	ldr	r2, [pc, #40]	; (8006e30 <TIM_Base_SetConfig+0xc4>)
 8006e08:	4293      	cmp	r3, r2
 8006e0a:	d103      	bne.n	8006e14 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	691a      	ldr	r2, [r3, #16]
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2201      	movs	r2, #1
 8006e18:	615a      	str	r2, [r3, #20]
}
 8006e1a:	bf00      	nop
 8006e1c:	3714      	adds	r7, #20
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e24:	4770      	bx	lr
 8006e26:	bf00      	nop
 8006e28:	40012c00 	.word	0x40012c00
 8006e2c:	40014000 	.word	0x40014000
 8006e30:	40014400 	.word	0x40014400

08006e34 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e34:	b480      	push	{r7}
 8006e36:	b087      	sub	sp, #28
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
 8006e3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6a1b      	ldr	r3, [r3, #32]
 8006e42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6a1b      	ldr	r3, [r3, #32]
 8006e48:	f023 0201 	bic.w	r2, r3, #1
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	685b      	ldr	r3, [r3, #4]
 8006e54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	699b      	ldr	r3, [r3, #24]
 8006e5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	f023 0303 	bic.w	r3, r3, #3
 8006e6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	68fa      	ldr	r2, [r7, #12]
 8006e76:	4313      	orrs	r3, r2
 8006e78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006e7a:	697b      	ldr	r3, [r7, #20]
 8006e7c:	f023 0302 	bic.w	r3, r3, #2
 8006e80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	689b      	ldr	r3, [r3, #8]
 8006e86:	697a      	ldr	r2, [r7, #20]
 8006e88:	4313      	orrs	r3, r2
 8006e8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	4a24      	ldr	r2, [pc, #144]	; (8006f20 <TIM_OC1_SetConfig+0xec>)
 8006e90:	4293      	cmp	r3, r2
 8006e92:	d007      	beq.n	8006ea4 <TIM_OC1_SetConfig+0x70>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	4a23      	ldr	r2, [pc, #140]	; (8006f24 <TIM_OC1_SetConfig+0xf0>)
 8006e98:	4293      	cmp	r3, r2
 8006e9a:	d003      	beq.n	8006ea4 <TIM_OC1_SetConfig+0x70>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	4a22      	ldr	r2, [pc, #136]	; (8006f28 <TIM_OC1_SetConfig+0xf4>)
 8006ea0:	4293      	cmp	r3, r2
 8006ea2:	d10c      	bne.n	8006ebe <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006ea4:	697b      	ldr	r3, [r7, #20]
 8006ea6:	f023 0308 	bic.w	r3, r3, #8
 8006eaa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	68db      	ldr	r3, [r3, #12]
 8006eb0:	697a      	ldr	r2, [r7, #20]
 8006eb2:	4313      	orrs	r3, r2
 8006eb4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006eb6:	697b      	ldr	r3, [r7, #20]
 8006eb8:	f023 0304 	bic.w	r3, r3, #4
 8006ebc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	4a17      	ldr	r2, [pc, #92]	; (8006f20 <TIM_OC1_SetConfig+0xec>)
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	d007      	beq.n	8006ed6 <TIM_OC1_SetConfig+0xa2>
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	4a16      	ldr	r2, [pc, #88]	; (8006f24 <TIM_OC1_SetConfig+0xf0>)
 8006eca:	4293      	cmp	r3, r2
 8006ecc:	d003      	beq.n	8006ed6 <TIM_OC1_SetConfig+0xa2>
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	4a15      	ldr	r2, [pc, #84]	; (8006f28 <TIM_OC1_SetConfig+0xf4>)
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	d111      	bne.n	8006efa <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006ed6:	693b      	ldr	r3, [r7, #16]
 8006ed8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006edc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006ede:	693b      	ldr	r3, [r7, #16]
 8006ee0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006ee4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	695b      	ldr	r3, [r3, #20]
 8006eea:	693a      	ldr	r2, [r7, #16]
 8006eec:	4313      	orrs	r3, r2
 8006eee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	699b      	ldr	r3, [r3, #24]
 8006ef4:	693a      	ldr	r2, [r7, #16]
 8006ef6:	4313      	orrs	r3, r2
 8006ef8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	693a      	ldr	r2, [r7, #16]
 8006efe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	68fa      	ldr	r2, [r7, #12]
 8006f04:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	685a      	ldr	r2, [r3, #4]
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	697a      	ldr	r2, [r7, #20]
 8006f12:	621a      	str	r2, [r3, #32]
}
 8006f14:	bf00      	nop
 8006f16:	371c      	adds	r7, #28
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1e:	4770      	bx	lr
 8006f20:	40012c00 	.word	0x40012c00
 8006f24:	40014000 	.word	0x40014000
 8006f28:	40014400 	.word	0x40014400

08006f2c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b087      	sub	sp, #28
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
 8006f34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6a1b      	ldr	r3, [r3, #32]
 8006f3a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6a1b      	ldr	r3, [r3, #32]
 8006f40:	f023 0210 	bic.w	r2, r3, #16
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	685b      	ldr	r3, [r3, #4]
 8006f4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	699b      	ldr	r3, [r3, #24]
 8006f52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006f5a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	021b      	lsls	r3, r3, #8
 8006f6e:	68fa      	ldr	r2, [r7, #12]
 8006f70:	4313      	orrs	r3, r2
 8006f72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006f74:	697b      	ldr	r3, [r7, #20]
 8006f76:	f023 0320 	bic.w	r3, r3, #32
 8006f7a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006f7c:	683b      	ldr	r3, [r7, #0]
 8006f7e:	689b      	ldr	r3, [r3, #8]
 8006f80:	011b      	lsls	r3, r3, #4
 8006f82:	697a      	ldr	r2, [r7, #20]
 8006f84:	4313      	orrs	r3, r2
 8006f86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	4a22      	ldr	r2, [pc, #136]	; (8007014 <TIM_OC2_SetConfig+0xe8>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d10d      	bne.n	8006fac <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006f90:	697b      	ldr	r3, [r7, #20]
 8006f92:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006f96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	68db      	ldr	r3, [r3, #12]
 8006f9c:	011b      	lsls	r3, r3, #4
 8006f9e:	697a      	ldr	r2, [r7, #20]
 8006fa0:	4313      	orrs	r3, r2
 8006fa2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006fa4:	697b      	ldr	r3, [r7, #20]
 8006fa6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006faa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	4a19      	ldr	r2, [pc, #100]	; (8007014 <TIM_OC2_SetConfig+0xe8>)
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	d007      	beq.n	8006fc4 <TIM_OC2_SetConfig+0x98>
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	4a18      	ldr	r2, [pc, #96]	; (8007018 <TIM_OC2_SetConfig+0xec>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d003      	beq.n	8006fc4 <TIM_OC2_SetConfig+0x98>
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	4a17      	ldr	r2, [pc, #92]	; (800701c <TIM_OC2_SetConfig+0xf0>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d113      	bne.n	8006fec <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006fc4:	693b      	ldr	r3, [r7, #16]
 8006fc6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006fca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006fcc:	693b      	ldr	r3, [r7, #16]
 8006fce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006fd2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	695b      	ldr	r3, [r3, #20]
 8006fd8:	009b      	lsls	r3, r3, #2
 8006fda:	693a      	ldr	r2, [r7, #16]
 8006fdc:	4313      	orrs	r3, r2
 8006fde:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	699b      	ldr	r3, [r3, #24]
 8006fe4:	009b      	lsls	r3, r3, #2
 8006fe6:	693a      	ldr	r2, [r7, #16]
 8006fe8:	4313      	orrs	r3, r2
 8006fea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	693a      	ldr	r2, [r7, #16]
 8006ff0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	68fa      	ldr	r2, [r7, #12]
 8006ff6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	685a      	ldr	r2, [r3, #4]
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	697a      	ldr	r2, [r7, #20]
 8007004:	621a      	str	r2, [r3, #32]
}
 8007006:	bf00      	nop
 8007008:	371c      	adds	r7, #28
 800700a:	46bd      	mov	sp, r7
 800700c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007010:	4770      	bx	lr
 8007012:	bf00      	nop
 8007014:	40012c00 	.word	0x40012c00
 8007018:	40014000 	.word	0x40014000
 800701c:	40014400 	.word	0x40014400

08007020 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007020:	b480      	push	{r7}
 8007022:	b087      	sub	sp, #28
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
 8007028:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6a1b      	ldr	r3, [r3, #32]
 800702e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6a1b      	ldr	r3, [r3, #32]
 8007034:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	685b      	ldr	r3, [r3, #4]
 8007040:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	69db      	ldr	r3, [r3, #28]
 8007046:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800704e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007052:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	f023 0303 	bic.w	r3, r3, #3
 800705a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	68fa      	ldr	r2, [r7, #12]
 8007062:	4313      	orrs	r3, r2
 8007064:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007066:	697b      	ldr	r3, [r7, #20]
 8007068:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800706c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	689b      	ldr	r3, [r3, #8]
 8007072:	021b      	lsls	r3, r3, #8
 8007074:	697a      	ldr	r2, [r7, #20]
 8007076:	4313      	orrs	r3, r2
 8007078:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	4a21      	ldr	r2, [pc, #132]	; (8007104 <TIM_OC3_SetConfig+0xe4>)
 800707e:	4293      	cmp	r3, r2
 8007080:	d10d      	bne.n	800709e <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007082:	697b      	ldr	r3, [r7, #20]
 8007084:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007088:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	68db      	ldr	r3, [r3, #12]
 800708e:	021b      	lsls	r3, r3, #8
 8007090:	697a      	ldr	r2, [r7, #20]
 8007092:	4313      	orrs	r3, r2
 8007094:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007096:	697b      	ldr	r3, [r7, #20]
 8007098:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800709c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	4a18      	ldr	r2, [pc, #96]	; (8007104 <TIM_OC3_SetConfig+0xe4>)
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d007      	beq.n	80070b6 <TIM_OC3_SetConfig+0x96>
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	4a17      	ldr	r2, [pc, #92]	; (8007108 <TIM_OC3_SetConfig+0xe8>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d003      	beq.n	80070b6 <TIM_OC3_SetConfig+0x96>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	4a16      	ldr	r2, [pc, #88]	; (800710c <TIM_OC3_SetConfig+0xec>)
 80070b2:	4293      	cmp	r3, r2
 80070b4:	d113      	bne.n	80070de <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80070b6:	693b      	ldr	r3, [r7, #16]
 80070b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80070bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80070be:	693b      	ldr	r3, [r7, #16]
 80070c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80070c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	695b      	ldr	r3, [r3, #20]
 80070ca:	011b      	lsls	r3, r3, #4
 80070cc:	693a      	ldr	r2, [r7, #16]
 80070ce:	4313      	orrs	r3, r2
 80070d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	699b      	ldr	r3, [r3, #24]
 80070d6:	011b      	lsls	r3, r3, #4
 80070d8:	693a      	ldr	r2, [r7, #16]
 80070da:	4313      	orrs	r3, r2
 80070dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	693a      	ldr	r2, [r7, #16]
 80070e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	68fa      	ldr	r2, [r7, #12]
 80070e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80070ea:	683b      	ldr	r3, [r7, #0]
 80070ec:	685a      	ldr	r2, [r3, #4]
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	697a      	ldr	r2, [r7, #20]
 80070f6:	621a      	str	r2, [r3, #32]
}
 80070f8:	bf00      	nop
 80070fa:	371c      	adds	r7, #28
 80070fc:	46bd      	mov	sp, r7
 80070fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007102:	4770      	bx	lr
 8007104:	40012c00 	.word	0x40012c00
 8007108:	40014000 	.word	0x40014000
 800710c:	40014400 	.word	0x40014400

08007110 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007110:	b480      	push	{r7}
 8007112:	b087      	sub	sp, #28
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
 8007118:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6a1b      	ldr	r3, [r3, #32]
 800711e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6a1b      	ldr	r3, [r3, #32]
 8007124:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	685b      	ldr	r3, [r3, #4]
 8007130:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	69db      	ldr	r3, [r3, #28]
 8007136:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800713e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007142:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800714a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	021b      	lsls	r3, r3, #8
 8007152:	68fa      	ldr	r2, [r7, #12]
 8007154:	4313      	orrs	r3, r2
 8007156:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007158:	693b      	ldr	r3, [r7, #16]
 800715a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800715e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	689b      	ldr	r3, [r3, #8]
 8007164:	031b      	lsls	r3, r3, #12
 8007166:	693a      	ldr	r2, [r7, #16]
 8007168:	4313      	orrs	r3, r2
 800716a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	4a14      	ldr	r2, [pc, #80]	; (80071c0 <TIM_OC4_SetConfig+0xb0>)
 8007170:	4293      	cmp	r3, r2
 8007172:	d007      	beq.n	8007184 <TIM_OC4_SetConfig+0x74>
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	4a13      	ldr	r2, [pc, #76]	; (80071c4 <TIM_OC4_SetConfig+0xb4>)
 8007178:	4293      	cmp	r3, r2
 800717a:	d003      	beq.n	8007184 <TIM_OC4_SetConfig+0x74>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	4a12      	ldr	r2, [pc, #72]	; (80071c8 <TIM_OC4_SetConfig+0xb8>)
 8007180:	4293      	cmp	r3, r2
 8007182:	d109      	bne.n	8007198 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007184:	697b      	ldr	r3, [r7, #20]
 8007186:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800718a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	695b      	ldr	r3, [r3, #20]
 8007190:	019b      	lsls	r3, r3, #6
 8007192:	697a      	ldr	r2, [r7, #20]
 8007194:	4313      	orrs	r3, r2
 8007196:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	697a      	ldr	r2, [r7, #20]
 800719c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	68fa      	ldr	r2, [r7, #12]
 80071a2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	685a      	ldr	r2, [r3, #4]
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	693a      	ldr	r2, [r7, #16]
 80071b0:	621a      	str	r2, [r3, #32]
}
 80071b2:	bf00      	nop
 80071b4:	371c      	adds	r7, #28
 80071b6:	46bd      	mov	sp, r7
 80071b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071bc:	4770      	bx	lr
 80071be:	bf00      	nop
 80071c0:	40012c00 	.word	0x40012c00
 80071c4:	40014000 	.word	0x40014000
 80071c8:	40014400 	.word	0x40014400

080071cc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80071cc:	b480      	push	{r7}
 80071ce:	b087      	sub	sp, #28
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
 80071d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	6a1b      	ldr	r3, [r3, #32]
 80071da:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	6a1b      	ldr	r3, [r3, #32]
 80071e0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	685b      	ldr	r3, [r3, #4]
 80071ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80071fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	68fa      	ldr	r2, [r7, #12]
 8007206:	4313      	orrs	r3, r2
 8007208:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800720a:	693b      	ldr	r3, [r7, #16]
 800720c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007210:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	689b      	ldr	r3, [r3, #8]
 8007216:	041b      	lsls	r3, r3, #16
 8007218:	693a      	ldr	r2, [r7, #16]
 800721a:	4313      	orrs	r3, r2
 800721c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	4a13      	ldr	r2, [pc, #76]	; (8007270 <TIM_OC5_SetConfig+0xa4>)
 8007222:	4293      	cmp	r3, r2
 8007224:	d007      	beq.n	8007236 <TIM_OC5_SetConfig+0x6a>
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	4a12      	ldr	r2, [pc, #72]	; (8007274 <TIM_OC5_SetConfig+0xa8>)
 800722a:	4293      	cmp	r3, r2
 800722c:	d003      	beq.n	8007236 <TIM_OC5_SetConfig+0x6a>
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	4a11      	ldr	r2, [pc, #68]	; (8007278 <TIM_OC5_SetConfig+0xac>)
 8007232:	4293      	cmp	r3, r2
 8007234:	d109      	bne.n	800724a <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007236:	697b      	ldr	r3, [r7, #20]
 8007238:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800723c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	695b      	ldr	r3, [r3, #20]
 8007242:	021b      	lsls	r3, r3, #8
 8007244:	697a      	ldr	r2, [r7, #20]
 8007246:	4313      	orrs	r3, r2
 8007248:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	697a      	ldr	r2, [r7, #20]
 800724e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	68fa      	ldr	r2, [r7, #12]
 8007254:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	685a      	ldr	r2, [r3, #4]
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	693a      	ldr	r2, [r7, #16]
 8007262:	621a      	str	r2, [r3, #32]
}
 8007264:	bf00      	nop
 8007266:	371c      	adds	r7, #28
 8007268:	46bd      	mov	sp, r7
 800726a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726e:	4770      	bx	lr
 8007270:	40012c00 	.word	0x40012c00
 8007274:	40014000 	.word	0x40014000
 8007278:	40014400 	.word	0x40014400

0800727c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800727c:	b480      	push	{r7}
 800727e:	b087      	sub	sp, #28
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
 8007284:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6a1b      	ldr	r3, [r3, #32]
 800728a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6a1b      	ldr	r3, [r3, #32]
 8007290:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	685b      	ldr	r3, [r3, #4]
 800729c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80072aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	021b      	lsls	r3, r3, #8
 80072b6:	68fa      	ldr	r2, [r7, #12]
 80072b8:	4313      	orrs	r3, r2
 80072ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80072bc:	693b      	ldr	r3, [r7, #16]
 80072be:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80072c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	689b      	ldr	r3, [r3, #8]
 80072c8:	051b      	lsls	r3, r3, #20
 80072ca:	693a      	ldr	r2, [r7, #16]
 80072cc:	4313      	orrs	r3, r2
 80072ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	4a14      	ldr	r2, [pc, #80]	; (8007324 <TIM_OC6_SetConfig+0xa8>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d007      	beq.n	80072e8 <TIM_OC6_SetConfig+0x6c>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	4a13      	ldr	r2, [pc, #76]	; (8007328 <TIM_OC6_SetConfig+0xac>)
 80072dc:	4293      	cmp	r3, r2
 80072de:	d003      	beq.n	80072e8 <TIM_OC6_SetConfig+0x6c>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	4a12      	ldr	r2, [pc, #72]	; (800732c <TIM_OC6_SetConfig+0xb0>)
 80072e4:	4293      	cmp	r3, r2
 80072e6:	d109      	bne.n	80072fc <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80072e8:	697b      	ldr	r3, [r7, #20]
 80072ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80072ee:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	695b      	ldr	r3, [r3, #20]
 80072f4:	029b      	lsls	r3, r3, #10
 80072f6:	697a      	ldr	r2, [r7, #20]
 80072f8:	4313      	orrs	r3, r2
 80072fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	697a      	ldr	r2, [r7, #20]
 8007300:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	68fa      	ldr	r2, [r7, #12]
 8007306:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	685a      	ldr	r2, [r3, #4]
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	693a      	ldr	r2, [r7, #16]
 8007314:	621a      	str	r2, [r3, #32]
}
 8007316:	bf00      	nop
 8007318:	371c      	adds	r7, #28
 800731a:	46bd      	mov	sp, r7
 800731c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007320:	4770      	bx	lr
 8007322:	bf00      	nop
 8007324:	40012c00 	.word	0x40012c00
 8007328:	40014000 	.word	0x40014000
 800732c:	40014400 	.word	0x40014400

08007330 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007330:	b480      	push	{r7}
 8007332:	b087      	sub	sp, #28
 8007334:	af00      	add	r7, sp, #0
 8007336:	60f8      	str	r0, [r7, #12]
 8007338:	60b9      	str	r1, [r7, #8]
 800733a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	6a1b      	ldr	r3, [r3, #32]
 8007340:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	6a1b      	ldr	r3, [r3, #32]
 8007346:	f023 0201 	bic.w	r2, r3, #1
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	699b      	ldr	r3, [r3, #24]
 8007352:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007354:	693b      	ldr	r3, [r7, #16]
 8007356:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800735a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	011b      	lsls	r3, r3, #4
 8007360:	693a      	ldr	r2, [r7, #16]
 8007362:	4313      	orrs	r3, r2
 8007364:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007366:	697b      	ldr	r3, [r7, #20]
 8007368:	f023 030a 	bic.w	r3, r3, #10
 800736c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800736e:	697a      	ldr	r2, [r7, #20]
 8007370:	68bb      	ldr	r3, [r7, #8]
 8007372:	4313      	orrs	r3, r2
 8007374:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	693a      	ldr	r2, [r7, #16]
 800737a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	697a      	ldr	r2, [r7, #20]
 8007380:	621a      	str	r2, [r3, #32]
}
 8007382:	bf00      	nop
 8007384:	371c      	adds	r7, #28
 8007386:	46bd      	mov	sp, r7
 8007388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738c:	4770      	bx	lr

0800738e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800738e:	b480      	push	{r7}
 8007390:	b087      	sub	sp, #28
 8007392:	af00      	add	r7, sp, #0
 8007394:	60f8      	str	r0, [r7, #12]
 8007396:	60b9      	str	r1, [r7, #8]
 8007398:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	6a1b      	ldr	r3, [r3, #32]
 800739e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	6a1b      	ldr	r3, [r3, #32]
 80073a4:	f023 0210 	bic.w	r2, r3, #16
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	699b      	ldr	r3, [r3, #24]
 80073b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80073b2:	693b      	ldr	r3, [r7, #16]
 80073b4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80073b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	031b      	lsls	r3, r3, #12
 80073be:	693a      	ldr	r2, [r7, #16]
 80073c0:	4313      	orrs	r3, r2
 80073c2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80073c4:	697b      	ldr	r3, [r7, #20]
 80073c6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80073ca:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80073cc:	68bb      	ldr	r3, [r7, #8]
 80073ce:	011b      	lsls	r3, r3, #4
 80073d0:	697a      	ldr	r2, [r7, #20]
 80073d2:	4313      	orrs	r3, r2
 80073d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	693a      	ldr	r2, [r7, #16]
 80073da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	697a      	ldr	r2, [r7, #20]
 80073e0:	621a      	str	r2, [r3, #32]
}
 80073e2:	bf00      	nop
 80073e4:	371c      	adds	r7, #28
 80073e6:	46bd      	mov	sp, r7
 80073e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ec:	4770      	bx	lr

080073ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80073ee:	b480      	push	{r7}
 80073f0:	b085      	sub	sp, #20
 80073f2:	af00      	add	r7, sp, #0
 80073f4:	6078      	str	r0, [r7, #4]
 80073f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	689b      	ldr	r3, [r3, #8]
 80073fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007404:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007406:	683a      	ldr	r2, [r7, #0]
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	4313      	orrs	r3, r2
 800740c:	f043 0307 	orr.w	r3, r3, #7
 8007410:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	68fa      	ldr	r2, [r7, #12]
 8007416:	609a      	str	r2, [r3, #8]
}
 8007418:	bf00      	nop
 800741a:	3714      	adds	r7, #20
 800741c:	46bd      	mov	sp, r7
 800741e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007422:	4770      	bx	lr

08007424 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007424:	b480      	push	{r7}
 8007426:	b087      	sub	sp, #28
 8007428:	af00      	add	r7, sp, #0
 800742a:	60f8      	str	r0, [r7, #12]
 800742c:	60b9      	str	r1, [r7, #8]
 800742e:	607a      	str	r2, [r7, #4]
 8007430:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	689b      	ldr	r3, [r3, #8]
 8007436:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007438:	697b      	ldr	r3, [r7, #20]
 800743a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800743e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007440:	683b      	ldr	r3, [r7, #0]
 8007442:	021a      	lsls	r2, r3, #8
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	431a      	orrs	r2, r3
 8007448:	68bb      	ldr	r3, [r7, #8]
 800744a:	4313      	orrs	r3, r2
 800744c:	697a      	ldr	r2, [r7, #20]
 800744e:	4313      	orrs	r3, r2
 8007450:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	697a      	ldr	r2, [r7, #20]
 8007456:	609a      	str	r2, [r3, #8]
}
 8007458:	bf00      	nop
 800745a:	371c      	adds	r7, #28
 800745c:	46bd      	mov	sp, r7
 800745e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007462:	4770      	bx	lr

08007464 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007464:	b480      	push	{r7}
 8007466:	b085      	sub	sp, #20
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
 800746c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007474:	2b01      	cmp	r3, #1
 8007476:	d101      	bne.n	800747c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007478:	2302      	movs	r3, #2
 800747a:	e04f      	b.n	800751c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2201      	movs	r2, #1
 8007480:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2202      	movs	r2, #2
 8007488:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	685b      	ldr	r3, [r3, #4]
 8007492:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	689b      	ldr	r3, [r3, #8]
 800749a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	4a21      	ldr	r2, [pc, #132]	; (8007528 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d108      	bne.n	80074b8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80074ac:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	685b      	ldr	r3, [r3, #4]
 80074b2:	68fa      	ldr	r2, [r7, #12]
 80074b4:	4313      	orrs	r3, r2
 80074b6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	68fa      	ldr	r2, [r7, #12]
 80074c6:	4313      	orrs	r3, r2
 80074c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	68fa      	ldr	r2, [r7, #12]
 80074d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	4a14      	ldr	r2, [pc, #80]	; (8007528 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80074d8:	4293      	cmp	r3, r2
 80074da:	d009      	beq.n	80074f0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074e4:	d004      	beq.n	80074f0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	4a10      	ldr	r2, [pc, #64]	; (800752c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80074ec:	4293      	cmp	r3, r2
 80074ee:	d10c      	bne.n	800750a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80074f0:	68bb      	ldr	r3, [r7, #8]
 80074f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80074f6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	689b      	ldr	r3, [r3, #8]
 80074fc:	68ba      	ldr	r2, [r7, #8]
 80074fe:	4313      	orrs	r3, r2
 8007500:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	68ba      	ldr	r2, [r7, #8]
 8007508:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2201      	movs	r2, #1
 800750e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2200      	movs	r2, #0
 8007516:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800751a:	2300      	movs	r3, #0
}
 800751c:	4618      	mov	r0, r3
 800751e:	3714      	adds	r7, #20
 8007520:	46bd      	mov	sp, r7
 8007522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007526:	4770      	bx	lr
 8007528:	40012c00 	.word	0x40012c00
 800752c:	40014000 	.word	0x40014000

08007530 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007530:	b480      	push	{r7}
 8007532:	b083      	sub	sp, #12
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007538:	bf00      	nop
 800753a:	370c      	adds	r7, #12
 800753c:	46bd      	mov	sp, r7
 800753e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007542:	4770      	bx	lr

08007544 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007544:	b480      	push	{r7}
 8007546:	b083      	sub	sp, #12
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800754c:	bf00      	nop
 800754e:	370c      	adds	r7, #12
 8007550:	46bd      	mov	sp, r7
 8007552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007556:	4770      	bx	lr

08007558 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007558:	b480      	push	{r7}
 800755a:	b083      	sub	sp, #12
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007560:	bf00      	nop
 8007562:	370c      	adds	r7, #12
 8007564:	46bd      	mov	sp, r7
 8007566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756a:	4770      	bx	lr

0800756c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b082      	sub	sp, #8
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d101      	bne.n	800757e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800757a:	2301      	movs	r3, #1
 800757c:	e040      	b.n	8007600 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007582:	2b00      	cmp	r3, #0
 8007584:	d106      	bne.n	8007594 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2200      	movs	r2, #0
 800758a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800758e:	6878      	ldr	r0, [r7, #4]
 8007590:	f7fa faea 	bl	8001b68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2224      	movs	r2, #36	; 0x24
 8007598:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	681a      	ldr	r2, [r3, #0]
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f022 0201 	bic.w	r2, r2, #1
 80075a8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d002      	beq.n	80075b8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80075b2:	6878      	ldr	r0, [r7, #4]
 80075b4:	f000 fade 	bl	8007b74 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80075b8:	6878      	ldr	r0, [r7, #4]
 80075ba:	f000 f8af 	bl	800771c <UART_SetConfig>
 80075be:	4603      	mov	r3, r0
 80075c0:	2b01      	cmp	r3, #1
 80075c2:	d101      	bne.n	80075c8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80075c4:	2301      	movs	r3, #1
 80075c6:	e01b      	b.n	8007600 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	685a      	ldr	r2, [r3, #4]
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80075d6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	689a      	ldr	r2, [r3, #8]
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80075e6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	681a      	ldr	r2, [r3, #0]
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f042 0201 	orr.w	r2, r2, #1
 80075f6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80075f8:	6878      	ldr	r0, [r7, #4]
 80075fa:	f000 fb5d 	bl	8007cb8 <UART_CheckIdleState>
 80075fe:	4603      	mov	r3, r0
}
 8007600:	4618      	mov	r0, r3
 8007602:	3708      	adds	r7, #8
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}

08007608 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b08a      	sub	sp, #40	; 0x28
 800760c:	af02      	add	r7, sp, #8
 800760e:	60f8      	str	r0, [r7, #12]
 8007610:	60b9      	str	r1, [r7, #8]
 8007612:	603b      	str	r3, [r7, #0]
 8007614:	4613      	mov	r3, r2
 8007616:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800761c:	2b20      	cmp	r3, #32
 800761e:	d178      	bne.n	8007712 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d002      	beq.n	800762c <HAL_UART_Transmit+0x24>
 8007626:	88fb      	ldrh	r3, [r7, #6]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d101      	bne.n	8007630 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800762c:	2301      	movs	r3, #1
 800762e:	e071      	b.n	8007714 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	2200      	movs	r2, #0
 8007634:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	2221      	movs	r2, #33	; 0x21
 800763c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800763e:	f7fa fccd 	bl	8001fdc <HAL_GetTick>
 8007642:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	88fa      	ldrh	r2, [r7, #6]
 8007648:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	88fa      	ldrh	r2, [r7, #6]
 8007650:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	689b      	ldr	r3, [r3, #8]
 8007658:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800765c:	d108      	bne.n	8007670 <HAL_UART_Transmit+0x68>
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	691b      	ldr	r3, [r3, #16]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d104      	bne.n	8007670 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8007666:	2300      	movs	r3, #0
 8007668:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	61bb      	str	r3, [r7, #24]
 800766e:	e003      	b.n	8007678 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007670:	68bb      	ldr	r3, [r7, #8]
 8007672:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007674:	2300      	movs	r3, #0
 8007676:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007678:	e030      	b.n	80076dc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800767a:	683b      	ldr	r3, [r7, #0]
 800767c:	9300      	str	r3, [sp, #0]
 800767e:	697b      	ldr	r3, [r7, #20]
 8007680:	2200      	movs	r2, #0
 8007682:	2180      	movs	r1, #128	; 0x80
 8007684:	68f8      	ldr	r0, [r7, #12]
 8007686:	f000 fbbf 	bl	8007e08 <UART_WaitOnFlagUntilTimeout>
 800768a:	4603      	mov	r3, r0
 800768c:	2b00      	cmp	r3, #0
 800768e:	d004      	beq.n	800769a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	2220      	movs	r2, #32
 8007694:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8007696:	2303      	movs	r3, #3
 8007698:	e03c      	b.n	8007714 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 800769a:	69fb      	ldr	r3, [r7, #28]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d10b      	bne.n	80076b8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80076a0:	69bb      	ldr	r3, [r7, #24]
 80076a2:	881a      	ldrh	r2, [r3, #0]
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80076ac:	b292      	uxth	r2, r2
 80076ae:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80076b0:	69bb      	ldr	r3, [r7, #24]
 80076b2:	3302      	adds	r3, #2
 80076b4:	61bb      	str	r3, [r7, #24]
 80076b6:	e008      	b.n	80076ca <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80076b8:	69fb      	ldr	r3, [r7, #28]
 80076ba:	781a      	ldrb	r2, [r3, #0]
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	b292      	uxth	r2, r2
 80076c2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80076c4:	69fb      	ldr	r3, [r7, #28]
 80076c6:	3301      	adds	r3, #1
 80076c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80076d0:	b29b      	uxth	r3, r3
 80076d2:	3b01      	subs	r3, #1
 80076d4:	b29a      	uxth	r2, r3
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80076e2:	b29b      	uxth	r3, r3
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d1c8      	bne.n	800767a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80076e8:	683b      	ldr	r3, [r7, #0]
 80076ea:	9300      	str	r3, [sp, #0]
 80076ec:	697b      	ldr	r3, [r7, #20]
 80076ee:	2200      	movs	r2, #0
 80076f0:	2140      	movs	r1, #64	; 0x40
 80076f2:	68f8      	ldr	r0, [r7, #12]
 80076f4:	f000 fb88 	bl	8007e08 <UART_WaitOnFlagUntilTimeout>
 80076f8:	4603      	mov	r3, r0
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d004      	beq.n	8007708 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	2220      	movs	r2, #32
 8007702:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8007704:	2303      	movs	r3, #3
 8007706:	e005      	b.n	8007714 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	2220      	movs	r2, #32
 800770c:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800770e:	2300      	movs	r3, #0
 8007710:	e000      	b.n	8007714 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8007712:	2302      	movs	r3, #2
  }
}
 8007714:	4618      	mov	r0, r3
 8007716:	3720      	adds	r7, #32
 8007718:	46bd      	mov	sp, r7
 800771a:	bd80      	pop	{r7, pc}

0800771c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800771c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007720:	b08a      	sub	sp, #40	; 0x28
 8007722:	af00      	add	r7, sp, #0
 8007724:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007726:	2300      	movs	r3, #0
 8007728:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	689a      	ldr	r2, [r3, #8]
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	691b      	ldr	r3, [r3, #16]
 8007734:	431a      	orrs	r2, r3
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	695b      	ldr	r3, [r3, #20]
 800773a:	431a      	orrs	r2, r3
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	69db      	ldr	r3, [r3, #28]
 8007740:	4313      	orrs	r3, r2
 8007742:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	681a      	ldr	r2, [r3, #0]
 800774a:	4bb4      	ldr	r3, [pc, #720]	; (8007a1c <UART_SetConfig+0x300>)
 800774c:	4013      	ands	r3, r2
 800774e:	68fa      	ldr	r2, [r7, #12]
 8007750:	6812      	ldr	r2, [r2, #0]
 8007752:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007754:	430b      	orrs	r3, r1
 8007756:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	685b      	ldr	r3, [r3, #4]
 800775e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	68da      	ldr	r2, [r3, #12]
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	430a      	orrs	r2, r1
 800776c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	699b      	ldr	r3, [r3, #24]
 8007772:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	4aa9      	ldr	r2, [pc, #676]	; (8007a20 <UART_SetConfig+0x304>)
 800777a:	4293      	cmp	r3, r2
 800777c:	d004      	beq.n	8007788 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	6a1b      	ldr	r3, [r3, #32]
 8007782:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007784:	4313      	orrs	r3, r2
 8007786:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	689b      	ldr	r3, [r3, #8]
 800778e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007798:	430a      	orrs	r2, r1
 800779a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	4aa0      	ldr	r2, [pc, #640]	; (8007a24 <UART_SetConfig+0x308>)
 80077a2:	4293      	cmp	r3, r2
 80077a4:	d126      	bne.n	80077f4 <UART_SetConfig+0xd8>
 80077a6:	4ba0      	ldr	r3, [pc, #640]	; (8007a28 <UART_SetConfig+0x30c>)
 80077a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077ac:	f003 0303 	and.w	r3, r3, #3
 80077b0:	2b03      	cmp	r3, #3
 80077b2:	d81b      	bhi.n	80077ec <UART_SetConfig+0xd0>
 80077b4:	a201      	add	r2, pc, #4	; (adr r2, 80077bc <UART_SetConfig+0xa0>)
 80077b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077ba:	bf00      	nop
 80077bc:	080077cd 	.word	0x080077cd
 80077c0:	080077dd 	.word	0x080077dd
 80077c4:	080077d5 	.word	0x080077d5
 80077c8:	080077e5 	.word	0x080077e5
 80077cc:	2301      	movs	r3, #1
 80077ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80077d2:	e080      	b.n	80078d6 <UART_SetConfig+0x1ba>
 80077d4:	2302      	movs	r3, #2
 80077d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80077da:	e07c      	b.n	80078d6 <UART_SetConfig+0x1ba>
 80077dc:	2304      	movs	r3, #4
 80077de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80077e2:	e078      	b.n	80078d6 <UART_SetConfig+0x1ba>
 80077e4:	2308      	movs	r3, #8
 80077e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80077ea:	e074      	b.n	80078d6 <UART_SetConfig+0x1ba>
 80077ec:	2310      	movs	r3, #16
 80077ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80077f2:	e070      	b.n	80078d6 <UART_SetConfig+0x1ba>
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	4a8c      	ldr	r2, [pc, #560]	; (8007a2c <UART_SetConfig+0x310>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d138      	bne.n	8007870 <UART_SetConfig+0x154>
 80077fe:	4b8a      	ldr	r3, [pc, #552]	; (8007a28 <UART_SetConfig+0x30c>)
 8007800:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007804:	f003 030c 	and.w	r3, r3, #12
 8007808:	2b0c      	cmp	r3, #12
 800780a:	d82d      	bhi.n	8007868 <UART_SetConfig+0x14c>
 800780c:	a201      	add	r2, pc, #4	; (adr r2, 8007814 <UART_SetConfig+0xf8>)
 800780e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007812:	bf00      	nop
 8007814:	08007849 	.word	0x08007849
 8007818:	08007869 	.word	0x08007869
 800781c:	08007869 	.word	0x08007869
 8007820:	08007869 	.word	0x08007869
 8007824:	08007859 	.word	0x08007859
 8007828:	08007869 	.word	0x08007869
 800782c:	08007869 	.word	0x08007869
 8007830:	08007869 	.word	0x08007869
 8007834:	08007851 	.word	0x08007851
 8007838:	08007869 	.word	0x08007869
 800783c:	08007869 	.word	0x08007869
 8007840:	08007869 	.word	0x08007869
 8007844:	08007861 	.word	0x08007861
 8007848:	2300      	movs	r3, #0
 800784a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800784e:	e042      	b.n	80078d6 <UART_SetConfig+0x1ba>
 8007850:	2302      	movs	r3, #2
 8007852:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007856:	e03e      	b.n	80078d6 <UART_SetConfig+0x1ba>
 8007858:	2304      	movs	r3, #4
 800785a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800785e:	e03a      	b.n	80078d6 <UART_SetConfig+0x1ba>
 8007860:	2308      	movs	r3, #8
 8007862:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007866:	e036      	b.n	80078d6 <UART_SetConfig+0x1ba>
 8007868:	2310      	movs	r3, #16
 800786a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800786e:	e032      	b.n	80078d6 <UART_SetConfig+0x1ba>
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	4a6a      	ldr	r2, [pc, #424]	; (8007a20 <UART_SetConfig+0x304>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d12a      	bne.n	80078d0 <UART_SetConfig+0x1b4>
 800787a:	4b6b      	ldr	r3, [pc, #428]	; (8007a28 <UART_SetConfig+0x30c>)
 800787c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007880:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007884:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007888:	d01a      	beq.n	80078c0 <UART_SetConfig+0x1a4>
 800788a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800788e:	d81b      	bhi.n	80078c8 <UART_SetConfig+0x1ac>
 8007890:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007894:	d00c      	beq.n	80078b0 <UART_SetConfig+0x194>
 8007896:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800789a:	d815      	bhi.n	80078c8 <UART_SetConfig+0x1ac>
 800789c:	2b00      	cmp	r3, #0
 800789e:	d003      	beq.n	80078a8 <UART_SetConfig+0x18c>
 80078a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078a4:	d008      	beq.n	80078b8 <UART_SetConfig+0x19c>
 80078a6:	e00f      	b.n	80078c8 <UART_SetConfig+0x1ac>
 80078a8:	2300      	movs	r3, #0
 80078aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80078ae:	e012      	b.n	80078d6 <UART_SetConfig+0x1ba>
 80078b0:	2302      	movs	r3, #2
 80078b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80078b6:	e00e      	b.n	80078d6 <UART_SetConfig+0x1ba>
 80078b8:	2304      	movs	r3, #4
 80078ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80078be:	e00a      	b.n	80078d6 <UART_SetConfig+0x1ba>
 80078c0:	2308      	movs	r3, #8
 80078c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80078c6:	e006      	b.n	80078d6 <UART_SetConfig+0x1ba>
 80078c8:	2310      	movs	r3, #16
 80078ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80078ce:	e002      	b.n	80078d6 <UART_SetConfig+0x1ba>
 80078d0:	2310      	movs	r3, #16
 80078d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	4a51      	ldr	r2, [pc, #324]	; (8007a20 <UART_SetConfig+0x304>)
 80078dc:	4293      	cmp	r3, r2
 80078de:	d17a      	bne.n	80079d6 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80078e0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80078e4:	2b08      	cmp	r3, #8
 80078e6:	d824      	bhi.n	8007932 <UART_SetConfig+0x216>
 80078e8:	a201      	add	r2, pc, #4	; (adr r2, 80078f0 <UART_SetConfig+0x1d4>)
 80078ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078ee:	bf00      	nop
 80078f0:	08007915 	.word	0x08007915
 80078f4:	08007933 	.word	0x08007933
 80078f8:	0800791d 	.word	0x0800791d
 80078fc:	08007933 	.word	0x08007933
 8007900:	08007923 	.word	0x08007923
 8007904:	08007933 	.word	0x08007933
 8007908:	08007933 	.word	0x08007933
 800790c:	08007933 	.word	0x08007933
 8007910:	0800792b 	.word	0x0800792b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007914:	f7fe fb80 	bl	8006018 <HAL_RCC_GetPCLK1Freq>
 8007918:	61f8      	str	r0, [r7, #28]
        break;
 800791a:	e010      	b.n	800793e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800791c:	4b44      	ldr	r3, [pc, #272]	; (8007a30 <UART_SetConfig+0x314>)
 800791e:	61fb      	str	r3, [r7, #28]
        break;
 8007920:	e00d      	b.n	800793e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007922:	f7fe fae1 	bl	8005ee8 <HAL_RCC_GetSysClockFreq>
 8007926:	61f8      	str	r0, [r7, #28]
        break;
 8007928:	e009      	b.n	800793e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800792a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800792e:	61fb      	str	r3, [r7, #28]
        break;
 8007930:	e005      	b.n	800793e <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8007932:	2300      	movs	r3, #0
 8007934:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007936:	2301      	movs	r3, #1
 8007938:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800793c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800793e:	69fb      	ldr	r3, [r7, #28]
 8007940:	2b00      	cmp	r3, #0
 8007942:	f000 8107 	beq.w	8007b54 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	685a      	ldr	r2, [r3, #4]
 800794a:	4613      	mov	r3, r2
 800794c:	005b      	lsls	r3, r3, #1
 800794e:	4413      	add	r3, r2
 8007950:	69fa      	ldr	r2, [r7, #28]
 8007952:	429a      	cmp	r2, r3
 8007954:	d305      	bcc.n	8007962 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	685b      	ldr	r3, [r3, #4]
 800795a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800795c:	69fa      	ldr	r2, [r7, #28]
 800795e:	429a      	cmp	r2, r3
 8007960:	d903      	bls.n	800796a <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8007962:	2301      	movs	r3, #1
 8007964:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007968:	e0f4      	b.n	8007b54 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800796a:	69fb      	ldr	r3, [r7, #28]
 800796c:	2200      	movs	r2, #0
 800796e:	461c      	mov	r4, r3
 8007970:	4615      	mov	r5, r2
 8007972:	f04f 0200 	mov.w	r2, #0
 8007976:	f04f 0300 	mov.w	r3, #0
 800797a:	022b      	lsls	r3, r5, #8
 800797c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007980:	0222      	lsls	r2, r4, #8
 8007982:	68f9      	ldr	r1, [r7, #12]
 8007984:	6849      	ldr	r1, [r1, #4]
 8007986:	0849      	lsrs	r1, r1, #1
 8007988:	2000      	movs	r0, #0
 800798a:	4688      	mov	r8, r1
 800798c:	4681      	mov	r9, r0
 800798e:	eb12 0a08 	adds.w	sl, r2, r8
 8007992:	eb43 0b09 	adc.w	fp, r3, r9
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	685b      	ldr	r3, [r3, #4]
 800799a:	2200      	movs	r2, #0
 800799c:	603b      	str	r3, [r7, #0]
 800799e:	607a      	str	r2, [r7, #4]
 80079a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80079a4:	4650      	mov	r0, sl
 80079a6:	4659      	mov	r1, fp
 80079a8:	f7f9 f8fe 	bl	8000ba8 <__aeabi_uldivmod>
 80079ac:	4602      	mov	r2, r0
 80079ae:	460b      	mov	r3, r1
 80079b0:	4613      	mov	r3, r2
 80079b2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80079b4:	69bb      	ldr	r3, [r7, #24]
 80079b6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80079ba:	d308      	bcc.n	80079ce <UART_SetConfig+0x2b2>
 80079bc:	69bb      	ldr	r3, [r7, #24]
 80079be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80079c2:	d204      	bcs.n	80079ce <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	69ba      	ldr	r2, [r7, #24]
 80079ca:	60da      	str	r2, [r3, #12]
 80079cc:	e0c2      	b.n	8007b54 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 80079ce:	2301      	movs	r3, #1
 80079d0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80079d4:	e0be      	b.n	8007b54 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	69db      	ldr	r3, [r3, #28]
 80079da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80079de:	d16a      	bne.n	8007ab6 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 80079e0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80079e4:	2b08      	cmp	r3, #8
 80079e6:	d834      	bhi.n	8007a52 <UART_SetConfig+0x336>
 80079e8:	a201      	add	r2, pc, #4	; (adr r2, 80079f0 <UART_SetConfig+0x2d4>)
 80079ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079ee:	bf00      	nop
 80079f0:	08007a15 	.word	0x08007a15
 80079f4:	08007a35 	.word	0x08007a35
 80079f8:	08007a3d 	.word	0x08007a3d
 80079fc:	08007a53 	.word	0x08007a53
 8007a00:	08007a43 	.word	0x08007a43
 8007a04:	08007a53 	.word	0x08007a53
 8007a08:	08007a53 	.word	0x08007a53
 8007a0c:	08007a53 	.word	0x08007a53
 8007a10:	08007a4b 	.word	0x08007a4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a14:	f7fe fb00 	bl	8006018 <HAL_RCC_GetPCLK1Freq>
 8007a18:	61f8      	str	r0, [r7, #28]
        break;
 8007a1a:	e020      	b.n	8007a5e <UART_SetConfig+0x342>
 8007a1c:	efff69f3 	.word	0xefff69f3
 8007a20:	40008000 	.word	0x40008000
 8007a24:	40013800 	.word	0x40013800
 8007a28:	40021000 	.word	0x40021000
 8007a2c:	40004400 	.word	0x40004400
 8007a30:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a34:	f7fe fb06 	bl	8006044 <HAL_RCC_GetPCLK2Freq>
 8007a38:	61f8      	str	r0, [r7, #28]
        break;
 8007a3a:	e010      	b.n	8007a5e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a3c:	4b4c      	ldr	r3, [pc, #304]	; (8007b70 <UART_SetConfig+0x454>)
 8007a3e:	61fb      	str	r3, [r7, #28]
        break;
 8007a40:	e00d      	b.n	8007a5e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a42:	f7fe fa51 	bl	8005ee8 <HAL_RCC_GetSysClockFreq>
 8007a46:	61f8      	str	r0, [r7, #28]
        break;
 8007a48:	e009      	b.n	8007a5e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a4a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007a4e:	61fb      	str	r3, [r7, #28]
        break;
 8007a50:	e005      	b.n	8007a5e <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8007a52:	2300      	movs	r3, #0
 8007a54:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007a56:	2301      	movs	r3, #1
 8007a58:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007a5c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007a5e:	69fb      	ldr	r3, [r7, #28]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d077      	beq.n	8007b54 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007a64:	69fb      	ldr	r3, [r7, #28]
 8007a66:	005a      	lsls	r2, r3, #1
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	685b      	ldr	r3, [r3, #4]
 8007a6c:	085b      	lsrs	r3, r3, #1
 8007a6e:	441a      	add	r2, r3
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	685b      	ldr	r3, [r3, #4]
 8007a74:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a78:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a7a:	69bb      	ldr	r3, [r7, #24]
 8007a7c:	2b0f      	cmp	r3, #15
 8007a7e:	d916      	bls.n	8007aae <UART_SetConfig+0x392>
 8007a80:	69bb      	ldr	r3, [r7, #24]
 8007a82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a86:	d212      	bcs.n	8007aae <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007a88:	69bb      	ldr	r3, [r7, #24]
 8007a8a:	b29b      	uxth	r3, r3
 8007a8c:	f023 030f 	bic.w	r3, r3, #15
 8007a90:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007a92:	69bb      	ldr	r3, [r7, #24]
 8007a94:	085b      	lsrs	r3, r3, #1
 8007a96:	b29b      	uxth	r3, r3
 8007a98:	f003 0307 	and.w	r3, r3, #7
 8007a9c:	b29a      	uxth	r2, r3
 8007a9e:	8afb      	ldrh	r3, [r7, #22]
 8007aa0:	4313      	orrs	r3, r2
 8007aa2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	8afa      	ldrh	r2, [r7, #22]
 8007aaa:	60da      	str	r2, [r3, #12]
 8007aac:	e052      	b.n	8007b54 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8007aae:	2301      	movs	r3, #1
 8007ab0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007ab4:	e04e      	b.n	8007b54 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007ab6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007aba:	2b08      	cmp	r3, #8
 8007abc:	d827      	bhi.n	8007b0e <UART_SetConfig+0x3f2>
 8007abe:	a201      	add	r2, pc, #4	; (adr r2, 8007ac4 <UART_SetConfig+0x3a8>)
 8007ac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ac4:	08007ae9 	.word	0x08007ae9
 8007ac8:	08007af1 	.word	0x08007af1
 8007acc:	08007af9 	.word	0x08007af9
 8007ad0:	08007b0f 	.word	0x08007b0f
 8007ad4:	08007aff 	.word	0x08007aff
 8007ad8:	08007b0f 	.word	0x08007b0f
 8007adc:	08007b0f 	.word	0x08007b0f
 8007ae0:	08007b0f 	.word	0x08007b0f
 8007ae4:	08007b07 	.word	0x08007b07
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007ae8:	f7fe fa96 	bl	8006018 <HAL_RCC_GetPCLK1Freq>
 8007aec:	61f8      	str	r0, [r7, #28]
        break;
 8007aee:	e014      	b.n	8007b1a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007af0:	f7fe faa8 	bl	8006044 <HAL_RCC_GetPCLK2Freq>
 8007af4:	61f8      	str	r0, [r7, #28]
        break;
 8007af6:	e010      	b.n	8007b1a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007af8:	4b1d      	ldr	r3, [pc, #116]	; (8007b70 <UART_SetConfig+0x454>)
 8007afa:	61fb      	str	r3, [r7, #28]
        break;
 8007afc:	e00d      	b.n	8007b1a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007afe:	f7fe f9f3 	bl	8005ee8 <HAL_RCC_GetSysClockFreq>
 8007b02:	61f8      	str	r0, [r7, #28]
        break;
 8007b04:	e009      	b.n	8007b1a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b06:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007b0a:	61fb      	str	r3, [r7, #28]
        break;
 8007b0c:	e005      	b.n	8007b1a <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8007b0e:	2300      	movs	r3, #0
 8007b10:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007b12:	2301      	movs	r3, #1
 8007b14:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007b18:	bf00      	nop
    }

    if (pclk != 0U)
 8007b1a:	69fb      	ldr	r3, [r7, #28]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d019      	beq.n	8007b54 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	685b      	ldr	r3, [r3, #4]
 8007b24:	085a      	lsrs	r2, r3, #1
 8007b26:	69fb      	ldr	r3, [r7, #28]
 8007b28:	441a      	add	r2, r3
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	685b      	ldr	r3, [r3, #4]
 8007b2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b32:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b34:	69bb      	ldr	r3, [r7, #24]
 8007b36:	2b0f      	cmp	r3, #15
 8007b38:	d909      	bls.n	8007b4e <UART_SetConfig+0x432>
 8007b3a:	69bb      	ldr	r3, [r7, #24]
 8007b3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b40:	d205      	bcs.n	8007b4e <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007b42:	69bb      	ldr	r3, [r7, #24]
 8007b44:	b29a      	uxth	r2, r3
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	60da      	str	r2, [r3, #12]
 8007b4c:	e002      	b.n	8007b54 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8007b4e:	2301      	movs	r3, #1
 8007b50:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	2200      	movs	r2, #0
 8007b58:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007b60:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8007b64:	4618      	mov	r0, r3
 8007b66:	3728      	adds	r7, #40	; 0x28
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007b6e:	bf00      	nop
 8007b70:	00f42400 	.word	0x00f42400

08007b74 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007b74:	b480      	push	{r7}
 8007b76:	b083      	sub	sp, #12
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b80:	f003 0308 	and.w	r3, r3, #8
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d00a      	beq.n	8007b9e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	685b      	ldr	r3, [r3, #4]
 8007b8e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	430a      	orrs	r2, r1
 8007b9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ba2:	f003 0301 	and.w	r3, r3, #1
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d00a      	beq.n	8007bc0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	685b      	ldr	r3, [r3, #4]
 8007bb0:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	430a      	orrs	r2, r1
 8007bbe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bc4:	f003 0302 	and.w	r3, r3, #2
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d00a      	beq.n	8007be2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	685b      	ldr	r3, [r3, #4]
 8007bd2:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	430a      	orrs	r2, r1
 8007be0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007be6:	f003 0304 	and.w	r3, r3, #4
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d00a      	beq.n	8007c04 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	685b      	ldr	r3, [r3, #4]
 8007bf4:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	430a      	orrs	r2, r1
 8007c02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c08:	f003 0310 	and.w	r3, r3, #16
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d00a      	beq.n	8007c26 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	689b      	ldr	r3, [r3, #8]
 8007c16:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	430a      	orrs	r2, r1
 8007c24:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c2a:	f003 0320 	and.w	r3, r3, #32
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d00a      	beq.n	8007c48 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	689b      	ldr	r3, [r3, #8]
 8007c38:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	430a      	orrs	r2, r1
 8007c46:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d01a      	beq.n	8007c8a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	685b      	ldr	r3, [r3, #4]
 8007c5a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	430a      	orrs	r2, r1
 8007c68:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c6e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007c72:	d10a      	bne.n	8007c8a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	685b      	ldr	r3, [r3, #4]
 8007c7a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	430a      	orrs	r2, r1
 8007c88:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d00a      	beq.n	8007cac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	685b      	ldr	r3, [r3, #4]
 8007c9c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	430a      	orrs	r2, r1
 8007caa:	605a      	str	r2, [r3, #4]
  }
}
 8007cac:	bf00      	nop
 8007cae:	370c      	adds	r7, #12
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb6:	4770      	bx	lr

08007cb8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	b098      	sub	sp, #96	; 0x60
 8007cbc:	af02      	add	r7, sp, #8
 8007cbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007cc8:	f7fa f988 	bl	8001fdc <HAL_GetTick>
 8007ccc:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	f003 0308 	and.w	r3, r3, #8
 8007cd8:	2b08      	cmp	r3, #8
 8007cda:	d12e      	bne.n	8007d3a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007cdc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007ce0:	9300      	str	r3, [sp, #0]
 8007ce2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007cea:	6878      	ldr	r0, [r7, #4]
 8007cec:	f000 f88c 	bl	8007e08 <UART_WaitOnFlagUntilTimeout>
 8007cf0:	4603      	mov	r3, r0
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d021      	beq.n	8007d3a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cfe:	e853 3f00 	ldrex	r3, [r3]
 8007d02:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007d04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007d0a:	653b      	str	r3, [r7, #80]	; 0x50
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	461a      	mov	r2, r3
 8007d12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007d14:	647b      	str	r3, [r7, #68]	; 0x44
 8007d16:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d18:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007d1a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007d1c:	e841 2300 	strex	r3, r2, [r1]
 8007d20:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007d22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d1e6      	bne.n	8007cf6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	2220      	movs	r2, #32
 8007d2c:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	2200      	movs	r2, #0
 8007d32:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007d36:	2303      	movs	r3, #3
 8007d38:	e062      	b.n	8007e00 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f003 0304 	and.w	r3, r3, #4
 8007d44:	2b04      	cmp	r3, #4
 8007d46:	d149      	bne.n	8007ddc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007d48:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007d4c:	9300      	str	r3, [sp, #0]
 8007d4e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007d50:	2200      	movs	r2, #0
 8007d52:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007d56:	6878      	ldr	r0, [r7, #4]
 8007d58:	f000 f856 	bl	8007e08 <UART_WaitOnFlagUntilTimeout>
 8007d5c:	4603      	mov	r3, r0
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d03c      	beq.n	8007ddc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d6a:	e853 3f00 	ldrex	r3, [r3]
 8007d6e:	623b      	str	r3, [r7, #32]
   return(result);
 8007d70:	6a3b      	ldr	r3, [r7, #32]
 8007d72:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007d76:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	461a      	mov	r2, r3
 8007d7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d80:	633b      	str	r3, [r7, #48]	; 0x30
 8007d82:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d84:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007d86:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007d88:	e841 2300 	strex	r3, r2, [r1]
 8007d8c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007d8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d1e6      	bne.n	8007d62 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	3308      	adds	r3, #8
 8007d9a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d9c:	693b      	ldr	r3, [r7, #16]
 8007d9e:	e853 3f00 	ldrex	r3, [r3]
 8007da2:	60fb      	str	r3, [r7, #12]
   return(result);
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	f023 0301 	bic.w	r3, r3, #1
 8007daa:	64bb      	str	r3, [r7, #72]	; 0x48
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	3308      	adds	r3, #8
 8007db2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007db4:	61fa      	str	r2, [r7, #28]
 8007db6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007db8:	69b9      	ldr	r1, [r7, #24]
 8007dba:	69fa      	ldr	r2, [r7, #28]
 8007dbc:	e841 2300 	strex	r3, r2, [r1]
 8007dc0:	617b      	str	r3, [r7, #20]
   return(result);
 8007dc2:	697b      	ldr	r3, [r7, #20]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d1e5      	bne.n	8007d94 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2220      	movs	r2, #32
 8007dcc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007dd8:	2303      	movs	r3, #3
 8007dda:	e011      	b.n	8007e00 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2220      	movs	r2, #32
 8007de0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2220      	movs	r2, #32
 8007de6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2200      	movs	r2, #0
 8007dee:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	2200      	movs	r2, #0
 8007df4:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	2200      	movs	r2, #0
 8007dfa:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8007dfe:	2300      	movs	r3, #0
}
 8007e00:	4618      	mov	r0, r3
 8007e02:	3758      	adds	r7, #88	; 0x58
 8007e04:	46bd      	mov	sp, r7
 8007e06:	bd80      	pop	{r7, pc}

08007e08 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b084      	sub	sp, #16
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	60f8      	str	r0, [r7, #12]
 8007e10:	60b9      	str	r1, [r7, #8]
 8007e12:	603b      	str	r3, [r7, #0]
 8007e14:	4613      	mov	r3, r2
 8007e16:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e18:	e049      	b.n	8007eae <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e1a:	69bb      	ldr	r3, [r7, #24]
 8007e1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e20:	d045      	beq.n	8007eae <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e22:	f7fa f8db 	bl	8001fdc <HAL_GetTick>
 8007e26:	4602      	mov	r2, r0
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	1ad3      	subs	r3, r2, r3
 8007e2c:	69ba      	ldr	r2, [r7, #24]
 8007e2e:	429a      	cmp	r2, r3
 8007e30:	d302      	bcc.n	8007e38 <UART_WaitOnFlagUntilTimeout+0x30>
 8007e32:	69bb      	ldr	r3, [r7, #24]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d101      	bne.n	8007e3c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007e38:	2303      	movs	r3, #3
 8007e3a:	e048      	b.n	8007ece <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f003 0304 	and.w	r3, r3, #4
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d031      	beq.n	8007eae <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	69db      	ldr	r3, [r3, #28]
 8007e50:	f003 0308 	and.w	r3, r3, #8
 8007e54:	2b08      	cmp	r3, #8
 8007e56:	d110      	bne.n	8007e7a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	2208      	movs	r2, #8
 8007e5e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007e60:	68f8      	ldr	r0, [r7, #12]
 8007e62:	f000 f838 	bl	8007ed6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	2208      	movs	r2, #8
 8007e6a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	2200      	movs	r2, #0
 8007e72:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8007e76:	2301      	movs	r3, #1
 8007e78:	e029      	b.n	8007ece <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	69db      	ldr	r3, [r3, #28]
 8007e80:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007e84:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007e88:	d111      	bne.n	8007eae <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007e92:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007e94:	68f8      	ldr	r0, [r7, #12]
 8007e96:	f000 f81e 	bl	8007ed6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	2220      	movs	r2, #32
 8007e9e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8007eaa:	2303      	movs	r3, #3
 8007eac:	e00f      	b.n	8007ece <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	69da      	ldr	r2, [r3, #28]
 8007eb4:	68bb      	ldr	r3, [r7, #8]
 8007eb6:	4013      	ands	r3, r2
 8007eb8:	68ba      	ldr	r2, [r7, #8]
 8007eba:	429a      	cmp	r2, r3
 8007ebc:	bf0c      	ite	eq
 8007ebe:	2301      	moveq	r3, #1
 8007ec0:	2300      	movne	r3, #0
 8007ec2:	b2db      	uxtb	r3, r3
 8007ec4:	461a      	mov	r2, r3
 8007ec6:	79fb      	ldrb	r3, [r7, #7]
 8007ec8:	429a      	cmp	r2, r3
 8007eca:	d0a6      	beq.n	8007e1a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007ecc:	2300      	movs	r3, #0
}
 8007ece:	4618      	mov	r0, r3
 8007ed0:	3710      	adds	r7, #16
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	bd80      	pop	{r7, pc}

08007ed6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007ed6:	b480      	push	{r7}
 8007ed8:	b095      	sub	sp, #84	; 0x54
 8007eda:	af00      	add	r7, sp, #0
 8007edc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ee4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ee6:	e853 3f00 	ldrex	r3, [r3]
 8007eea:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007eec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007eee:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007ef2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	461a      	mov	r2, r3
 8007efa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007efc:	643b      	str	r3, [r7, #64]	; 0x40
 8007efe:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f00:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007f02:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007f04:	e841 2300 	strex	r3, r2, [r1]
 8007f08:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007f0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d1e6      	bne.n	8007ede <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	3308      	adds	r3, #8
 8007f16:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f18:	6a3b      	ldr	r3, [r7, #32]
 8007f1a:	e853 3f00 	ldrex	r3, [r3]
 8007f1e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f20:	69fb      	ldr	r3, [r7, #28]
 8007f22:	f023 0301 	bic.w	r3, r3, #1
 8007f26:	64bb      	str	r3, [r7, #72]	; 0x48
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	3308      	adds	r3, #8
 8007f2e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007f30:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007f32:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f34:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007f36:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007f38:	e841 2300 	strex	r3, r2, [r1]
 8007f3c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d1e5      	bne.n	8007f10 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f48:	2b01      	cmp	r3, #1
 8007f4a:	d118      	bne.n	8007f7e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	e853 3f00 	ldrex	r3, [r3]
 8007f58:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f5a:	68bb      	ldr	r3, [r7, #8]
 8007f5c:	f023 0310 	bic.w	r3, r3, #16
 8007f60:	647b      	str	r3, [r7, #68]	; 0x44
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	461a      	mov	r2, r3
 8007f68:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007f6a:	61bb      	str	r3, [r7, #24]
 8007f6c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f6e:	6979      	ldr	r1, [r7, #20]
 8007f70:	69ba      	ldr	r2, [r7, #24]
 8007f72:	e841 2300 	strex	r3, r2, [r1]
 8007f76:	613b      	str	r3, [r7, #16]
   return(result);
 8007f78:	693b      	ldr	r3, [r7, #16]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d1e6      	bne.n	8007f4c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2220      	movs	r2, #32
 8007f82:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	2200      	movs	r2, #0
 8007f8a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2200      	movs	r2, #0
 8007f90:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007f92:	bf00      	nop
 8007f94:	3754      	adds	r7, #84	; 0x54
 8007f96:	46bd      	mov	sp, r7
 8007f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9c:	4770      	bx	lr

08007f9e <__cvt>:
 8007f9e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007fa2:	ec55 4b10 	vmov	r4, r5, d0
 8007fa6:	2d00      	cmp	r5, #0
 8007fa8:	460e      	mov	r6, r1
 8007faa:	4619      	mov	r1, r3
 8007fac:	462b      	mov	r3, r5
 8007fae:	bfbb      	ittet	lt
 8007fb0:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007fb4:	461d      	movlt	r5, r3
 8007fb6:	2300      	movge	r3, #0
 8007fb8:	232d      	movlt	r3, #45	; 0x2d
 8007fba:	700b      	strb	r3, [r1, #0]
 8007fbc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007fbe:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007fc2:	4691      	mov	r9, r2
 8007fc4:	f023 0820 	bic.w	r8, r3, #32
 8007fc8:	bfbc      	itt	lt
 8007fca:	4622      	movlt	r2, r4
 8007fcc:	4614      	movlt	r4, r2
 8007fce:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007fd2:	d005      	beq.n	8007fe0 <__cvt+0x42>
 8007fd4:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007fd8:	d100      	bne.n	8007fdc <__cvt+0x3e>
 8007fda:	3601      	adds	r6, #1
 8007fdc:	2102      	movs	r1, #2
 8007fde:	e000      	b.n	8007fe2 <__cvt+0x44>
 8007fe0:	2103      	movs	r1, #3
 8007fe2:	ab03      	add	r3, sp, #12
 8007fe4:	9301      	str	r3, [sp, #4]
 8007fe6:	ab02      	add	r3, sp, #8
 8007fe8:	9300      	str	r3, [sp, #0]
 8007fea:	ec45 4b10 	vmov	d0, r4, r5
 8007fee:	4653      	mov	r3, sl
 8007ff0:	4632      	mov	r2, r6
 8007ff2:	f000 fe69 	bl	8008cc8 <_dtoa_r>
 8007ff6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007ffa:	4607      	mov	r7, r0
 8007ffc:	d102      	bne.n	8008004 <__cvt+0x66>
 8007ffe:	f019 0f01 	tst.w	r9, #1
 8008002:	d022      	beq.n	800804a <__cvt+0xac>
 8008004:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008008:	eb07 0906 	add.w	r9, r7, r6
 800800c:	d110      	bne.n	8008030 <__cvt+0x92>
 800800e:	783b      	ldrb	r3, [r7, #0]
 8008010:	2b30      	cmp	r3, #48	; 0x30
 8008012:	d10a      	bne.n	800802a <__cvt+0x8c>
 8008014:	2200      	movs	r2, #0
 8008016:	2300      	movs	r3, #0
 8008018:	4620      	mov	r0, r4
 800801a:	4629      	mov	r1, r5
 800801c:	f7f8 fd54 	bl	8000ac8 <__aeabi_dcmpeq>
 8008020:	b918      	cbnz	r0, 800802a <__cvt+0x8c>
 8008022:	f1c6 0601 	rsb	r6, r6, #1
 8008026:	f8ca 6000 	str.w	r6, [sl]
 800802a:	f8da 3000 	ldr.w	r3, [sl]
 800802e:	4499      	add	r9, r3
 8008030:	2200      	movs	r2, #0
 8008032:	2300      	movs	r3, #0
 8008034:	4620      	mov	r0, r4
 8008036:	4629      	mov	r1, r5
 8008038:	f7f8 fd46 	bl	8000ac8 <__aeabi_dcmpeq>
 800803c:	b108      	cbz	r0, 8008042 <__cvt+0xa4>
 800803e:	f8cd 900c 	str.w	r9, [sp, #12]
 8008042:	2230      	movs	r2, #48	; 0x30
 8008044:	9b03      	ldr	r3, [sp, #12]
 8008046:	454b      	cmp	r3, r9
 8008048:	d307      	bcc.n	800805a <__cvt+0xbc>
 800804a:	9b03      	ldr	r3, [sp, #12]
 800804c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800804e:	1bdb      	subs	r3, r3, r7
 8008050:	4638      	mov	r0, r7
 8008052:	6013      	str	r3, [r2, #0]
 8008054:	b004      	add	sp, #16
 8008056:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800805a:	1c59      	adds	r1, r3, #1
 800805c:	9103      	str	r1, [sp, #12]
 800805e:	701a      	strb	r2, [r3, #0]
 8008060:	e7f0      	b.n	8008044 <__cvt+0xa6>

08008062 <__exponent>:
 8008062:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008064:	4603      	mov	r3, r0
 8008066:	2900      	cmp	r1, #0
 8008068:	bfb8      	it	lt
 800806a:	4249      	neglt	r1, r1
 800806c:	f803 2b02 	strb.w	r2, [r3], #2
 8008070:	bfb4      	ite	lt
 8008072:	222d      	movlt	r2, #45	; 0x2d
 8008074:	222b      	movge	r2, #43	; 0x2b
 8008076:	2909      	cmp	r1, #9
 8008078:	7042      	strb	r2, [r0, #1]
 800807a:	dd2a      	ble.n	80080d2 <__exponent+0x70>
 800807c:	f10d 0207 	add.w	r2, sp, #7
 8008080:	4617      	mov	r7, r2
 8008082:	260a      	movs	r6, #10
 8008084:	4694      	mov	ip, r2
 8008086:	fb91 f5f6 	sdiv	r5, r1, r6
 800808a:	fb06 1415 	mls	r4, r6, r5, r1
 800808e:	3430      	adds	r4, #48	; 0x30
 8008090:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8008094:	460c      	mov	r4, r1
 8008096:	2c63      	cmp	r4, #99	; 0x63
 8008098:	f102 32ff 	add.w	r2, r2, #4294967295
 800809c:	4629      	mov	r1, r5
 800809e:	dcf1      	bgt.n	8008084 <__exponent+0x22>
 80080a0:	3130      	adds	r1, #48	; 0x30
 80080a2:	f1ac 0402 	sub.w	r4, ip, #2
 80080a6:	f802 1c01 	strb.w	r1, [r2, #-1]
 80080aa:	1c41      	adds	r1, r0, #1
 80080ac:	4622      	mov	r2, r4
 80080ae:	42ba      	cmp	r2, r7
 80080b0:	d30a      	bcc.n	80080c8 <__exponent+0x66>
 80080b2:	f10d 0209 	add.w	r2, sp, #9
 80080b6:	eba2 020c 	sub.w	r2, r2, ip
 80080ba:	42bc      	cmp	r4, r7
 80080bc:	bf88      	it	hi
 80080be:	2200      	movhi	r2, #0
 80080c0:	4413      	add	r3, r2
 80080c2:	1a18      	subs	r0, r3, r0
 80080c4:	b003      	add	sp, #12
 80080c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080c8:	f812 5b01 	ldrb.w	r5, [r2], #1
 80080cc:	f801 5f01 	strb.w	r5, [r1, #1]!
 80080d0:	e7ed      	b.n	80080ae <__exponent+0x4c>
 80080d2:	2330      	movs	r3, #48	; 0x30
 80080d4:	3130      	adds	r1, #48	; 0x30
 80080d6:	7083      	strb	r3, [r0, #2]
 80080d8:	70c1      	strb	r1, [r0, #3]
 80080da:	1d03      	adds	r3, r0, #4
 80080dc:	e7f1      	b.n	80080c2 <__exponent+0x60>
	...

080080e0 <_printf_float>:
 80080e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080e4:	ed2d 8b02 	vpush	{d8}
 80080e8:	b08d      	sub	sp, #52	; 0x34
 80080ea:	460c      	mov	r4, r1
 80080ec:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80080f0:	4616      	mov	r6, r2
 80080f2:	461f      	mov	r7, r3
 80080f4:	4605      	mov	r5, r0
 80080f6:	f000 fce7 	bl	8008ac8 <_localeconv_r>
 80080fa:	f8d0 a000 	ldr.w	sl, [r0]
 80080fe:	4650      	mov	r0, sl
 8008100:	f7f8 f8b6 	bl	8000270 <strlen>
 8008104:	2300      	movs	r3, #0
 8008106:	930a      	str	r3, [sp, #40]	; 0x28
 8008108:	6823      	ldr	r3, [r4, #0]
 800810a:	9305      	str	r3, [sp, #20]
 800810c:	f8d8 3000 	ldr.w	r3, [r8]
 8008110:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008114:	3307      	adds	r3, #7
 8008116:	f023 0307 	bic.w	r3, r3, #7
 800811a:	f103 0208 	add.w	r2, r3, #8
 800811e:	f8c8 2000 	str.w	r2, [r8]
 8008122:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008126:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800812a:	9307      	str	r3, [sp, #28]
 800812c:	f8cd 8018 	str.w	r8, [sp, #24]
 8008130:	ee08 0a10 	vmov	s16, r0
 8008134:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8008138:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800813c:	4b9e      	ldr	r3, [pc, #632]	; (80083b8 <_printf_float+0x2d8>)
 800813e:	f04f 32ff 	mov.w	r2, #4294967295
 8008142:	f7f8 fcf3 	bl	8000b2c <__aeabi_dcmpun>
 8008146:	bb88      	cbnz	r0, 80081ac <_printf_float+0xcc>
 8008148:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800814c:	4b9a      	ldr	r3, [pc, #616]	; (80083b8 <_printf_float+0x2d8>)
 800814e:	f04f 32ff 	mov.w	r2, #4294967295
 8008152:	f7f8 fccd 	bl	8000af0 <__aeabi_dcmple>
 8008156:	bb48      	cbnz	r0, 80081ac <_printf_float+0xcc>
 8008158:	2200      	movs	r2, #0
 800815a:	2300      	movs	r3, #0
 800815c:	4640      	mov	r0, r8
 800815e:	4649      	mov	r1, r9
 8008160:	f7f8 fcbc 	bl	8000adc <__aeabi_dcmplt>
 8008164:	b110      	cbz	r0, 800816c <_printf_float+0x8c>
 8008166:	232d      	movs	r3, #45	; 0x2d
 8008168:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800816c:	4a93      	ldr	r2, [pc, #588]	; (80083bc <_printf_float+0x2dc>)
 800816e:	4b94      	ldr	r3, [pc, #592]	; (80083c0 <_printf_float+0x2e0>)
 8008170:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008174:	bf94      	ite	ls
 8008176:	4690      	movls	r8, r2
 8008178:	4698      	movhi	r8, r3
 800817a:	2303      	movs	r3, #3
 800817c:	6123      	str	r3, [r4, #16]
 800817e:	9b05      	ldr	r3, [sp, #20]
 8008180:	f023 0304 	bic.w	r3, r3, #4
 8008184:	6023      	str	r3, [r4, #0]
 8008186:	f04f 0900 	mov.w	r9, #0
 800818a:	9700      	str	r7, [sp, #0]
 800818c:	4633      	mov	r3, r6
 800818e:	aa0b      	add	r2, sp, #44	; 0x2c
 8008190:	4621      	mov	r1, r4
 8008192:	4628      	mov	r0, r5
 8008194:	f000 f9da 	bl	800854c <_printf_common>
 8008198:	3001      	adds	r0, #1
 800819a:	f040 8090 	bne.w	80082be <_printf_float+0x1de>
 800819e:	f04f 30ff 	mov.w	r0, #4294967295
 80081a2:	b00d      	add	sp, #52	; 0x34
 80081a4:	ecbd 8b02 	vpop	{d8}
 80081a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081ac:	4642      	mov	r2, r8
 80081ae:	464b      	mov	r3, r9
 80081b0:	4640      	mov	r0, r8
 80081b2:	4649      	mov	r1, r9
 80081b4:	f7f8 fcba 	bl	8000b2c <__aeabi_dcmpun>
 80081b8:	b140      	cbz	r0, 80081cc <_printf_float+0xec>
 80081ba:	464b      	mov	r3, r9
 80081bc:	2b00      	cmp	r3, #0
 80081be:	bfbc      	itt	lt
 80081c0:	232d      	movlt	r3, #45	; 0x2d
 80081c2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80081c6:	4a7f      	ldr	r2, [pc, #508]	; (80083c4 <_printf_float+0x2e4>)
 80081c8:	4b7f      	ldr	r3, [pc, #508]	; (80083c8 <_printf_float+0x2e8>)
 80081ca:	e7d1      	b.n	8008170 <_printf_float+0x90>
 80081cc:	6863      	ldr	r3, [r4, #4]
 80081ce:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80081d2:	9206      	str	r2, [sp, #24]
 80081d4:	1c5a      	adds	r2, r3, #1
 80081d6:	d13f      	bne.n	8008258 <_printf_float+0x178>
 80081d8:	2306      	movs	r3, #6
 80081da:	6063      	str	r3, [r4, #4]
 80081dc:	9b05      	ldr	r3, [sp, #20]
 80081de:	6861      	ldr	r1, [r4, #4]
 80081e0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80081e4:	2300      	movs	r3, #0
 80081e6:	9303      	str	r3, [sp, #12]
 80081e8:	ab0a      	add	r3, sp, #40	; 0x28
 80081ea:	e9cd b301 	strd	fp, r3, [sp, #4]
 80081ee:	ab09      	add	r3, sp, #36	; 0x24
 80081f0:	ec49 8b10 	vmov	d0, r8, r9
 80081f4:	9300      	str	r3, [sp, #0]
 80081f6:	6022      	str	r2, [r4, #0]
 80081f8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80081fc:	4628      	mov	r0, r5
 80081fe:	f7ff fece 	bl	8007f9e <__cvt>
 8008202:	9b06      	ldr	r3, [sp, #24]
 8008204:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008206:	2b47      	cmp	r3, #71	; 0x47
 8008208:	4680      	mov	r8, r0
 800820a:	d108      	bne.n	800821e <_printf_float+0x13e>
 800820c:	1cc8      	adds	r0, r1, #3
 800820e:	db02      	blt.n	8008216 <_printf_float+0x136>
 8008210:	6863      	ldr	r3, [r4, #4]
 8008212:	4299      	cmp	r1, r3
 8008214:	dd41      	ble.n	800829a <_printf_float+0x1ba>
 8008216:	f1ab 0302 	sub.w	r3, fp, #2
 800821a:	fa5f fb83 	uxtb.w	fp, r3
 800821e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008222:	d820      	bhi.n	8008266 <_printf_float+0x186>
 8008224:	3901      	subs	r1, #1
 8008226:	465a      	mov	r2, fp
 8008228:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800822c:	9109      	str	r1, [sp, #36]	; 0x24
 800822e:	f7ff ff18 	bl	8008062 <__exponent>
 8008232:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008234:	1813      	adds	r3, r2, r0
 8008236:	2a01      	cmp	r2, #1
 8008238:	4681      	mov	r9, r0
 800823a:	6123      	str	r3, [r4, #16]
 800823c:	dc02      	bgt.n	8008244 <_printf_float+0x164>
 800823e:	6822      	ldr	r2, [r4, #0]
 8008240:	07d2      	lsls	r2, r2, #31
 8008242:	d501      	bpl.n	8008248 <_printf_float+0x168>
 8008244:	3301      	adds	r3, #1
 8008246:	6123      	str	r3, [r4, #16]
 8008248:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800824c:	2b00      	cmp	r3, #0
 800824e:	d09c      	beq.n	800818a <_printf_float+0xaa>
 8008250:	232d      	movs	r3, #45	; 0x2d
 8008252:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008256:	e798      	b.n	800818a <_printf_float+0xaa>
 8008258:	9a06      	ldr	r2, [sp, #24]
 800825a:	2a47      	cmp	r2, #71	; 0x47
 800825c:	d1be      	bne.n	80081dc <_printf_float+0xfc>
 800825e:	2b00      	cmp	r3, #0
 8008260:	d1bc      	bne.n	80081dc <_printf_float+0xfc>
 8008262:	2301      	movs	r3, #1
 8008264:	e7b9      	b.n	80081da <_printf_float+0xfa>
 8008266:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800826a:	d118      	bne.n	800829e <_printf_float+0x1be>
 800826c:	2900      	cmp	r1, #0
 800826e:	6863      	ldr	r3, [r4, #4]
 8008270:	dd0b      	ble.n	800828a <_printf_float+0x1aa>
 8008272:	6121      	str	r1, [r4, #16]
 8008274:	b913      	cbnz	r3, 800827c <_printf_float+0x19c>
 8008276:	6822      	ldr	r2, [r4, #0]
 8008278:	07d0      	lsls	r0, r2, #31
 800827a:	d502      	bpl.n	8008282 <_printf_float+0x1a2>
 800827c:	3301      	adds	r3, #1
 800827e:	440b      	add	r3, r1
 8008280:	6123      	str	r3, [r4, #16]
 8008282:	65a1      	str	r1, [r4, #88]	; 0x58
 8008284:	f04f 0900 	mov.w	r9, #0
 8008288:	e7de      	b.n	8008248 <_printf_float+0x168>
 800828a:	b913      	cbnz	r3, 8008292 <_printf_float+0x1b2>
 800828c:	6822      	ldr	r2, [r4, #0]
 800828e:	07d2      	lsls	r2, r2, #31
 8008290:	d501      	bpl.n	8008296 <_printf_float+0x1b6>
 8008292:	3302      	adds	r3, #2
 8008294:	e7f4      	b.n	8008280 <_printf_float+0x1a0>
 8008296:	2301      	movs	r3, #1
 8008298:	e7f2      	b.n	8008280 <_printf_float+0x1a0>
 800829a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800829e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80082a0:	4299      	cmp	r1, r3
 80082a2:	db05      	blt.n	80082b0 <_printf_float+0x1d0>
 80082a4:	6823      	ldr	r3, [r4, #0]
 80082a6:	6121      	str	r1, [r4, #16]
 80082a8:	07d8      	lsls	r0, r3, #31
 80082aa:	d5ea      	bpl.n	8008282 <_printf_float+0x1a2>
 80082ac:	1c4b      	adds	r3, r1, #1
 80082ae:	e7e7      	b.n	8008280 <_printf_float+0x1a0>
 80082b0:	2900      	cmp	r1, #0
 80082b2:	bfd4      	ite	le
 80082b4:	f1c1 0202 	rsble	r2, r1, #2
 80082b8:	2201      	movgt	r2, #1
 80082ba:	4413      	add	r3, r2
 80082bc:	e7e0      	b.n	8008280 <_printf_float+0x1a0>
 80082be:	6823      	ldr	r3, [r4, #0]
 80082c0:	055a      	lsls	r2, r3, #21
 80082c2:	d407      	bmi.n	80082d4 <_printf_float+0x1f4>
 80082c4:	6923      	ldr	r3, [r4, #16]
 80082c6:	4642      	mov	r2, r8
 80082c8:	4631      	mov	r1, r6
 80082ca:	4628      	mov	r0, r5
 80082cc:	47b8      	blx	r7
 80082ce:	3001      	adds	r0, #1
 80082d0:	d12c      	bne.n	800832c <_printf_float+0x24c>
 80082d2:	e764      	b.n	800819e <_printf_float+0xbe>
 80082d4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80082d8:	f240 80e0 	bls.w	800849c <_printf_float+0x3bc>
 80082dc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80082e0:	2200      	movs	r2, #0
 80082e2:	2300      	movs	r3, #0
 80082e4:	f7f8 fbf0 	bl	8000ac8 <__aeabi_dcmpeq>
 80082e8:	2800      	cmp	r0, #0
 80082ea:	d034      	beq.n	8008356 <_printf_float+0x276>
 80082ec:	4a37      	ldr	r2, [pc, #220]	; (80083cc <_printf_float+0x2ec>)
 80082ee:	2301      	movs	r3, #1
 80082f0:	4631      	mov	r1, r6
 80082f2:	4628      	mov	r0, r5
 80082f4:	47b8      	blx	r7
 80082f6:	3001      	adds	r0, #1
 80082f8:	f43f af51 	beq.w	800819e <_printf_float+0xbe>
 80082fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008300:	429a      	cmp	r2, r3
 8008302:	db02      	blt.n	800830a <_printf_float+0x22a>
 8008304:	6823      	ldr	r3, [r4, #0]
 8008306:	07d8      	lsls	r0, r3, #31
 8008308:	d510      	bpl.n	800832c <_printf_float+0x24c>
 800830a:	ee18 3a10 	vmov	r3, s16
 800830e:	4652      	mov	r2, sl
 8008310:	4631      	mov	r1, r6
 8008312:	4628      	mov	r0, r5
 8008314:	47b8      	blx	r7
 8008316:	3001      	adds	r0, #1
 8008318:	f43f af41 	beq.w	800819e <_printf_float+0xbe>
 800831c:	f04f 0800 	mov.w	r8, #0
 8008320:	f104 091a 	add.w	r9, r4, #26
 8008324:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008326:	3b01      	subs	r3, #1
 8008328:	4543      	cmp	r3, r8
 800832a:	dc09      	bgt.n	8008340 <_printf_float+0x260>
 800832c:	6823      	ldr	r3, [r4, #0]
 800832e:	079b      	lsls	r3, r3, #30
 8008330:	f100 8107 	bmi.w	8008542 <_printf_float+0x462>
 8008334:	68e0      	ldr	r0, [r4, #12]
 8008336:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008338:	4298      	cmp	r0, r3
 800833a:	bfb8      	it	lt
 800833c:	4618      	movlt	r0, r3
 800833e:	e730      	b.n	80081a2 <_printf_float+0xc2>
 8008340:	2301      	movs	r3, #1
 8008342:	464a      	mov	r2, r9
 8008344:	4631      	mov	r1, r6
 8008346:	4628      	mov	r0, r5
 8008348:	47b8      	blx	r7
 800834a:	3001      	adds	r0, #1
 800834c:	f43f af27 	beq.w	800819e <_printf_float+0xbe>
 8008350:	f108 0801 	add.w	r8, r8, #1
 8008354:	e7e6      	b.n	8008324 <_printf_float+0x244>
 8008356:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008358:	2b00      	cmp	r3, #0
 800835a:	dc39      	bgt.n	80083d0 <_printf_float+0x2f0>
 800835c:	4a1b      	ldr	r2, [pc, #108]	; (80083cc <_printf_float+0x2ec>)
 800835e:	2301      	movs	r3, #1
 8008360:	4631      	mov	r1, r6
 8008362:	4628      	mov	r0, r5
 8008364:	47b8      	blx	r7
 8008366:	3001      	adds	r0, #1
 8008368:	f43f af19 	beq.w	800819e <_printf_float+0xbe>
 800836c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008370:	4313      	orrs	r3, r2
 8008372:	d102      	bne.n	800837a <_printf_float+0x29a>
 8008374:	6823      	ldr	r3, [r4, #0]
 8008376:	07d9      	lsls	r1, r3, #31
 8008378:	d5d8      	bpl.n	800832c <_printf_float+0x24c>
 800837a:	ee18 3a10 	vmov	r3, s16
 800837e:	4652      	mov	r2, sl
 8008380:	4631      	mov	r1, r6
 8008382:	4628      	mov	r0, r5
 8008384:	47b8      	blx	r7
 8008386:	3001      	adds	r0, #1
 8008388:	f43f af09 	beq.w	800819e <_printf_float+0xbe>
 800838c:	f04f 0900 	mov.w	r9, #0
 8008390:	f104 0a1a 	add.w	sl, r4, #26
 8008394:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008396:	425b      	negs	r3, r3
 8008398:	454b      	cmp	r3, r9
 800839a:	dc01      	bgt.n	80083a0 <_printf_float+0x2c0>
 800839c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800839e:	e792      	b.n	80082c6 <_printf_float+0x1e6>
 80083a0:	2301      	movs	r3, #1
 80083a2:	4652      	mov	r2, sl
 80083a4:	4631      	mov	r1, r6
 80083a6:	4628      	mov	r0, r5
 80083a8:	47b8      	blx	r7
 80083aa:	3001      	adds	r0, #1
 80083ac:	f43f aef7 	beq.w	800819e <_printf_float+0xbe>
 80083b0:	f109 0901 	add.w	r9, r9, #1
 80083b4:	e7ee      	b.n	8008394 <_printf_float+0x2b4>
 80083b6:	bf00      	nop
 80083b8:	7fefffff 	.word	0x7fefffff
 80083bc:	0800ad78 	.word	0x0800ad78
 80083c0:	0800ad7c 	.word	0x0800ad7c
 80083c4:	0800ad80 	.word	0x0800ad80
 80083c8:	0800ad84 	.word	0x0800ad84
 80083cc:	0800ad88 	.word	0x0800ad88
 80083d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80083d2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80083d4:	429a      	cmp	r2, r3
 80083d6:	bfa8      	it	ge
 80083d8:	461a      	movge	r2, r3
 80083da:	2a00      	cmp	r2, #0
 80083dc:	4691      	mov	r9, r2
 80083de:	dc37      	bgt.n	8008450 <_printf_float+0x370>
 80083e0:	f04f 0b00 	mov.w	fp, #0
 80083e4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80083e8:	f104 021a 	add.w	r2, r4, #26
 80083ec:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80083ee:	9305      	str	r3, [sp, #20]
 80083f0:	eba3 0309 	sub.w	r3, r3, r9
 80083f4:	455b      	cmp	r3, fp
 80083f6:	dc33      	bgt.n	8008460 <_printf_float+0x380>
 80083f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80083fc:	429a      	cmp	r2, r3
 80083fe:	db3b      	blt.n	8008478 <_printf_float+0x398>
 8008400:	6823      	ldr	r3, [r4, #0]
 8008402:	07da      	lsls	r2, r3, #31
 8008404:	d438      	bmi.n	8008478 <_printf_float+0x398>
 8008406:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800840a:	eba2 0903 	sub.w	r9, r2, r3
 800840e:	9b05      	ldr	r3, [sp, #20]
 8008410:	1ad2      	subs	r2, r2, r3
 8008412:	4591      	cmp	r9, r2
 8008414:	bfa8      	it	ge
 8008416:	4691      	movge	r9, r2
 8008418:	f1b9 0f00 	cmp.w	r9, #0
 800841c:	dc35      	bgt.n	800848a <_printf_float+0x3aa>
 800841e:	f04f 0800 	mov.w	r8, #0
 8008422:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008426:	f104 0a1a 	add.w	sl, r4, #26
 800842a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800842e:	1a9b      	subs	r3, r3, r2
 8008430:	eba3 0309 	sub.w	r3, r3, r9
 8008434:	4543      	cmp	r3, r8
 8008436:	f77f af79 	ble.w	800832c <_printf_float+0x24c>
 800843a:	2301      	movs	r3, #1
 800843c:	4652      	mov	r2, sl
 800843e:	4631      	mov	r1, r6
 8008440:	4628      	mov	r0, r5
 8008442:	47b8      	blx	r7
 8008444:	3001      	adds	r0, #1
 8008446:	f43f aeaa 	beq.w	800819e <_printf_float+0xbe>
 800844a:	f108 0801 	add.w	r8, r8, #1
 800844e:	e7ec      	b.n	800842a <_printf_float+0x34a>
 8008450:	4613      	mov	r3, r2
 8008452:	4631      	mov	r1, r6
 8008454:	4642      	mov	r2, r8
 8008456:	4628      	mov	r0, r5
 8008458:	47b8      	blx	r7
 800845a:	3001      	adds	r0, #1
 800845c:	d1c0      	bne.n	80083e0 <_printf_float+0x300>
 800845e:	e69e      	b.n	800819e <_printf_float+0xbe>
 8008460:	2301      	movs	r3, #1
 8008462:	4631      	mov	r1, r6
 8008464:	4628      	mov	r0, r5
 8008466:	9205      	str	r2, [sp, #20]
 8008468:	47b8      	blx	r7
 800846a:	3001      	adds	r0, #1
 800846c:	f43f ae97 	beq.w	800819e <_printf_float+0xbe>
 8008470:	9a05      	ldr	r2, [sp, #20]
 8008472:	f10b 0b01 	add.w	fp, fp, #1
 8008476:	e7b9      	b.n	80083ec <_printf_float+0x30c>
 8008478:	ee18 3a10 	vmov	r3, s16
 800847c:	4652      	mov	r2, sl
 800847e:	4631      	mov	r1, r6
 8008480:	4628      	mov	r0, r5
 8008482:	47b8      	blx	r7
 8008484:	3001      	adds	r0, #1
 8008486:	d1be      	bne.n	8008406 <_printf_float+0x326>
 8008488:	e689      	b.n	800819e <_printf_float+0xbe>
 800848a:	9a05      	ldr	r2, [sp, #20]
 800848c:	464b      	mov	r3, r9
 800848e:	4442      	add	r2, r8
 8008490:	4631      	mov	r1, r6
 8008492:	4628      	mov	r0, r5
 8008494:	47b8      	blx	r7
 8008496:	3001      	adds	r0, #1
 8008498:	d1c1      	bne.n	800841e <_printf_float+0x33e>
 800849a:	e680      	b.n	800819e <_printf_float+0xbe>
 800849c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800849e:	2a01      	cmp	r2, #1
 80084a0:	dc01      	bgt.n	80084a6 <_printf_float+0x3c6>
 80084a2:	07db      	lsls	r3, r3, #31
 80084a4:	d53a      	bpl.n	800851c <_printf_float+0x43c>
 80084a6:	2301      	movs	r3, #1
 80084a8:	4642      	mov	r2, r8
 80084aa:	4631      	mov	r1, r6
 80084ac:	4628      	mov	r0, r5
 80084ae:	47b8      	blx	r7
 80084b0:	3001      	adds	r0, #1
 80084b2:	f43f ae74 	beq.w	800819e <_printf_float+0xbe>
 80084b6:	ee18 3a10 	vmov	r3, s16
 80084ba:	4652      	mov	r2, sl
 80084bc:	4631      	mov	r1, r6
 80084be:	4628      	mov	r0, r5
 80084c0:	47b8      	blx	r7
 80084c2:	3001      	adds	r0, #1
 80084c4:	f43f ae6b 	beq.w	800819e <_printf_float+0xbe>
 80084c8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80084cc:	2200      	movs	r2, #0
 80084ce:	2300      	movs	r3, #0
 80084d0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80084d4:	f7f8 faf8 	bl	8000ac8 <__aeabi_dcmpeq>
 80084d8:	b9d8      	cbnz	r0, 8008512 <_printf_float+0x432>
 80084da:	f10a 33ff 	add.w	r3, sl, #4294967295
 80084de:	f108 0201 	add.w	r2, r8, #1
 80084e2:	4631      	mov	r1, r6
 80084e4:	4628      	mov	r0, r5
 80084e6:	47b8      	blx	r7
 80084e8:	3001      	adds	r0, #1
 80084ea:	d10e      	bne.n	800850a <_printf_float+0x42a>
 80084ec:	e657      	b.n	800819e <_printf_float+0xbe>
 80084ee:	2301      	movs	r3, #1
 80084f0:	4652      	mov	r2, sl
 80084f2:	4631      	mov	r1, r6
 80084f4:	4628      	mov	r0, r5
 80084f6:	47b8      	blx	r7
 80084f8:	3001      	adds	r0, #1
 80084fa:	f43f ae50 	beq.w	800819e <_printf_float+0xbe>
 80084fe:	f108 0801 	add.w	r8, r8, #1
 8008502:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008504:	3b01      	subs	r3, #1
 8008506:	4543      	cmp	r3, r8
 8008508:	dcf1      	bgt.n	80084ee <_printf_float+0x40e>
 800850a:	464b      	mov	r3, r9
 800850c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008510:	e6da      	b.n	80082c8 <_printf_float+0x1e8>
 8008512:	f04f 0800 	mov.w	r8, #0
 8008516:	f104 0a1a 	add.w	sl, r4, #26
 800851a:	e7f2      	b.n	8008502 <_printf_float+0x422>
 800851c:	2301      	movs	r3, #1
 800851e:	4642      	mov	r2, r8
 8008520:	e7df      	b.n	80084e2 <_printf_float+0x402>
 8008522:	2301      	movs	r3, #1
 8008524:	464a      	mov	r2, r9
 8008526:	4631      	mov	r1, r6
 8008528:	4628      	mov	r0, r5
 800852a:	47b8      	blx	r7
 800852c:	3001      	adds	r0, #1
 800852e:	f43f ae36 	beq.w	800819e <_printf_float+0xbe>
 8008532:	f108 0801 	add.w	r8, r8, #1
 8008536:	68e3      	ldr	r3, [r4, #12]
 8008538:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800853a:	1a5b      	subs	r3, r3, r1
 800853c:	4543      	cmp	r3, r8
 800853e:	dcf0      	bgt.n	8008522 <_printf_float+0x442>
 8008540:	e6f8      	b.n	8008334 <_printf_float+0x254>
 8008542:	f04f 0800 	mov.w	r8, #0
 8008546:	f104 0919 	add.w	r9, r4, #25
 800854a:	e7f4      	b.n	8008536 <_printf_float+0x456>

0800854c <_printf_common>:
 800854c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008550:	4616      	mov	r6, r2
 8008552:	4699      	mov	r9, r3
 8008554:	688a      	ldr	r2, [r1, #8]
 8008556:	690b      	ldr	r3, [r1, #16]
 8008558:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800855c:	4293      	cmp	r3, r2
 800855e:	bfb8      	it	lt
 8008560:	4613      	movlt	r3, r2
 8008562:	6033      	str	r3, [r6, #0]
 8008564:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008568:	4607      	mov	r7, r0
 800856a:	460c      	mov	r4, r1
 800856c:	b10a      	cbz	r2, 8008572 <_printf_common+0x26>
 800856e:	3301      	adds	r3, #1
 8008570:	6033      	str	r3, [r6, #0]
 8008572:	6823      	ldr	r3, [r4, #0]
 8008574:	0699      	lsls	r1, r3, #26
 8008576:	bf42      	ittt	mi
 8008578:	6833      	ldrmi	r3, [r6, #0]
 800857a:	3302      	addmi	r3, #2
 800857c:	6033      	strmi	r3, [r6, #0]
 800857e:	6825      	ldr	r5, [r4, #0]
 8008580:	f015 0506 	ands.w	r5, r5, #6
 8008584:	d106      	bne.n	8008594 <_printf_common+0x48>
 8008586:	f104 0a19 	add.w	sl, r4, #25
 800858a:	68e3      	ldr	r3, [r4, #12]
 800858c:	6832      	ldr	r2, [r6, #0]
 800858e:	1a9b      	subs	r3, r3, r2
 8008590:	42ab      	cmp	r3, r5
 8008592:	dc26      	bgt.n	80085e2 <_printf_common+0x96>
 8008594:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008598:	1e13      	subs	r3, r2, #0
 800859a:	6822      	ldr	r2, [r4, #0]
 800859c:	bf18      	it	ne
 800859e:	2301      	movne	r3, #1
 80085a0:	0692      	lsls	r2, r2, #26
 80085a2:	d42b      	bmi.n	80085fc <_printf_common+0xb0>
 80085a4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80085a8:	4649      	mov	r1, r9
 80085aa:	4638      	mov	r0, r7
 80085ac:	47c0      	blx	r8
 80085ae:	3001      	adds	r0, #1
 80085b0:	d01e      	beq.n	80085f0 <_printf_common+0xa4>
 80085b2:	6823      	ldr	r3, [r4, #0]
 80085b4:	6922      	ldr	r2, [r4, #16]
 80085b6:	f003 0306 	and.w	r3, r3, #6
 80085ba:	2b04      	cmp	r3, #4
 80085bc:	bf02      	ittt	eq
 80085be:	68e5      	ldreq	r5, [r4, #12]
 80085c0:	6833      	ldreq	r3, [r6, #0]
 80085c2:	1aed      	subeq	r5, r5, r3
 80085c4:	68a3      	ldr	r3, [r4, #8]
 80085c6:	bf0c      	ite	eq
 80085c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80085cc:	2500      	movne	r5, #0
 80085ce:	4293      	cmp	r3, r2
 80085d0:	bfc4      	itt	gt
 80085d2:	1a9b      	subgt	r3, r3, r2
 80085d4:	18ed      	addgt	r5, r5, r3
 80085d6:	2600      	movs	r6, #0
 80085d8:	341a      	adds	r4, #26
 80085da:	42b5      	cmp	r5, r6
 80085dc:	d11a      	bne.n	8008614 <_printf_common+0xc8>
 80085de:	2000      	movs	r0, #0
 80085e0:	e008      	b.n	80085f4 <_printf_common+0xa8>
 80085e2:	2301      	movs	r3, #1
 80085e4:	4652      	mov	r2, sl
 80085e6:	4649      	mov	r1, r9
 80085e8:	4638      	mov	r0, r7
 80085ea:	47c0      	blx	r8
 80085ec:	3001      	adds	r0, #1
 80085ee:	d103      	bne.n	80085f8 <_printf_common+0xac>
 80085f0:	f04f 30ff 	mov.w	r0, #4294967295
 80085f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085f8:	3501      	adds	r5, #1
 80085fa:	e7c6      	b.n	800858a <_printf_common+0x3e>
 80085fc:	18e1      	adds	r1, r4, r3
 80085fe:	1c5a      	adds	r2, r3, #1
 8008600:	2030      	movs	r0, #48	; 0x30
 8008602:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008606:	4422      	add	r2, r4
 8008608:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800860c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008610:	3302      	adds	r3, #2
 8008612:	e7c7      	b.n	80085a4 <_printf_common+0x58>
 8008614:	2301      	movs	r3, #1
 8008616:	4622      	mov	r2, r4
 8008618:	4649      	mov	r1, r9
 800861a:	4638      	mov	r0, r7
 800861c:	47c0      	blx	r8
 800861e:	3001      	adds	r0, #1
 8008620:	d0e6      	beq.n	80085f0 <_printf_common+0xa4>
 8008622:	3601      	adds	r6, #1
 8008624:	e7d9      	b.n	80085da <_printf_common+0x8e>
	...

08008628 <_printf_i>:
 8008628:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800862c:	7e0f      	ldrb	r7, [r1, #24]
 800862e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008630:	2f78      	cmp	r7, #120	; 0x78
 8008632:	4691      	mov	r9, r2
 8008634:	4680      	mov	r8, r0
 8008636:	460c      	mov	r4, r1
 8008638:	469a      	mov	sl, r3
 800863a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800863e:	d807      	bhi.n	8008650 <_printf_i+0x28>
 8008640:	2f62      	cmp	r7, #98	; 0x62
 8008642:	d80a      	bhi.n	800865a <_printf_i+0x32>
 8008644:	2f00      	cmp	r7, #0
 8008646:	f000 80d4 	beq.w	80087f2 <_printf_i+0x1ca>
 800864a:	2f58      	cmp	r7, #88	; 0x58
 800864c:	f000 80c0 	beq.w	80087d0 <_printf_i+0x1a8>
 8008650:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008654:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008658:	e03a      	b.n	80086d0 <_printf_i+0xa8>
 800865a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800865e:	2b15      	cmp	r3, #21
 8008660:	d8f6      	bhi.n	8008650 <_printf_i+0x28>
 8008662:	a101      	add	r1, pc, #4	; (adr r1, 8008668 <_printf_i+0x40>)
 8008664:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008668:	080086c1 	.word	0x080086c1
 800866c:	080086d5 	.word	0x080086d5
 8008670:	08008651 	.word	0x08008651
 8008674:	08008651 	.word	0x08008651
 8008678:	08008651 	.word	0x08008651
 800867c:	08008651 	.word	0x08008651
 8008680:	080086d5 	.word	0x080086d5
 8008684:	08008651 	.word	0x08008651
 8008688:	08008651 	.word	0x08008651
 800868c:	08008651 	.word	0x08008651
 8008690:	08008651 	.word	0x08008651
 8008694:	080087d9 	.word	0x080087d9
 8008698:	08008701 	.word	0x08008701
 800869c:	08008793 	.word	0x08008793
 80086a0:	08008651 	.word	0x08008651
 80086a4:	08008651 	.word	0x08008651
 80086a8:	080087fb 	.word	0x080087fb
 80086ac:	08008651 	.word	0x08008651
 80086b0:	08008701 	.word	0x08008701
 80086b4:	08008651 	.word	0x08008651
 80086b8:	08008651 	.word	0x08008651
 80086bc:	0800879b 	.word	0x0800879b
 80086c0:	682b      	ldr	r3, [r5, #0]
 80086c2:	1d1a      	adds	r2, r3, #4
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	602a      	str	r2, [r5, #0]
 80086c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80086cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80086d0:	2301      	movs	r3, #1
 80086d2:	e09f      	b.n	8008814 <_printf_i+0x1ec>
 80086d4:	6820      	ldr	r0, [r4, #0]
 80086d6:	682b      	ldr	r3, [r5, #0]
 80086d8:	0607      	lsls	r7, r0, #24
 80086da:	f103 0104 	add.w	r1, r3, #4
 80086de:	6029      	str	r1, [r5, #0]
 80086e0:	d501      	bpl.n	80086e6 <_printf_i+0xbe>
 80086e2:	681e      	ldr	r6, [r3, #0]
 80086e4:	e003      	b.n	80086ee <_printf_i+0xc6>
 80086e6:	0646      	lsls	r6, r0, #25
 80086e8:	d5fb      	bpl.n	80086e2 <_printf_i+0xba>
 80086ea:	f9b3 6000 	ldrsh.w	r6, [r3]
 80086ee:	2e00      	cmp	r6, #0
 80086f0:	da03      	bge.n	80086fa <_printf_i+0xd2>
 80086f2:	232d      	movs	r3, #45	; 0x2d
 80086f4:	4276      	negs	r6, r6
 80086f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80086fa:	485a      	ldr	r0, [pc, #360]	; (8008864 <_printf_i+0x23c>)
 80086fc:	230a      	movs	r3, #10
 80086fe:	e012      	b.n	8008726 <_printf_i+0xfe>
 8008700:	682b      	ldr	r3, [r5, #0]
 8008702:	6820      	ldr	r0, [r4, #0]
 8008704:	1d19      	adds	r1, r3, #4
 8008706:	6029      	str	r1, [r5, #0]
 8008708:	0605      	lsls	r5, r0, #24
 800870a:	d501      	bpl.n	8008710 <_printf_i+0xe8>
 800870c:	681e      	ldr	r6, [r3, #0]
 800870e:	e002      	b.n	8008716 <_printf_i+0xee>
 8008710:	0641      	lsls	r1, r0, #25
 8008712:	d5fb      	bpl.n	800870c <_printf_i+0xe4>
 8008714:	881e      	ldrh	r6, [r3, #0]
 8008716:	4853      	ldr	r0, [pc, #332]	; (8008864 <_printf_i+0x23c>)
 8008718:	2f6f      	cmp	r7, #111	; 0x6f
 800871a:	bf0c      	ite	eq
 800871c:	2308      	moveq	r3, #8
 800871e:	230a      	movne	r3, #10
 8008720:	2100      	movs	r1, #0
 8008722:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008726:	6865      	ldr	r5, [r4, #4]
 8008728:	60a5      	str	r5, [r4, #8]
 800872a:	2d00      	cmp	r5, #0
 800872c:	bfa2      	ittt	ge
 800872e:	6821      	ldrge	r1, [r4, #0]
 8008730:	f021 0104 	bicge.w	r1, r1, #4
 8008734:	6021      	strge	r1, [r4, #0]
 8008736:	b90e      	cbnz	r6, 800873c <_printf_i+0x114>
 8008738:	2d00      	cmp	r5, #0
 800873a:	d04b      	beq.n	80087d4 <_printf_i+0x1ac>
 800873c:	4615      	mov	r5, r2
 800873e:	fbb6 f1f3 	udiv	r1, r6, r3
 8008742:	fb03 6711 	mls	r7, r3, r1, r6
 8008746:	5dc7      	ldrb	r7, [r0, r7]
 8008748:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800874c:	4637      	mov	r7, r6
 800874e:	42bb      	cmp	r3, r7
 8008750:	460e      	mov	r6, r1
 8008752:	d9f4      	bls.n	800873e <_printf_i+0x116>
 8008754:	2b08      	cmp	r3, #8
 8008756:	d10b      	bne.n	8008770 <_printf_i+0x148>
 8008758:	6823      	ldr	r3, [r4, #0]
 800875a:	07de      	lsls	r6, r3, #31
 800875c:	d508      	bpl.n	8008770 <_printf_i+0x148>
 800875e:	6923      	ldr	r3, [r4, #16]
 8008760:	6861      	ldr	r1, [r4, #4]
 8008762:	4299      	cmp	r1, r3
 8008764:	bfde      	ittt	le
 8008766:	2330      	movle	r3, #48	; 0x30
 8008768:	f805 3c01 	strble.w	r3, [r5, #-1]
 800876c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008770:	1b52      	subs	r2, r2, r5
 8008772:	6122      	str	r2, [r4, #16]
 8008774:	f8cd a000 	str.w	sl, [sp]
 8008778:	464b      	mov	r3, r9
 800877a:	aa03      	add	r2, sp, #12
 800877c:	4621      	mov	r1, r4
 800877e:	4640      	mov	r0, r8
 8008780:	f7ff fee4 	bl	800854c <_printf_common>
 8008784:	3001      	adds	r0, #1
 8008786:	d14a      	bne.n	800881e <_printf_i+0x1f6>
 8008788:	f04f 30ff 	mov.w	r0, #4294967295
 800878c:	b004      	add	sp, #16
 800878e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008792:	6823      	ldr	r3, [r4, #0]
 8008794:	f043 0320 	orr.w	r3, r3, #32
 8008798:	6023      	str	r3, [r4, #0]
 800879a:	4833      	ldr	r0, [pc, #204]	; (8008868 <_printf_i+0x240>)
 800879c:	2778      	movs	r7, #120	; 0x78
 800879e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80087a2:	6823      	ldr	r3, [r4, #0]
 80087a4:	6829      	ldr	r1, [r5, #0]
 80087a6:	061f      	lsls	r7, r3, #24
 80087a8:	f851 6b04 	ldr.w	r6, [r1], #4
 80087ac:	d402      	bmi.n	80087b4 <_printf_i+0x18c>
 80087ae:	065f      	lsls	r7, r3, #25
 80087b0:	bf48      	it	mi
 80087b2:	b2b6      	uxthmi	r6, r6
 80087b4:	07df      	lsls	r7, r3, #31
 80087b6:	bf48      	it	mi
 80087b8:	f043 0320 	orrmi.w	r3, r3, #32
 80087bc:	6029      	str	r1, [r5, #0]
 80087be:	bf48      	it	mi
 80087c0:	6023      	strmi	r3, [r4, #0]
 80087c2:	b91e      	cbnz	r6, 80087cc <_printf_i+0x1a4>
 80087c4:	6823      	ldr	r3, [r4, #0]
 80087c6:	f023 0320 	bic.w	r3, r3, #32
 80087ca:	6023      	str	r3, [r4, #0]
 80087cc:	2310      	movs	r3, #16
 80087ce:	e7a7      	b.n	8008720 <_printf_i+0xf8>
 80087d0:	4824      	ldr	r0, [pc, #144]	; (8008864 <_printf_i+0x23c>)
 80087d2:	e7e4      	b.n	800879e <_printf_i+0x176>
 80087d4:	4615      	mov	r5, r2
 80087d6:	e7bd      	b.n	8008754 <_printf_i+0x12c>
 80087d8:	682b      	ldr	r3, [r5, #0]
 80087da:	6826      	ldr	r6, [r4, #0]
 80087dc:	6961      	ldr	r1, [r4, #20]
 80087de:	1d18      	adds	r0, r3, #4
 80087e0:	6028      	str	r0, [r5, #0]
 80087e2:	0635      	lsls	r5, r6, #24
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	d501      	bpl.n	80087ec <_printf_i+0x1c4>
 80087e8:	6019      	str	r1, [r3, #0]
 80087ea:	e002      	b.n	80087f2 <_printf_i+0x1ca>
 80087ec:	0670      	lsls	r0, r6, #25
 80087ee:	d5fb      	bpl.n	80087e8 <_printf_i+0x1c0>
 80087f0:	8019      	strh	r1, [r3, #0]
 80087f2:	2300      	movs	r3, #0
 80087f4:	6123      	str	r3, [r4, #16]
 80087f6:	4615      	mov	r5, r2
 80087f8:	e7bc      	b.n	8008774 <_printf_i+0x14c>
 80087fa:	682b      	ldr	r3, [r5, #0]
 80087fc:	1d1a      	adds	r2, r3, #4
 80087fe:	602a      	str	r2, [r5, #0]
 8008800:	681d      	ldr	r5, [r3, #0]
 8008802:	6862      	ldr	r2, [r4, #4]
 8008804:	2100      	movs	r1, #0
 8008806:	4628      	mov	r0, r5
 8008808:	f7f7 fce2 	bl	80001d0 <memchr>
 800880c:	b108      	cbz	r0, 8008812 <_printf_i+0x1ea>
 800880e:	1b40      	subs	r0, r0, r5
 8008810:	6060      	str	r0, [r4, #4]
 8008812:	6863      	ldr	r3, [r4, #4]
 8008814:	6123      	str	r3, [r4, #16]
 8008816:	2300      	movs	r3, #0
 8008818:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800881c:	e7aa      	b.n	8008774 <_printf_i+0x14c>
 800881e:	6923      	ldr	r3, [r4, #16]
 8008820:	462a      	mov	r2, r5
 8008822:	4649      	mov	r1, r9
 8008824:	4640      	mov	r0, r8
 8008826:	47d0      	blx	sl
 8008828:	3001      	adds	r0, #1
 800882a:	d0ad      	beq.n	8008788 <_printf_i+0x160>
 800882c:	6823      	ldr	r3, [r4, #0]
 800882e:	079b      	lsls	r3, r3, #30
 8008830:	d413      	bmi.n	800885a <_printf_i+0x232>
 8008832:	68e0      	ldr	r0, [r4, #12]
 8008834:	9b03      	ldr	r3, [sp, #12]
 8008836:	4298      	cmp	r0, r3
 8008838:	bfb8      	it	lt
 800883a:	4618      	movlt	r0, r3
 800883c:	e7a6      	b.n	800878c <_printf_i+0x164>
 800883e:	2301      	movs	r3, #1
 8008840:	4632      	mov	r2, r6
 8008842:	4649      	mov	r1, r9
 8008844:	4640      	mov	r0, r8
 8008846:	47d0      	blx	sl
 8008848:	3001      	adds	r0, #1
 800884a:	d09d      	beq.n	8008788 <_printf_i+0x160>
 800884c:	3501      	adds	r5, #1
 800884e:	68e3      	ldr	r3, [r4, #12]
 8008850:	9903      	ldr	r1, [sp, #12]
 8008852:	1a5b      	subs	r3, r3, r1
 8008854:	42ab      	cmp	r3, r5
 8008856:	dcf2      	bgt.n	800883e <_printf_i+0x216>
 8008858:	e7eb      	b.n	8008832 <_printf_i+0x20a>
 800885a:	2500      	movs	r5, #0
 800885c:	f104 0619 	add.w	r6, r4, #25
 8008860:	e7f5      	b.n	800884e <_printf_i+0x226>
 8008862:	bf00      	nop
 8008864:	0800ad8a 	.word	0x0800ad8a
 8008868:	0800ad9b 	.word	0x0800ad9b

0800886c <std>:
 800886c:	2300      	movs	r3, #0
 800886e:	b510      	push	{r4, lr}
 8008870:	4604      	mov	r4, r0
 8008872:	e9c0 3300 	strd	r3, r3, [r0]
 8008876:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800887a:	6083      	str	r3, [r0, #8]
 800887c:	8181      	strh	r1, [r0, #12]
 800887e:	6643      	str	r3, [r0, #100]	; 0x64
 8008880:	81c2      	strh	r2, [r0, #14]
 8008882:	6183      	str	r3, [r0, #24]
 8008884:	4619      	mov	r1, r3
 8008886:	2208      	movs	r2, #8
 8008888:	305c      	adds	r0, #92	; 0x5c
 800888a:	f000 f914 	bl	8008ab6 <memset>
 800888e:	4b0d      	ldr	r3, [pc, #52]	; (80088c4 <std+0x58>)
 8008890:	6263      	str	r3, [r4, #36]	; 0x24
 8008892:	4b0d      	ldr	r3, [pc, #52]	; (80088c8 <std+0x5c>)
 8008894:	62a3      	str	r3, [r4, #40]	; 0x28
 8008896:	4b0d      	ldr	r3, [pc, #52]	; (80088cc <std+0x60>)
 8008898:	62e3      	str	r3, [r4, #44]	; 0x2c
 800889a:	4b0d      	ldr	r3, [pc, #52]	; (80088d0 <std+0x64>)
 800889c:	6323      	str	r3, [r4, #48]	; 0x30
 800889e:	4b0d      	ldr	r3, [pc, #52]	; (80088d4 <std+0x68>)
 80088a0:	6224      	str	r4, [r4, #32]
 80088a2:	429c      	cmp	r4, r3
 80088a4:	d006      	beq.n	80088b4 <std+0x48>
 80088a6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80088aa:	4294      	cmp	r4, r2
 80088ac:	d002      	beq.n	80088b4 <std+0x48>
 80088ae:	33d0      	adds	r3, #208	; 0xd0
 80088b0:	429c      	cmp	r4, r3
 80088b2:	d105      	bne.n	80088c0 <std+0x54>
 80088b4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80088b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088bc:	f000 b978 	b.w	8008bb0 <__retarget_lock_init_recursive>
 80088c0:	bd10      	pop	{r4, pc}
 80088c2:	bf00      	nop
 80088c4:	08008a31 	.word	0x08008a31
 80088c8:	08008a53 	.word	0x08008a53
 80088cc:	08008a8b 	.word	0x08008a8b
 80088d0:	08008aaf 	.word	0x08008aaf
 80088d4:	200004e0 	.word	0x200004e0

080088d8 <stdio_exit_handler>:
 80088d8:	4a02      	ldr	r2, [pc, #8]	; (80088e4 <stdio_exit_handler+0xc>)
 80088da:	4903      	ldr	r1, [pc, #12]	; (80088e8 <stdio_exit_handler+0x10>)
 80088dc:	4803      	ldr	r0, [pc, #12]	; (80088ec <stdio_exit_handler+0x14>)
 80088de:	f000 b869 	b.w	80089b4 <_fwalk_sglue>
 80088e2:	bf00      	nop
 80088e4:	20000018 	.word	0x20000018
 80088e8:	0800a561 	.word	0x0800a561
 80088ec:	20000024 	.word	0x20000024

080088f0 <cleanup_stdio>:
 80088f0:	6841      	ldr	r1, [r0, #4]
 80088f2:	4b0c      	ldr	r3, [pc, #48]	; (8008924 <cleanup_stdio+0x34>)
 80088f4:	4299      	cmp	r1, r3
 80088f6:	b510      	push	{r4, lr}
 80088f8:	4604      	mov	r4, r0
 80088fa:	d001      	beq.n	8008900 <cleanup_stdio+0x10>
 80088fc:	f001 fe30 	bl	800a560 <_fflush_r>
 8008900:	68a1      	ldr	r1, [r4, #8]
 8008902:	4b09      	ldr	r3, [pc, #36]	; (8008928 <cleanup_stdio+0x38>)
 8008904:	4299      	cmp	r1, r3
 8008906:	d002      	beq.n	800890e <cleanup_stdio+0x1e>
 8008908:	4620      	mov	r0, r4
 800890a:	f001 fe29 	bl	800a560 <_fflush_r>
 800890e:	68e1      	ldr	r1, [r4, #12]
 8008910:	4b06      	ldr	r3, [pc, #24]	; (800892c <cleanup_stdio+0x3c>)
 8008912:	4299      	cmp	r1, r3
 8008914:	d004      	beq.n	8008920 <cleanup_stdio+0x30>
 8008916:	4620      	mov	r0, r4
 8008918:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800891c:	f001 be20 	b.w	800a560 <_fflush_r>
 8008920:	bd10      	pop	{r4, pc}
 8008922:	bf00      	nop
 8008924:	200004e0 	.word	0x200004e0
 8008928:	20000548 	.word	0x20000548
 800892c:	200005b0 	.word	0x200005b0

08008930 <global_stdio_init.part.0>:
 8008930:	b510      	push	{r4, lr}
 8008932:	4b0b      	ldr	r3, [pc, #44]	; (8008960 <global_stdio_init.part.0+0x30>)
 8008934:	4c0b      	ldr	r4, [pc, #44]	; (8008964 <global_stdio_init.part.0+0x34>)
 8008936:	4a0c      	ldr	r2, [pc, #48]	; (8008968 <global_stdio_init.part.0+0x38>)
 8008938:	601a      	str	r2, [r3, #0]
 800893a:	4620      	mov	r0, r4
 800893c:	2200      	movs	r2, #0
 800893e:	2104      	movs	r1, #4
 8008940:	f7ff ff94 	bl	800886c <std>
 8008944:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008948:	2201      	movs	r2, #1
 800894a:	2109      	movs	r1, #9
 800894c:	f7ff ff8e 	bl	800886c <std>
 8008950:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008954:	2202      	movs	r2, #2
 8008956:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800895a:	2112      	movs	r1, #18
 800895c:	f7ff bf86 	b.w	800886c <std>
 8008960:	20000618 	.word	0x20000618
 8008964:	200004e0 	.word	0x200004e0
 8008968:	080088d9 	.word	0x080088d9

0800896c <__sfp_lock_acquire>:
 800896c:	4801      	ldr	r0, [pc, #4]	; (8008974 <__sfp_lock_acquire+0x8>)
 800896e:	f000 b920 	b.w	8008bb2 <__retarget_lock_acquire_recursive>
 8008972:	bf00      	nop
 8008974:	20000621 	.word	0x20000621

08008978 <__sfp_lock_release>:
 8008978:	4801      	ldr	r0, [pc, #4]	; (8008980 <__sfp_lock_release+0x8>)
 800897a:	f000 b91b 	b.w	8008bb4 <__retarget_lock_release_recursive>
 800897e:	bf00      	nop
 8008980:	20000621 	.word	0x20000621

08008984 <__sinit>:
 8008984:	b510      	push	{r4, lr}
 8008986:	4604      	mov	r4, r0
 8008988:	f7ff fff0 	bl	800896c <__sfp_lock_acquire>
 800898c:	6a23      	ldr	r3, [r4, #32]
 800898e:	b11b      	cbz	r3, 8008998 <__sinit+0x14>
 8008990:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008994:	f7ff bff0 	b.w	8008978 <__sfp_lock_release>
 8008998:	4b04      	ldr	r3, [pc, #16]	; (80089ac <__sinit+0x28>)
 800899a:	6223      	str	r3, [r4, #32]
 800899c:	4b04      	ldr	r3, [pc, #16]	; (80089b0 <__sinit+0x2c>)
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d1f5      	bne.n	8008990 <__sinit+0xc>
 80089a4:	f7ff ffc4 	bl	8008930 <global_stdio_init.part.0>
 80089a8:	e7f2      	b.n	8008990 <__sinit+0xc>
 80089aa:	bf00      	nop
 80089ac:	080088f1 	.word	0x080088f1
 80089b0:	20000618 	.word	0x20000618

080089b4 <_fwalk_sglue>:
 80089b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089b8:	4607      	mov	r7, r0
 80089ba:	4688      	mov	r8, r1
 80089bc:	4614      	mov	r4, r2
 80089be:	2600      	movs	r6, #0
 80089c0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80089c4:	f1b9 0901 	subs.w	r9, r9, #1
 80089c8:	d505      	bpl.n	80089d6 <_fwalk_sglue+0x22>
 80089ca:	6824      	ldr	r4, [r4, #0]
 80089cc:	2c00      	cmp	r4, #0
 80089ce:	d1f7      	bne.n	80089c0 <_fwalk_sglue+0xc>
 80089d0:	4630      	mov	r0, r6
 80089d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80089d6:	89ab      	ldrh	r3, [r5, #12]
 80089d8:	2b01      	cmp	r3, #1
 80089da:	d907      	bls.n	80089ec <_fwalk_sglue+0x38>
 80089dc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80089e0:	3301      	adds	r3, #1
 80089e2:	d003      	beq.n	80089ec <_fwalk_sglue+0x38>
 80089e4:	4629      	mov	r1, r5
 80089e6:	4638      	mov	r0, r7
 80089e8:	47c0      	blx	r8
 80089ea:	4306      	orrs	r6, r0
 80089ec:	3568      	adds	r5, #104	; 0x68
 80089ee:	e7e9      	b.n	80089c4 <_fwalk_sglue+0x10>

080089f0 <siprintf>:
 80089f0:	b40e      	push	{r1, r2, r3}
 80089f2:	b500      	push	{lr}
 80089f4:	b09c      	sub	sp, #112	; 0x70
 80089f6:	ab1d      	add	r3, sp, #116	; 0x74
 80089f8:	9002      	str	r0, [sp, #8]
 80089fa:	9006      	str	r0, [sp, #24]
 80089fc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008a00:	4809      	ldr	r0, [pc, #36]	; (8008a28 <siprintf+0x38>)
 8008a02:	9107      	str	r1, [sp, #28]
 8008a04:	9104      	str	r1, [sp, #16]
 8008a06:	4909      	ldr	r1, [pc, #36]	; (8008a2c <siprintf+0x3c>)
 8008a08:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a0c:	9105      	str	r1, [sp, #20]
 8008a0e:	6800      	ldr	r0, [r0, #0]
 8008a10:	9301      	str	r3, [sp, #4]
 8008a12:	a902      	add	r1, sp, #8
 8008a14:	f001 fc20 	bl	800a258 <_svfiprintf_r>
 8008a18:	9b02      	ldr	r3, [sp, #8]
 8008a1a:	2200      	movs	r2, #0
 8008a1c:	701a      	strb	r2, [r3, #0]
 8008a1e:	b01c      	add	sp, #112	; 0x70
 8008a20:	f85d eb04 	ldr.w	lr, [sp], #4
 8008a24:	b003      	add	sp, #12
 8008a26:	4770      	bx	lr
 8008a28:	20000070 	.word	0x20000070
 8008a2c:	ffff0208 	.word	0xffff0208

08008a30 <__sread>:
 8008a30:	b510      	push	{r4, lr}
 8008a32:	460c      	mov	r4, r1
 8008a34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a38:	f000 f86c 	bl	8008b14 <_read_r>
 8008a3c:	2800      	cmp	r0, #0
 8008a3e:	bfab      	itete	ge
 8008a40:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008a42:	89a3      	ldrhlt	r3, [r4, #12]
 8008a44:	181b      	addge	r3, r3, r0
 8008a46:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008a4a:	bfac      	ite	ge
 8008a4c:	6563      	strge	r3, [r4, #84]	; 0x54
 8008a4e:	81a3      	strhlt	r3, [r4, #12]
 8008a50:	bd10      	pop	{r4, pc}

08008a52 <__swrite>:
 8008a52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a56:	461f      	mov	r7, r3
 8008a58:	898b      	ldrh	r3, [r1, #12]
 8008a5a:	05db      	lsls	r3, r3, #23
 8008a5c:	4605      	mov	r5, r0
 8008a5e:	460c      	mov	r4, r1
 8008a60:	4616      	mov	r6, r2
 8008a62:	d505      	bpl.n	8008a70 <__swrite+0x1e>
 8008a64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a68:	2302      	movs	r3, #2
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	f000 f840 	bl	8008af0 <_lseek_r>
 8008a70:	89a3      	ldrh	r3, [r4, #12]
 8008a72:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a76:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008a7a:	81a3      	strh	r3, [r4, #12]
 8008a7c:	4632      	mov	r2, r6
 8008a7e:	463b      	mov	r3, r7
 8008a80:	4628      	mov	r0, r5
 8008a82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a86:	f000 b857 	b.w	8008b38 <_write_r>

08008a8a <__sseek>:
 8008a8a:	b510      	push	{r4, lr}
 8008a8c:	460c      	mov	r4, r1
 8008a8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a92:	f000 f82d 	bl	8008af0 <_lseek_r>
 8008a96:	1c43      	adds	r3, r0, #1
 8008a98:	89a3      	ldrh	r3, [r4, #12]
 8008a9a:	bf15      	itete	ne
 8008a9c:	6560      	strne	r0, [r4, #84]	; 0x54
 8008a9e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008aa2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008aa6:	81a3      	strheq	r3, [r4, #12]
 8008aa8:	bf18      	it	ne
 8008aaa:	81a3      	strhne	r3, [r4, #12]
 8008aac:	bd10      	pop	{r4, pc}

08008aae <__sclose>:
 8008aae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ab2:	f000 b80d 	b.w	8008ad0 <_close_r>

08008ab6 <memset>:
 8008ab6:	4402      	add	r2, r0
 8008ab8:	4603      	mov	r3, r0
 8008aba:	4293      	cmp	r3, r2
 8008abc:	d100      	bne.n	8008ac0 <memset+0xa>
 8008abe:	4770      	bx	lr
 8008ac0:	f803 1b01 	strb.w	r1, [r3], #1
 8008ac4:	e7f9      	b.n	8008aba <memset+0x4>
	...

08008ac8 <_localeconv_r>:
 8008ac8:	4800      	ldr	r0, [pc, #0]	; (8008acc <_localeconv_r+0x4>)
 8008aca:	4770      	bx	lr
 8008acc:	20000164 	.word	0x20000164

08008ad0 <_close_r>:
 8008ad0:	b538      	push	{r3, r4, r5, lr}
 8008ad2:	4d06      	ldr	r5, [pc, #24]	; (8008aec <_close_r+0x1c>)
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	4604      	mov	r4, r0
 8008ad8:	4608      	mov	r0, r1
 8008ada:	602b      	str	r3, [r5, #0]
 8008adc:	f7f9 f96f 	bl	8001dbe <_close>
 8008ae0:	1c43      	adds	r3, r0, #1
 8008ae2:	d102      	bne.n	8008aea <_close_r+0x1a>
 8008ae4:	682b      	ldr	r3, [r5, #0]
 8008ae6:	b103      	cbz	r3, 8008aea <_close_r+0x1a>
 8008ae8:	6023      	str	r3, [r4, #0]
 8008aea:	bd38      	pop	{r3, r4, r5, pc}
 8008aec:	2000061c 	.word	0x2000061c

08008af0 <_lseek_r>:
 8008af0:	b538      	push	{r3, r4, r5, lr}
 8008af2:	4d07      	ldr	r5, [pc, #28]	; (8008b10 <_lseek_r+0x20>)
 8008af4:	4604      	mov	r4, r0
 8008af6:	4608      	mov	r0, r1
 8008af8:	4611      	mov	r1, r2
 8008afa:	2200      	movs	r2, #0
 8008afc:	602a      	str	r2, [r5, #0]
 8008afe:	461a      	mov	r2, r3
 8008b00:	f7f9 f984 	bl	8001e0c <_lseek>
 8008b04:	1c43      	adds	r3, r0, #1
 8008b06:	d102      	bne.n	8008b0e <_lseek_r+0x1e>
 8008b08:	682b      	ldr	r3, [r5, #0]
 8008b0a:	b103      	cbz	r3, 8008b0e <_lseek_r+0x1e>
 8008b0c:	6023      	str	r3, [r4, #0]
 8008b0e:	bd38      	pop	{r3, r4, r5, pc}
 8008b10:	2000061c 	.word	0x2000061c

08008b14 <_read_r>:
 8008b14:	b538      	push	{r3, r4, r5, lr}
 8008b16:	4d07      	ldr	r5, [pc, #28]	; (8008b34 <_read_r+0x20>)
 8008b18:	4604      	mov	r4, r0
 8008b1a:	4608      	mov	r0, r1
 8008b1c:	4611      	mov	r1, r2
 8008b1e:	2200      	movs	r2, #0
 8008b20:	602a      	str	r2, [r5, #0]
 8008b22:	461a      	mov	r2, r3
 8008b24:	f7f9 f912 	bl	8001d4c <_read>
 8008b28:	1c43      	adds	r3, r0, #1
 8008b2a:	d102      	bne.n	8008b32 <_read_r+0x1e>
 8008b2c:	682b      	ldr	r3, [r5, #0]
 8008b2e:	b103      	cbz	r3, 8008b32 <_read_r+0x1e>
 8008b30:	6023      	str	r3, [r4, #0]
 8008b32:	bd38      	pop	{r3, r4, r5, pc}
 8008b34:	2000061c 	.word	0x2000061c

08008b38 <_write_r>:
 8008b38:	b538      	push	{r3, r4, r5, lr}
 8008b3a:	4d07      	ldr	r5, [pc, #28]	; (8008b58 <_write_r+0x20>)
 8008b3c:	4604      	mov	r4, r0
 8008b3e:	4608      	mov	r0, r1
 8008b40:	4611      	mov	r1, r2
 8008b42:	2200      	movs	r2, #0
 8008b44:	602a      	str	r2, [r5, #0]
 8008b46:	461a      	mov	r2, r3
 8008b48:	f7f9 f91d 	bl	8001d86 <_write>
 8008b4c:	1c43      	adds	r3, r0, #1
 8008b4e:	d102      	bne.n	8008b56 <_write_r+0x1e>
 8008b50:	682b      	ldr	r3, [r5, #0]
 8008b52:	b103      	cbz	r3, 8008b56 <_write_r+0x1e>
 8008b54:	6023      	str	r3, [r4, #0]
 8008b56:	bd38      	pop	{r3, r4, r5, pc}
 8008b58:	2000061c 	.word	0x2000061c

08008b5c <__errno>:
 8008b5c:	4b01      	ldr	r3, [pc, #4]	; (8008b64 <__errno+0x8>)
 8008b5e:	6818      	ldr	r0, [r3, #0]
 8008b60:	4770      	bx	lr
 8008b62:	bf00      	nop
 8008b64:	20000070 	.word	0x20000070

08008b68 <__libc_init_array>:
 8008b68:	b570      	push	{r4, r5, r6, lr}
 8008b6a:	4d0d      	ldr	r5, [pc, #52]	; (8008ba0 <__libc_init_array+0x38>)
 8008b6c:	4c0d      	ldr	r4, [pc, #52]	; (8008ba4 <__libc_init_array+0x3c>)
 8008b6e:	1b64      	subs	r4, r4, r5
 8008b70:	10a4      	asrs	r4, r4, #2
 8008b72:	2600      	movs	r6, #0
 8008b74:	42a6      	cmp	r6, r4
 8008b76:	d109      	bne.n	8008b8c <__libc_init_array+0x24>
 8008b78:	4d0b      	ldr	r5, [pc, #44]	; (8008ba8 <__libc_init_array+0x40>)
 8008b7a:	4c0c      	ldr	r4, [pc, #48]	; (8008bac <__libc_init_array+0x44>)
 8008b7c:	f002 f894 	bl	800aca8 <_init>
 8008b80:	1b64      	subs	r4, r4, r5
 8008b82:	10a4      	asrs	r4, r4, #2
 8008b84:	2600      	movs	r6, #0
 8008b86:	42a6      	cmp	r6, r4
 8008b88:	d105      	bne.n	8008b96 <__libc_init_array+0x2e>
 8008b8a:	bd70      	pop	{r4, r5, r6, pc}
 8008b8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b90:	4798      	blx	r3
 8008b92:	3601      	adds	r6, #1
 8008b94:	e7ee      	b.n	8008b74 <__libc_init_array+0xc>
 8008b96:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b9a:	4798      	blx	r3
 8008b9c:	3601      	adds	r6, #1
 8008b9e:	e7f2      	b.n	8008b86 <__libc_init_array+0x1e>
 8008ba0:	0800b0f4 	.word	0x0800b0f4
 8008ba4:	0800b0f4 	.word	0x0800b0f4
 8008ba8:	0800b0f4 	.word	0x0800b0f4
 8008bac:	0800b0f8 	.word	0x0800b0f8

08008bb0 <__retarget_lock_init_recursive>:
 8008bb0:	4770      	bx	lr

08008bb2 <__retarget_lock_acquire_recursive>:
 8008bb2:	4770      	bx	lr

08008bb4 <__retarget_lock_release_recursive>:
 8008bb4:	4770      	bx	lr

08008bb6 <quorem>:
 8008bb6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bba:	6903      	ldr	r3, [r0, #16]
 8008bbc:	690c      	ldr	r4, [r1, #16]
 8008bbe:	42a3      	cmp	r3, r4
 8008bc0:	4607      	mov	r7, r0
 8008bc2:	db7e      	blt.n	8008cc2 <quorem+0x10c>
 8008bc4:	3c01      	subs	r4, #1
 8008bc6:	f101 0814 	add.w	r8, r1, #20
 8008bca:	f100 0514 	add.w	r5, r0, #20
 8008bce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008bd2:	9301      	str	r3, [sp, #4]
 8008bd4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008bd8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008bdc:	3301      	adds	r3, #1
 8008bde:	429a      	cmp	r2, r3
 8008be0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008be4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008be8:	fbb2 f6f3 	udiv	r6, r2, r3
 8008bec:	d331      	bcc.n	8008c52 <quorem+0x9c>
 8008bee:	f04f 0e00 	mov.w	lr, #0
 8008bf2:	4640      	mov	r0, r8
 8008bf4:	46ac      	mov	ip, r5
 8008bf6:	46f2      	mov	sl, lr
 8008bf8:	f850 2b04 	ldr.w	r2, [r0], #4
 8008bfc:	b293      	uxth	r3, r2
 8008bfe:	fb06 e303 	mla	r3, r6, r3, lr
 8008c02:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008c06:	0c1a      	lsrs	r2, r3, #16
 8008c08:	b29b      	uxth	r3, r3
 8008c0a:	ebaa 0303 	sub.w	r3, sl, r3
 8008c0e:	f8dc a000 	ldr.w	sl, [ip]
 8008c12:	fa13 f38a 	uxtah	r3, r3, sl
 8008c16:	fb06 220e 	mla	r2, r6, lr, r2
 8008c1a:	9300      	str	r3, [sp, #0]
 8008c1c:	9b00      	ldr	r3, [sp, #0]
 8008c1e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008c22:	b292      	uxth	r2, r2
 8008c24:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008c28:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008c2c:	f8bd 3000 	ldrh.w	r3, [sp]
 8008c30:	4581      	cmp	r9, r0
 8008c32:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008c36:	f84c 3b04 	str.w	r3, [ip], #4
 8008c3a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008c3e:	d2db      	bcs.n	8008bf8 <quorem+0x42>
 8008c40:	f855 300b 	ldr.w	r3, [r5, fp]
 8008c44:	b92b      	cbnz	r3, 8008c52 <quorem+0x9c>
 8008c46:	9b01      	ldr	r3, [sp, #4]
 8008c48:	3b04      	subs	r3, #4
 8008c4a:	429d      	cmp	r5, r3
 8008c4c:	461a      	mov	r2, r3
 8008c4e:	d32c      	bcc.n	8008caa <quorem+0xf4>
 8008c50:	613c      	str	r4, [r7, #16]
 8008c52:	4638      	mov	r0, r7
 8008c54:	f001 f9a6 	bl	8009fa4 <__mcmp>
 8008c58:	2800      	cmp	r0, #0
 8008c5a:	db22      	blt.n	8008ca2 <quorem+0xec>
 8008c5c:	3601      	adds	r6, #1
 8008c5e:	4629      	mov	r1, r5
 8008c60:	2000      	movs	r0, #0
 8008c62:	f858 2b04 	ldr.w	r2, [r8], #4
 8008c66:	f8d1 c000 	ldr.w	ip, [r1]
 8008c6a:	b293      	uxth	r3, r2
 8008c6c:	1ac3      	subs	r3, r0, r3
 8008c6e:	0c12      	lsrs	r2, r2, #16
 8008c70:	fa13 f38c 	uxtah	r3, r3, ip
 8008c74:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8008c78:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008c7c:	b29b      	uxth	r3, r3
 8008c7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008c82:	45c1      	cmp	r9, r8
 8008c84:	f841 3b04 	str.w	r3, [r1], #4
 8008c88:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008c8c:	d2e9      	bcs.n	8008c62 <quorem+0xac>
 8008c8e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008c92:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008c96:	b922      	cbnz	r2, 8008ca2 <quorem+0xec>
 8008c98:	3b04      	subs	r3, #4
 8008c9a:	429d      	cmp	r5, r3
 8008c9c:	461a      	mov	r2, r3
 8008c9e:	d30a      	bcc.n	8008cb6 <quorem+0x100>
 8008ca0:	613c      	str	r4, [r7, #16]
 8008ca2:	4630      	mov	r0, r6
 8008ca4:	b003      	add	sp, #12
 8008ca6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008caa:	6812      	ldr	r2, [r2, #0]
 8008cac:	3b04      	subs	r3, #4
 8008cae:	2a00      	cmp	r2, #0
 8008cb0:	d1ce      	bne.n	8008c50 <quorem+0x9a>
 8008cb2:	3c01      	subs	r4, #1
 8008cb4:	e7c9      	b.n	8008c4a <quorem+0x94>
 8008cb6:	6812      	ldr	r2, [r2, #0]
 8008cb8:	3b04      	subs	r3, #4
 8008cba:	2a00      	cmp	r2, #0
 8008cbc:	d1f0      	bne.n	8008ca0 <quorem+0xea>
 8008cbe:	3c01      	subs	r4, #1
 8008cc0:	e7eb      	b.n	8008c9a <quorem+0xe4>
 8008cc2:	2000      	movs	r0, #0
 8008cc4:	e7ee      	b.n	8008ca4 <quorem+0xee>
	...

08008cc8 <_dtoa_r>:
 8008cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ccc:	ed2d 8b04 	vpush	{d8-d9}
 8008cd0:	69c5      	ldr	r5, [r0, #28]
 8008cd2:	b093      	sub	sp, #76	; 0x4c
 8008cd4:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008cd8:	ec57 6b10 	vmov	r6, r7, d0
 8008cdc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008ce0:	9107      	str	r1, [sp, #28]
 8008ce2:	4604      	mov	r4, r0
 8008ce4:	920a      	str	r2, [sp, #40]	; 0x28
 8008ce6:	930d      	str	r3, [sp, #52]	; 0x34
 8008ce8:	b975      	cbnz	r5, 8008d08 <_dtoa_r+0x40>
 8008cea:	2010      	movs	r0, #16
 8008cec:	f000 fe2a 	bl	8009944 <malloc>
 8008cf0:	4602      	mov	r2, r0
 8008cf2:	61e0      	str	r0, [r4, #28]
 8008cf4:	b920      	cbnz	r0, 8008d00 <_dtoa_r+0x38>
 8008cf6:	4bae      	ldr	r3, [pc, #696]	; (8008fb0 <_dtoa_r+0x2e8>)
 8008cf8:	21ef      	movs	r1, #239	; 0xef
 8008cfa:	48ae      	ldr	r0, [pc, #696]	; (8008fb4 <_dtoa_r+0x2ec>)
 8008cfc:	f001 fc90 	bl	800a620 <__assert_func>
 8008d00:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008d04:	6005      	str	r5, [r0, #0]
 8008d06:	60c5      	str	r5, [r0, #12]
 8008d08:	69e3      	ldr	r3, [r4, #28]
 8008d0a:	6819      	ldr	r1, [r3, #0]
 8008d0c:	b151      	cbz	r1, 8008d24 <_dtoa_r+0x5c>
 8008d0e:	685a      	ldr	r2, [r3, #4]
 8008d10:	604a      	str	r2, [r1, #4]
 8008d12:	2301      	movs	r3, #1
 8008d14:	4093      	lsls	r3, r2
 8008d16:	608b      	str	r3, [r1, #8]
 8008d18:	4620      	mov	r0, r4
 8008d1a:	f000 ff07 	bl	8009b2c <_Bfree>
 8008d1e:	69e3      	ldr	r3, [r4, #28]
 8008d20:	2200      	movs	r2, #0
 8008d22:	601a      	str	r2, [r3, #0]
 8008d24:	1e3b      	subs	r3, r7, #0
 8008d26:	bfbb      	ittet	lt
 8008d28:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008d2c:	9303      	strlt	r3, [sp, #12]
 8008d2e:	2300      	movge	r3, #0
 8008d30:	2201      	movlt	r2, #1
 8008d32:	bfac      	ite	ge
 8008d34:	f8c8 3000 	strge.w	r3, [r8]
 8008d38:	f8c8 2000 	strlt.w	r2, [r8]
 8008d3c:	4b9e      	ldr	r3, [pc, #632]	; (8008fb8 <_dtoa_r+0x2f0>)
 8008d3e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8008d42:	ea33 0308 	bics.w	r3, r3, r8
 8008d46:	d11b      	bne.n	8008d80 <_dtoa_r+0xb8>
 8008d48:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008d4a:	f242 730f 	movw	r3, #9999	; 0x270f
 8008d4e:	6013      	str	r3, [r2, #0]
 8008d50:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8008d54:	4333      	orrs	r3, r6
 8008d56:	f000 8593 	beq.w	8009880 <_dtoa_r+0xbb8>
 8008d5a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d5c:	b963      	cbnz	r3, 8008d78 <_dtoa_r+0xb0>
 8008d5e:	4b97      	ldr	r3, [pc, #604]	; (8008fbc <_dtoa_r+0x2f4>)
 8008d60:	e027      	b.n	8008db2 <_dtoa_r+0xea>
 8008d62:	4b97      	ldr	r3, [pc, #604]	; (8008fc0 <_dtoa_r+0x2f8>)
 8008d64:	9300      	str	r3, [sp, #0]
 8008d66:	3308      	adds	r3, #8
 8008d68:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008d6a:	6013      	str	r3, [r2, #0]
 8008d6c:	9800      	ldr	r0, [sp, #0]
 8008d6e:	b013      	add	sp, #76	; 0x4c
 8008d70:	ecbd 8b04 	vpop	{d8-d9}
 8008d74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d78:	4b90      	ldr	r3, [pc, #576]	; (8008fbc <_dtoa_r+0x2f4>)
 8008d7a:	9300      	str	r3, [sp, #0]
 8008d7c:	3303      	adds	r3, #3
 8008d7e:	e7f3      	b.n	8008d68 <_dtoa_r+0xa0>
 8008d80:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008d84:	2200      	movs	r2, #0
 8008d86:	ec51 0b17 	vmov	r0, r1, d7
 8008d8a:	eeb0 8a47 	vmov.f32	s16, s14
 8008d8e:	eef0 8a67 	vmov.f32	s17, s15
 8008d92:	2300      	movs	r3, #0
 8008d94:	f7f7 fe98 	bl	8000ac8 <__aeabi_dcmpeq>
 8008d98:	4681      	mov	r9, r0
 8008d9a:	b160      	cbz	r0, 8008db6 <_dtoa_r+0xee>
 8008d9c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008d9e:	2301      	movs	r3, #1
 8008da0:	6013      	str	r3, [r2, #0]
 8008da2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	f000 8568 	beq.w	800987a <_dtoa_r+0xbb2>
 8008daa:	4b86      	ldr	r3, [pc, #536]	; (8008fc4 <_dtoa_r+0x2fc>)
 8008dac:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008dae:	6013      	str	r3, [r2, #0]
 8008db0:	3b01      	subs	r3, #1
 8008db2:	9300      	str	r3, [sp, #0]
 8008db4:	e7da      	b.n	8008d6c <_dtoa_r+0xa4>
 8008db6:	aa10      	add	r2, sp, #64	; 0x40
 8008db8:	a911      	add	r1, sp, #68	; 0x44
 8008dba:	4620      	mov	r0, r4
 8008dbc:	eeb0 0a48 	vmov.f32	s0, s16
 8008dc0:	eef0 0a68 	vmov.f32	s1, s17
 8008dc4:	f001 f994 	bl	800a0f0 <__d2b>
 8008dc8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8008dcc:	4682      	mov	sl, r0
 8008dce:	2d00      	cmp	r5, #0
 8008dd0:	d07f      	beq.n	8008ed2 <_dtoa_r+0x20a>
 8008dd2:	ee18 3a90 	vmov	r3, s17
 8008dd6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008dda:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8008dde:	ec51 0b18 	vmov	r0, r1, d8
 8008de2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008de6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008dea:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8008dee:	4619      	mov	r1, r3
 8008df0:	2200      	movs	r2, #0
 8008df2:	4b75      	ldr	r3, [pc, #468]	; (8008fc8 <_dtoa_r+0x300>)
 8008df4:	f7f7 fa48 	bl	8000288 <__aeabi_dsub>
 8008df8:	a367      	add	r3, pc, #412	; (adr r3, 8008f98 <_dtoa_r+0x2d0>)
 8008dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dfe:	f7f7 fbfb 	bl	80005f8 <__aeabi_dmul>
 8008e02:	a367      	add	r3, pc, #412	; (adr r3, 8008fa0 <_dtoa_r+0x2d8>)
 8008e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e08:	f7f7 fa40 	bl	800028c <__adddf3>
 8008e0c:	4606      	mov	r6, r0
 8008e0e:	4628      	mov	r0, r5
 8008e10:	460f      	mov	r7, r1
 8008e12:	f7f7 fb87 	bl	8000524 <__aeabi_i2d>
 8008e16:	a364      	add	r3, pc, #400	; (adr r3, 8008fa8 <_dtoa_r+0x2e0>)
 8008e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e1c:	f7f7 fbec 	bl	80005f8 <__aeabi_dmul>
 8008e20:	4602      	mov	r2, r0
 8008e22:	460b      	mov	r3, r1
 8008e24:	4630      	mov	r0, r6
 8008e26:	4639      	mov	r1, r7
 8008e28:	f7f7 fa30 	bl	800028c <__adddf3>
 8008e2c:	4606      	mov	r6, r0
 8008e2e:	460f      	mov	r7, r1
 8008e30:	f7f7 fe92 	bl	8000b58 <__aeabi_d2iz>
 8008e34:	2200      	movs	r2, #0
 8008e36:	4683      	mov	fp, r0
 8008e38:	2300      	movs	r3, #0
 8008e3a:	4630      	mov	r0, r6
 8008e3c:	4639      	mov	r1, r7
 8008e3e:	f7f7 fe4d 	bl	8000adc <__aeabi_dcmplt>
 8008e42:	b148      	cbz	r0, 8008e58 <_dtoa_r+0x190>
 8008e44:	4658      	mov	r0, fp
 8008e46:	f7f7 fb6d 	bl	8000524 <__aeabi_i2d>
 8008e4a:	4632      	mov	r2, r6
 8008e4c:	463b      	mov	r3, r7
 8008e4e:	f7f7 fe3b 	bl	8000ac8 <__aeabi_dcmpeq>
 8008e52:	b908      	cbnz	r0, 8008e58 <_dtoa_r+0x190>
 8008e54:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008e58:	f1bb 0f16 	cmp.w	fp, #22
 8008e5c:	d857      	bhi.n	8008f0e <_dtoa_r+0x246>
 8008e5e:	4b5b      	ldr	r3, [pc, #364]	; (8008fcc <_dtoa_r+0x304>)
 8008e60:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e68:	ec51 0b18 	vmov	r0, r1, d8
 8008e6c:	f7f7 fe36 	bl	8000adc <__aeabi_dcmplt>
 8008e70:	2800      	cmp	r0, #0
 8008e72:	d04e      	beq.n	8008f12 <_dtoa_r+0x24a>
 8008e74:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008e78:	2300      	movs	r3, #0
 8008e7a:	930c      	str	r3, [sp, #48]	; 0x30
 8008e7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008e7e:	1b5b      	subs	r3, r3, r5
 8008e80:	1e5a      	subs	r2, r3, #1
 8008e82:	bf45      	ittet	mi
 8008e84:	f1c3 0301 	rsbmi	r3, r3, #1
 8008e88:	9305      	strmi	r3, [sp, #20]
 8008e8a:	2300      	movpl	r3, #0
 8008e8c:	2300      	movmi	r3, #0
 8008e8e:	9206      	str	r2, [sp, #24]
 8008e90:	bf54      	ite	pl
 8008e92:	9305      	strpl	r3, [sp, #20]
 8008e94:	9306      	strmi	r3, [sp, #24]
 8008e96:	f1bb 0f00 	cmp.w	fp, #0
 8008e9a:	db3c      	blt.n	8008f16 <_dtoa_r+0x24e>
 8008e9c:	9b06      	ldr	r3, [sp, #24]
 8008e9e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8008ea2:	445b      	add	r3, fp
 8008ea4:	9306      	str	r3, [sp, #24]
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	9308      	str	r3, [sp, #32]
 8008eaa:	9b07      	ldr	r3, [sp, #28]
 8008eac:	2b09      	cmp	r3, #9
 8008eae:	d868      	bhi.n	8008f82 <_dtoa_r+0x2ba>
 8008eb0:	2b05      	cmp	r3, #5
 8008eb2:	bfc4      	itt	gt
 8008eb4:	3b04      	subgt	r3, #4
 8008eb6:	9307      	strgt	r3, [sp, #28]
 8008eb8:	9b07      	ldr	r3, [sp, #28]
 8008eba:	f1a3 0302 	sub.w	r3, r3, #2
 8008ebe:	bfcc      	ite	gt
 8008ec0:	2500      	movgt	r5, #0
 8008ec2:	2501      	movle	r5, #1
 8008ec4:	2b03      	cmp	r3, #3
 8008ec6:	f200 8085 	bhi.w	8008fd4 <_dtoa_r+0x30c>
 8008eca:	e8df f003 	tbb	[pc, r3]
 8008ece:	3b2e      	.short	0x3b2e
 8008ed0:	5839      	.short	0x5839
 8008ed2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008ed6:	441d      	add	r5, r3
 8008ed8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008edc:	2b20      	cmp	r3, #32
 8008ede:	bfc1      	itttt	gt
 8008ee0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008ee4:	fa08 f803 	lslgt.w	r8, r8, r3
 8008ee8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8008eec:	fa26 f303 	lsrgt.w	r3, r6, r3
 8008ef0:	bfd6      	itet	le
 8008ef2:	f1c3 0320 	rsble	r3, r3, #32
 8008ef6:	ea48 0003 	orrgt.w	r0, r8, r3
 8008efa:	fa06 f003 	lslle.w	r0, r6, r3
 8008efe:	f7f7 fb01 	bl	8000504 <__aeabi_ui2d>
 8008f02:	2201      	movs	r2, #1
 8008f04:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8008f08:	3d01      	subs	r5, #1
 8008f0a:	920e      	str	r2, [sp, #56]	; 0x38
 8008f0c:	e76f      	b.n	8008dee <_dtoa_r+0x126>
 8008f0e:	2301      	movs	r3, #1
 8008f10:	e7b3      	b.n	8008e7a <_dtoa_r+0x1b2>
 8008f12:	900c      	str	r0, [sp, #48]	; 0x30
 8008f14:	e7b2      	b.n	8008e7c <_dtoa_r+0x1b4>
 8008f16:	9b05      	ldr	r3, [sp, #20]
 8008f18:	eba3 030b 	sub.w	r3, r3, fp
 8008f1c:	9305      	str	r3, [sp, #20]
 8008f1e:	f1cb 0300 	rsb	r3, fp, #0
 8008f22:	9308      	str	r3, [sp, #32]
 8008f24:	2300      	movs	r3, #0
 8008f26:	930b      	str	r3, [sp, #44]	; 0x2c
 8008f28:	e7bf      	b.n	8008eaa <_dtoa_r+0x1e2>
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	9309      	str	r3, [sp, #36]	; 0x24
 8008f2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	dc52      	bgt.n	8008fda <_dtoa_r+0x312>
 8008f34:	2301      	movs	r3, #1
 8008f36:	9301      	str	r3, [sp, #4]
 8008f38:	9304      	str	r3, [sp, #16]
 8008f3a:	461a      	mov	r2, r3
 8008f3c:	920a      	str	r2, [sp, #40]	; 0x28
 8008f3e:	e00b      	b.n	8008f58 <_dtoa_r+0x290>
 8008f40:	2301      	movs	r3, #1
 8008f42:	e7f3      	b.n	8008f2c <_dtoa_r+0x264>
 8008f44:	2300      	movs	r3, #0
 8008f46:	9309      	str	r3, [sp, #36]	; 0x24
 8008f48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f4a:	445b      	add	r3, fp
 8008f4c:	9301      	str	r3, [sp, #4]
 8008f4e:	3301      	adds	r3, #1
 8008f50:	2b01      	cmp	r3, #1
 8008f52:	9304      	str	r3, [sp, #16]
 8008f54:	bfb8      	it	lt
 8008f56:	2301      	movlt	r3, #1
 8008f58:	69e0      	ldr	r0, [r4, #28]
 8008f5a:	2100      	movs	r1, #0
 8008f5c:	2204      	movs	r2, #4
 8008f5e:	f102 0614 	add.w	r6, r2, #20
 8008f62:	429e      	cmp	r6, r3
 8008f64:	d93d      	bls.n	8008fe2 <_dtoa_r+0x31a>
 8008f66:	6041      	str	r1, [r0, #4]
 8008f68:	4620      	mov	r0, r4
 8008f6a:	f000 fd9f 	bl	8009aac <_Balloc>
 8008f6e:	9000      	str	r0, [sp, #0]
 8008f70:	2800      	cmp	r0, #0
 8008f72:	d139      	bne.n	8008fe8 <_dtoa_r+0x320>
 8008f74:	4b16      	ldr	r3, [pc, #88]	; (8008fd0 <_dtoa_r+0x308>)
 8008f76:	4602      	mov	r2, r0
 8008f78:	f240 11af 	movw	r1, #431	; 0x1af
 8008f7c:	e6bd      	b.n	8008cfa <_dtoa_r+0x32>
 8008f7e:	2301      	movs	r3, #1
 8008f80:	e7e1      	b.n	8008f46 <_dtoa_r+0x27e>
 8008f82:	2501      	movs	r5, #1
 8008f84:	2300      	movs	r3, #0
 8008f86:	9307      	str	r3, [sp, #28]
 8008f88:	9509      	str	r5, [sp, #36]	; 0x24
 8008f8a:	f04f 33ff 	mov.w	r3, #4294967295
 8008f8e:	9301      	str	r3, [sp, #4]
 8008f90:	9304      	str	r3, [sp, #16]
 8008f92:	2200      	movs	r2, #0
 8008f94:	2312      	movs	r3, #18
 8008f96:	e7d1      	b.n	8008f3c <_dtoa_r+0x274>
 8008f98:	636f4361 	.word	0x636f4361
 8008f9c:	3fd287a7 	.word	0x3fd287a7
 8008fa0:	8b60c8b3 	.word	0x8b60c8b3
 8008fa4:	3fc68a28 	.word	0x3fc68a28
 8008fa8:	509f79fb 	.word	0x509f79fb
 8008fac:	3fd34413 	.word	0x3fd34413
 8008fb0:	0800adb9 	.word	0x0800adb9
 8008fb4:	0800add0 	.word	0x0800add0
 8008fb8:	7ff00000 	.word	0x7ff00000
 8008fbc:	0800adb5 	.word	0x0800adb5
 8008fc0:	0800adac 	.word	0x0800adac
 8008fc4:	0800ad89 	.word	0x0800ad89
 8008fc8:	3ff80000 	.word	0x3ff80000
 8008fcc:	0800aec0 	.word	0x0800aec0
 8008fd0:	0800ae28 	.word	0x0800ae28
 8008fd4:	2301      	movs	r3, #1
 8008fd6:	9309      	str	r3, [sp, #36]	; 0x24
 8008fd8:	e7d7      	b.n	8008f8a <_dtoa_r+0x2c2>
 8008fda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008fdc:	9301      	str	r3, [sp, #4]
 8008fde:	9304      	str	r3, [sp, #16]
 8008fe0:	e7ba      	b.n	8008f58 <_dtoa_r+0x290>
 8008fe2:	3101      	adds	r1, #1
 8008fe4:	0052      	lsls	r2, r2, #1
 8008fe6:	e7ba      	b.n	8008f5e <_dtoa_r+0x296>
 8008fe8:	69e3      	ldr	r3, [r4, #28]
 8008fea:	9a00      	ldr	r2, [sp, #0]
 8008fec:	601a      	str	r2, [r3, #0]
 8008fee:	9b04      	ldr	r3, [sp, #16]
 8008ff0:	2b0e      	cmp	r3, #14
 8008ff2:	f200 80a8 	bhi.w	8009146 <_dtoa_r+0x47e>
 8008ff6:	2d00      	cmp	r5, #0
 8008ff8:	f000 80a5 	beq.w	8009146 <_dtoa_r+0x47e>
 8008ffc:	f1bb 0f00 	cmp.w	fp, #0
 8009000:	dd38      	ble.n	8009074 <_dtoa_r+0x3ac>
 8009002:	4bc0      	ldr	r3, [pc, #768]	; (8009304 <_dtoa_r+0x63c>)
 8009004:	f00b 020f 	and.w	r2, fp, #15
 8009008:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800900c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8009010:	e9d3 6700 	ldrd	r6, r7, [r3]
 8009014:	ea4f 182b 	mov.w	r8, fp, asr #4
 8009018:	d019      	beq.n	800904e <_dtoa_r+0x386>
 800901a:	4bbb      	ldr	r3, [pc, #748]	; (8009308 <_dtoa_r+0x640>)
 800901c:	ec51 0b18 	vmov	r0, r1, d8
 8009020:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009024:	f7f7 fc12 	bl	800084c <__aeabi_ddiv>
 8009028:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800902c:	f008 080f 	and.w	r8, r8, #15
 8009030:	2503      	movs	r5, #3
 8009032:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8009308 <_dtoa_r+0x640>
 8009036:	f1b8 0f00 	cmp.w	r8, #0
 800903a:	d10a      	bne.n	8009052 <_dtoa_r+0x38a>
 800903c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009040:	4632      	mov	r2, r6
 8009042:	463b      	mov	r3, r7
 8009044:	f7f7 fc02 	bl	800084c <__aeabi_ddiv>
 8009048:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800904c:	e02b      	b.n	80090a6 <_dtoa_r+0x3de>
 800904e:	2502      	movs	r5, #2
 8009050:	e7ef      	b.n	8009032 <_dtoa_r+0x36a>
 8009052:	f018 0f01 	tst.w	r8, #1
 8009056:	d008      	beq.n	800906a <_dtoa_r+0x3a2>
 8009058:	4630      	mov	r0, r6
 800905a:	4639      	mov	r1, r7
 800905c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8009060:	f7f7 faca 	bl	80005f8 <__aeabi_dmul>
 8009064:	3501      	adds	r5, #1
 8009066:	4606      	mov	r6, r0
 8009068:	460f      	mov	r7, r1
 800906a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800906e:	f109 0908 	add.w	r9, r9, #8
 8009072:	e7e0      	b.n	8009036 <_dtoa_r+0x36e>
 8009074:	f000 809f 	beq.w	80091b6 <_dtoa_r+0x4ee>
 8009078:	f1cb 0600 	rsb	r6, fp, #0
 800907c:	4ba1      	ldr	r3, [pc, #644]	; (8009304 <_dtoa_r+0x63c>)
 800907e:	4fa2      	ldr	r7, [pc, #648]	; (8009308 <_dtoa_r+0x640>)
 8009080:	f006 020f 	and.w	r2, r6, #15
 8009084:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800908c:	ec51 0b18 	vmov	r0, r1, d8
 8009090:	f7f7 fab2 	bl	80005f8 <__aeabi_dmul>
 8009094:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009098:	1136      	asrs	r6, r6, #4
 800909a:	2300      	movs	r3, #0
 800909c:	2502      	movs	r5, #2
 800909e:	2e00      	cmp	r6, #0
 80090a0:	d17e      	bne.n	80091a0 <_dtoa_r+0x4d8>
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d1d0      	bne.n	8009048 <_dtoa_r+0x380>
 80090a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80090a8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	f000 8084 	beq.w	80091ba <_dtoa_r+0x4f2>
 80090b2:	4b96      	ldr	r3, [pc, #600]	; (800930c <_dtoa_r+0x644>)
 80090b4:	2200      	movs	r2, #0
 80090b6:	4640      	mov	r0, r8
 80090b8:	4649      	mov	r1, r9
 80090ba:	f7f7 fd0f 	bl	8000adc <__aeabi_dcmplt>
 80090be:	2800      	cmp	r0, #0
 80090c0:	d07b      	beq.n	80091ba <_dtoa_r+0x4f2>
 80090c2:	9b04      	ldr	r3, [sp, #16]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d078      	beq.n	80091ba <_dtoa_r+0x4f2>
 80090c8:	9b01      	ldr	r3, [sp, #4]
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	dd39      	ble.n	8009142 <_dtoa_r+0x47a>
 80090ce:	4b90      	ldr	r3, [pc, #576]	; (8009310 <_dtoa_r+0x648>)
 80090d0:	2200      	movs	r2, #0
 80090d2:	4640      	mov	r0, r8
 80090d4:	4649      	mov	r1, r9
 80090d6:	f7f7 fa8f 	bl	80005f8 <__aeabi_dmul>
 80090da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80090de:	9e01      	ldr	r6, [sp, #4]
 80090e0:	f10b 37ff 	add.w	r7, fp, #4294967295
 80090e4:	3501      	adds	r5, #1
 80090e6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80090ea:	4628      	mov	r0, r5
 80090ec:	f7f7 fa1a 	bl	8000524 <__aeabi_i2d>
 80090f0:	4642      	mov	r2, r8
 80090f2:	464b      	mov	r3, r9
 80090f4:	f7f7 fa80 	bl	80005f8 <__aeabi_dmul>
 80090f8:	4b86      	ldr	r3, [pc, #536]	; (8009314 <_dtoa_r+0x64c>)
 80090fa:	2200      	movs	r2, #0
 80090fc:	f7f7 f8c6 	bl	800028c <__adddf3>
 8009100:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8009104:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009108:	9303      	str	r3, [sp, #12]
 800910a:	2e00      	cmp	r6, #0
 800910c:	d158      	bne.n	80091c0 <_dtoa_r+0x4f8>
 800910e:	4b82      	ldr	r3, [pc, #520]	; (8009318 <_dtoa_r+0x650>)
 8009110:	2200      	movs	r2, #0
 8009112:	4640      	mov	r0, r8
 8009114:	4649      	mov	r1, r9
 8009116:	f7f7 f8b7 	bl	8000288 <__aeabi_dsub>
 800911a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800911e:	4680      	mov	r8, r0
 8009120:	4689      	mov	r9, r1
 8009122:	f7f7 fcf9 	bl	8000b18 <__aeabi_dcmpgt>
 8009126:	2800      	cmp	r0, #0
 8009128:	f040 8296 	bne.w	8009658 <_dtoa_r+0x990>
 800912c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8009130:	4640      	mov	r0, r8
 8009132:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009136:	4649      	mov	r1, r9
 8009138:	f7f7 fcd0 	bl	8000adc <__aeabi_dcmplt>
 800913c:	2800      	cmp	r0, #0
 800913e:	f040 8289 	bne.w	8009654 <_dtoa_r+0x98c>
 8009142:	ed8d 8b02 	vstr	d8, [sp, #8]
 8009146:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009148:	2b00      	cmp	r3, #0
 800914a:	f2c0 814e 	blt.w	80093ea <_dtoa_r+0x722>
 800914e:	f1bb 0f0e 	cmp.w	fp, #14
 8009152:	f300 814a 	bgt.w	80093ea <_dtoa_r+0x722>
 8009156:	4b6b      	ldr	r3, [pc, #428]	; (8009304 <_dtoa_r+0x63c>)
 8009158:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800915c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009160:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009162:	2b00      	cmp	r3, #0
 8009164:	f280 80dc 	bge.w	8009320 <_dtoa_r+0x658>
 8009168:	9b04      	ldr	r3, [sp, #16]
 800916a:	2b00      	cmp	r3, #0
 800916c:	f300 80d8 	bgt.w	8009320 <_dtoa_r+0x658>
 8009170:	f040 826f 	bne.w	8009652 <_dtoa_r+0x98a>
 8009174:	4b68      	ldr	r3, [pc, #416]	; (8009318 <_dtoa_r+0x650>)
 8009176:	2200      	movs	r2, #0
 8009178:	4640      	mov	r0, r8
 800917a:	4649      	mov	r1, r9
 800917c:	f7f7 fa3c 	bl	80005f8 <__aeabi_dmul>
 8009180:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009184:	f7f7 fcbe 	bl	8000b04 <__aeabi_dcmpge>
 8009188:	9e04      	ldr	r6, [sp, #16]
 800918a:	4637      	mov	r7, r6
 800918c:	2800      	cmp	r0, #0
 800918e:	f040 8245 	bne.w	800961c <_dtoa_r+0x954>
 8009192:	9d00      	ldr	r5, [sp, #0]
 8009194:	2331      	movs	r3, #49	; 0x31
 8009196:	f805 3b01 	strb.w	r3, [r5], #1
 800919a:	f10b 0b01 	add.w	fp, fp, #1
 800919e:	e241      	b.n	8009624 <_dtoa_r+0x95c>
 80091a0:	07f2      	lsls	r2, r6, #31
 80091a2:	d505      	bpl.n	80091b0 <_dtoa_r+0x4e8>
 80091a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80091a8:	f7f7 fa26 	bl	80005f8 <__aeabi_dmul>
 80091ac:	3501      	adds	r5, #1
 80091ae:	2301      	movs	r3, #1
 80091b0:	1076      	asrs	r6, r6, #1
 80091b2:	3708      	adds	r7, #8
 80091b4:	e773      	b.n	800909e <_dtoa_r+0x3d6>
 80091b6:	2502      	movs	r5, #2
 80091b8:	e775      	b.n	80090a6 <_dtoa_r+0x3de>
 80091ba:	9e04      	ldr	r6, [sp, #16]
 80091bc:	465f      	mov	r7, fp
 80091be:	e792      	b.n	80090e6 <_dtoa_r+0x41e>
 80091c0:	9900      	ldr	r1, [sp, #0]
 80091c2:	4b50      	ldr	r3, [pc, #320]	; (8009304 <_dtoa_r+0x63c>)
 80091c4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80091c8:	4431      	add	r1, r6
 80091ca:	9102      	str	r1, [sp, #8]
 80091cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80091ce:	eeb0 9a47 	vmov.f32	s18, s14
 80091d2:	eef0 9a67 	vmov.f32	s19, s15
 80091d6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80091da:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80091de:	2900      	cmp	r1, #0
 80091e0:	d044      	beq.n	800926c <_dtoa_r+0x5a4>
 80091e2:	494e      	ldr	r1, [pc, #312]	; (800931c <_dtoa_r+0x654>)
 80091e4:	2000      	movs	r0, #0
 80091e6:	f7f7 fb31 	bl	800084c <__aeabi_ddiv>
 80091ea:	ec53 2b19 	vmov	r2, r3, d9
 80091ee:	f7f7 f84b 	bl	8000288 <__aeabi_dsub>
 80091f2:	9d00      	ldr	r5, [sp, #0]
 80091f4:	ec41 0b19 	vmov	d9, r0, r1
 80091f8:	4649      	mov	r1, r9
 80091fa:	4640      	mov	r0, r8
 80091fc:	f7f7 fcac 	bl	8000b58 <__aeabi_d2iz>
 8009200:	4606      	mov	r6, r0
 8009202:	f7f7 f98f 	bl	8000524 <__aeabi_i2d>
 8009206:	4602      	mov	r2, r0
 8009208:	460b      	mov	r3, r1
 800920a:	4640      	mov	r0, r8
 800920c:	4649      	mov	r1, r9
 800920e:	f7f7 f83b 	bl	8000288 <__aeabi_dsub>
 8009212:	3630      	adds	r6, #48	; 0x30
 8009214:	f805 6b01 	strb.w	r6, [r5], #1
 8009218:	ec53 2b19 	vmov	r2, r3, d9
 800921c:	4680      	mov	r8, r0
 800921e:	4689      	mov	r9, r1
 8009220:	f7f7 fc5c 	bl	8000adc <__aeabi_dcmplt>
 8009224:	2800      	cmp	r0, #0
 8009226:	d164      	bne.n	80092f2 <_dtoa_r+0x62a>
 8009228:	4642      	mov	r2, r8
 800922a:	464b      	mov	r3, r9
 800922c:	4937      	ldr	r1, [pc, #220]	; (800930c <_dtoa_r+0x644>)
 800922e:	2000      	movs	r0, #0
 8009230:	f7f7 f82a 	bl	8000288 <__aeabi_dsub>
 8009234:	ec53 2b19 	vmov	r2, r3, d9
 8009238:	f7f7 fc50 	bl	8000adc <__aeabi_dcmplt>
 800923c:	2800      	cmp	r0, #0
 800923e:	f040 80b6 	bne.w	80093ae <_dtoa_r+0x6e6>
 8009242:	9b02      	ldr	r3, [sp, #8]
 8009244:	429d      	cmp	r5, r3
 8009246:	f43f af7c 	beq.w	8009142 <_dtoa_r+0x47a>
 800924a:	4b31      	ldr	r3, [pc, #196]	; (8009310 <_dtoa_r+0x648>)
 800924c:	ec51 0b19 	vmov	r0, r1, d9
 8009250:	2200      	movs	r2, #0
 8009252:	f7f7 f9d1 	bl	80005f8 <__aeabi_dmul>
 8009256:	4b2e      	ldr	r3, [pc, #184]	; (8009310 <_dtoa_r+0x648>)
 8009258:	ec41 0b19 	vmov	d9, r0, r1
 800925c:	2200      	movs	r2, #0
 800925e:	4640      	mov	r0, r8
 8009260:	4649      	mov	r1, r9
 8009262:	f7f7 f9c9 	bl	80005f8 <__aeabi_dmul>
 8009266:	4680      	mov	r8, r0
 8009268:	4689      	mov	r9, r1
 800926a:	e7c5      	b.n	80091f8 <_dtoa_r+0x530>
 800926c:	ec51 0b17 	vmov	r0, r1, d7
 8009270:	f7f7 f9c2 	bl	80005f8 <__aeabi_dmul>
 8009274:	9b02      	ldr	r3, [sp, #8]
 8009276:	9d00      	ldr	r5, [sp, #0]
 8009278:	930f      	str	r3, [sp, #60]	; 0x3c
 800927a:	ec41 0b19 	vmov	d9, r0, r1
 800927e:	4649      	mov	r1, r9
 8009280:	4640      	mov	r0, r8
 8009282:	f7f7 fc69 	bl	8000b58 <__aeabi_d2iz>
 8009286:	4606      	mov	r6, r0
 8009288:	f7f7 f94c 	bl	8000524 <__aeabi_i2d>
 800928c:	3630      	adds	r6, #48	; 0x30
 800928e:	4602      	mov	r2, r0
 8009290:	460b      	mov	r3, r1
 8009292:	4640      	mov	r0, r8
 8009294:	4649      	mov	r1, r9
 8009296:	f7f6 fff7 	bl	8000288 <__aeabi_dsub>
 800929a:	f805 6b01 	strb.w	r6, [r5], #1
 800929e:	9b02      	ldr	r3, [sp, #8]
 80092a0:	429d      	cmp	r5, r3
 80092a2:	4680      	mov	r8, r0
 80092a4:	4689      	mov	r9, r1
 80092a6:	f04f 0200 	mov.w	r2, #0
 80092aa:	d124      	bne.n	80092f6 <_dtoa_r+0x62e>
 80092ac:	4b1b      	ldr	r3, [pc, #108]	; (800931c <_dtoa_r+0x654>)
 80092ae:	ec51 0b19 	vmov	r0, r1, d9
 80092b2:	f7f6 ffeb 	bl	800028c <__adddf3>
 80092b6:	4602      	mov	r2, r0
 80092b8:	460b      	mov	r3, r1
 80092ba:	4640      	mov	r0, r8
 80092bc:	4649      	mov	r1, r9
 80092be:	f7f7 fc2b 	bl	8000b18 <__aeabi_dcmpgt>
 80092c2:	2800      	cmp	r0, #0
 80092c4:	d173      	bne.n	80093ae <_dtoa_r+0x6e6>
 80092c6:	ec53 2b19 	vmov	r2, r3, d9
 80092ca:	4914      	ldr	r1, [pc, #80]	; (800931c <_dtoa_r+0x654>)
 80092cc:	2000      	movs	r0, #0
 80092ce:	f7f6 ffdb 	bl	8000288 <__aeabi_dsub>
 80092d2:	4602      	mov	r2, r0
 80092d4:	460b      	mov	r3, r1
 80092d6:	4640      	mov	r0, r8
 80092d8:	4649      	mov	r1, r9
 80092da:	f7f7 fbff 	bl	8000adc <__aeabi_dcmplt>
 80092de:	2800      	cmp	r0, #0
 80092e0:	f43f af2f 	beq.w	8009142 <_dtoa_r+0x47a>
 80092e4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80092e6:	1e6b      	subs	r3, r5, #1
 80092e8:	930f      	str	r3, [sp, #60]	; 0x3c
 80092ea:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80092ee:	2b30      	cmp	r3, #48	; 0x30
 80092f0:	d0f8      	beq.n	80092e4 <_dtoa_r+0x61c>
 80092f2:	46bb      	mov	fp, r7
 80092f4:	e04a      	b.n	800938c <_dtoa_r+0x6c4>
 80092f6:	4b06      	ldr	r3, [pc, #24]	; (8009310 <_dtoa_r+0x648>)
 80092f8:	f7f7 f97e 	bl	80005f8 <__aeabi_dmul>
 80092fc:	4680      	mov	r8, r0
 80092fe:	4689      	mov	r9, r1
 8009300:	e7bd      	b.n	800927e <_dtoa_r+0x5b6>
 8009302:	bf00      	nop
 8009304:	0800aec0 	.word	0x0800aec0
 8009308:	0800ae98 	.word	0x0800ae98
 800930c:	3ff00000 	.word	0x3ff00000
 8009310:	40240000 	.word	0x40240000
 8009314:	401c0000 	.word	0x401c0000
 8009318:	40140000 	.word	0x40140000
 800931c:	3fe00000 	.word	0x3fe00000
 8009320:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009324:	9d00      	ldr	r5, [sp, #0]
 8009326:	4642      	mov	r2, r8
 8009328:	464b      	mov	r3, r9
 800932a:	4630      	mov	r0, r6
 800932c:	4639      	mov	r1, r7
 800932e:	f7f7 fa8d 	bl	800084c <__aeabi_ddiv>
 8009332:	f7f7 fc11 	bl	8000b58 <__aeabi_d2iz>
 8009336:	9001      	str	r0, [sp, #4]
 8009338:	f7f7 f8f4 	bl	8000524 <__aeabi_i2d>
 800933c:	4642      	mov	r2, r8
 800933e:	464b      	mov	r3, r9
 8009340:	f7f7 f95a 	bl	80005f8 <__aeabi_dmul>
 8009344:	4602      	mov	r2, r0
 8009346:	460b      	mov	r3, r1
 8009348:	4630      	mov	r0, r6
 800934a:	4639      	mov	r1, r7
 800934c:	f7f6 ff9c 	bl	8000288 <__aeabi_dsub>
 8009350:	9e01      	ldr	r6, [sp, #4]
 8009352:	9f04      	ldr	r7, [sp, #16]
 8009354:	3630      	adds	r6, #48	; 0x30
 8009356:	f805 6b01 	strb.w	r6, [r5], #1
 800935a:	9e00      	ldr	r6, [sp, #0]
 800935c:	1bae      	subs	r6, r5, r6
 800935e:	42b7      	cmp	r7, r6
 8009360:	4602      	mov	r2, r0
 8009362:	460b      	mov	r3, r1
 8009364:	d134      	bne.n	80093d0 <_dtoa_r+0x708>
 8009366:	f7f6 ff91 	bl	800028c <__adddf3>
 800936a:	4642      	mov	r2, r8
 800936c:	464b      	mov	r3, r9
 800936e:	4606      	mov	r6, r0
 8009370:	460f      	mov	r7, r1
 8009372:	f7f7 fbd1 	bl	8000b18 <__aeabi_dcmpgt>
 8009376:	b9c8      	cbnz	r0, 80093ac <_dtoa_r+0x6e4>
 8009378:	4642      	mov	r2, r8
 800937a:	464b      	mov	r3, r9
 800937c:	4630      	mov	r0, r6
 800937e:	4639      	mov	r1, r7
 8009380:	f7f7 fba2 	bl	8000ac8 <__aeabi_dcmpeq>
 8009384:	b110      	cbz	r0, 800938c <_dtoa_r+0x6c4>
 8009386:	9b01      	ldr	r3, [sp, #4]
 8009388:	07db      	lsls	r3, r3, #31
 800938a:	d40f      	bmi.n	80093ac <_dtoa_r+0x6e4>
 800938c:	4651      	mov	r1, sl
 800938e:	4620      	mov	r0, r4
 8009390:	f000 fbcc 	bl	8009b2c <_Bfree>
 8009394:	2300      	movs	r3, #0
 8009396:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009398:	702b      	strb	r3, [r5, #0]
 800939a:	f10b 0301 	add.w	r3, fp, #1
 800939e:	6013      	str	r3, [r2, #0]
 80093a0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	f43f ace2 	beq.w	8008d6c <_dtoa_r+0xa4>
 80093a8:	601d      	str	r5, [r3, #0]
 80093aa:	e4df      	b.n	8008d6c <_dtoa_r+0xa4>
 80093ac:	465f      	mov	r7, fp
 80093ae:	462b      	mov	r3, r5
 80093b0:	461d      	mov	r5, r3
 80093b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80093b6:	2a39      	cmp	r2, #57	; 0x39
 80093b8:	d106      	bne.n	80093c8 <_dtoa_r+0x700>
 80093ba:	9a00      	ldr	r2, [sp, #0]
 80093bc:	429a      	cmp	r2, r3
 80093be:	d1f7      	bne.n	80093b0 <_dtoa_r+0x6e8>
 80093c0:	9900      	ldr	r1, [sp, #0]
 80093c2:	2230      	movs	r2, #48	; 0x30
 80093c4:	3701      	adds	r7, #1
 80093c6:	700a      	strb	r2, [r1, #0]
 80093c8:	781a      	ldrb	r2, [r3, #0]
 80093ca:	3201      	adds	r2, #1
 80093cc:	701a      	strb	r2, [r3, #0]
 80093ce:	e790      	b.n	80092f2 <_dtoa_r+0x62a>
 80093d0:	4ba3      	ldr	r3, [pc, #652]	; (8009660 <_dtoa_r+0x998>)
 80093d2:	2200      	movs	r2, #0
 80093d4:	f7f7 f910 	bl	80005f8 <__aeabi_dmul>
 80093d8:	2200      	movs	r2, #0
 80093da:	2300      	movs	r3, #0
 80093dc:	4606      	mov	r6, r0
 80093de:	460f      	mov	r7, r1
 80093e0:	f7f7 fb72 	bl	8000ac8 <__aeabi_dcmpeq>
 80093e4:	2800      	cmp	r0, #0
 80093e6:	d09e      	beq.n	8009326 <_dtoa_r+0x65e>
 80093e8:	e7d0      	b.n	800938c <_dtoa_r+0x6c4>
 80093ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80093ec:	2a00      	cmp	r2, #0
 80093ee:	f000 80ca 	beq.w	8009586 <_dtoa_r+0x8be>
 80093f2:	9a07      	ldr	r2, [sp, #28]
 80093f4:	2a01      	cmp	r2, #1
 80093f6:	f300 80ad 	bgt.w	8009554 <_dtoa_r+0x88c>
 80093fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80093fc:	2a00      	cmp	r2, #0
 80093fe:	f000 80a5 	beq.w	800954c <_dtoa_r+0x884>
 8009402:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009406:	9e08      	ldr	r6, [sp, #32]
 8009408:	9d05      	ldr	r5, [sp, #20]
 800940a:	9a05      	ldr	r2, [sp, #20]
 800940c:	441a      	add	r2, r3
 800940e:	9205      	str	r2, [sp, #20]
 8009410:	9a06      	ldr	r2, [sp, #24]
 8009412:	2101      	movs	r1, #1
 8009414:	441a      	add	r2, r3
 8009416:	4620      	mov	r0, r4
 8009418:	9206      	str	r2, [sp, #24]
 800941a:	f000 fc3d 	bl	8009c98 <__i2b>
 800941e:	4607      	mov	r7, r0
 8009420:	b165      	cbz	r5, 800943c <_dtoa_r+0x774>
 8009422:	9b06      	ldr	r3, [sp, #24]
 8009424:	2b00      	cmp	r3, #0
 8009426:	dd09      	ble.n	800943c <_dtoa_r+0x774>
 8009428:	42ab      	cmp	r3, r5
 800942a:	9a05      	ldr	r2, [sp, #20]
 800942c:	bfa8      	it	ge
 800942e:	462b      	movge	r3, r5
 8009430:	1ad2      	subs	r2, r2, r3
 8009432:	9205      	str	r2, [sp, #20]
 8009434:	9a06      	ldr	r2, [sp, #24]
 8009436:	1aed      	subs	r5, r5, r3
 8009438:	1ad3      	subs	r3, r2, r3
 800943a:	9306      	str	r3, [sp, #24]
 800943c:	9b08      	ldr	r3, [sp, #32]
 800943e:	b1f3      	cbz	r3, 800947e <_dtoa_r+0x7b6>
 8009440:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009442:	2b00      	cmp	r3, #0
 8009444:	f000 80a3 	beq.w	800958e <_dtoa_r+0x8c6>
 8009448:	2e00      	cmp	r6, #0
 800944a:	dd10      	ble.n	800946e <_dtoa_r+0x7a6>
 800944c:	4639      	mov	r1, r7
 800944e:	4632      	mov	r2, r6
 8009450:	4620      	mov	r0, r4
 8009452:	f000 fce1 	bl	8009e18 <__pow5mult>
 8009456:	4652      	mov	r2, sl
 8009458:	4601      	mov	r1, r0
 800945a:	4607      	mov	r7, r0
 800945c:	4620      	mov	r0, r4
 800945e:	f000 fc31 	bl	8009cc4 <__multiply>
 8009462:	4651      	mov	r1, sl
 8009464:	4680      	mov	r8, r0
 8009466:	4620      	mov	r0, r4
 8009468:	f000 fb60 	bl	8009b2c <_Bfree>
 800946c:	46c2      	mov	sl, r8
 800946e:	9b08      	ldr	r3, [sp, #32]
 8009470:	1b9a      	subs	r2, r3, r6
 8009472:	d004      	beq.n	800947e <_dtoa_r+0x7b6>
 8009474:	4651      	mov	r1, sl
 8009476:	4620      	mov	r0, r4
 8009478:	f000 fcce 	bl	8009e18 <__pow5mult>
 800947c:	4682      	mov	sl, r0
 800947e:	2101      	movs	r1, #1
 8009480:	4620      	mov	r0, r4
 8009482:	f000 fc09 	bl	8009c98 <__i2b>
 8009486:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009488:	2b00      	cmp	r3, #0
 800948a:	4606      	mov	r6, r0
 800948c:	f340 8081 	ble.w	8009592 <_dtoa_r+0x8ca>
 8009490:	461a      	mov	r2, r3
 8009492:	4601      	mov	r1, r0
 8009494:	4620      	mov	r0, r4
 8009496:	f000 fcbf 	bl	8009e18 <__pow5mult>
 800949a:	9b07      	ldr	r3, [sp, #28]
 800949c:	2b01      	cmp	r3, #1
 800949e:	4606      	mov	r6, r0
 80094a0:	dd7a      	ble.n	8009598 <_dtoa_r+0x8d0>
 80094a2:	f04f 0800 	mov.w	r8, #0
 80094a6:	6933      	ldr	r3, [r6, #16]
 80094a8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80094ac:	6918      	ldr	r0, [r3, #16]
 80094ae:	f000 fba5 	bl	8009bfc <__hi0bits>
 80094b2:	f1c0 0020 	rsb	r0, r0, #32
 80094b6:	9b06      	ldr	r3, [sp, #24]
 80094b8:	4418      	add	r0, r3
 80094ba:	f010 001f 	ands.w	r0, r0, #31
 80094be:	f000 8094 	beq.w	80095ea <_dtoa_r+0x922>
 80094c2:	f1c0 0320 	rsb	r3, r0, #32
 80094c6:	2b04      	cmp	r3, #4
 80094c8:	f340 8085 	ble.w	80095d6 <_dtoa_r+0x90e>
 80094cc:	9b05      	ldr	r3, [sp, #20]
 80094ce:	f1c0 001c 	rsb	r0, r0, #28
 80094d2:	4403      	add	r3, r0
 80094d4:	9305      	str	r3, [sp, #20]
 80094d6:	9b06      	ldr	r3, [sp, #24]
 80094d8:	4403      	add	r3, r0
 80094da:	4405      	add	r5, r0
 80094dc:	9306      	str	r3, [sp, #24]
 80094de:	9b05      	ldr	r3, [sp, #20]
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	dd05      	ble.n	80094f0 <_dtoa_r+0x828>
 80094e4:	4651      	mov	r1, sl
 80094e6:	461a      	mov	r2, r3
 80094e8:	4620      	mov	r0, r4
 80094ea:	f000 fcef 	bl	8009ecc <__lshift>
 80094ee:	4682      	mov	sl, r0
 80094f0:	9b06      	ldr	r3, [sp, #24]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	dd05      	ble.n	8009502 <_dtoa_r+0x83a>
 80094f6:	4631      	mov	r1, r6
 80094f8:	461a      	mov	r2, r3
 80094fa:	4620      	mov	r0, r4
 80094fc:	f000 fce6 	bl	8009ecc <__lshift>
 8009500:	4606      	mov	r6, r0
 8009502:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009504:	2b00      	cmp	r3, #0
 8009506:	d072      	beq.n	80095ee <_dtoa_r+0x926>
 8009508:	4631      	mov	r1, r6
 800950a:	4650      	mov	r0, sl
 800950c:	f000 fd4a 	bl	8009fa4 <__mcmp>
 8009510:	2800      	cmp	r0, #0
 8009512:	da6c      	bge.n	80095ee <_dtoa_r+0x926>
 8009514:	2300      	movs	r3, #0
 8009516:	4651      	mov	r1, sl
 8009518:	220a      	movs	r2, #10
 800951a:	4620      	mov	r0, r4
 800951c:	f000 fb28 	bl	8009b70 <__multadd>
 8009520:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009522:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009526:	4682      	mov	sl, r0
 8009528:	2b00      	cmp	r3, #0
 800952a:	f000 81b0 	beq.w	800988e <_dtoa_r+0xbc6>
 800952e:	2300      	movs	r3, #0
 8009530:	4639      	mov	r1, r7
 8009532:	220a      	movs	r2, #10
 8009534:	4620      	mov	r0, r4
 8009536:	f000 fb1b 	bl	8009b70 <__multadd>
 800953a:	9b01      	ldr	r3, [sp, #4]
 800953c:	2b00      	cmp	r3, #0
 800953e:	4607      	mov	r7, r0
 8009540:	f300 8096 	bgt.w	8009670 <_dtoa_r+0x9a8>
 8009544:	9b07      	ldr	r3, [sp, #28]
 8009546:	2b02      	cmp	r3, #2
 8009548:	dc59      	bgt.n	80095fe <_dtoa_r+0x936>
 800954a:	e091      	b.n	8009670 <_dtoa_r+0x9a8>
 800954c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800954e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009552:	e758      	b.n	8009406 <_dtoa_r+0x73e>
 8009554:	9b04      	ldr	r3, [sp, #16]
 8009556:	1e5e      	subs	r6, r3, #1
 8009558:	9b08      	ldr	r3, [sp, #32]
 800955a:	42b3      	cmp	r3, r6
 800955c:	bfbf      	itttt	lt
 800955e:	9b08      	ldrlt	r3, [sp, #32]
 8009560:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8009562:	9608      	strlt	r6, [sp, #32]
 8009564:	1af3      	sublt	r3, r6, r3
 8009566:	bfb4      	ite	lt
 8009568:	18d2      	addlt	r2, r2, r3
 800956a:	1b9e      	subge	r6, r3, r6
 800956c:	9b04      	ldr	r3, [sp, #16]
 800956e:	bfbc      	itt	lt
 8009570:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8009572:	2600      	movlt	r6, #0
 8009574:	2b00      	cmp	r3, #0
 8009576:	bfb7      	itett	lt
 8009578:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800957c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8009580:	1a9d      	sublt	r5, r3, r2
 8009582:	2300      	movlt	r3, #0
 8009584:	e741      	b.n	800940a <_dtoa_r+0x742>
 8009586:	9e08      	ldr	r6, [sp, #32]
 8009588:	9d05      	ldr	r5, [sp, #20]
 800958a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800958c:	e748      	b.n	8009420 <_dtoa_r+0x758>
 800958e:	9a08      	ldr	r2, [sp, #32]
 8009590:	e770      	b.n	8009474 <_dtoa_r+0x7ac>
 8009592:	9b07      	ldr	r3, [sp, #28]
 8009594:	2b01      	cmp	r3, #1
 8009596:	dc19      	bgt.n	80095cc <_dtoa_r+0x904>
 8009598:	9b02      	ldr	r3, [sp, #8]
 800959a:	b9bb      	cbnz	r3, 80095cc <_dtoa_r+0x904>
 800959c:	9b03      	ldr	r3, [sp, #12]
 800959e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80095a2:	b99b      	cbnz	r3, 80095cc <_dtoa_r+0x904>
 80095a4:	9b03      	ldr	r3, [sp, #12]
 80095a6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80095aa:	0d1b      	lsrs	r3, r3, #20
 80095ac:	051b      	lsls	r3, r3, #20
 80095ae:	b183      	cbz	r3, 80095d2 <_dtoa_r+0x90a>
 80095b0:	9b05      	ldr	r3, [sp, #20]
 80095b2:	3301      	adds	r3, #1
 80095b4:	9305      	str	r3, [sp, #20]
 80095b6:	9b06      	ldr	r3, [sp, #24]
 80095b8:	3301      	adds	r3, #1
 80095ba:	9306      	str	r3, [sp, #24]
 80095bc:	f04f 0801 	mov.w	r8, #1
 80095c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	f47f af6f 	bne.w	80094a6 <_dtoa_r+0x7de>
 80095c8:	2001      	movs	r0, #1
 80095ca:	e774      	b.n	80094b6 <_dtoa_r+0x7ee>
 80095cc:	f04f 0800 	mov.w	r8, #0
 80095d0:	e7f6      	b.n	80095c0 <_dtoa_r+0x8f8>
 80095d2:	4698      	mov	r8, r3
 80095d4:	e7f4      	b.n	80095c0 <_dtoa_r+0x8f8>
 80095d6:	d082      	beq.n	80094de <_dtoa_r+0x816>
 80095d8:	9a05      	ldr	r2, [sp, #20]
 80095da:	331c      	adds	r3, #28
 80095dc:	441a      	add	r2, r3
 80095de:	9205      	str	r2, [sp, #20]
 80095e0:	9a06      	ldr	r2, [sp, #24]
 80095e2:	441a      	add	r2, r3
 80095e4:	441d      	add	r5, r3
 80095e6:	9206      	str	r2, [sp, #24]
 80095e8:	e779      	b.n	80094de <_dtoa_r+0x816>
 80095ea:	4603      	mov	r3, r0
 80095ec:	e7f4      	b.n	80095d8 <_dtoa_r+0x910>
 80095ee:	9b04      	ldr	r3, [sp, #16]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	dc37      	bgt.n	8009664 <_dtoa_r+0x99c>
 80095f4:	9b07      	ldr	r3, [sp, #28]
 80095f6:	2b02      	cmp	r3, #2
 80095f8:	dd34      	ble.n	8009664 <_dtoa_r+0x99c>
 80095fa:	9b04      	ldr	r3, [sp, #16]
 80095fc:	9301      	str	r3, [sp, #4]
 80095fe:	9b01      	ldr	r3, [sp, #4]
 8009600:	b963      	cbnz	r3, 800961c <_dtoa_r+0x954>
 8009602:	4631      	mov	r1, r6
 8009604:	2205      	movs	r2, #5
 8009606:	4620      	mov	r0, r4
 8009608:	f000 fab2 	bl	8009b70 <__multadd>
 800960c:	4601      	mov	r1, r0
 800960e:	4606      	mov	r6, r0
 8009610:	4650      	mov	r0, sl
 8009612:	f000 fcc7 	bl	8009fa4 <__mcmp>
 8009616:	2800      	cmp	r0, #0
 8009618:	f73f adbb 	bgt.w	8009192 <_dtoa_r+0x4ca>
 800961c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800961e:	9d00      	ldr	r5, [sp, #0]
 8009620:	ea6f 0b03 	mvn.w	fp, r3
 8009624:	f04f 0800 	mov.w	r8, #0
 8009628:	4631      	mov	r1, r6
 800962a:	4620      	mov	r0, r4
 800962c:	f000 fa7e 	bl	8009b2c <_Bfree>
 8009630:	2f00      	cmp	r7, #0
 8009632:	f43f aeab 	beq.w	800938c <_dtoa_r+0x6c4>
 8009636:	f1b8 0f00 	cmp.w	r8, #0
 800963a:	d005      	beq.n	8009648 <_dtoa_r+0x980>
 800963c:	45b8      	cmp	r8, r7
 800963e:	d003      	beq.n	8009648 <_dtoa_r+0x980>
 8009640:	4641      	mov	r1, r8
 8009642:	4620      	mov	r0, r4
 8009644:	f000 fa72 	bl	8009b2c <_Bfree>
 8009648:	4639      	mov	r1, r7
 800964a:	4620      	mov	r0, r4
 800964c:	f000 fa6e 	bl	8009b2c <_Bfree>
 8009650:	e69c      	b.n	800938c <_dtoa_r+0x6c4>
 8009652:	2600      	movs	r6, #0
 8009654:	4637      	mov	r7, r6
 8009656:	e7e1      	b.n	800961c <_dtoa_r+0x954>
 8009658:	46bb      	mov	fp, r7
 800965a:	4637      	mov	r7, r6
 800965c:	e599      	b.n	8009192 <_dtoa_r+0x4ca>
 800965e:	bf00      	nop
 8009660:	40240000 	.word	0x40240000
 8009664:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009666:	2b00      	cmp	r3, #0
 8009668:	f000 80c8 	beq.w	80097fc <_dtoa_r+0xb34>
 800966c:	9b04      	ldr	r3, [sp, #16]
 800966e:	9301      	str	r3, [sp, #4]
 8009670:	2d00      	cmp	r5, #0
 8009672:	dd05      	ble.n	8009680 <_dtoa_r+0x9b8>
 8009674:	4639      	mov	r1, r7
 8009676:	462a      	mov	r2, r5
 8009678:	4620      	mov	r0, r4
 800967a:	f000 fc27 	bl	8009ecc <__lshift>
 800967e:	4607      	mov	r7, r0
 8009680:	f1b8 0f00 	cmp.w	r8, #0
 8009684:	d05b      	beq.n	800973e <_dtoa_r+0xa76>
 8009686:	6879      	ldr	r1, [r7, #4]
 8009688:	4620      	mov	r0, r4
 800968a:	f000 fa0f 	bl	8009aac <_Balloc>
 800968e:	4605      	mov	r5, r0
 8009690:	b928      	cbnz	r0, 800969e <_dtoa_r+0x9d6>
 8009692:	4b83      	ldr	r3, [pc, #524]	; (80098a0 <_dtoa_r+0xbd8>)
 8009694:	4602      	mov	r2, r0
 8009696:	f240 21ef 	movw	r1, #751	; 0x2ef
 800969a:	f7ff bb2e 	b.w	8008cfa <_dtoa_r+0x32>
 800969e:	693a      	ldr	r2, [r7, #16]
 80096a0:	3202      	adds	r2, #2
 80096a2:	0092      	lsls	r2, r2, #2
 80096a4:	f107 010c 	add.w	r1, r7, #12
 80096a8:	300c      	adds	r0, #12
 80096aa:	f000 ffab 	bl	800a604 <memcpy>
 80096ae:	2201      	movs	r2, #1
 80096b0:	4629      	mov	r1, r5
 80096b2:	4620      	mov	r0, r4
 80096b4:	f000 fc0a 	bl	8009ecc <__lshift>
 80096b8:	9b00      	ldr	r3, [sp, #0]
 80096ba:	3301      	adds	r3, #1
 80096bc:	9304      	str	r3, [sp, #16]
 80096be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80096c2:	4413      	add	r3, r2
 80096c4:	9308      	str	r3, [sp, #32]
 80096c6:	9b02      	ldr	r3, [sp, #8]
 80096c8:	f003 0301 	and.w	r3, r3, #1
 80096cc:	46b8      	mov	r8, r7
 80096ce:	9306      	str	r3, [sp, #24]
 80096d0:	4607      	mov	r7, r0
 80096d2:	9b04      	ldr	r3, [sp, #16]
 80096d4:	4631      	mov	r1, r6
 80096d6:	3b01      	subs	r3, #1
 80096d8:	4650      	mov	r0, sl
 80096da:	9301      	str	r3, [sp, #4]
 80096dc:	f7ff fa6b 	bl	8008bb6 <quorem>
 80096e0:	4641      	mov	r1, r8
 80096e2:	9002      	str	r0, [sp, #8]
 80096e4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80096e8:	4650      	mov	r0, sl
 80096ea:	f000 fc5b 	bl	8009fa4 <__mcmp>
 80096ee:	463a      	mov	r2, r7
 80096f0:	9005      	str	r0, [sp, #20]
 80096f2:	4631      	mov	r1, r6
 80096f4:	4620      	mov	r0, r4
 80096f6:	f000 fc71 	bl	8009fdc <__mdiff>
 80096fa:	68c2      	ldr	r2, [r0, #12]
 80096fc:	4605      	mov	r5, r0
 80096fe:	bb02      	cbnz	r2, 8009742 <_dtoa_r+0xa7a>
 8009700:	4601      	mov	r1, r0
 8009702:	4650      	mov	r0, sl
 8009704:	f000 fc4e 	bl	8009fa4 <__mcmp>
 8009708:	4602      	mov	r2, r0
 800970a:	4629      	mov	r1, r5
 800970c:	4620      	mov	r0, r4
 800970e:	9209      	str	r2, [sp, #36]	; 0x24
 8009710:	f000 fa0c 	bl	8009b2c <_Bfree>
 8009714:	9b07      	ldr	r3, [sp, #28]
 8009716:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009718:	9d04      	ldr	r5, [sp, #16]
 800971a:	ea43 0102 	orr.w	r1, r3, r2
 800971e:	9b06      	ldr	r3, [sp, #24]
 8009720:	4319      	orrs	r1, r3
 8009722:	d110      	bne.n	8009746 <_dtoa_r+0xa7e>
 8009724:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009728:	d029      	beq.n	800977e <_dtoa_r+0xab6>
 800972a:	9b05      	ldr	r3, [sp, #20]
 800972c:	2b00      	cmp	r3, #0
 800972e:	dd02      	ble.n	8009736 <_dtoa_r+0xa6e>
 8009730:	9b02      	ldr	r3, [sp, #8]
 8009732:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8009736:	9b01      	ldr	r3, [sp, #4]
 8009738:	f883 9000 	strb.w	r9, [r3]
 800973c:	e774      	b.n	8009628 <_dtoa_r+0x960>
 800973e:	4638      	mov	r0, r7
 8009740:	e7ba      	b.n	80096b8 <_dtoa_r+0x9f0>
 8009742:	2201      	movs	r2, #1
 8009744:	e7e1      	b.n	800970a <_dtoa_r+0xa42>
 8009746:	9b05      	ldr	r3, [sp, #20]
 8009748:	2b00      	cmp	r3, #0
 800974a:	db04      	blt.n	8009756 <_dtoa_r+0xa8e>
 800974c:	9907      	ldr	r1, [sp, #28]
 800974e:	430b      	orrs	r3, r1
 8009750:	9906      	ldr	r1, [sp, #24]
 8009752:	430b      	orrs	r3, r1
 8009754:	d120      	bne.n	8009798 <_dtoa_r+0xad0>
 8009756:	2a00      	cmp	r2, #0
 8009758:	dded      	ble.n	8009736 <_dtoa_r+0xa6e>
 800975a:	4651      	mov	r1, sl
 800975c:	2201      	movs	r2, #1
 800975e:	4620      	mov	r0, r4
 8009760:	f000 fbb4 	bl	8009ecc <__lshift>
 8009764:	4631      	mov	r1, r6
 8009766:	4682      	mov	sl, r0
 8009768:	f000 fc1c 	bl	8009fa4 <__mcmp>
 800976c:	2800      	cmp	r0, #0
 800976e:	dc03      	bgt.n	8009778 <_dtoa_r+0xab0>
 8009770:	d1e1      	bne.n	8009736 <_dtoa_r+0xa6e>
 8009772:	f019 0f01 	tst.w	r9, #1
 8009776:	d0de      	beq.n	8009736 <_dtoa_r+0xa6e>
 8009778:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800977c:	d1d8      	bne.n	8009730 <_dtoa_r+0xa68>
 800977e:	9a01      	ldr	r2, [sp, #4]
 8009780:	2339      	movs	r3, #57	; 0x39
 8009782:	7013      	strb	r3, [r2, #0]
 8009784:	462b      	mov	r3, r5
 8009786:	461d      	mov	r5, r3
 8009788:	3b01      	subs	r3, #1
 800978a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800978e:	2a39      	cmp	r2, #57	; 0x39
 8009790:	d06c      	beq.n	800986c <_dtoa_r+0xba4>
 8009792:	3201      	adds	r2, #1
 8009794:	701a      	strb	r2, [r3, #0]
 8009796:	e747      	b.n	8009628 <_dtoa_r+0x960>
 8009798:	2a00      	cmp	r2, #0
 800979a:	dd07      	ble.n	80097ac <_dtoa_r+0xae4>
 800979c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80097a0:	d0ed      	beq.n	800977e <_dtoa_r+0xab6>
 80097a2:	9a01      	ldr	r2, [sp, #4]
 80097a4:	f109 0301 	add.w	r3, r9, #1
 80097a8:	7013      	strb	r3, [r2, #0]
 80097aa:	e73d      	b.n	8009628 <_dtoa_r+0x960>
 80097ac:	9b04      	ldr	r3, [sp, #16]
 80097ae:	9a08      	ldr	r2, [sp, #32]
 80097b0:	f803 9c01 	strb.w	r9, [r3, #-1]
 80097b4:	4293      	cmp	r3, r2
 80097b6:	d043      	beq.n	8009840 <_dtoa_r+0xb78>
 80097b8:	4651      	mov	r1, sl
 80097ba:	2300      	movs	r3, #0
 80097bc:	220a      	movs	r2, #10
 80097be:	4620      	mov	r0, r4
 80097c0:	f000 f9d6 	bl	8009b70 <__multadd>
 80097c4:	45b8      	cmp	r8, r7
 80097c6:	4682      	mov	sl, r0
 80097c8:	f04f 0300 	mov.w	r3, #0
 80097cc:	f04f 020a 	mov.w	r2, #10
 80097d0:	4641      	mov	r1, r8
 80097d2:	4620      	mov	r0, r4
 80097d4:	d107      	bne.n	80097e6 <_dtoa_r+0xb1e>
 80097d6:	f000 f9cb 	bl	8009b70 <__multadd>
 80097da:	4680      	mov	r8, r0
 80097dc:	4607      	mov	r7, r0
 80097de:	9b04      	ldr	r3, [sp, #16]
 80097e0:	3301      	adds	r3, #1
 80097e2:	9304      	str	r3, [sp, #16]
 80097e4:	e775      	b.n	80096d2 <_dtoa_r+0xa0a>
 80097e6:	f000 f9c3 	bl	8009b70 <__multadd>
 80097ea:	4639      	mov	r1, r7
 80097ec:	4680      	mov	r8, r0
 80097ee:	2300      	movs	r3, #0
 80097f0:	220a      	movs	r2, #10
 80097f2:	4620      	mov	r0, r4
 80097f4:	f000 f9bc 	bl	8009b70 <__multadd>
 80097f8:	4607      	mov	r7, r0
 80097fa:	e7f0      	b.n	80097de <_dtoa_r+0xb16>
 80097fc:	9b04      	ldr	r3, [sp, #16]
 80097fe:	9301      	str	r3, [sp, #4]
 8009800:	9d00      	ldr	r5, [sp, #0]
 8009802:	4631      	mov	r1, r6
 8009804:	4650      	mov	r0, sl
 8009806:	f7ff f9d6 	bl	8008bb6 <quorem>
 800980a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800980e:	9b00      	ldr	r3, [sp, #0]
 8009810:	f805 9b01 	strb.w	r9, [r5], #1
 8009814:	1aea      	subs	r2, r5, r3
 8009816:	9b01      	ldr	r3, [sp, #4]
 8009818:	4293      	cmp	r3, r2
 800981a:	dd07      	ble.n	800982c <_dtoa_r+0xb64>
 800981c:	4651      	mov	r1, sl
 800981e:	2300      	movs	r3, #0
 8009820:	220a      	movs	r2, #10
 8009822:	4620      	mov	r0, r4
 8009824:	f000 f9a4 	bl	8009b70 <__multadd>
 8009828:	4682      	mov	sl, r0
 800982a:	e7ea      	b.n	8009802 <_dtoa_r+0xb3a>
 800982c:	9b01      	ldr	r3, [sp, #4]
 800982e:	2b00      	cmp	r3, #0
 8009830:	bfc8      	it	gt
 8009832:	461d      	movgt	r5, r3
 8009834:	9b00      	ldr	r3, [sp, #0]
 8009836:	bfd8      	it	le
 8009838:	2501      	movle	r5, #1
 800983a:	441d      	add	r5, r3
 800983c:	f04f 0800 	mov.w	r8, #0
 8009840:	4651      	mov	r1, sl
 8009842:	2201      	movs	r2, #1
 8009844:	4620      	mov	r0, r4
 8009846:	f000 fb41 	bl	8009ecc <__lshift>
 800984a:	4631      	mov	r1, r6
 800984c:	4682      	mov	sl, r0
 800984e:	f000 fba9 	bl	8009fa4 <__mcmp>
 8009852:	2800      	cmp	r0, #0
 8009854:	dc96      	bgt.n	8009784 <_dtoa_r+0xabc>
 8009856:	d102      	bne.n	800985e <_dtoa_r+0xb96>
 8009858:	f019 0f01 	tst.w	r9, #1
 800985c:	d192      	bne.n	8009784 <_dtoa_r+0xabc>
 800985e:	462b      	mov	r3, r5
 8009860:	461d      	mov	r5, r3
 8009862:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009866:	2a30      	cmp	r2, #48	; 0x30
 8009868:	d0fa      	beq.n	8009860 <_dtoa_r+0xb98>
 800986a:	e6dd      	b.n	8009628 <_dtoa_r+0x960>
 800986c:	9a00      	ldr	r2, [sp, #0]
 800986e:	429a      	cmp	r2, r3
 8009870:	d189      	bne.n	8009786 <_dtoa_r+0xabe>
 8009872:	f10b 0b01 	add.w	fp, fp, #1
 8009876:	2331      	movs	r3, #49	; 0x31
 8009878:	e796      	b.n	80097a8 <_dtoa_r+0xae0>
 800987a:	4b0a      	ldr	r3, [pc, #40]	; (80098a4 <_dtoa_r+0xbdc>)
 800987c:	f7ff ba99 	b.w	8008db2 <_dtoa_r+0xea>
 8009880:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009882:	2b00      	cmp	r3, #0
 8009884:	f47f aa6d 	bne.w	8008d62 <_dtoa_r+0x9a>
 8009888:	4b07      	ldr	r3, [pc, #28]	; (80098a8 <_dtoa_r+0xbe0>)
 800988a:	f7ff ba92 	b.w	8008db2 <_dtoa_r+0xea>
 800988e:	9b01      	ldr	r3, [sp, #4]
 8009890:	2b00      	cmp	r3, #0
 8009892:	dcb5      	bgt.n	8009800 <_dtoa_r+0xb38>
 8009894:	9b07      	ldr	r3, [sp, #28]
 8009896:	2b02      	cmp	r3, #2
 8009898:	f73f aeb1 	bgt.w	80095fe <_dtoa_r+0x936>
 800989c:	e7b0      	b.n	8009800 <_dtoa_r+0xb38>
 800989e:	bf00      	nop
 80098a0:	0800ae28 	.word	0x0800ae28
 80098a4:	0800ad88 	.word	0x0800ad88
 80098a8:	0800adac 	.word	0x0800adac

080098ac <_free_r>:
 80098ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80098ae:	2900      	cmp	r1, #0
 80098b0:	d044      	beq.n	800993c <_free_r+0x90>
 80098b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80098b6:	9001      	str	r0, [sp, #4]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	f1a1 0404 	sub.w	r4, r1, #4
 80098be:	bfb8      	it	lt
 80098c0:	18e4      	addlt	r4, r4, r3
 80098c2:	f000 f8e7 	bl	8009a94 <__malloc_lock>
 80098c6:	4a1e      	ldr	r2, [pc, #120]	; (8009940 <_free_r+0x94>)
 80098c8:	9801      	ldr	r0, [sp, #4]
 80098ca:	6813      	ldr	r3, [r2, #0]
 80098cc:	b933      	cbnz	r3, 80098dc <_free_r+0x30>
 80098ce:	6063      	str	r3, [r4, #4]
 80098d0:	6014      	str	r4, [r2, #0]
 80098d2:	b003      	add	sp, #12
 80098d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80098d8:	f000 b8e2 	b.w	8009aa0 <__malloc_unlock>
 80098dc:	42a3      	cmp	r3, r4
 80098de:	d908      	bls.n	80098f2 <_free_r+0x46>
 80098e0:	6825      	ldr	r5, [r4, #0]
 80098e2:	1961      	adds	r1, r4, r5
 80098e4:	428b      	cmp	r3, r1
 80098e6:	bf01      	itttt	eq
 80098e8:	6819      	ldreq	r1, [r3, #0]
 80098ea:	685b      	ldreq	r3, [r3, #4]
 80098ec:	1949      	addeq	r1, r1, r5
 80098ee:	6021      	streq	r1, [r4, #0]
 80098f0:	e7ed      	b.n	80098ce <_free_r+0x22>
 80098f2:	461a      	mov	r2, r3
 80098f4:	685b      	ldr	r3, [r3, #4]
 80098f6:	b10b      	cbz	r3, 80098fc <_free_r+0x50>
 80098f8:	42a3      	cmp	r3, r4
 80098fa:	d9fa      	bls.n	80098f2 <_free_r+0x46>
 80098fc:	6811      	ldr	r1, [r2, #0]
 80098fe:	1855      	adds	r5, r2, r1
 8009900:	42a5      	cmp	r5, r4
 8009902:	d10b      	bne.n	800991c <_free_r+0x70>
 8009904:	6824      	ldr	r4, [r4, #0]
 8009906:	4421      	add	r1, r4
 8009908:	1854      	adds	r4, r2, r1
 800990a:	42a3      	cmp	r3, r4
 800990c:	6011      	str	r1, [r2, #0]
 800990e:	d1e0      	bne.n	80098d2 <_free_r+0x26>
 8009910:	681c      	ldr	r4, [r3, #0]
 8009912:	685b      	ldr	r3, [r3, #4]
 8009914:	6053      	str	r3, [r2, #4]
 8009916:	440c      	add	r4, r1
 8009918:	6014      	str	r4, [r2, #0]
 800991a:	e7da      	b.n	80098d2 <_free_r+0x26>
 800991c:	d902      	bls.n	8009924 <_free_r+0x78>
 800991e:	230c      	movs	r3, #12
 8009920:	6003      	str	r3, [r0, #0]
 8009922:	e7d6      	b.n	80098d2 <_free_r+0x26>
 8009924:	6825      	ldr	r5, [r4, #0]
 8009926:	1961      	adds	r1, r4, r5
 8009928:	428b      	cmp	r3, r1
 800992a:	bf04      	itt	eq
 800992c:	6819      	ldreq	r1, [r3, #0]
 800992e:	685b      	ldreq	r3, [r3, #4]
 8009930:	6063      	str	r3, [r4, #4]
 8009932:	bf04      	itt	eq
 8009934:	1949      	addeq	r1, r1, r5
 8009936:	6021      	streq	r1, [r4, #0]
 8009938:	6054      	str	r4, [r2, #4]
 800993a:	e7ca      	b.n	80098d2 <_free_r+0x26>
 800993c:	b003      	add	sp, #12
 800993e:	bd30      	pop	{r4, r5, pc}
 8009940:	20000624 	.word	0x20000624

08009944 <malloc>:
 8009944:	4b02      	ldr	r3, [pc, #8]	; (8009950 <malloc+0xc>)
 8009946:	4601      	mov	r1, r0
 8009948:	6818      	ldr	r0, [r3, #0]
 800994a:	f000 b823 	b.w	8009994 <_malloc_r>
 800994e:	bf00      	nop
 8009950:	20000070 	.word	0x20000070

08009954 <sbrk_aligned>:
 8009954:	b570      	push	{r4, r5, r6, lr}
 8009956:	4e0e      	ldr	r6, [pc, #56]	; (8009990 <sbrk_aligned+0x3c>)
 8009958:	460c      	mov	r4, r1
 800995a:	6831      	ldr	r1, [r6, #0]
 800995c:	4605      	mov	r5, r0
 800995e:	b911      	cbnz	r1, 8009966 <sbrk_aligned+0x12>
 8009960:	f000 fe40 	bl	800a5e4 <_sbrk_r>
 8009964:	6030      	str	r0, [r6, #0]
 8009966:	4621      	mov	r1, r4
 8009968:	4628      	mov	r0, r5
 800996a:	f000 fe3b 	bl	800a5e4 <_sbrk_r>
 800996e:	1c43      	adds	r3, r0, #1
 8009970:	d00a      	beq.n	8009988 <sbrk_aligned+0x34>
 8009972:	1cc4      	adds	r4, r0, #3
 8009974:	f024 0403 	bic.w	r4, r4, #3
 8009978:	42a0      	cmp	r0, r4
 800997a:	d007      	beq.n	800998c <sbrk_aligned+0x38>
 800997c:	1a21      	subs	r1, r4, r0
 800997e:	4628      	mov	r0, r5
 8009980:	f000 fe30 	bl	800a5e4 <_sbrk_r>
 8009984:	3001      	adds	r0, #1
 8009986:	d101      	bne.n	800998c <sbrk_aligned+0x38>
 8009988:	f04f 34ff 	mov.w	r4, #4294967295
 800998c:	4620      	mov	r0, r4
 800998e:	bd70      	pop	{r4, r5, r6, pc}
 8009990:	20000628 	.word	0x20000628

08009994 <_malloc_r>:
 8009994:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009998:	1ccd      	adds	r5, r1, #3
 800999a:	f025 0503 	bic.w	r5, r5, #3
 800999e:	3508      	adds	r5, #8
 80099a0:	2d0c      	cmp	r5, #12
 80099a2:	bf38      	it	cc
 80099a4:	250c      	movcc	r5, #12
 80099a6:	2d00      	cmp	r5, #0
 80099a8:	4607      	mov	r7, r0
 80099aa:	db01      	blt.n	80099b0 <_malloc_r+0x1c>
 80099ac:	42a9      	cmp	r1, r5
 80099ae:	d905      	bls.n	80099bc <_malloc_r+0x28>
 80099b0:	230c      	movs	r3, #12
 80099b2:	603b      	str	r3, [r7, #0]
 80099b4:	2600      	movs	r6, #0
 80099b6:	4630      	mov	r0, r6
 80099b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80099bc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009a90 <_malloc_r+0xfc>
 80099c0:	f000 f868 	bl	8009a94 <__malloc_lock>
 80099c4:	f8d8 3000 	ldr.w	r3, [r8]
 80099c8:	461c      	mov	r4, r3
 80099ca:	bb5c      	cbnz	r4, 8009a24 <_malloc_r+0x90>
 80099cc:	4629      	mov	r1, r5
 80099ce:	4638      	mov	r0, r7
 80099d0:	f7ff ffc0 	bl	8009954 <sbrk_aligned>
 80099d4:	1c43      	adds	r3, r0, #1
 80099d6:	4604      	mov	r4, r0
 80099d8:	d155      	bne.n	8009a86 <_malloc_r+0xf2>
 80099da:	f8d8 4000 	ldr.w	r4, [r8]
 80099de:	4626      	mov	r6, r4
 80099e0:	2e00      	cmp	r6, #0
 80099e2:	d145      	bne.n	8009a70 <_malloc_r+0xdc>
 80099e4:	2c00      	cmp	r4, #0
 80099e6:	d048      	beq.n	8009a7a <_malloc_r+0xe6>
 80099e8:	6823      	ldr	r3, [r4, #0]
 80099ea:	4631      	mov	r1, r6
 80099ec:	4638      	mov	r0, r7
 80099ee:	eb04 0903 	add.w	r9, r4, r3
 80099f2:	f000 fdf7 	bl	800a5e4 <_sbrk_r>
 80099f6:	4581      	cmp	r9, r0
 80099f8:	d13f      	bne.n	8009a7a <_malloc_r+0xe6>
 80099fa:	6821      	ldr	r1, [r4, #0]
 80099fc:	1a6d      	subs	r5, r5, r1
 80099fe:	4629      	mov	r1, r5
 8009a00:	4638      	mov	r0, r7
 8009a02:	f7ff ffa7 	bl	8009954 <sbrk_aligned>
 8009a06:	3001      	adds	r0, #1
 8009a08:	d037      	beq.n	8009a7a <_malloc_r+0xe6>
 8009a0a:	6823      	ldr	r3, [r4, #0]
 8009a0c:	442b      	add	r3, r5
 8009a0e:	6023      	str	r3, [r4, #0]
 8009a10:	f8d8 3000 	ldr.w	r3, [r8]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d038      	beq.n	8009a8a <_malloc_r+0xf6>
 8009a18:	685a      	ldr	r2, [r3, #4]
 8009a1a:	42a2      	cmp	r2, r4
 8009a1c:	d12b      	bne.n	8009a76 <_malloc_r+0xe2>
 8009a1e:	2200      	movs	r2, #0
 8009a20:	605a      	str	r2, [r3, #4]
 8009a22:	e00f      	b.n	8009a44 <_malloc_r+0xb0>
 8009a24:	6822      	ldr	r2, [r4, #0]
 8009a26:	1b52      	subs	r2, r2, r5
 8009a28:	d41f      	bmi.n	8009a6a <_malloc_r+0xd6>
 8009a2a:	2a0b      	cmp	r2, #11
 8009a2c:	d917      	bls.n	8009a5e <_malloc_r+0xca>
 8009a2e:	1961      	adds	r1, r4, r5
 8009a30:	42a3      	cmp	r3, r4
 8009a32:	6025      	str	r5, [r4, #0]
 8009a34:	bf18      	it	ne
 8009a36:	6059      	strne	r1, [r3, #4]
 8009a38:	6863      	ldr	r3, [r4, #4]
 8009a3a:	bf08      	it	eq
 8009a3c:	f8c8 1000 	streq.w	r1, [r8]
 8009a40:	5162      	str	r2, [r4, r5]
 8009a42:	604b      	str	r3, [r1, #4]
 8009a44:	4638      	mov	r0, r7
 8009a46:	f104 060b 	add.w	r6, r4, #11
 8009a4a:	f000 f829 	bl	8009aa0 <__malloc_unlock>
 8009a4e:	f026 0607 	bic.w	r6, r6, #7
 8009a52:	1d23      	adds	r3, r4, #4
 8009a54:	1af2      	subs	r2, r6, r3
 8009a56:	d0ae      	beq.n	80099b6 <_malloc_r+0x22>
 8009a58:	1b9b      	subs	r3, r3, r6
 8009a5a:	50a3      	str	r3, [r4, r2]
 8009a5c:	e7ab      	b.n	80099b6 <_malloc_r+0x22>
 8009a5e:	42a3      	cmp	r3, r4
 8009a60:	6862      	ldr	r2, [r4, #4]
 8009a62:	d1dd      	bne.n	8009a20 <_malloc_r+0x8c>
 8009a64:	f8c8 2000 	str.w	r2, [r8]
 8009a68:	e7ec      	b.n	8009a44 <_malloc_r+0xb0>
 8009a6a:	4623      	mov	r3, r4
 8009a6c:	6864      	ldr	r4, [r4, #4]
 8009a6e:	e7ac      	b.n	80099ca <_malloc_r+0x36>
 8009a70:	4634      	mov	r4, r6
 8009a72:	6876      	ldr	r6, [r6, #4]
 8009a74:	e7b4      	b.n	80099e0 <_malloc_r+0x4c>
 8009a76:	4613      	mov	r3, r2
 8009a78:	e7cc      	b.n	8009a14 <_malloc_r+0x80>
 8009a7a:	230c      	movs	r3, #12
 8009a7c:	603b      	str	r3, [r7, #0]
 8009a7e:	4638      	mov	r0, r7
 8009a80:	f000 f80e 	bl	8009aa0 <__malloc_unlock>
 8009a84:	e797      	b.n	80099b6 <_malloc_r+0x22>
 8009a86:	6025      	str	r5, [r4, #0]
 8009a88:	e7dc      	b.n	8009a44 <_malloc_r+0xb0>
 8009a8a:	605b      	str	r3, [r3, #4]
 8009a8c:	deff      	udf	#255	; 0xff
 8009a8e:	bf00      	nop
 8009a90:	20000624 	.word	0x20000624

08009a94 <__malloc_lock>:
 8009a94:	4801      	ldr	r0, [pc, #4]	; (8009a9c <__malloc_lock+0x8>)
 8009a96:	f7ff b88c 	b.w	8008bb2 <__retarget_lock_acquire_recursive>
 8009a9a:	bf00      	nop
 8009a9c:	20000620 	.word	0x20000620

08009aa0 <__malloc_unlock>:
 8009aa0:	4801      	ldr	r0, [pc, #4]	; (8009aa8 <__malloc_unlock+0x8>)
 8009aa2:	f7ff b887 	b.w	8008bb4 <__retarget_lock_release_recursive>
 8009aa6:	bf00      	nop
 8009aa8:	20000620 	.word	0x20000620

08009aac <_Balloc>:
 8009aac:	b570      	push	{r4, r5, r6, lr}
 8009aae:	69c6      	ldr	r6, [r0, #28]
 8009ab0:	4604      	mov	r4, r0
 8009ab2:	460d      	mov	r5, r1
 8009ab4:	b976      	cbnz	r6, 8009ad4 <_Balloc+0x28>
 8009ab6:	2010      	movs	r0, #16
 8009ab8:	f7ff ff44 	bl	8009944 <malloc>
 8009abc:	4602      	mov	r2, r0
 8009abe:	61e0      	str	r0, [r4, #28]
 8009ac0:	b920      	cbnz	r0, 8009acc <_Balloc+0x20>
 8009ac2:	4b18      	ldr	r3, [pc, #96]	; (8009b24 <_Balloc+0x78>)
 8009ac4:	4818      	ldr	r0, [pc, #96]	; (8009b28 <_Balloc+0x7c>)
 8009ac6:	216b      	movs	r1, #107	; 0x6b
 8009ac8:	f000 fdaa 	bl	800a620 <__assert_func>
 8009acc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009ad0:	6006      	str	r6, [r0, #0]
 8009ad2:	60c6      	str	r6, [r0, #12]
 8009ad4:	69e6      	ldr	r6, [r4, #28]
 8009ad6:	68f3      	ldr	r3, [r6, #12]
 8009ad8:	b183      	cbz	r3, 8009afc <_Balloc+0x50>
 8009ada:	69e3      	ldr	r3, [r4, #28]
 8009adc:	68db      	ldr	r3, [r3, #12]
 8009ade:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009ae2:	b9b8      	cbnz	r0, 8009b14 <_Balloc+0x68>
 8009ae4:	2101      	movs	r1, #1
 8009ae6:	fa01 f605 	lsl.w	r6, r1, r5
 8009aea:	1d72      	adds	r2, r6, #5
 8009aec:	0092      	lsls	r2, r2, #2
 8009aee:	4620      	mov	r0, r4
 8009af0:	f000 fdb4 	bl	800a65c <_calloc_r>
 8009af4:	b160      	cbz	r0, 8009b10 <_Balloc+0x64>
 8009af6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009afa:	e00e      	b.n	8009b1a <_Balloc+0x6e>
 8009afc:	2221      	movs	r2, #33	; 0x21
 8009afe:	2104      	movs	r1, #4
 8009b00:	4620      	mov	r0, r4
 8009b02:	f000 fdab 	bl	800a65c <_calloc_r>
 8009b06:	69e3      	ldr	r3, [r4, #28]
 8009b08:	60f0      	str	r0, [r6, #12]
 8009b0a:	68db      	ldr	r3, [r3, #12]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d1e4      	bne.n	8009ada <_Balloc+0x2e>
 8009b10:	2000      	movs	r0, #0
 8009b12:	bd70      	pop	{r4, r5, r6, pc}
 8009b14:	6802      	ldr	r2, [r0, #0]
 8009b16:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009b20:	e7f7      	b.n	8009b12 <_Balloc+0x66>
 8009b22:	bf00      	nop
 8009b24:	0800adb9 	.word	0x0800adb9
 8009b28:	0800ae39 	.word	0x0800ae39

08009b2c <_Bfree>:
 8009b2c:	b570      	push	{r4, r5, r6, lr}
 8009b2e:	69c6      	ldr	r6, [r0, #28]
 8009b30:	4605      	mov	r5, r0
 8009b32:	460c      	mov	r4, r1
 8009b34:	b976      	cbnz	r6, 8009b54 <_Bfree+0x28>
 8009b36:	2010      	movs	r0, #16
 8009b38:	f7ff ff04 	bl	8009944 <malloc>
 8009b3c:	4602      	mov	r2, r0
 8009b3e:	61e8      	str	r0, [r5, #28]
 8009b40:	b920      	cbnz	r0, 8009b4c <_Bfree+0x20>
 8009b42:	4b09      	ldr	r3, [pc, #36]	; (8009b68 <_Bfree+0x3c>)
 8009b44:	4809      	ldr	r0, [pc, #36]	; (8009b6c <_Bfree+0x40>)
 8009b46:	218f      	movs	r1, #143	; 0x8f
 8009b48:	f000 fd6a 	bl	800a620 <__assert_func>
 8009b4c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009b50:	6006      	str	r6, [r0, #0]
 8009b52:	60c6      	str	r6, [r0, #12]
 8009b54:	b13c      	cbz	r4, 8009b66 <_Bfree+0x3a>
 8009b56:	69eb      	ldr	r3, [r5, #28]
 8009b58:	6862      	ldr	r2, [r4, #4]
 8009b5a:	68db      	ldr	r3, [r3, #12]
 8009b5c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009b60:	6021      	str	r1, [r4, #0]
 8009b62:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009b66:	bd70      	pop	{r4, r5, r6, pc}
 8009b68:	0800adb9 	.word	0x0800adb9
 8009b6c:	0800ae39 	.word	0x0800ae39

08009b70 <__multadd>:
 8009b70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b74:	690d      	ldr	r5, [r1, #16]
 8009b76:	4607      	mov	r7, r0
 8009b78:	460c      	mov	r4, r1
 8009b7a:	461e      	mov	r6, r3
 8009b7c:	f101 0c14 	add.w	ip, r1, #20
 8009b80:	2000      	movs	r0, #0
 8009b82:	f8dc 3000 	ldr.w	r3, [ip]
 8009b86:	b299      	uxth	r1, r3
 8009b88:	fb02 6101 	mla	r1, r2, r1, r6
 8009b8c:	0c1e      	lsrs	r6, r3, #16
 8009b8e:	0c0b      	lsrs	r3, r1, #16
 8009b90:	fb02 3306 	mla	r3, r2, r6, r3
 8009b94:	b289      	uxth	r1, r1
 8009b96:	3001      	adds	r0, #1
 8009b98:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009b9c:	4285      	cmp	r5, r0
 8009b9e:	f84c 1b04 	str.w	r1, [ip], #4
 8009ba2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009ba6:	dcec      	bgt.n	8009b82 <__multadd+0x12>
 8009ba8:	b30e      	cbz	r6, 8009bee <__multadd+0x7e>
 8009baa:	68a3      	ldr	r3, [r4, #8]
 8009bac:	42ab      	cmp	r3, r5
 8009bae:	dc19      	bgt.n	8009be4 <__multadd+0x74>
 8009bb0:	6861      	ldr	r1, [r4, #4]
 8009bb2:	4638      	mov	r0, r7
 8009bb4:	3101      	adds	r1, #1
 8009bb6:	f7ff ff79 	bl	8009aac <_Balloc>
 8009bba:	4680      	mov	r8, r0
 8009bbc:	b928      	cbnz	r0, 8009bca <__multadd+0x5a>
 8009bbe:	4602      	mov	r2, r0
 8009bc0:	4b0c      	ldr	r3, [pc, #48]	; (8009bf4 <__multadd+0x84>)
 8009bc2:	480d      	ldr	r0, [pc, #52]	; (8009bf8 <__multadd+0x88>)
 8009bc4:	21ba      	movs	r1, #186	; 0xba
 8009bc6:	f000 fd2b 	bl	800a620 <__assert_func>
 8009bca:	6922      	ldr	r2, [r4, #16]
 8009bcc:	3202      	adds	r2, #2
 8009bce:	f104 010c 	add.w	r1, r4, #12
 8009bd2:	0092      	lsls	r2, r2, #2
 8009bd4:	300c      	adds	r0, #12
 8009bd6:	f000 fd15 	bl	800a604 <memcpy>
 8009bda:	4621      	mov	r1, r4
 8009bdc:	4638      	mov	r0, r7
 8009bde:	f7ff ffa5 	bl	8009b2c <_Bfree>
 8009be2:	4644      	mov	r4, r8
 8009be4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009be8:	3501      	adds	r5, #1
 8009bea:	615e      	str	r6, [r3, #20]
 8009bec:	6125      	str	r5, [r4, #16]
 8009bee:	4620      	mov	r0, r4
 8009bf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009bf4:	0800ae28 	.word	0x0800ae28
 8009bf8:	0800ae39 	.word	0x0800ae39

08009bfc <__hi0bits>:
 8009bfc:	0c03      	lsrs	r3, r0, #16
 8009bfe:	041b      	lsls	r3, r3, #16
 8009c00:	b9d3      	cbnz	r3, 8009c38 <__hi0bits+0x3c>
 8009c02:	0400      	lsls	r0, r0, #16
 8009c04:	2310      	movs	r3, #16
 8009c06:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009c0a:	bf04      	itt	eq
 8009c0c:	0200      	lsleq	r0, r0, #8
 8009c0e:	3308      	addeq	r3, #8
 8009c10:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009c14:	bf04      	itt	eq
 8009c16:	0100      	lsleq	r0, r0, #4
 8009c18:	3304      	addeq	r3, #4
 8009c1a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009c1e:	bf04      	itt	eq
 8009c20:	0080      	lsleq	r0, r0, #2
 8009c22:	3302      	addeq	r3, #2
 8009c24:	2800      	cmp	r0, #0
 8009c26:	db05      	blt.n	8009c34 <__hi0bits+0x38>
 8009c28:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009c2c:	f103 0301 	add.w	r3, r3, #1
 8009c30:	bf08      	it	eq
 8009c32:	2320      	moveq	r3, #32
 8009c34:	4618      	mov	r0, r3
 8009c36:	4770      	bx	lr
 8009c38:	2300      	movs	r3, #0
 8009c3a:	e7e4      	b.n	8009c06 <__hi0bits+0xa>

08009c3c <__lo0bits>:
 8009c3c:	6803      	ldr	r3, [r0, #0]
 8009c3e:	f013 0207 	ands.w	r2, r3, #7
 8009c42:	d00c      	beq.n	8009c5e <__lo0bits+0x22>
 8009c44:	07d9      	lsls	r1, r3, #31
 8009c46:	d422      	bmi.n	8009c8e <__lo0bits+0x52>
 8009c48:	079a      	lsls	r2, r3, #30
 8009c4a:	bf49      	itett	mi
 8009c4c:	085b      	lsrmi	r3, r3, #1
 8009c4e:	089b      	lsrpl	r3, r3, #2
 8009c50:	6003      	strmi	r3, [r0, #0]
 8009c52:	2201      	movmi	r2, #1
 8009c54:	bf5c      	itt	pl
 8009c56:	6003      	strpl	r3, [r0, #0]
 8009c58:	2202      	movpl	r2, #2
 8009c5a:	4610      	mov	r0, r2
 8009c5c:	4770      	bx	lr
 8009c5e:	b299      	uxth	r1, r3
 8009c60:	b909      	cbnz	r1, 8009c66 <__lo0bits+0x2a>
 8009c62:	0c1b      	lsrs	r3, r3, #16
 8009c64:	2210      	movs	r2, #16
 8009c66:	b2d9      	uxtb	r1, r3
 8009c68:	b909      	cbnz	r1, 8009c6e <__lo0bits+0x32>
 8009c6a:	3208      	adds	r2, #8
 8009c6c:	0a1b      	lsrs	r3, r3, #8
 8009c6e:	0719      	lsls	r1, r3, #28
 8009c70:	bf04      	itt	eq
 8009c72:	091b      	lsreq	r3, r3, #4
 8009c74:	3204      	addeq	r2, #4
 8009c76:	0799      	lsls	r1, r3, #30
 8009c78:	bf04      	itt	eq
 8009c7a:	089b      	lsreq	r3, r3, #2
 8009c7c:	3202      	addeq	r2, #2
 8009c7e:	07d9      	lsls	r1, r3, #31
 8009c80:	d403      	bmi.n	8009c8a <__lo0bits+0x4e>
 8009c82:	085b      	lsrs	r3, r3, #1
 8009c84:	f102 0201 	add.w	r2, r2, #1
 8009c88:	d003      	beq.n	8009c92 <__lo0bits+0x56>
 8009c8a:	6003      	str	r3, [r0, #0]
 8009c8c:	e7e5      	b.n	8009c5a <__lo0bits+0x1e>
 8009c8e:	2200      	movs	r2, #0
 8009c90:	e7e3      	b.n	8009c5a <__lo0bits+0x1e>
 8009c92:	2220      	movs	r2, #32
 8009c94:	e7e1      	b.n	8009c5a <__lo0bits+0x1e>
	...

08009c98 <__i2b>:
 8009c98:	b510      	push	{r4, lr}
 8009c9a:	460c      	mov	r4, r1
 8009c9c:	2101      	movs	r1, #1
 8009c9e:	f7ff ff05 	bl	8009aac <_Balloc>
 8009ca2:	4602      	mov	r2, r0
 8009ca4:	b928      	cbnz	r0, 8009cb2 <__i2b+0x1a>
 8009ca6:	4b05      	ldr	r3, [pc, #20]	; (8009cbc <__i2b+0x24>)
 8009ca8:	4805      	ldr	r0, [pc, #20]	; (8009cc0 <__i2b+0x28>)
 8009caa:	f240 1145 	movw	r1, #325	; 0x145
 8009cae:	f000 fcb7 	bl	800a620 <__assert_func>
 8009cb2:	2301      	movs	r3, #1
 8009cb4:	6144      	str	r4, [r0, #20]
 8009cb6:	6103      	str	r3, [r0, #16]
 8009cb8:	bd10      	pop	{r4, pc}
 8009cba:	bf00      	nop
 8009cbc:	0800ae28 	.word	0x0800ae28
 8009cc0:	0800ae39 	.word	0x0800ae39

08009cc4 <__multiply>:
 8009cc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cc8:	4691      	mov	r9, r2
 8009cca:	690a      	ldr	r2, [r1, #16]
 8009ccc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009cd0:	429a      	cmp	r2, r3
 8009cd2:	bfb8      	it	lt
 8009cd4:	460b      	movlt	r3, r1
 8009cd6:	460c      	mov	r4, r1
 8009cd8:	bfbc      	itt	lt
 8009cda:	464c      	movlt	r4, r9
 8009cdc:	4699      	movlt	r9, r3
 8009cde:	6927      	ldr	r7, [r4, #16]
 8009ce0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009ce4:	68a3      	ldr	r3, [r4, #8]
 8009ce6:	6861      	ldr	r1, [r4, #4]
 8009ce8:	eb07 060a 	add.w	r6, r7, sl
 8009cec:	42b3      	cmp	r3, r6
 8009cee:	b085      	sub	sp, #20
 8009cf0:	bfb8      	it	lt
 8009cf2:	3101      	addlt	r1, #1
 8009cf4:	f7ff feda 	bl	8009aac <_Balloc>
 8009cf8:	b930      	cbnz	r0, 8009d08 <__multiply+0x44>
 8009cfa:	4602      	mov	r2, r0
 8009cfc:	4b44      	ldr	r3, [pc, #272]	; (8009e10 <__multiply+0x14c>)
 8009cfe:	4845      	ldr	r0, [pc, #276]	; (8009e14 <__multiply+0x150>)
 8009d00:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8009d04:	f000 fc8c 	bl	800a620 <__assert_func>
 8009d08:	f100 0514 	add.w	r5, r0, #20
 8009d0c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009d10:	462b      	mov	r3, r5
 8009d12:	2200      	movs	r2, #0
 8009d14:	4543      	cmp	r3, r8
 8009d16:	d321      	bcc.n	8009d5c <__multiply+0x98>
 8009d18:	f104 0314 	add.w	r3, r4, #20
 8009d1c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009d20:	f109 0314 	add.w	r3, r9, #20
 8009d24:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009d28:	9202      	str	r2, [sp, #8]
 8009d2a:	1b3a      	subs	r2, r7, r4
 8009d2c:	3a15      	subs	r2, #21
 8009d2e:	f022 0203 	bic.w	r2, r2, #3
 8009d32:	3204      	adds	r2, #4
 8009d34:	f104 0115 	add.w	r1, r4, #21
 8009d38:	428f      	cmp	r7, r1
 8009d3a:	bf38      	it	cc
 8009d3c:	2204      	movcc	r2, #4
 8009d3e:	9201      	str	r2, [sp, #4]
 8009d40:	9a02      	ldr	r2, [sp, #8]
 8009d42:	9303      	str	r3, [sp, #12]
 8009d44:	429a      	cmp	r2, r3
 8009d46:	d80c      	bhi.n	8009d62 <__multiply+0x9e>
 8009d48:	2e00      	cmp	r6, #0
 8009d4a:	dd03      	ble.n	8009d54 <__multiply+0x90>
 8009d4c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d05b      	beq.n	8009e0c <__multiply+0x148>
 8009d54:	6106      	str	r6, [r0, #16]
 8009d56:	b005      	add	sp, #20
 8009d58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d5c:	f843 2b04 	str.w	r2, [r3], #4
 8009d60:	e7d8      	b.n	8009d14 <__multiply+0x50>
 8009d62:	f8b3 a000 	ldrh.w	sl, [r3]
 8009d66:	f1ba 0f00 	cmp.w	sl, #0
 8009d6a:	d024      	beq.n	8009db6 <__multiply+0xf2>
 8009d6c:	f104 0e14 	add.w	lr, r4, #20
 8009d70:	46a9      	mov	r9, r5
 8009d72:	f04f 0c00 	mov.w	ip, #0
 8009d76:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009d7a:	f8d9 1000 	ldr.w	r1, [r9]
 8009d7e:	fa1f fb82 	uxth.w	fp, r2
 8009d82:	b289      	uxth	r1, r1
 8009d84:	fb0a 110b 	mla	r1, sl, fp, r1
 8009d88:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009d8c:	f8d9 2000 	ldr.w	r2, [r9]
 8009d90:	4461      	add	r1, ip
 8009d92:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009d96:	fb0a c20b 	mla	r2, sl, fp, ip
 8009d9a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009d9e:	b289      	uxth	r1, r1
 8009da0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009da4:	4577      	cmp	r7, lr
 8009da6:	f849 1b04 	str.w	r1, [r9], #4
 8009daa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009dae:	d8e2      	bhi.n	8009d76 <__multiply+0xb2>
 8009db0:	9a01      	ldr	r2, [sp, #4]
 8009db2:	f845 c002 	str.w	ip, [r5, r2]
 8009db6:	9a03      	ldr	r2, [sp, #12]
 8009db8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009dbc:	3304      	adds	r3, #4
 8009dbe:	f1b9 0f00 	cmp.w	r9, #0
 8009dc2:	d021      	beq.n	8009e08 <__multiply+0x144>
 8009dc4:	6829      	ldr	r1, [r5, #0]
 8009dc6:	f104 0c14 	add.w	ip, r4, #20
 8009dca:	46ae      	mov	lr, r5
 8009dcc:	f04f 0a00 	mov.w	sl, #0
 8009dd0:	f8bc b000 	ldrh.w	fp, [ip]
 8009dd4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009dd8:	fb09 220b 	mla	r2, r9, fp, r2
 8009ddc:	4452      	add	r2, sl
 8009dde:	b289      	uxth	r1, r1
 8009de0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009de4:	f84e 1b04 	str.w	r1, [lr], #4
 8009de8:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009dec:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009df0:	f8be 1000 	ldrh.w	r1, [lr]
 8009df4:	fb09 110a 	mla	r1, r9, sl, r1
 8009df8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8009dfc:	4567      	cmp	r7, ip
 8009dfe:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009e02:	d8e5      	bhi.n	8009dd0 <__multiply+0x10c>
 8009e04:	9a01      	ldr	r2, [sp, #4]
 8009e06:	50a9      	str	r1, [r5, r2]
 8009e08:	3504      	adds	r5, #4
 8009e0a:	e799      	b.n	8009d40 <__multiply+0x7c>
 8009e0c:	3e01      	subs	r6, #1
 8009e0e:	e79b      	b.n	8009d48 <__multiply+0x84>
 8009e10:	0800ae28 	.word	0x0800ae28
 8009e14:	0800ae39 	.word	0x0800ae39

08009e18 <__pow5mult>:
 8009e18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e1c:	4615      	mov	r5, r2
 8009e1e:	f012 0203 	ands.w	r2, r2, #3
 8009e22:	4606      	mov	r6, r0
 8009e24:	460f      	mov	r7, r1
 8009e26:	d007      	beq.n	8009e38 <__pow5mult+0x20>
 8009e28:	4c25      	ldr	r4, [pc, #148]	; (8009ec0 <__pow5mult+0xa8>)
 8009e2a:	3a01      	subs	r2, #1
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009e32:	f7ff fe9d 	bl	8009b70 <__multadd>
 8009e36:	4607      	mov	r7, r0
 8009e38:	10ad      	asrs	r5, r5, #2
 8009e3a:	d03d      	beq.n	8009eb8 <__pow5mult+0xa0>
 8009e3c:	69f4      	ldr	r4, [r6, #28]
 8009e3e:	b97c      	cbnz	r4, 8009e60 <__pow5mult+0x48>
 8009e40:	2010      	movs	r0, #16
 8009e42:	f7ff fd7f 	bl	8009944 <malloc>
 8009e46:	4602      	mov	r2, r0
 8009e48:	61f0      	str	r0, [r6, #28]
 8009e4a:	b928      	cbnz	r0, 8009e58 <__pow5mult+0x40>
 8009e4c:	4b1d      	ldr	r3, [pc, #116]	; (8009ec4 <__pow5mult+0xac>)
 8009e4e:	481e      	ldr	r0, [pc, #120]	; (8009ec8 <__pow5mult+0xb0>)
 8009e50:	f240 11b3 	movw	r1, #435	; 0x1b3
 8009e54:	f000 fbe4 	bl	800a620 <__assert_func>
 8009e58:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009e5c:	6004      	str	r4, [r0, #0]
 8009e5e:	60c4      	str	r4, [r0, #12]
 8009e60:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8009e64:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009e68:	b94c      	cbnz	r4, 8009e7e <__pow5mult+0x66>
 8009e6a:	f240 2171 	movw	r1, #625	; 0x271
 8009e6e:	4630      	mov	r0, r6
 8009e70:	f7ff ff12 	bl	8009c98 <__i2b>
 8009e74:	2300      	movs	r3, #0
 8009e76:	f8c8 0008 	str.w	r0, [r8, #8]
 8009e7a:	4604      	mov	r4, r0
 8009e7c:	6003      	str	r3, [r0, #0]
 8009e7e:	f04f 0900 	mov.w	r9, #0
 8009e82:	07eb      	lsls	r3, r5, #31
 8009e84:	d50a      	bpl.n	8009e9c <__pow5mult+0x84>
 8009e86:	4639      	mov	r1, r7
 8009e88:	4622      	mov	r2, r4
 8009e8a:	4630      	mov	r0, r6
 8009e8c:	f7ff ff1a 	bl	8009cc4 <__multiply>
 8009e90:	4639      	mov	r1, r7
 8009e92:	4680      	mov	r8, r0
 8009e94:	4630      	mov	r0, r6
 8009e96:	f7ff fe49 	bl	8009b2c <_Bfree>
 8009e9a:	4647      	mov	r7, r8
 8009e9c:	106d      	asrs	r5, r5, #1
 8009e9e:	d00b      	beq.n	8009eb8 <__pow5mult+0xa0>
 8009ea0:	6820      	ldr	r0, [r4, #0]
 8009ea2:	b938      	cbnz	r0, 8009eb4 <__pow5mult+0x9c>
 8009ea4:	4622      	mov	r2, r4
 8009ea6:	4621      	mov	r1, r4
 8009ea8:	4630      	mov	r0, r6
 8009eaa:	f7ff ff0b 	bl	8009cc4 <__multiply>
 8009eae:	6020      	str	r0, [r4, #0]
 8009eb0:	f8c0 9000 	str.w	r9, [r0]
 8009eb4:	4604      	mov	r4, r0
 8009eb6:	e7e4      	b.n	8009e82 <__pow5mult+0x6a>
 8009eb8:	4638      	mov	r0, r7
 8009eba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ebe:	bf00      	nop
 8009ec0:	0800af88 	.word	0x0800af88
 8009ec4:	0800adb9 	.word	0x0800adb9
 8009ec8:	0800ae39 	.word	0x0800ae39

08009ecc <__lshift>:
 8009ecc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ed0:	460c      	mov	r4, r1
 8009ed2:	6849      	ldr	r1, [r1, #4]
 8009ed4:	6923      	ldr	r3, [r4, #16]
 8009ed6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009eda:	68a3      	ldr	r3, [r4, #8]
 8009edc:	4607      	mov	r7, r0
 8009ede:	4691      	mov	r9, r2
 8009ee0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009ee4:	f108 0601 	add.w	r6, r8, #1
 8009ee8:	42b3      	cmp	r3, r6
 8009eea:	db0b      	blt.n	8009f04 <__lshift+0x38>
 8009eec:	4638      	mov	r0, r7
 8009eee:	f7ff fddd 	bl	8009aac <_Balloc>
 8009ef2:	4605      	mov	r5, r0
 8009ef4:	b948      	cbnz	r0, 8009f0a <__lshift+0x3e>
 8009ef6:	4602      	mov	r2, r0
 8009ef8:	4b28      	ldr	r3, [pc, #160]	; (8009f9c <__lshift+0xd0>)
 8009efa:	4829      	ldr	r0, [pc, #164]	; (8009fa0 <__lshift+0xd4>)
 8009efc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8009f00:	f000 fb8e 	bl	800a620 <__assert_func>
 8009f04:	3101      	adds	r1, #1
 8009f06:	005b      	lsls	r3, r3, #1
 8009f08:	e7ee      	b.n	8009ee8 <__lshift+0x1c>
 8009f0a:	2300      	movs	r3, #0
 8009f0c:	f100 0114 	add.w	r1, r0, #20
 8009f10:	f100 0210 	add.w	r2, r0, #16
 8009f14:	4618      	mov	r0, r3
 8009f16:	4553      	cmp	r3, sl
 8009f18:	db33      	blt.n	8009f82 <__lshift+0xb6>
 8009f1a:	6920      	ldr	r0, [r4, #16]
 8009f1c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009f20:	f104 0314 	add.w	r3, r4, #20
 8009f24:	f019 091f 	ands.w	r9, r9, #31
 8009f28:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009f2c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009f30:	d02b      	beq.n	8009f8a <__lshift+0xbe>
 8009f32:	f1c9 0e20 	rsb	lr, r9, #32
 8009f36:	468a      	mov	sl, r1
 8009f38:	2200      	movs	r2, #0
 8009f3a:	6818      	ldr	r0, [r3, #0]
 8009f3c:	fa00 f009 	lsl.w	r0, r0, r9
 8009f40:	4310      	orrs	r0, r2
 8009f42:	f84a 0b04 	str.w	r0, [sl], #4
 8009f46:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f4a:	459c      	cmp	ip, r3
 8009f4c:	fa22 f20e 	lsr.w	r2, r2, lr
 8009f50:	d8f3      	bhi.n	8009f3a <__lshift+0x6e>
 8009f52:	ebac 0304 	sub.w	r3, ip, r4
 8009f56:	3b15      	subs	r3, #21
 8009f58:	f023 0303 	bic.w	r3, r3, #3
 8009f5c:	3304      	adds	r3, #4
 8009f5e:	f104 0015 	add.w	r0, r4, #21
 8009f62:	4584      	cmp	ip, r0
 8009f64:	bf38      	it	cc
 8009f66:	2304      	movcc	r3, #4
 8009f68:	50ca      	str	r2, [r1, r3]
 8009f6a:	b10a      	cbz	r2, 8009f70 <__lshift+0xa4>
 8009f6c:	f108 0602 	add.w	r6, r8, #2
 8009f70:	3e01      	subs	r6, #1
 8009f72:	4638      	mov	r0, r7
 8009f74:	612e      	str	r6, [r5, #16]
 8009f76:	4621      	mov	r1, r4
 8009f78:	f7ff fdd8 	bl	8009b2c <_Bfree>
 8009f7c:	4628      	mov	r0, r5
 8009f7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f82:	f842 0f04 	str.w	r0, [r2, #4]!
 8009f86:	3301      	adds	r3, #1
 8009f88:	e7c5      	b.n	8009f16 <__lshift+0x4a>
 8009f8a:	3904      	subs	r1, #4
 8009f8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f90:	f841 2f04 	str.w	r2, [r1, #4]!
 8009f94:	459c      	cmp	ip, r3
 8009f96:	d8f9      	bhi.n	8009f8c <__lshift+0xc0>
 8009f98:	e7ea      	b.n	8009f70 <__lshift+0xa4>
 8009f9a:	bf00      	nop
 8009f9c:	0800ae28 	.word	0x0800ae28
 8009fa0:	0800ae39 	.word	0x0800ae39

08009fa4 <__mcmp>:
 8009fa4:	b530      	push	{r4, r5, lr}
 8009fa6:	6902      	ldr	r2, [r0, #16]
 8009fa8:	690c      	ldr	r4, [r1, #16]
 8009faa:	1b12      	subs	r2, r2, r4
 8009fac:	d10e      	bne.n	8009fcc <__mcmp+0x28>
 8009fae:	f100 0314 	add.w	r3, r0, #20
 8009fb2:	3114      	adds	r1, #20
 8009fb4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009fb8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009fbc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009fc0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009fc4:	42a5      	cmp	r5, r4
 8009fc6:	d003      	beq.n	8009fd0 <__mcmp+0x2c>
 8009fc8:	d305      	bcc.n	8009fd6 <__mcmp+0x32>
 8009fca:	2201      	movs	r2, #1
 8009fcc:	4610      	mov	r0, r2
 8009fce:	bd30      	pop	{r4, r5, pc}
 8009fd0:	4283      	cmp	r3, r0
 8009fd2:	d3f3      	bcc.n	8009fbc <__mcmp+0x18>
 8009fd4:	e7fa      	b.n	8009fcc <__mcmp+0x28>
 8009fd6:	f04f 32ff 	mov.w	r2, #4294967295
 8009fda:	e7f7      	b.n	8009fcc <__mcmp+0x28>

08009fdc <__mdiff>:
 8009fdc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fe0:	460c      	mov	r4, r1
 8009fe2:	4606      	mov	r6, r0
 8009fe4:	4611      	mov	r1, r2
 8009fe6:	4620      	mov	r0, r4
 8009fe8:	4690      	mov	r8, r2
 8009fea:	f7ff ffdb 	bl	8009fa4 <__mcmp>
 8009fee:	1e05      	subs	r5, r0, #0
 8009ff0:	d110      	bne.n	800a014 <__mdiff+0x38>
 8009ff2:	4629      	mov	r1, r5
 8009ff4:	4630      	mov	r0, r6
 8009ff6:	f7ff fd59 	bl	8009aac <_Balloc>
 8009ffa:	b930      	cbnz	r0, 800a00a <__mdiff+0x2e>
 8009ffc:	4b3a      	ldr	r3, [pc, #232]	; (800a0e8 <__mdiff+0x10c>)
 8009ffe:	4602      	mov	r2, r0
 800a000:	f240 2137 	movw	r1, #567	; 0x237
 800a004:	4839      	ldr	r0, [pc, #228]	; (800a0ec <__mdiff+0x110>)
 800a006:	f000 fb0b 	bl	800a620 <__assert_func>
 800a00a:	2301      	movs	r3, #1
 800a00c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a010:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a014:	bfa4      	itt	ge
 800a016:	4643      	movge	r3, r8
 800a018:	46a0      	movge	r8, r4
 800a01a:	4630      	mov	r0, r6
 800a01c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a020:	bfa6      	itte	ge
 800a022:	461c      	movge	r4, r3
 800a024:	2500      	movge	r5, #0
 800a026:	2501      	movlt	r5, #1
 800a028:	f7ff fd40 	bl	8009aac <_Balloc>
 800a02c:	b920      	cbnz	r0, 800a038 <__mdiff+0x5c>
 800a02e:	4b2e      	ldr	r3, [pc, #184]	; (800a0e8 <__mdiff+0x10c>)
 800a030:	4602      	mov	r2, r0
 800a032:	f240 2145 	movw	r1, #581	; 0x245
 800a036:	e7e5      	b.n	800a004 <__mdiff+0x28>
 800a038:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a03c:	6926      	ldr	r6, [r4, #16]
 800a03e:	60c5      	str	r5, [r0, #12]
 800a040:	f104 0914 	add.w	r9, r4, #20
 800a044:	f108 0514 	add.w	r5, r8, #20
 800a048:	f100 0e14 	add.w	lr, r0, #20
 800a04c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a050:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a054:	f108 0210 	add.w	r2, r8, #16
 800a058:	46f2      	mov	sl, lr
 800a05a:	2100      	movs	r1, #0
 800a05c:	f859 3b04 	ldr.w	r3, [r9], #4
 800a060:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a064:	fa11 f88b 	uxtah	r8, r1, fp
 800a068:	b299      	uxth	r1, r3
 800a06a:	0c1b      	lsrs	r3, r3, #16
 800a06c:	eba8 0801 	sub.w	r8, r8, r1
 800a070:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a074:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a078:	fa1f f888 	uxth.w	r8, r8
 800a07c:	1419      	asrs	r1, r3, #16
 800a07e:	454e      	cmp	r6, r9
 800a080:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a084:	f84a 3b04 	str.w	r3, [sl], #4
 800a088:	d8e8      	bhi.n	800a05c <__mdiff+0x80>
 800a08a:	1b33      	subs	r3, r6, r4
 800a08c:	3b15      	subs	r3, #21
 800a08e:	f023 0303 	bic.w	r3, r3, #3
 800a092:	3304      	adds	r3, #4
 800a094:	3415      	adds	r4, #21
 800a096:	42a6      	cmp	r6, r4
 800a098:	bf38      	it	cc
 800a09a:	2304      	movcc	r3, #4
 800a09c:	441d      	add	r5, r3
 800a09e:	4473      	add	r3, lr
 800a0a0:	469e      	mov	lr, r3
 800a0a2:	462e      	mov	r6, r5
 800a0a4:	4566      	cmp	r6, ip
 800a0a6:	d30e      	bcc.n	800a0c6 <__mdiff+0xea>
 800a0a8:	f10c 0203 	add.w	r2, ip, #3
 800a0ac:	1b52      	subs	r2, r2, r5
 800a0ae:	f022 0203 	bic.w	r2, r2, #3
 800a0b2:	3d03      	subs	r5, #3
 800a0b4:	45ac      	cmp	ip, r5
 800a0b6:	bf38      	it	cc
 800a0b8:	2200      	movcc	r2, #0
 800a0ba:	4413      	add	r3, r2
 800a0bc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800a0c0:	b17a      	cbz	r2, 800a0e2 <__mdiff+0x106>
 800a0c2:	6107      	str	r7, [r0, #16]
 800a0c4:	e7a4      	b.n	800a010 <__mdiff+0x34>
 800a0c6:	f856 8b04 	ldr.w	r8, [r6], #4
 800a0ca:	fa11 f288 	uxtah	r2, r1, r8
 800a0ce:	1414      	asrs	r4, r2, #16
 800a0d0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a0d4:	b292      	uxth	r2, r2
 800a0d6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a0da:	f84e 2b04 	str.w	r2, [lr], #4
 800a0de:	1421      	asrs	r1, r4, #16
 800a0e0:	e7e0      	b.n	800a0a4 <__mdiff+0xc8>
 800a0e2:	3f01      	subs	r7, #1
 800a0e4:	e7ea      	b.n	800a0bc <__mdiff+0xe0>
 800a0e6:	bf00      	nop
 800a0e8:	0800ae28 	.word	0x0800ae28
 800a0ec:	0800ae39 	.word	0x0800ae39

0800a0f0 <__d2b>:
 800a0f0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a0f4:	460f      	mov	r7, r1
 800a0f6:	2101      	movs	r1, #1
 800a0f8:	ec59 8b10 	vmov	r8, r9, d0
 800a0fc:	4616      	mov	r6, r2
 800a0fe:	f7ff fcd5 	bl	8009aac <_Balloc>
 800a102:	4604      	mov	r4, r0
 800a104:	b930      	cbnz	r0, 800a114 <__d2b+0x24>
 800a106:	4602      	mov	r2, r0
 800a108:	4b24      	ldr	r3, [pc, #144]	; (800a19c <__d2b+0xac>)
 800a10a:	4825      	ldr	r0, [pc, #148]	; (800a1a0 <__d2b+0xb0>)
 800a10c:	f240 310f 	movw	r1, #783	; 0x30f
 800a110:	f000 fa86 	bl	800a620 <__assert_func>
 800a114:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a118:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a11c:	bb2d      	cbnz	r5, 800a16a <__d2b+0x7a>
 800a11e:	9301      	str	r3, [sp, #4]
 800a120:	f1b8 0300 	subs.w	r3, r8, #0
 800a124:	d026      	beq.n	800a174 <__d2b+0x84>
 800a126:	4668      	mov	r0, sp
 800a128:	9300      	str	r3, [sp, #0]
 800a12a:	f7ff fd87 	bl	8009c3c <__lo0bits>
 800a12e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a132:	b1e8      	cbz	r0, 800a170 <__d2b+0x80>
 800a134:	f1c0 0320 	rsb	r3, r0, #32
 800a138:	fa02 f303 	lsl.w	r3, r2, r3
 800a13c:	430b      	orrs	r3, r1
 800a13e:	40c2      	lsrs	r2, r0
 800a140:	6163      	str	r3, [r4, #20]
 800a142:	9201      	str	r2, [sp, #4]
 800a144:	9b01      	ldr	r3, [sp, #4]
 800a146:	61a3      	str	r3, [r4, #24]
 800a148:	2b00      	cmp	r3, #0
 800a14a:	bf14      	ite	ne
 800a14c:	2202      	movne	r2, #2
 800a14e:	2201      	moveq	r2, #1
 800a150:	6122      	str	r2, [r4, #16]
 800a152:	b1bd      	cbz	r5, 800a184 <__d2b+0x94>
 800a154:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a158:	4405      	add	r5, r0
 800a15a:	603d      	str	r5, [r7, #0]
 800a15c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a160:	6030      	str	r0, [r6, #0]
 800a162:	4620      	mov	r0, r4
 800a164:	b003      	add	sp, #12
 800a166:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a16a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a16e:	e7d6      	b.n	800a11e <__d2b+0x2e>
 800a170:	6161      	str	r1, [r4, #20]
 800a172:	e7e7      	b.n	800a144 <__d2b+0x54>
 800a174:	a801      	add	r0, sp, #4
 800a176:	f7ff fd61 	bl	8009c3c <__lo0bits>
 800a17a:	9b01      	ldr	r3, [sp, #4]
 800a17c:	6163      	str	r3, [r4, #20]
 800a17e:	3020      	adds	r0, #32
 800a180:	2201      	movs	r2, #1
 800a182:	e7e5      	b.n	800a150 <__d2b+0x60>
 800a184:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a188:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a18c:	6038      	str	r0, [r7, #0]
 800a18e:	6918      	ldr	r0, [r3, #16]
 800a190:	f7ff fd34 	bl	8009bfc <__hi0bits>
 800a194:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a198:	e7e2      	b.n	800a160 <__d2b+0x70>
 800a19a:	bf00      	nop
 800a19c:	0800ae28 	.word	0x0800ae28
 800a1a0:	0800ae39 	.word	0x0800ae39

0800a1a4 <__ssputs_r>:
 800a1a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1a8:	688e      	ldr	r6, [r1, #8]
 800a1aa:	461f      	mov	r7, r3
 800a1ac:	42be      	cmp	r6, r7
 800a1ae:	680b      	ldr	r3, [r1, #0]
 800a1b0:	4682      	mov	sl, r0
 800a1b2:	460c      	mov	r4, r1
 800a1b4:	4690      	mov	r8, r2
 800a1b6:	d82c      	bhi.n	800a212 <__ssputs_r+0x6e>
 800a1b8:	898a      	ldrh	r2, [r1, #12]
 800a1ba:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a1be:	d026      	beq.n	800a20e <__ssputs_r+0x6a>
 800a1c0:	6965      	ldr	r5, [r4, #20]
 800a1c2:	6909      	ldr	r1, [r1, #16]
 800a1c4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a1c8:	eba3 0901 	sub.w	r9, r3, r1
 800a1cc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a1d0:	1c7b      	adds	r3, r7, #1
 800a1d2:	444b      	add	r3, r9
 800a1d4:	106d      	asrs	r5, r5, #1
 800a1d6:	429d      	cmp	r5, r3
 800a1d8:	bf38      	it	cc
 800a1da:	461d      	movcc	r5, r3
 800a1dc:	0553      	lsls	r3, r2, #21
 800a1de:	d527      	bpl.n	800a230 <__ssputs_r+0x8c>
 800a1e0:	4629      	mov	r1, r5
 800a1e2:	f7ff fbd7 	bl	8009994 <_malloc_r>
 800a1e6:	4606      	mov	r6, r0
 800a1e8:	b360      	cbz	r0, 800a244 <__ssputs_r+0xa0>
 800a1ea:	6921      	ldr	r1, [r4, #16]
 800a1ec:	464a      	mov	r2, r9
 800a1ee:	f000 fa09 	bl	800a604 <memcpy>
 800a1f2:	89a3      	ldrh	r3, [r4, #12]
 800a1f4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a1f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a1fc:	81a3      	strh	r3, [r4, #12]
 800a1fe:	6126      	str	r6, [r4, #16]
 800a200:	6165      	str	r5, [r4, #20]
 800a202:	444e      	add	r6, r9
 800a204:	eba5 0509 	sub.w	r5, r5, r9
 800a208:	6026      	str	r6, [r4, #0]
 800a20a:	60a5      	str	r5, [r4, #8]
 800a20c:	463e      	mov	r6, r7
 800a20e:	42be      	cmp	r6, r7
 800a210:	d900      	bls.n	800a214 <__ssputs_r+0x70>
 800a212:	463e      	mov	r6, r7
 800a214:	6820      	ldr	r0, [r4, #0]
 800a216:	4632      	mov	r2, r6
 800a218:	4641      	mov	r1, r8
 800a21a:	f000 f9c9 	bl	800a5b0 <memmove>
 800a21e:	68a3      	ldr	r3, [r4, #8]
 800a220:	1b9b      	subs	r3, r3, r6
 800a222:	60a3      	str	r3, [r4, #8]
 800a224:	6823      	ldr	r3, [r4, #0]
 800a226:	4433      	add	r3, r6
 800a228:	6023      	str	r3, [r4, #0]
 800a22a:	2000      	movs	r0, #0
 800a22c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a230:	462a      	mov	r2, r5
 800a232:	f000 fa3b 	bl	800a6ac <_realloc_r>
 800a236:	4606      	mov	r6, r0
 800a238:	2800      	cmp	r0, #0
 800a23a:	d1e0      	bne.n	800a1fe <__ssputs_r+0x5a>
 800a23c:	6921      	ldr	r1, [r4, #16]
 800a23e:	4650      	mov	r0, sl
 800a240:	f7ff fb34 	bl	80098ac <_free_r>
 800a244:	230c      	movs	r3, #12
 800a246:	f8ca 3000 	str.w	r3, [sl]
 800a24a:	89a3      	ldrh	r3, [r4, #12]
 800a24c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a250:	81a3      	strh	r3, [r4, #12]
 800a252:	f04f 30ff 	mov.w	r0, #4294967295
 800a256:	e7e9      	b.n	800a22c <__ssputs_r+0x88>

0800a258 <_svfiprintf_r>:
 800a258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a25c:	4698      	mov	r8, r3
 800a25e:	898b      	ldrh	r3, [r1, #12]
 800a260:	061b      	lsls	r3, r3, #24
 800a262:	b09d      	sub	sp, #116	; 0x74
 800a264:	4607      	mov	r7, r0
 800a266:	460d      	mov	r5, r1
 800a268:	4614      	mov	r4, r2
 800a26a:	d50e      	bpl.n	800a28a <_svfiprintf_r+0x32>
 800a26c:	690b      	ldr	r3, [r1, #16]
 800a26e:	b963      	cbnz	r3, 800a28a <_svfiprintf_r+0x32>
 800a270:	2140      	movs	r1, #64	; 0x40
 800a272:	f7ff fb8f 	bl	8009994 <_malloc_r>
 800a276:	6028      	str	r0, [r5, #0]
 800a278:	6128      	str	r0, [r5, #16]
 800a27a:	b920      	cbnz	r0, 800a286 <_svfiprintf_r+0x2e>
 800a27c:	230c      	movs	r3, #12
 800a27e:	603b      	str	r3, [r7, #0]
 800a280:	f04f 30ff 	mov.w	r0, #4294967295
 800a284:	e0d0      	b.n	800a428 <_svfiprintf_r+0x1d0>
 800a286:	2340      	movs	r3, #64	; 0x40
 800a288:	616b      	str	r3, [r5, #20]
 800a28a:	2300      	movs	r3, #0
 800a28c:	9309      	str	r3, [sp, #36]	; 0x24
 800a28e:	2320      	movs	r3, #32
 800a290:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a294:	f8cd 800c 	str.w	r8, [sp, #12]
 800a298:	2330      	movs	r3, #48	; 0x30
 800a29a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a440 <_svfiprintf_r+0x1e8>
 800a29e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a2a2:	f04f 0901 	mov.w	r9, #1
 800a2a6:	4623      	mov	r3, r4
 800a2a8:	469a      	mov	sl, r3
 800a2aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a2ae:	b10a      	cbz	r2, 800a2b4 <_svfiprintf_r+0x5c>
 800a2b0:	2a25      	cmp	r2, #37	; 0x25
 800a2b2:	d1f9      	bne.n	800a2a8 <_svfiprintf_r+0x50>
 800a2b4:	ebba 0b04 	subs.w	fp, sl, r4
 800a2b8:	d00b      	beq.n	800a2d2 <_svfiprintf_r+0x7a>
 800a2ba:	465b      	mov	r3, fp
 800a2bc:	4622      	mov	r2, r4
 800a2be:	4629      	mov	r1, r5
 800a2c0:	4638      	mov	r0, r7
 800a2c2:	f7ff ff6f 	bl	800a1a4 <__ssputs_r>
 800a2c6:	3001      	adds	r0, #1
 800a2c8:	f000 80a9 	beq.w	800a41e <_svfiprintf_r+0x1c6>
 800a2cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a2ce:	445a      	add	r2, fp
 800a2d0:	9209      	str	r2, [sp, #36]	; 0x24
 800a2d2:	f89a 3000 	ldrb.w	r3, [sl]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	f000 80a1 	beq.w	800a41e <_svfiprintf_r+0x1c6>
 800a2dc:	2300      	movs	r3, #0
 800a2de:	f04f 32ff 	mov.w	r2, #4294967295
 800a2e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a2e6:	f10a 0a01 	add.w	sl, sl, #1
 800a2ea:	9304      	str	r3, [sp, #16]
 800a2ec:	9307      	str	r3, [sp, #28]
 800a2ee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a2f2:	931a      	str	r3, [sp, #104]	; 0x68
 800a2f4:	4654      	mov	r4, sl
 800a2f6:	2205      	movs	r2, #5
 800a2f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2fc:	4850      	ldr	r0, [pc, #320]	; (800a440 <_svfiprintf_r+0x1e8>)
 800a2fe:	f7f5 ff67 	bl	80001d0 <memchr>
 800a302:	9a04      	ldr	r2, [sp, #16]
 800a304:	b9d8      	cbnz	r0, 800a33e <_svfiprintf_r+0xe6>
 800a306:	06d0      	lsls	r0, r2, #27
 800a308:	bf44      	itt	mi
 800a30a:	2320      	movmi	r3, #32
 800a30c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a310:	0711      	lsls	r1, r2, #28
 800a312:	bf44      	itt	mi
 800a314:	232b      	movmi	r3, #43	; 0x2b
 800a316:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a31a:	f89a 3000 	ldrb.w	r3, [sl]
 800a31e:	2b2a      	cmp	r3, #42	; 0x2a
 800a320:	d015      	beq.n	800a34e <_svfiprintf_r+0xf6>
 800a322:	9a07      	ldr	r2, [sp, #28]
 800a324:	4654      	mov	r4, sl
 800a326:	2000      	movs	r0, #0
 800a328:	f04f 0c0a 	mov.w	ip, #10
 800a32c:	4621      	mov	r1, r4
 800a32e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a332:	3b30      	subs	r3, #48	; 0x30
 800a334:	2b09      	cmp	r3, #9
 800a336:	d94d      	bls.n	800a3d4 <_svfiprintf_r+0x17c>
 800a338:	b1b0      	cbz	r0, 800a368 <_svfiprintf_r+0x110>
 800a33a:	9207      	str	r2, [sp, #28]
 800a33c:	e014      	b.n	800a368 <_svfiprintf_r+0x110>
 800a33e:	eba0 0308 	sub.w	r3, r0, r8
 800a342:	fa09 f303 	lsl.w	r3, r9, r3
 800a346:	4313      	orrs	r3, r2
 800a348:	9304      	str	r3, [sp, #16]
 800a34a:	46a2      	mov	sl, r4
 800a34c:	e7d2      	b.n	800a2f4 <_svfiprintf_r+0x9c>
 800a34e:	9b03      	ldr	r3, [sp, #12]
 800a350:	1d19      	adds	r1, r3, #4
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	9103      	str	r1, [sp, #12]
 800a356:	2b00      	cmp	r3, #0
 800a358:	bfbb      	ittet	lt
 800a35a:	425b      	neglt	r3, r3
 800a35c:	f042 0202 	orrlt.w	r2, r2, #2
 800a360:	9307      	strge	r3, [sp, #28]
 800a362:	9307      	strlt	r3, [sp, #28]
 800a364:	bfb8      	it	lt
 800a366:	9204      	strlt	r2, [sp, #16]
 800a368:	7823      	ldrb	r3, [r4, #0]
 800a36a:	2b2e      	cmp	r3, #46	; 0x2e
 800a36c:	d10c      	bne.n	800a388 <_svfiprintf_r+0x130>
 800a36e:	7863      	ldrb	r3, [r4, #1]
 800a370:	2b2a      	cmp	r3, #42	; 0x2a
 800a372:	d134      	bne.n	800a3de <_svfiprintf_r+0x186>
 800a374:	9b03      	ldr	r3, [sp, #12]
 800a376:	1d1a      	adds	r2, r3, #4
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	9203      	str	r2, [sp, #12]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	bfb8      	it	lt
 800a380:	f04f 33ff 	movlt.w	r3, #4294967295
 800a384:	3402      	adds	r4, #2
 800a386:	9305      	str	r3, [sp, #20]
 800a388:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800a450 <_svfiprintf_r+0x1f8>
 800a38c:	7821      	ldrb	r1, [r4, #0]
 800a38e:	2203      	movs	r2, #3
 800a390:	4650      	mov	r0, sl
 800a392:	f7f5 ff1d 	bl	80001d0 <memchr>
 800a396:	b138      	cbz	r0, 800a3a8 <_svfiprintf_r+0x150>
 800a398:	9b04      	ldr	r3, [sp, #16]
 800a39a:	eba0 000a 	sub.w	r0, r0, sl
 800a39e:	2240      	movs	r2, #64	; 0x40
 800a3a0:	4082      	lsls	r2, r0
 800a3a2:	4313      	orrs	r3, r2
 800a3a4:	3401      	adds	r4, #1
 800a3a6:	9304      	str	r3, [sp, #16]
 800a3a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3ac:	4825      	ldr	r0, [pc, #148]	; (800a444 <_svfiprintf_r+0x1ec>)
 800a3ae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a3b2:	2206      	movs	r2, #6
 800a3b4:	f7f5 ff0c 	bl	80001d0 <memchr>
 800a3b8:	2800      	cmp	r0, #0
 800a3ba:	d038      	beq.n	800a42e <_svfiprintf_r+0x1d6>
 800a3bc:	4b22      	ldr	r3, [pc, #136]	; (800a448 <_svfiprintf_r+0x1f0>)
 800a3be:	bb1b      	cbnz	r3, 800a408 <_svfiprintf_r+0x1b0>
 800a3c0:	9b03      	ldr	r3, [sp, #12]
 800a3c2:	3307      	adds	r3, #7
 800a3c4:	f023 0307 	bic.w	r3, r3, #7
 800a3c8:	3308      	adds	r3, #8
 800a3ca:	9303      	str	r3, [sp, #12]
 800a3cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3ce:	4433      	add	r3, r6
 800a3d0:	9309      	str	r3, [sp, #36]	; 0x24
 800a3d2:	e768      	b.n	800a2a6 <_svfiprintf_r+0x4e>
 800a3d4:	fb0c 3202 	mla	r2, ip, r2, r3
 800a3d8:	460c      	mov	r4, r1
 800a3da:	2001      	movs	r0, #1
 800a3dc:	e7a6      	b.n	800a32c <_svfiprintf_r+0xd4>
 800a3de:	2300      	movs	r3, #0
 800a3e0:	3401      	adds	r4, #1
 800a3e2:	9305      	str	r3, [sp, #20]
 800a3e4:	4619      	mov	r1, r3
 800a3e6:	f04f 0c0a 	mov.w	ip, #10
 800a3ea:	4620      	mov	r0, r4
 800a3ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a3f0:	3a30      	subs	r2, #48	; 0x30
 800a3f2:	2a09      	cmp	r2, #9
 800a3f4:	d903      	bls.n	800a3fe <_svfiprintf_r+0x1a6>
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d0c6      	beq.n	800a388 <_svfiprintf_r+0x130>
 800a3fa:	9105      	str	r1, [sp, #20]
 800a3fc:	e7c4      	b.n	800a388 <_svfiprintf_r+0x130>
 800a3fe:	fb0c 2101 	mla	r1, ip, r1, r2
 800a402:	4604      	mov	r4, r0
 800a404:	2301      	movs	r3, #1
 800a406:	e7f0      	b.n	800a3ea <_svfiprintf_r+0x192>
 800a408:	ab03      	add	r3, sp, #12
 800a40a:	9300      	str	r3, [sp, #0]
 800a40c:	462a      	mov	r2, r5
 800a40e:	4b0f      	ldr	r3, [pc, #60]	; (800a44c <_svfiprintf_r+0x1f4>)
 800a410:	a904      	add	r1, sp, #16
 800a412:	4638      	mov	r0, r7
 800a414:	f7fd fe64 	bl	80080e0 <_printf_float>
 800a418:	1c42      	adds	r2, r0, #1
 800a41a:	4606      	mov	r6, r0
 800a41c:	d1d6      	bne.n	800a3cc <_svfiprintf_r+0x174>
 800a41e:	89ab      	ldrh	r3, [r5, #12]
 800a420:	065b      	lsls	r3, r3, #25
 800a422:	f53f af2d 	bmi.w	800a280 <_svfiprintf_r+0x28>
 800a426:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a428:	b01d      	add	sp, #116	; 0x74
 800a42a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a42e:	ab03      	add	r3, sp, #12
 800a430:	9300      	str	r3, [sp, #0]
 800a432:	462a      	mov	r2, r5
 800a434:	4b05      	ldr	r3, [pc, #20]	; (800a44c <_svfiprintf_r+0x1f4>)
 800a436:	a904      	add	r1, sp, #16
 800a438:	4638      	mov	r0, r7
 800a43a:	f7fe f8f5 	bl	8008628 <_printf_i>
 800a43e:	e7eb      	b.n	800a418 <_svfiprintf_r+0x1c0>
 800a440:	0800af94 	.word	0x0800af94
 800a444:	0800af9e 	.word	0x0800af9e
 800a448:	080080e1 	.word	0x080080e1
 800a44c:	0800a1a5 	.word	0x0800a1a5
 800a450:	0800af9a 	.word	0x0800af9a

0800a454 <__sflush_r>:
 800a454:	898a      	ldrh	r2, [r1, #12]
 800a456:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a45a:	4605      	mov	r5, r0
 800a45c:	0710      	lsls	r0, r2, #28
 800a45e:	460c      	mov	r4, r1
 800a460:	d458      	bmi.n	800a514 <__sflush_r+0xc0>
 800a462:	684b      	ldr	r3, [r1, #4]
 800a464:	2b00      	cmp	r3, #0
 800a466:	dc05      	bgt.n	800a474 <__sflush_r+0x20>
 800a468:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	dc02      	bgt.n	800a474 <__sflush_r+0x20>
 800a46e:	2000      	movs	r0, #0
 800a470:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a474:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a476:	2e00      	cmp	r6, #0
 800a478:	d0f9      	beq.n	800a46e <__sflush_r+0x1a>
 800a47a:	2300      	movs	r3, #0
 800a47c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a480:	682f      	ldr	r7, [r5, #0]
 800a482:	6a21      	ldr	r1, [r4, #32]
 800a484:	602b      	str	r3, [r5, #0]
 800a486:	d032      	beq.n	800a4ee <__sflush_r+0x9a>
 800a488:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a48a:	89a3      	ldrh	r3, [r4, #12]
 800a48c:	075a      	lsls	r2, r3, #29
 800a48e:	d505      	bpl.n	800a49c <__sflush_r+0x48>
 800a490:	6863      	ldr	r3, [r4, #4]
 800a492:	1ac0      	subs	r0, r0, r3
 800a494:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a496:	b10b      	cbz	r3, 800a49c <__sflush_r+0x48>
 800a498:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a49a:	1ac0      	subs	r0, r0, r3
 800a49c:	2300      	movs	r3, #0
 800a49e:	4602      	mov	r2, r0
 800a4a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a4a2:	6a21      	ldr	r1, [r4, #32]
 800a4a4:	4628      	mov	r0, r5
 800a4a6:	47b0      	blx	r6
 800a4a8:	1c43      	adds	r3, r0, #1
 800a4aa:	89a3      	ldrh	r3, [r4, #12]
 800a4ac:	d106      	bne.n	800a4bc <__sflush_r+0x68>
 800a4ae:	6829      	ldr	r1, [r5, #0]
 800a4b0:	291d      	cmp	r1, #29
 800a4b2:	d82b      	bhi.n	800a50c <__sflush_r+0xb8>
 800a4b4:	4a29      	ldr	r2, [pc, #164]	; (800a55c <__sflush_r+0x108>)
 800a4b6:	410a      	asrs	r2, r1
 800a4b8:	07d6      	lsls	r6, r2, #31
 800a4ba:	d427      	bmi.n	800a50c <__sflush_r+0xb8>
 800a4bc:	2200      	movs	r2, #0
 800a4be:	6062      	str	r2, [r4, #4]
 800a4c0:	04d9      	lsls	r1, r3, #19
 800a4c2:	6922      	ldr	r2, [r4, #16]
 800a4c4:	6022      	str	r2, [r4, #0]
 800a4c6:	d504      	bpl.n	800a4d2 <__sflush_r+0x7e>
 800a4c8:	1c42      	adds	r2, r0, #1
 800a4ca:	d101      	bne.n	800a4d0 <__sflush_r+0x7c>
 800a4cc:	682b      	ldr	r3, [r5, #0]
 800a4ce:	b903      	cbnz	r3, 800a4d2 <__sflush_r+0x7e>
 800a4d0:	6560      	str	r0, [r4, #84]	; 0x54
 800a4d2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a4d4:	602f      	str	r7, [r5, #0]
 800a4d6:	2900      	cmp	r1, #0
 800a4d8:	d0c9      	beq.n	800a46e <__sflush_r+0x1a>
 800a4da:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a4de:	4299      	cmp	r1, r3
 800a4e0:	d002      	beq.n	800a4e8 <__sflush_r+0x94>
 800a4e2:	4628      	mov	r0, r5
 800a4e4:	f7ff f9e2 	bl	80098ac <_free_r>
 800a4e8:	2000      	movs	r0, #0
 800a4ea:	6360      	str	r0, [r4, #52]	; 0x34
 800a4ec:	e7c0      	b.n	800a470 <__sflush_r+0x1c>
 800a4ee:	2301      	movs	r3, #1
 800a4f0:	4628      	mov	r0, r5
 800a4f2:	47b0      	blx	r6
 800a4f4:	1c41      	adds	r1, r0, #1
 800a4f6:	d1c8      	bne.n	800a48a <__sflush_r+0x36>
 800a4f8:	682b      	ldr	r3, [r5, #0]
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d0c5      	beq.n	800a48a <__sflush_r+0x36>
 800a4fe:	2b1d      	cmp	r3, #29
 800a500:	d001      	beq.n	800a506 <__sflush_r+0xb2>
 800a502:	2b16      	cmp	r3, #22
 800a504:	d101      	bne.n	800a50a <__sflush_r+0xb6>
 800a506:	602f      	str	r7, [r5, #0]
 800a508:	e7b1      	b.n	800a46e <__sflush_r+0x1a>
 800a50a:	89a3      	ldrh	r3, [r4, #12]
 800a50c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a510:	81a3      	strh	r3, [r4, #12]
 800a512:	e7ad      	b.n	800a470 <__sflush_r+0x1c>
 800a514:	690f      	ldr	r7, [r1, #16]
 800a516:	2f00      	cmp	r7, #0
 800a518:	d0a9      	beq.n	800a46e <__sflush_r+0x1a>
 800a51a:	0793      	lsls	r3, r2, #30
 800a51c:	680e      	ldr	r6, [r1, #0]
 800a51e:	bf08      	it	eq
 800a520:	694b      	ldreq	r3, [r1, #20]
 800a522:	600f      	str	r7, [r1, #0]
 800a524:	bf18      	it	ne
 800a526:	2300      	movne	r3, #0
 800a528:	eba6 0807 	sub.w	r8, r6, r7
 800a52c:	608b      	str	r3, [r1, #8]
 800a52e:	f1b8 0f00 	cmp.w	r8, #0
 800a532:	dd9c      	ble.n	800a46e <__sflush_r+0x1a>
 800a534:	6a21      	ldr	r1, [r4, #32]
 800a536:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a538:	4643      	mov	r3, r8
 800a53a:	463a      	mov	r2, r7
 800a53c:	4628      	mov	r0, r5
 800a53e:	47b0      	blx	r6
 800a540:	2800      	cmp	r0, #0
 800a542:	dc06      	bgt.n	800a552 <__sflush_r+0xfe>
 800a544:	89a3      	ldrh	r3, [r4, #12]
 800a546:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a54a:	81a3      	strh	r3, [r4, #12]
 800a54c:	f04f 30ff 	mov.w	r0, #4294967295
 800a550:	e78e      	b.n	800a470 <__sflush_r+0x1c>
 800a552:	4407      	add	r7, r0
 800a554:	eba8 0800 	sub.w	r8, r8, r0
 800a558:	e7e9      	b.n	800a52e <__sflush_r+0xda>
 800a55a:	bf00      	nop
 800a55c:	dfbffffe 	.word	0xdfbffffe

0800a560 <_fflush_r>:
 800a560:	b538      	push	{r3, r4, r5, lr}
 800a562:	690b      	ldr	r3, [r1, #16]
 800a564:	4605      	mov	r5, r0
 800a566:	460c      	mov	r4, r1
 800a568:	b913      	cbnz	r3, 800a570 <_fflush_r+0x10>
 800a56a:	2500      	movs	r5, #0
 800a56c:	4628      	mov	r0, r5
 800a56e:	bd38      	pop	{r3, r4, r5, pc}
 800a570:	b118      	cbz	r0, 800a57a <_fflush_r+0x1a>
 800a572:	6a03      	ldr	r3, [r0, #32]
 800a574:	b90b      	cbnz	r3, 800a57a <_fflush_r+0x1a>
 800a576:	f7fe fa05 	bl	8008984 <__sinit>
 800a57a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d0f3      	beq.n	800a56a <_fflush_r+0xa>
 800a582:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a584:	07d0      	lsls	r0, r2, #31
 800a586:	d404      	bmi.n	800a592 <_fflush_r+0x32>
 800a588:	0599      	lsls	r1, r3, #22
 800a58a:	d402      	bmi.n	800a592 <_fflush_r+0x32>
 800a58c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a58e:	f7fe fb10 	bl	8008bb2 <__retarget_lock_acquire_recursive>
 800a592:	4628      	mov	r0, r5
 800a594:	4621      	mov	r1, r4
 800a596:	f7ff ff5d 	bl	800a454 <__sflush_r>
 800a59a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a59c:	07da      	lsls	r2, r3, #31
 800a59e:	4605      	mov	r5, r0
 800a5a0:	d4e4      	bmi.n	800a56c <_fflush_r+0xc>
 800a5a2:	89a3      	ldrh	r3, [r4, #12]
 800a5a4:	059b      	lsls	r3, r3, #22
 800a5a6:	d4e1      	bmi.n	800a56c <_fflush_r+0xc>
 800a5a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a5aa:	f7fe fb03 	bl	8008bb4 <__retarget_lock_release_recursive>
 800a5ae:	e7dd      	b.n	800a56c <_fflush_r+0xc>

0800a5b0 <memmove>:
 800a5b0:	4288      	cmp	r0, r1
 800a5b2:	b510      	push	{r4, lr}
 800a5b4:	eb01 0402 	add.w	r4, r1, r2
 800a5b8:	d902      	bls.n	800a5c0 <memmove+0x10>
 800a5ba:	4284      	cmp	r4, r0
 800a5bc:	4623      	mov	r3, r4
 800a5be:	d807      	bhi.n	800a5d0 <memmove+0x20>
 800a5c0:	1e43      	subs	r3, r0, #1
 800a5c2:	42a1      	cmp	r1, r4
 800a5c4:	d008      	beq.n	800a5d8 <memmove+0x28>
 800a5c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a5ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a5ce:	e7f8      	b.n	800a5c2 <memmove+0x12>
 800a5d0:	4402      	add	r2, r0
 800a5d2:	4601      	mov	r1, r0
 800a5d4:	428a      	cmp	r2, r1
 800a5d6:	d100      	bne.n	800a5da <memmove+0x2a>
 800a5d8:	bd10      	pop	{r4, pc}
 800a5da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a5de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a5e2:	e7f7      	b.n	800a5d4 <memmove+0x24>

0800a5e4 <_sbrk_r>:
 800a5e4:	b538      	push	{r3, r4, r5, lr}
 800a5e6:	4d06      	ldr	r5, [pc, #24]	; (800a600 <_sbrk_r+0x1c>)
 800a5e8:	2300      	movs	r3, #0
 800a5ea:	4604      	mov	r4, r0
 800a5ec:	4608      	mov	r0, r1
 800a5ee:	602b      	str	r3, [r5, #0]
 800a5f0:	f7f7 fc1a 	bl	8001e28 <_sbrk>
 800a5f4:	1c43      	adds	r3, r0, #1
 800a5f6:	d102      	bne.n	800a5fe <_sbrk_r+0x1a>
 800a5f8:	682b      	ldr	r3, [r5, #0]
 800a5fa:	b103      	cbz	r3, 800a5fe <_sbrk_r+0x1a>
 800a5fc:	6023      	str	r3, [r4, #0]
 800a5fe:	bd38      	pop	{r3, r4, r5, pc}
 800a600:	2000061c 	.word	0x2000061c

0800a604 <memcpy>:
 800a604:	440a      	add	r2, r1
 800a606:	4291      	cmp	r1, r2
 800a608:	f100 33ff 	add.w	r3, r0, #4294967295
 800a60c:	d100      	bne.n	800a610 <memcpy+0xc>
 800a60e:	4770      	bx	lr
 800a610:	b510      	push	{r4, lr}
 800a612:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a616:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a61a:	4291      	cmp	r1, r2
 800a61c:	d1f9      	bne.n	800a612 <memcpy+0xe>
 800a61e:	bd10      	pop	{r4, pc}

0800a620 <__assert_func>:
 800a620:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a622:	4614      	mov	r4, r2
 800a624:	461a      	mov	r2, r3
 800a626:	4b09      	ldr	r3, [pc, #36]	; (800a64c <__assert_func+0x2c>)
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	4605      	mov	r5, r0
 800a62c:	68d8      	ldr	r0, [r3, #12]
 800a62e:	b14c      	cbz	r4, 800a644 <__assert_func+0x24>
 800a630:	4b07      	ldr	r3, [pc, #28]	; (800a650 <__assert_func+0x30>)
 800a632:	9100      	str	r1, [sp, #0]
 800a634:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a638:	4906      	ldr	r1, [pc, #24]	; (800a654 <__assert_func+0x34>)
 800a63a:	462b      	mov	r3, r5
 800a63c:	f000 f872 	bl	800a724 <fiprintf>
 800a640:	f000 f882 	bl	800a748 <abort>
 800a644:	4b04      	ldr	r3, [pc, #16]	; (800a658 <__assert_func+0x38>)
 800a646:	461c      	mov	r4, r3
 800a648:	e7f3      	b.n	800a632 <__assert_func+0x12>
 800a64a:	bf00      	nop
 800a64c:	20000070 	.word	0x20000070
 800a650:	0800afaf 	.word	0x0800afaf
 800a654:	0800afbc 	.word	0x0800afbc
 800a658:	0800afea 	.word	0x0800afea

0800a65c <_calloc_r>:
 800a65c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a65e:	fba1 2402 	umull	r2, r4, r1, r2
 800a662:	b94c      	cbnz	r4, 800a678 <_calloc_r+0x1c>
 800a664:	4611      	mov	r1, r2
 800a666:	9201      	str	r2, [sp, #4]
 800a668:	f7ff f994 	bl	8009994 <_malloc_r>
 800a66c:	9a01      	ldr	r2, [sp, #4]
 800a66e:	4605      	mov	r5, r0
 800a670:	b930      	cbnz	r0, 800a680 <_calloc_r+0x24>
 800a672:	4628      	mov	r0, r5
 800a674:	b003      	add	sp, #12
 800a676:	bd30      	pop	{r4, r5, pc}
 800a678:	220c      	movs	r2, #12
 800a67a:	6002      	str	r2, [r0, #0]
 800a67c:	2500      	movs	r5, #0
 800a67e:	e7f8      	b.n	800a672 <_calloc_r+0x16>
 800a680:	4621      	mov	r1, r4
 800a682:	f7fe fa18 	bl	8008ab6 <memset>
 800a686:	e7f4      	b.n	800a672 <_calloc_r+0x16>

0800a688 <__ascii_mbtowc>:
 800a688:	b082      	sub	sp, #8
 800a68a:	b901      	cbnz	r1, 800a68e <__ascii_mbtowc+0x6>
 800a68c:	a901      	add	r1, sp, #4
 800a68e:	b142      	cbz	r2, 800a6a2 <__ascii_mbtowc+0x1a>
 800a690:	b14b      	cbz	r3, 800a6a6 <__ascii_mbtowc+0x1e>
 800a692:	7813      	ldrb	r3, [r2, #0]
 800a694:	600b      	str	r3, [r1, #0]
 800a696:	7812      	ldrb	r2, [r2, #0]
 800a698:	1e10      	subs	r0, r2, #0
 800a69a:	bf18      	it	ne
 800a69c:	2001      	movne	r0, #1
 800a69e:	b002      	add	sp, #8
 800a6a0:	4770      	bx	lr
 800a6a2:	4610      	mov	r0, r2
 800a6a4:	e7fb      	b.n	800a69e <__ascii_mbtowc+0x16>
 800a6a6:	f06f 0001 	mvn.w	r0, #1
 800a6aa:	e7f8      	b.n	800a69e <__ascii_mbtowc+0x16>

0800a6ac <_realloc_r>:
 800a6ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6b0:	4680      	mov	r8, r0
 800a6b2:	4614      	mov	r4, r2
 800a6b4:	460e      	mov	r6, r1
 800a6b6:	b921      	cbnz	r1, 800a6c2 <_realloc_r+0x16>
 800a6b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a6bc:	4611      	mov	r1, r2
 800a6be:	f7ff b969 	b.w	8009994 <_malloc_r>
 800a6c2:	b92a      	cbnz	r2, 800a6d0 <_realloc_r+0x24>
 800a6c4:	f7ff f8f2 	bl	80098ac <_free_r>
 800a6c8:	4625      	mov	r5, r4
 800a6ca:	4628      	mov	r0, r5
 800a6cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a6d0:	f000 f841 	bl	800a756 <_malloc_usable_size_r>
 800a6d4:	4284      	cmp	r4, r0
 800a6d6:	4607      	mov	r7, r0
 800a6d8:	d802      	bhi.n	800a6e0 <_realloc_r+0x34>
 800a6da:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a6de:	d812      	bhi.n	800a706 <_realloc_r+0x5a>
 800a6e0:	4621      	mov	r1, r4
 800a6e2:	4640      	mov	r0, r8
 800a6e4:	f7ff f956 	bl	8009994 <_malloc_r>
 800a6e8:	4605      	mov	r5, r0
 800a6ea:	2800      	cmp	r0, #0
 800a6ec:	d0ed      	beq.n	800a6ca <_realloc_r+0x1e>
 800a6ee:	42bc      	cmp	r4, r7
 800a6f0:	4622      	mov	r2, r4
 800a6f2:	4631      	mov	r1, r6
 800a6f4:	bf28      	it	cs
 800a6f6:	463a      	movcs	r2, r7
 800a6f8:	f7ff ff84 	bl	800a604 <memcpy>
 800a6fc:	4631      	mov	r1, r6
 800a6fe:	4640      	mov	r0, r8
 800a700:	f7ff f8d4 	bl	80098ac <_free_r>
 800a704:	e7e1      	b.n	800a6ca <_realloc_r+0x1e>
 800a706:	4635      	mov	r5, r6
 800a708:	e7df      	b.n	800a6ca <_realloc_r+0x1e>

0800a70a <__ascii_wctomb>:
 800a70a:	b149      	cbz	r1, 800a720 <__ascii_wctomb+0x16>
 800a70c:	2aff      	cmp	r2, #255	; 0xff
 800a70e:	bf85      	ittet	hi
 800a710:	238a      	movhi	r3, #138	; 0x8a
 800a712:	6003      	strhi	r3, [r0, #0]
 800a714:	700a      	strbls	r2, [r1, #0]
 800a716:	f04f 30ff 	movhi.w	r0, #4294967295
 800a71a:	bf98      	it	ls
 800a71c:	2001      	movls	r0, #1
 800a71e:	4770      	bx	lr
 800a720:	4608      	mov	r0, r1
 800a722:	4770      	bx	lr

0800a724 <fiprintf>:
 800a724:	b40e      	push	{r1, r2, r3}
 800a726:	b503      	push	{r0, r1, lr}
 800a728:	4601      	mov	r1, r0
 800a72a:	ab03      	add	r3, sp, #12
 800a72c:	4805      	ldr	r0, [pc, #20]	; (800a744 <fiprintf+0x20>)
 800a72e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a732:	6800      	ldr	r0, [r0, #0]
 800a734:	9301      	str	r3, [sp, #4]
 800a736:	f000 f83f 	bl	800a7b8 <_vfiprintf_r>
 800a73a:	b002      	add	sp, #8
 800a73c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a740:	b003      	add	sp, #12
 800a742:	4770      	bx	lr
 800a744:	20000070 	.word	0x20000070

0800a748 <abort>:
 800a748:	b508      	push	{r3, lr}
 800a74a:	2006      	movs	r0, #6
 800a74c:	f000 fa0c 	bl	800ab68 <raise>
 800a750:	2001      	movs	r0, #1
 800a752:	f7f7 faf1 	bl	8001d38 <_exit>

0800a756 <_malloc_usable_size_r>:
 800a756:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a75a:	1f18      	subs	r0, r3, #4
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	bfbc      	itt	lt
 800a760:	580b      	ldrlt	r3, [r1, r0]
 800a762:	18c0      	addlt	r0, r0, r3
 800a764:	4770      	bx	lr

0800a766 <__sfputc_r>:
 800a766:	6893      	ldr	r3, [r2, #8]
 800a768:	3b01      	subs	r3, #1
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	b410      	push	{r4}
 800a76e:	6093      	str	r3, [r2, #8]
 800a770:	da08      	bge.n	800a784 <__sfputc_r+0x1e>
 800a772:	6994      	ldr	r4, [r2, #24]
 800a774:	42a3      	cmp	r3, r4
 800a776:	db01      	blt.n	800a77c <__sfputc_r+0x16>
 800a778:	290a      	cmp	r1, #10
 800a77a:	d103      	bne.n	800a784 <__sfputc_r+0x1e>
 800a77c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a780:	f000 b934 	b.w	800a9ec <__swbuf_r>
 800a784:	6813      	ldr	r3, [r2, #0]
 800a786:	1c58      	adds	r0, r3, #1
 800a788:	6010      	str	r0, [r2, #0]
 800a78a:	7019      	strb	r1, [r3, #0]
 800a78c:	4608      	mov	r0, r1
 800a78e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a792:	4770      	bx	lr

0800a794 <__sfputs_r>:
 800a794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a796:	4606      	mov	r6, r0
 800a798:	460f      	mov	r7, r1
 800a79a:	4614      	mov	r4, r2
 800a79c:	18d5      	adds	r5, r2, r3
 800a79e:	42ac      	cmp	r4, r5
 800a7a0:	d101      	bne.n	800a7a6 <__sfputs_r+0x12>
 800a7a2:	2000      	movs	r0, #0
 800a7a4:	e007      	b.n	800a7b6 <__sfputs_r+0x22>
 800a7a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7aa:	463a      	mov	r2, r7
 800a7ac:	4630      	mov	r0, r6
 800a7ae:	f7ff ffda 	bl	800a766 <__sfputc_r>
 800a7b2:	1c43      	adds	r3, r0, #1
 800a7b4:	d1f3      	bne.n	800a79e <__sfputs_r+0xa>
 800a7b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a7b8 <_vfiprintf_r>:
 800a7b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7bc:	460d      	mov	r5, r1
 800a7be:	b09d      	sub	sp, #116	; 0x74
 800a7c0:	4614      	mov	r4, r2
 800a7c2:	4698      	mov	r8, r3
 800a7c4:	4606      	mov	r6, r0
 800a7c6:	b118      	cbz	r0, 800a7d0 <_vfiprintf_r+0x18>
 800a7c8:	6a03      	ldr	r3, [r0, #32]
 800a7ca:	b90b      	cbnz	r3, 800a7d0 <_vfiprintf_r+0x18>
 800a7cc:	f7fe f8da 	bl	8008984 <__sinit>
 800a7d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a7d2:	07d9      	lsls	r1, r3, #31
 800a7d4:	d405      	bmi.n	800a7e2 <_vfiprintf_r+0x2a>
 800a7d6:	89ab      	ldrh	r3, [r5, #12]
 800a7d8:	059a      	lsls	r2, r3, #22
 800a7da:	d402      	bmi.n	800a7e2 <_vfiprintf_r+0x2a>
 800a7dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a7de:	f7fe f9e8 	bl	8008bb2 <__retarget_lock_acquire_recursive>
 800a7e2:	89ab      	ldrh	r3, [r5, #12]
 800a7e4:	071b      	lsls	r3, r3, #28
 800a7e6:	d501      	bpl.n	800a7ec <_vfiprintf_r+0x34>
 800a7e8:	692b      	ldr	r3, [r5, #16]
 800a7ea:	b99b      	cbnz	r3, 800a814 <_vfiprintf_r+0x5c>
 800a7ec:	4629      	mov	r1, r5
 800a7ee:	4630      	mov	r0, r6
 800a7f0:	f000 f93a 	bl	800aa68 <__swsetup_r>
 800a7f4:	b170      	cbz	r0, 800a814 <_vfiprintf_r+0x5c>
 800a7f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a7f8:	07dc      	lsls	r4, r3, #31
 800a7fa:	d504      	bpl.n	800a806 <_vfiprintf_r+0x4e>
 800a7fc:	f04f 30ff 	mov.w	r0, #4294967295
 800a800:	b01d      	add	sp, #116	; 0x74
 800a802:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a806:	89ab      	ldrh	r3, [r5, #12]
 800a808:	0598      	lsls	r0, r3, #22
 800a80a:	d4f7      	bmi.n	800a7fc <_vfiprintf_r+0x44>
 800a80c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a80e:	f7fe f9d1 	bl	8008bb4 <__retarget_lock_release_recursive>
 800a812:	e7f3      	b.n	800a7fc <_vfiprintf_r+0x44>
 800a814:	2300      	movs	r3, #0
 800a816:	9309      	str	r3, [sp, #36]	; 0x24
 800a818:	2320      	movs	r3, #32
 800a81a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a81e:	f8cd 800c 	str.w	r8, [sp, #12]
 800a822:	2330      	movs	r3, #48	; 0x30
 800a824:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800a9d8 <_vfiprintf_r+0x220>
 800a828:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a82c:	f04f 0901 	mov.w	r9, #1
 800a830:	4623      	mov	r3, r4
 800a832:	469a      	mov	sl, r3
 800a834:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a838:	b10a      	cbz	r2, 800a83e <_vfiprintf_r+0x86>
 800a83a:	2a25      	cmp	r2, #37	; 0x25
 800a83c:	d1f9      	bne.n	800a832 <_vfiprintf_r+0x7a>
 800a83e:	ebba 0b04 	subs.w	fp, sl, r4
 800a842:	d00b      	beq.n	800a85c <_vfiprintf_r+0xa4>
 800a844:	465b      	mov	r3, fp
 800a846:	4622      	mov	r2, r4
 800a848:	4629      	mov	r1, r5
 800a84a:	4630      	mov	r0, r6
 800a84c:	f7ff ffa2 	bl	800a794 <__sfputs_r>
 800a850:	3001      	adds	r0, #1
 800a852:	f000 80a9 	beq.w	800a9a8 <_vfiprintf_r+0x1f0>
 800a856:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a858:	445a      	add	r2, fp
 800a85a:	9209      	str	r2, [sp, #36]	; 0x24
 800a85c:	f89a 3000 	ldrb.w	r3, [sl]
 800a860:	2b00      	cmp	r3, #0
 800a862:	f000 80a1 	beq.w	800a9a8 <_vfiprintf_r+0x1f0>
 800a866:	2300      	movs	r3, #0
 800a868:	f04f 32ff 	mov.w	r2, #4294967295
 800a86c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a870:	f10a 0a01 	add.w	sl, sl, #1
 800a874:	9304      	str	r3, [sp, #16]
 800a876:	9307      	str	r3, [sp, #28]
 800a878:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a87c:	931a      	str	r3, [sp, #104]	; 0x68
 800a87e:	4654      	mov	r4, sl
 800a880:	2205      	movs	r2, #5
 800a882:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a886:	4854      	ldr	r0, [pc, #336]	; (800a9d8 <_vfiprintf_r+0x220>)
 800a888:	f7f5 fca2 	bl	80001d0 <memchr>
 800a88c:	9a04      	ldr	r2, [sp, #16]
 800a88e:	b9d8      	cbnz	r0, 800a8c8 <_vfiprintf_r+0x110>
 800a890:	06d1      	lsls	r1, r2, #27
 800a892:	bf44      	itt	mi
 800a894:	2320      	movmi	r3, #32
 800a896:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a89a:	0713      	lsls	r3, r2, #28
 800a89c:	bf44      	itt	mi
 800a89e:	232b      	movmi	r3, #43	; 0x2b
 800a8a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a8a4:	f89a 3000 	ldrb.w	r3, [sl]
 800a8a8:	2b2a      	cmp	r3, #42	; 0x2a
 800a8aa:	d015      	beq.n	800a8d8 <_vfiprintf_r+0x120>
 800a8ac:	9a07      	ldr	r2, [sp, #28]
 800a8ae:	4654      	mov	r4, sl
 800a8b0:	2000      	movs	r0, #0
 800a8b2:	f04f 0c0a 	mov.w	ip, #10
 800a8b6:	4621      	mov	r1, r4
 800a8b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a8bc:	3b30      	subs	r3, #48	; 0x30
 800a8be:	2b09      	cmp	r3, #9
 800a8c0:	d94d      	bls.n	800a95e <_vfiprintf_r+0x1a6>
 800a8c2:	b1b0      	cbz	r0, 800a8f2 <_vfiprintf_r+0x13a>
 800a8c4:	9207      	str	r2, [sp, #28]
 800a8c6:	e014      	b.n	800a8f2 <_vfiprintf_r+0x13a>
 800a8c8:	eba0 0308 	sub.w	r3, r0, r8
 800a8cc:	fa09 f303 	lsl.w	r3, r9, r3
 800a8d0:	4313      	orrs	r3, r2
 800a8d2:	9304      	str	r3, [sp, #16]
 800a8d4:	46a2      	mov	sl, r4
 800a8d6:	e7d2      	b.n	800a87e <_vfiprintf_r+0xc6>
 800a8d8:	9b03      	ldr	r3, [sp, #12]
 800a8da:	1d19      	adds	r1, r3, #4
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	9103      	str	r1, [sp, #12]
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	bfbb      	ittet	lt
 800a8e4:	425b      	neglt	r3, r3
 800a8e6:	f042 0202 	orrlt.w	r2, r2, #2
 800a8ea:	9307      	strge	r3, [sp, #28]
 800a8ec:	9307      	strlt	r3, [sp, #28]
 800a8ee:	bfb8      	it	lt
 800a8f0:	9204      	strlt	r2, [sp, #16]
 800a8f2:	7823      	ldrb	r3, [r4, #0]
 800a8f4:	2b2e      	cmp	r3, #46	; 0x2e
 800a8f6:	d10c      	bne.n	800a912 <_vfiprintf_r+0x15a>
 800a8f8:	7863      	ldrb	r3, [r4, #1]
 800a8fa:	2b2a      	cmp	r3, #42	; 0x2a
 800a8fc:	d134      	bne.n	800a968 <_vfiprintf_r+0x1b0>
 800a8fe:	9b03      	ldr	r3, [sp, #12]
 800a900:	1d1a      	adds	r2, r3, #4
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	9203      	str	r2, [sp, #12]
 800a906:	2b00      	cmp	r3, #0
 800a908:	bfb8      	it	lt
 800a90a:	f04f 33ff 	movlt.w	r3, #4294967295
 800a90e:	3402      	adds	r4, #2
 800a910:	9305      	str	r3, [sp, #20]
 800a912:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800a9e8 <_vfiprintf_r+0x230>
 800a916:	7821      	ldrb	r1, [r4, #0]
 800a918:	2203      	movs	r2, #3
 800a91a:	4650      	mov	r0, sl
 800a91c:	f7f5 fc58 	bl	80001d0 <memchr>
 800a920:	b138      	cbz	r0, 800a932 <_vfiprintf_r+0x17a>
 800a922:	9b04      	ldr	r3, [sp, #16]
 800a924:	eba0 000a 	sub.w	r0, r0, sl
 800a928:	2240      	movs	r2, #64	; 0x40
 800a92a:	4082      	lsls	r2, r0
 800a92c:	4313      	orrs	r3, r2
 800a92e:	3401      	adds	r4, #1
 800a930:	9304      	str	r3, [sp, #16]
 800a932:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a936:	4829      	ldr	r0, [pc, #164]	; (800a9dc <_vfiprintf_r+0x224>)
 800a938:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a93c:	2206      	movs	r2, #6
 800a93e:	f7f5 fc47 	bl	80001d0 <memchr>
 800a942:	2800      	cmp	r0, #0
 800a944:	d03f      	beq.n	800a9c6 <_vfiprintf_r+0x20e>
 800a946:	4b26      	ldr	r3, [pc, #152]	; (800a9e0 <_vfiprintf_r+0x228>)
 800a948:	bb1b      	cbnz	r3, 800a992 <_vfiprintf_r+0x1da>
 800a94a:	9b03      	ldr	r3, [sp, #12]
 800a94c:	3307      	adds	r3, #7
 800a94e:	f023 0307 	bic.w	r3, r3, #7
 800a952:	3308      	adds	r3, #8
 800a954:	9303      	str	r3, [sp, #12]
 800a956:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a958:	443b      	add	r3, r7
 800a95a:	9309      	str	r3, [sp, #36]	; 0x24
 800a95c:	e768      	b.n	800a830 <_vfiprintf_r+0x78>
 800a95e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a962:	460c      	mov	r4, r1
 800a964:	2001      	movs	r0, #1
 800a966:	e7a6      	b.n	800a8b6 <_vfiprintf_r+0xfe>
 800a968:	2300      	movs	r3, #0
 800a96a:	3401      	adds	r4, #1
 800a96c:	9305      	str	r3, [sp, #20]
 800a96e:	4619      	mov	r1, r3
 800a970:	f04f 0c0a 	mov.w	ip, #10
 800a974:	4620      	mov	r0, r4
 800a976:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a97a:	3a30      	subs	r2, #48	; 0x30
 800a97c:	2a09      	cmp	r2, #9
 800a97e:	d903      	bls.n	800a988 <_vfiprintf_r+0x1d0>
 800a980:	2b00      	cmp	r3, #0
 800a982:	d0c6      	beq.n	800a912 <_vfiprintf_r+0x15a>
 800a984:	9105      	str	r1, [sp, #20]
 800a986:	e7c4      	b.n	800a912 <_vfiprintf_r+0x15a>
 800a988:	fb0c 2101 	mla	r1, ip, r1, r2
 800a98c:	4604      	mov	r4, r0
 800a98e:	2301      	movs	r3, #1
 800a990:	e7f0      	b.n	800a974 <_vfiprintf_r+0x1bc>
 800a992:	ab03      	add	r3, sp, #12
 800a994:	9300      	str	r3, [sp, #0]
 800a996:	462a      	mov	r2, r5
 800a998:	4b12      	ldr	r3, [pc, #72]	; (800a9e4 <_vfiprintf_r+0x22c>)
 800a99a:	a904      	add	r1, sp, #16
 800a99c:	4630      	mov	r0, r6
 800a99e:	f7fd fb9f 	bl	80080e0 <_printf_float>
 800a9a2:	4607      	mov	r7, r0
 800a9a4:	1c78      	adds	r0, r7, #1
 800a9a6:	d1d6      	bne.n	800a956 <_vfiprintf_r+0x19e>
 800a9a8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a9aa:	07d9      	lsls	r1, r3, #31
 800a9ac:	d405      	bmi.n	800a9ba <_vfiprintf_r+0x202>
 800a9ae:	89ab      	ldrh	r3, [r5, #12]
 800a9b0:	059a      	lsls	r2, r3, #22
 800a9b2:	d402      	bmi.n	800a9ba <_vfiprintf_r+0x202>
 800a9b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a9b6:	f7fe f8fd 	bl	8008bb4 <__retarget_lock_release_recursive>
 800a9ba:	89ab      	ldrh	r3, [r5, #12]
 800a9bc:	065b      	lsls	r3, r3, #25
 800a9be:	f53f af1d 	bmi.w	800a7fc <_vfiprintf_r+0x44>
 800a9c2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a9c4:	e71c      	b.n	800a800 <_vfiprintf_r+0x48>
 800a9c6:	ab03      	add	r3, sp, #12
 800a9c8:	9300      	str	r3, [sp, #0]
 800a9ca:	462a      	mov	r2, r5
 800a9cc:	4b05      	ldr	r3, [pc, #20]	; (800a9e4 <_vfiprintf_r+0x22c>)
 800a9ce:	a904      	add	r1, sp, #16
 800a9d0:	4630      	mov	r0, r6
 800a9d2:	f7fd fe29 	bl	8008628 <_printf_i>
 800a9d6:	e7e4      	b.n	800a9a2 <_vfiprintf_r+0x1ea>
 800a9d8:	0800af94 	.word	0x0800af94
 800a9dc:	0800af9e 	.word	0x0800af9e
 800a9e0:	080080e1 	.word	0x080080e1
 800a9e4:	0800a795 	.word	0x0800a795
 800a9e8:	0800af9a 	.word	0x0800af9a

0800a9ec <__swbuf_r>:
 800a9ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9ee:	460e      	mov	r6, r1
 800a9f0:	4614      	mov	r4, r2
 800a9f2:	4605      	mov	r5, r0
 800a9f4:	b118      	cbz	r0, 800a9fe <__swbuf_r+0x12>
 800a9f6:	6a03      	ldr	r3, [r0, #32]
 800a9f8:	b90b      	cbnz	r3, 800a9fe <__swbuf_r+0x12>
 800a9fa:	f7fd ffc3 	bl	8008984 <__sinit>
 800a9fe:	69a3      	ldr	r3, [r4, #24]
 800aa00:	60a3      	str	r3, [r4, #8]
 800aa02:	89a3      	ldrh	r3, [r4, #12]
 800aa04:	071a      	lsls	r2, r3, #28
 800aa06:	d525      	bpl.n	800aa54 <__swbuf_r+0x68>
 800aa08:	6923      	ldr	r3, [r4, #16]
 800aa0a:	b31b      	cbz	r3, 800aa54 <__swbuf_r+0x68>
 800aa0c:	6823      	ldr	r3, [r4, #0]
 800aa0e:	6922      	ldr	r2, [r4, #16]
 800aa10:	1a98      	subs	r0, r3, r2
 800aa12:	6963      	ldr	r3, [r4, #20]
 800aa14:	b2f6      	uxtb	r6, r6
 800aa16:	4283      	cmp	r3, r0
 800aa18:	4637      	mov	r7, r6
 800aa1a:	dc04      	bgt.n	800aa26 <__swbuf_r+0x3a>
 800aa1c:	4621      	mov	r1, r4
 800aa1e:	4628      	mov	r0, r5
 800aa20:	f7ff fd9e 	bl	800a560 <_fflush_r>
 800aa24:	b9e0      	cbnz	r0, 800aa60 <__swbuf_r+0x74>
 800aa26:	68a3      	ldr	r3, [r4, #8]
 800aa28:	3b01      	subs	r3, #1
 800aa2a:	60a3      	str	r3, [r4, #8]
 800aa2c:	6823      	ldr	r3, [r4, #0]
 800aa2e:	1c5a      	adds	r2, r3, #1
 800aa30:	6022      	str	r2, [r4, #0]
 800aa32:	701e      	strb	r6, [r3, #0]
 800aa34:	6962      	ldr	r2, [r4, #20]
 800aa36:	1c43      	adds	r3, r0, #1
 800aa38:	429a      	cmp	r2, r3
 800aa3a:	d004      	beq.n	800aa46 <__swbuf_r+0x5a>
 800aa3c:	89a3      	ldrh	r3, [r4, #12]
 800aa3e:	07db      	lsls	r3, r3, #31
 800aa40:	d506      	bpl.n	800aa50 <__swbuf_r+0x64>
 800aa42:	2e0a      	cmp	r6, #10
 800aa44:	d104      	bne.n	800aa50 <__swbuf_r+0x64>
 800aa46:	4621      	mov	r1, r4
 800aa48:	4628      	mov	r0, r5
 800aa4a:	f7ff fd89 	bl	800a560 <_fflush_r>
 800aa4e:	b938      	cbnz	r0, 800aa60 <__swbuf_r+0x74>
 800aa50:	4638      	mov	r0, r7
 800aa52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa54:	4621      	mov	r1, r4
 800aa56:	4628      	mov	r0, r5
 800aa58:	f000 f806 	bl	800aa68 <__swsetup_r>
 800aa5c:	2800      	cmp	r0, #0
 800aa5e:	d0d5      	beq.n	800aa0c <__swbuf_r+0x20>
 800aa60:	f04f 37ff 	mov.w	r7, #4294967295
 800aa64:	e7f4      	b.n	800aa50 <__swbuf_r+0x64>
	...

0800aa68 <__swsetup_r>:
 800aa68:	b538      	push	{r3, r4, r5, lr}
 800aa6a:	4b2a      	ldr	r3, [pc, #168]	; (800ab14 <__swsetup_r+0xac>)
 800aa6c:	4605      	mov	r5, r0
 800aa6e:	6818      	ldr	r0, [r3, #0]
 800aa70:	460c      	mov	r4, r1
 800aa72:	b118      	cbz	r0, 800aa7c <__swsetup_r+0x14>
 800aa74:	6a03      	ldr	r3, [r0, #32]
 800aa76:	b90b      	cbnz	r3, 800aa7c <__swsetup_r+0x14>
 800aa78:	f7fd ff84 	bl	8008984 <__sinit>
 800aa7c:	89a3      	ldrh	r3, [r4, #12]
 800aa7e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800aa82:	0718      	lsls	r0, r3, #28
 800aa84:	d422      	bmi.n	800aacc <__swsetup_r+0x64>
 800aa86:	06d9      	lsls	r1, r3, #27
 800aa88:	d407      	bmi.n	800aa9a <__swsetup_r+0x32>
 800aa8a:	2309      	movs	r3, #9
 800aa8c:	602b      	str	r3, [r5, #0]
 800aa8e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800aa92:	81a3      	strh	r3, [r4, #12]
 800aa94:	f04f 30ff 	mov.w	r0, #4294967295
 800aa98:	e034      	b.n	800ab04 <__swsetup_r+0x9c>
 800aa9a:	0758      	lsls	r0, r3, #29
 800aa9c:	d512      	bpl.n	800aac4 <__swsetup_r+0x5c>
 800aa9e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aaa0:	b141      	cbz	r1, 800aab4 <__swsetup_r+0x4c>
 800aaa2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aaa6:	4299      	cmp	r1, r3
 800aaa8:	d002      	beq.n	800aab0 <__swsetup_r+0x48>
 800aaaa:	4628      	mov	r0, r5
 800aaac:	f7fe fefe 	bl	80098ac <_free_r>
 800aab0:	2300      	movs	r3, #0
 800aab2:	6363      	str	r3, [r4, #52]	; 0x34
 800aab4:	89a3      	ldrh	r3, [r4, #12]
 800aab6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800aaba:	81a3      	strh	r3, [r4, #12]
 800aabc:	2300      	movs	r3, #0
 800aabe:	6063      	str	r3, [r4, #4]
 800aac0:	6923      	ldr	r3, [r4, #16]
 800aac2:	6023      	str	r3, [r4, #0]
 800aac4:	89a3      	ldrh	r3, [r4, #12]
 800aac6:	f043 0308 	orr.w	r3, r3, #8
 800aaca:	81a3      	strh	r3, [r4, #12]
 800aacc:	6923      	ldr	r3, [r4, #16]
 800aace:	b94b      	cbnz	r3, 800aae4 <__swsetup_r+0x7c>
 800aad0:	89a3      	ldrh	r3, [r4, #12]
 800aad2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800aad6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aada:	d003      	beq.n	800aae4 <__swsetup_r+0x7c>
 800aadc:	4621      	mov	r1, r4
 800aade:	4628      	mov	r0, r5
 800aae0:	f000 f884 	bl	800abec <__smakebuf_r>
 800aae4:	89a0      	ldrh	r0, [r4, #12]
 800aae6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800aaea:	f010 0301 	ands.w	r3, r0, #1
 800aaee:	d00a      	beq.n	800ab06 <__swsetup_r+0x9e>
 800aaf0:	2300      	movs	r3, #0
 800aaf2:	60a3      	str	r3, [r4, #8]
 800aaf4:	6963      	ldr	r3, [r4, #20]
 800aaf6:	425b      	negs	r3, r3
 800aaf8:	61a3      	str	r3, [r4, #24]
 800aafa:	6923      	ldr	r3, [r4, #16]
 800aafc:	b943      	cbnz	r3, 800ab10 <__swsetup_r+0xa8>
 800aafe:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ab02:	d1c4      	bne.n	800aa8e <__swsetup_r+0x26>
 800ab04:	bd38      	pop	{r3, r4, r5, pc}
 800ab06:	0781      	lsls	r1, r0, #30
 800ab08:	bf58      	it	pl
 800ab0a:	6963      	ldrpl	r3, [r4, #20]
 800ab0c:	60a3      	str	r3, [r4, #8]
 800ab0e:	e7f4      	b.n	800aafa <__swsetup_r+0x92>
 800ab10:	2000      	movs	r0, #0
 800ab12:	e7f7      	b.n	800ab04 <__swsetup_r+0x9c>
 800ab14:	20000070 	.word	0x20000070

0800ab18 <_raise_r>:
 800ab18:	291f      	cmp	r1, #31
 800ab1a:	b538      	push	{r3, r4, r5, lr}
 800ab1c:	4604      	mov	r4, r0
 800ab1e:	460d      	mov	r5, r1
 800ab20:	d904      	bls.n	800ab2c <_raise_r+0x14>
 800ab22:	2316      	movs	r3, #22
 800ab24:	6003      	str	r3, [r0, #0]
 800ab26:	f04f 30ff 	mov.w	r0, #4294967295
 800ab2a:	bd38      	pop	{r3, r4, r5, pc}
 800ab2c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800ab2e:	b112      	cbz	r2, 800ab36 <_raise_r+0x1e>
 800ab30:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ab34:	b94b      	cbnz	r3, 800ab4a <_raise_r+0x32>
 800ab36:	4620      	mov	r0, r4
 800ab38:	f000 f830 	bl	800ab9c <_getpid_r>
 800ab3c:	462a      	mov	r2, r5
 800ab3e:	4601      	mov	r1, r0
 800ab40:	4620      	mov	r0, r4
 800ab42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ab46:	f000 b817 	b.w	800ab78 <_kill_r>
 800ab4a:	2b01      	cmp	r3, #1
 800ab4c:	d00a      	beq.n	800ab64 <_raise_r+0x4c>
 800ab4e:	1c59      	adds	r1, r3, #1
 800ab50:	d103      	bne.n	800ab5a <_raise_r+0x42>
 800ab52:	2316      	movs	r3, #22
 800ab54:	6003      	str	r3, [r0, #0]
 800ab56:	2001      	movs	r0, #1
 800ab58:	e7e7      	b.n	800ab2a <_raise_r+0x12>
 800ab5a:	2400      	movs	r4, #0
 800ab5c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ab60:	4628      	mov	r0, r5
 800ab62:	4798      	blx	r3
 800ab64:	2000      	movs	r0, #0
 800ab66:	e7e0      	b.n	800ab2a <_raise_r+0x12>

0800ab68 <raise>:
 800ab68:	4b02      	ldr	r3, [pc, #8]	; (800ab74 <raise+0xc>)
 800ab6a:	4601      	mov	r1, r0
 800ab6c:	6818      	ldr	r0, [r3, #0]
 800ab6e:	f7ff bfd3 	b.w	800ab18 <_raise_r>
 800ab72:	bf00      	nop
 800ab74:	20000070 	.word	0x20000070

0800ab78 <_kill_r>:
 800ab78:	b538      	push	{r3, r4, r5, lr}
 800ab7a:	4d07      	ldr	r5, [pc, #28]	; (800ab98 <_kill_r+0x20>)
 800ab7c:	2300      	movs	r3, #0
 800ab7e:	4604      	mov	r4, r0
 800ab80:	4608      	mov	r0, r1
 800ab82:	4611      	mov	r1, r2
 800ab84:	602b      	str	r3, [r5, #0]
 800ab86:	f7f7 f8c7 	bl	8001d18 <_kill>
 800ab8a:	1c43      	adds	r3, r0, #1
 800ab8c:	d102      	bne.n	800ab94 <_kill_r+0x1c>
 800ab8e:	682b      	ldr	r3, [r5, #0]
 800ab90:	b103      	cbz	r3, 800ab94 <_kill_r+0x1c>
 800ab92:	6023      	str	r3, [r4, #0]
 800ab94:	bd38      	pop	{r3, r4, r5, pc}
 800ab96:	bf00      	nop
 800ab98:	2000061c 	.word	0x2000061c

0800ab9c <_getpid_r>:
 800ab9c:	f7f7 b8b4 	b.w	8001d08 <_getpid>

0800aba0 <__swhatbuf_r>:
 800aba0:	b570      	push	{r4, r5, r6, lr}
 800aba2:	460c      	mov	r4, r1
 800aba4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aba8:	2900      	cmp	r1, #0
 800abaa:	b096      	sub	sp, #88	; 0x58
 800abac:	4615      	mov	r5, r2
 800abae:	461e      	mov	r6, r3
 800abb0:	da0d      	bge.n	800abce <__swhatbuf_r+0x2e>
 800abb2:	89a3      	ldrh	r3, [r4, #12]
 800abb4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800abb8:	f04f 0100 	mov.w	r1, #0
 800abbc:	bf0c      	ite	eq
 800abbe:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800abc2:	2340      	movne	r3, #64	; 0x40
 800abc4:	2000      	movs	r0, #0
 800abc6:	6031      	str	r1, [r6, #0]
 800abc8:	602b      	str	r3, [r5, #0]
 800abca:	b016      	add	sp, #88	; 0x58
 800abcc:	bd70      	pop	{r4, r5, r6, pc}
 800abce:	466a      	mov	r2, sp
 800abd0:	f000 f848 	bl	800ac64 <_fstat_r>
 800abd4:	2800      	cmp	r0, #0
 800abd6:	dbec      	blt.n	800abb2 <__swhatbuf_r+0x12>
 800abd8:	9901      	ldr	r1, [sp, #4]
 800abda:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800abde:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800abe2:	4259      	negs	r1, r3
 800abe4:	4159      	adcs	r1, r3
 800abe6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800abea:	e7eb      	b.n	800abc4 <__swhatbuf_r+0x24>

0800abec <__smakebuf_r>:
 800abec:	898b      	ldrh	r3, [r1, #12]
 800abee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800abf0:	079d      	lsls	r5, r3, #30
 800abf2:	4606      	mov	r6, r0
 800abf4:	460c      	mov	r4, r1
 800abf6:	d507      	bpl.n	800ac08 <__smakebuf_r+0x1c>
 800abf8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800abfc:	6023      	str	r3, [r4, #0]
 800abfe:	6123      	str	r3, [r4, #16]
 800ac00:	2301      	movs	r3, #1
 800ac02:	6163      	str	r3, [r4, #20]
 800ac04:	b002      	add	sp, #8
 800ac06:	bd70      	pop	{r4, r5, r6, pc}
 800ac08:	ab01      	add	r3, sp, #4
 800ac0a:	466a      	mov	r2, sp
 800ac0c:	f7ff ffc8 	bl	800aba0 <__swhatbuf_r>
 800ac10:	9900      	ldr	r1, [sp, #0]
 800ac12:	4605      	mov	r5, r0
 800ac14:	4630      	mov	r0, r6
 800ac16:	f7fe febd 	bl	8009994 <_malloc_r>
 800ac1a:	b948      	cbnz	r0, 800ac30 <__smakebuf_r+0x44>
 800ac1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac20:	059a      	lsls	r2, r3, #22
 800ac22:	d4ef      	bmi.n	800ac04 <__smakebuf_r+0x18>
 800ac24:	f023 0303 	bic.w	r3, r3, #3
 800ac28:	f043 0302 	orr.w	r3, r3, #2
 800ac2c:	81a3      	strh	r3, [r4, #12]
 800ac2e:	e7e3      	b.n	800abf8 <__smakebuf_r+0xc>
 800ac30:	89a3      	ldrh	r3, [r4, #12]
 800ac32:	6020      	str	r0, [r4, #0]
 800ac34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ac38:	81a3      	strh	r3, [r4, #12]
 800ac3a:	9b00      	ldr	r3, [sp, #0]
 800ac3c:	6163      	str	r3, [r4, #20]
 800ac3e:	9b01      	ldr	r3, [sp, #4]
 800ac40:	6120      	str	r0, [r4, #16]
 800ac42:	b15b      	cbz	r3, 800ac5c <__smakebuf_r+0x70>
 800ac44:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ac48:	4630      	mov	r0, r6
 800ac4a:	f000 f81d 	bl	800ac88 <_isatty_r>
 800ac4e:	b128      	cbz	r0, 800ac5c <__smakebuf_r+0x70>
 800ac50:	89a3      	ldrh	r3, [r4, #12]
 800ac52:	f023 0303 	bic.w	r3, r3, #3
 800ac56:	f043 0301 	orr.w	r3, r3, #1
 800ac5a:	81a3      	strh	r3, [r4, #12]
 800ac5c:	89a3      	ldrh	r3, [r4, #12]
 800ac5e:	431d      	orrs	r5, r3
 800ac60:	81a5      	strh	r5, [r4, #12]
 800ac62:	e7cf      	b.n	800ac04 <__smakebuf_r+0x18>

0800ac64 <_fstat_r>:
 800ac64:	b538      	push	{r3, r4, r5, lr}
 800ac66:	4d07      	ldr	r5, [pc, #28]	; (800ac84 <_fstat_r+0x20>)
 800ac68:	2300      	movs	r3, #0
 800ac6a:	4604      	mov	r4, r0
 800ac6c:	4608      	mov	r0, r1
 800ac6e:	4611      	mov	r1, r2
 800ac70:	602b      	str	r3, [r5, #0]
 800ac72:	f7f7 f8b0 	bl	8001dd6 <_fstat>
 800ac76:	1c43      	adds	r3, r0, #1
 800ac78:	d102      	bne.n	800ac80 <_fstat_r+0x1c>
 800ac7a:	682b      	ldr	r3, [r5, #0]
 800ac7c:	b103      	cbz	r3, 800ac80 <_fstat_r+0x1c>
 800ac7e:	6023      	str	r3, [r4, #0]
 800ac80:	bd38      	pop	{r3, r4, r5, pc}
 800ac82:	bf00      	nop
 800ac84:	2000061c 	.word	0x2000061c

0800ac88 <_isatty_r>:
 800ac88:	b538      	push	{r3, r4, r5, lr}
 800ac8a:	4d06      	ldr	r5, [pc, #24]	; (800aca4 <_isatty_r+0x1c>)
 800ac8c:	2300      	movs	r3, #0
 800ac8e:	4604      	mov	r4, r0
 800ac90:	4608      	mov	r0, r1
 800ac92:	602b      	str	r3, [r5, #0]
 800ac94:	f7f7 f8af 	bl	8001df6 <_isatty>
 800ac98:	1c43      	adds	r3, r0, #1
 800ac9a:	d102      	bne.n	800aca2 <_isatty_r+0x1a>
 800ac9c:	682b      	ldr	r3, [r5, #0]
 800ac9e:	b103      	cbz	r3, 800aca2 <_isatty_r+0x1a>
 800aca0:	6023      	str	r3, [r4, #0]
 800aca2:	bd38      	pop	{r3, r4, r5, pc}
 800aca4:	2000061c 	.word	0x2000061c

0800aca8 <_init>:
 800aca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acaa:	bf00      	nop
 800acac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800acae:	bc08      	pop	{r3}
 800acb0:	469e      	mov	lr, r3
 800acb2:	4770      	bx	lr

0800acb4 <_fini>:
 800acb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acb6:	bf00      	nop
 800acb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800acba:	bc08      	pop	{r3}
 800acbc:	469e      	mov	lr, r3
 800acbe:	4770      	bx	lr
