// Seed: 62190169
module module_0 (
    output wire id_0,
    input uwire id_1,
    input wand id_2,
    input supply0 id_3
    , id_16,
    input wire id_4,
    inout uwire id_5,
    output supply1 id_6,
    input supply1 id_7,
    input wand id_8,
    input uwire id_9,
    input tri0 id_10,
    input wor id_11,
    output tri id_12,
    output supply0 id_13,
    output wire id_14
);
  assign {id_9, id_3} = 1;
endmodule
module module_1 (
    input tri id_0,
    output logic id_1
    , id_18,
    output supply0 id_2,
    input wor id_3,
    output wor id_4,
    output supply1 id_5,
    input tri1 id_6,
    input tri0 id_7,
    input tri0 id_8,
    input tri0 id_9,
    input wire id_10,
    input supply1 id_11,
    output logic id_12,
    output supply1 id_13,
    input supply0 id_14,
    input supply0 id_15,
    input uwire id_16
);
  assign id_18 = {id_10, id_18};
  assign id_12 = !1;
  module_0(
      id_4,
      id_16,
      id_18,
      id_3,
      id_8,
      id_18,
      id_4,
      id_10,
      id_11,
      id_18,
      id_10,
      id_15,
      id_5,
      id_2,
      id_4
  );
  always
    case (1)
      1: begin
        id_13 = 1'b0;
      end
      1: assign id_2 = 1;
      !1'b0: id_1 <= 1'h0;
      1: begin
        id_12 <= (1);
      end
      1: begin
        id_13 = id_14;
      end
    endcase
endmodule
