Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Dec  3 23:46:44 2019
| Host         : DESKTOP-RQQ2FB3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.395      -71.665                     74                 1184        0.159        0.000                      0                 1184        3.000        0.000                       0                   539  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -1.395      -71.665                     74                 1184        0.159        0.000                      0                 1184        6.712        0.000                       0                   535  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           74  Failing Endpoints,  Worst Slack       -1.395ns,  Total Violation      -71.665ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.395ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.802ns  (logic 9.322ns (58.992%)  route 6.480ns (41.008%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 13.901 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         1.714    -0.826    xvga1/clk_out1
    SLICE_X79Y65         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=23, routed)          0.908     0.501    xvga1/vcount_out[3]
    SLICE_X78Y65         LUT3 (Prop_lut3_I1_O)        0.328     0.829 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.708     1.537    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y65         LUT4 (Prop_lut4_I3_O)        0.331     1.868 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.868    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.244 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.244    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.559 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=13, routed)          1.043     3.602    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X76Y65         LUT4 (Prop_lut4_I2_O)        0.336     3.938 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.514     4.452    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y65         LUT6 (Prop_lut6_I0_O)        0.331     4.783 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.783    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.159 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.159    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.316 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.322     5.638    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X76Y67         LUT3 (Prop_lut3_I0_O)        0.332     5.970 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.198     6.168    minesweeper/td/image_addr_i_12_n_0
    SLICE_X76Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.292 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.301     6.593    xvga1/image_addr_2
    SLICE_X77Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.717    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.267 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.267    xvga1/image_addr_i_2_n_0
    SLICE_X77Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.489 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.556     8.045    minesweeper/td/A[11]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.061 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.813    12.874    minesweeper/td/image_addr__0[4]
    SLICE_X72Y66         LUT2 (Prop_lut2_I1_O)        0.124    12.998 r  minesweeper/td/image_addr_carry_i_5/O
                         net (fo=1, routed)           0.000    12.998    minesweeper/td/image_addr_carry_i_5_n_0
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.530 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.530    minesweeper/td/image_addr_carry_n_0
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.859 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=11, routed)          1.118    14.976    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y13         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         1.537    13.901    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.460    
                         clock uncertainty           -0.130    14.330    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.582    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.582    
                         arrival time                         -14.976    
  -------------------------------------------------------------------
                         slack                                 -1.395    

Slack (VIOLATED) :        -1.356ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.863ns  (logic 9.249ns (58.307%)  route 6.614ns (41.693%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 13.996 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         1.714    -0.826    xvga1/clk_out1
    SLICE_X79Y65         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=23, routed)          0.908     0.501    xvga1/vcount_out[3]
    SLICE_X78Y65         LUT3 (Prop_lut3_I1_O)        0.328     0.829 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.708     1.537    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y65         LUT4 (Prop_lut4_I3_O)        0.331     1.868 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.868    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.244 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.244    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.559 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=13, routed)          1.043     3.602    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X76Y65         LUT4 (Prop_lut4_I2_O)        0.336     3.938 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.514     4.452    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y65         LUT6 (Prop_lut6_I0_O)        0.331     4.783 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.783    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.159 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.159    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.316 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.322     5.638    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X76Y67         LUT3 (Prop_lut3_I0_O)        0.332     5.970 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.198     6.168    minesweeper/td/image_addr_i_12_n_0
    SLICE_X76Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.292 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.301     6.593    xvga1/image_addr_2
    SLICE_X77Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.717    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.267 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.267    xvga1/image_addr_i_2_n_0
    SLICE_X77Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.489 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.556     8.045    minesweeper/td/A[11]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.061 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.813    12.874    minesweeper/td/image_addr__0[4]
    SLICE_X72Y66         LUT2 (Prop_lut2_I1_O)        0.124    12.998 r  minesweeper/td/image_addr_carry_i_5/O
                         net (fo=1, routed)           0.000    12.998    minesweeper/td/image_addr_carry_i_5_n_0
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.530 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.530    minesweeper/td/image_addr_carry_n_0
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.786 r  minesweeper/td/image_addr_carry__0/O[2]
                         net (fo=11, routed)          1.251    15.037    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y10         RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         1.632    13.996    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.555    
                         clock uncertainty           -0.130    14.425    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    13.681    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.681    
                         arrival time                         -15.037    
  -------------------------------------------------------------------
                         slack                                 -1.356    

Slack (VIOLATED) :        -1.350ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.859ns  (logic 9.215ns (58.105%)  route 6.644ns (41.895%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 13.996 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         1.714    -0.826    xvga1/clk_out1
    SLICE_X79Y65         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=23, routed)          0.908     0.501    xvga1/vcount_out[3]
    SLICE_X78Y65         LUT3 (Prop_lut3_I1_O)        0.328     0.829 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.708     1.537    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y65         LUT4 (Prop_lut4_I3_O)        0.331     1.868 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.868    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.244 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.244    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.559 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=13, routed)          1.043     3.602    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X76Y65         LUT4 (Prop_lut4_I2_O)        0.336     3.938 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.514     4.452    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y65         LUT6 (Prop_lut6_I0_O)        0.331     4.783 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.783    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.159 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.159    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.316 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.322     5.638    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X76Y67         LUT3 (Prop_lut3_I0_O)        0.332     5.970 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.198     6.168    minesweeper/td/image_addr_i_12_n_0
    SLICE_X76Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.292 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.301     6.593    xvga1/image_addr_2
    SLICE_X77Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.717    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.267 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.267    xvga1/image_addr_i_2_n_0
    SLICE_X77Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.489 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.556     8.045    minesweeper/td/A[11]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.061 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.813    12.874    minesweeper/td/image_addr__0[4]
    SLICE_X72Y66         LUT2 (Prop_lut2_I1_O)        0.124    12.998 r  minesweeper/td/image_addr_carry_i_5/O
                         net (fo=1, routed)           0.000    12.998    minesweeper/td/image_addr_carry_i_5_n_0
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.530 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.530    minesweeper/td/image_addr_carry_n_0
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.752 r  minesweeper/td/image_addr_carry__0/O[0]
                         net (fo=10, routed)          1.282    15.033    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y10         RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         1.632    13.996    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.555    
                         clock uncertainty           -0.130    14.425    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741    13.684    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.684    
                         arrival time                         -15.033    
  -------------------------------------------------------------------
                         slack                                 -1.350    

Slack (VIOLATED) :        -1.329ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.749ns  (logic 9.215ns (58.510%)  route 6.534ns (41.490%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 13.907 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         1.714    -0.826    xvga1/clk_out1
    SLICE_X79Y65         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=23, routed)          0.908     0.501    xvga1/vcount_out[3]
    SLICE_X78Y65         LUT3 (Prop_lut3_I1_O)        0.328     0.829 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.708     1.537    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y65         LUT4 (Prop_lut4_I3_O)        0.331     1.868 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.868    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.244 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.244    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.559 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=13, routed)          1.043     3.602    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X76Y65         LUT4 (Prop_lut4_I2_O)        0.336     3.938 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.514     4.452    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y65         LUT6 (Prop_lut6_I0_O)        0.331     4.783 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.783    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.159 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.159    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.316 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.322     5.638    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X76Y67         LUT3 (Prop_lut3_I0_O)        0.332     5.970 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.198     6.168    minesweeper/td/image_addr_i_12_n_0
    SLICE_X76Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.292 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.301     6.593    xvga1/image_addr_2
    SLICE_X77Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.717    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.267 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.267    xvga1/image_addr_i_2_n_0
    SLICE_X77Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.489 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.556     8.045    minesweeper/td/A[11]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.061 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.813    12.874    minesweeper/td/image_addr__0[4]
    SLICE_X72Y66         LUT2 (Prop_lut2_I1_O)        0.124    12.998 r  minesweeper/td/image_addr_carry_i_5/O
                         net (fo=1, routed)           0.000    12.998    minesweeper/td/image_addr_carry_i_5_n_0
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.530 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.530    minesweeper/td/image_addr_carry_n_0
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.752 r  minesweeper/td/image_addr_carry__0/O[0]
                         net (fo=10, routed)          1.172    14.924    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y12         RAMB36E1                                     r  minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         1.543    13.907    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.466    
                         clock uncertainty           -0.130    14.336    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741    13.595    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.595    
                         arrival time                         -14.924    
  -------------------------------------------------------------------
                         slack                                 -1.329    

Slack (VIOLATED) :        -1.328ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.830ns  (logic 9.322ns (58.887%)  route 6.508ns (41.113%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 13.996 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         1.714    -0.826    xvga1/clk_out1
    SLICE_X79Y65         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=23, routed)          0.908     0.501    xvga1/vcount_out[3]
    SLICE_X78Y65         LUT3 (Prop_lut3_I1_O)        0.328     0.829 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.708     1.537    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y65         LUT4 (Prop_lut4_I3_O)        0.331     1.868 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.868    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.244 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.244    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.559 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=13, routed)          1.043     3.602    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X76Y65         LUT4 (Prop_lut4_I2_O)        0.336     3.938 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.514     4.452    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y65         LUT6 (Prop_lut6_I0_O)        0.331     4.783 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.783    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.159 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.159    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.316 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.322     5.638    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X76Y67         LUT3 (Prop_lut3_I0_O)        0.332     5.970 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.198     6.168    minesweeper/td/image_addr_i_12_n_0
    SLICE_X76Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.292 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.301     6.593    xvga1/image_addr_2
    SLICE_X77Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.717    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.267 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.267    xvga1/image_addr_i_2_n_0
    SLICE_X77Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.489 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.556     8.045    minesweeper/td/A[11]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.061 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.813    12.874    minesweeper/td/image_addr__0[4]
    SLICE_X72Y66         LUT2 (Prop_lut2_I1_O)        0.124    12.998 r  minesweeper/td/image_addr_carry_i_5/O
                         net (fo=1, routed)           0.000    12.998    minesweeper/td/image_addr_carry_i_5_n_0
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.530 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.530    minesweeper/td/image_addr_carry_n_0
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.859 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=11, routed)          1.146    15.005    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y10         RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         1.632    13.996    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.555    
                         clock uncertainty           -0.130    14.425    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.677    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                         -15.005    
  -------------------------------------------------------------------
                         slack                                 -1.328    

Slack (VIOLATED) :        -1.316ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.821ns  (logic 9.327ns (58.953%)  route 6.494ns (41.047%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 13.996 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         1.714    -0.826    xvga1/clk_out1
    SLICE_X79Y65         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=23, routed)          0.908     0.501    xvga1/vcount_out[3]
    SLICE_X78Y65         LUT3 (Prop_lut3_I1_O)        0.328     0.829 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.708     1.537    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y65         LUT4 (Prop_lut4_I3_O)        0.331     1.868 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.868    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.244 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.244    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.559 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=13, routed)          1.043     3.602    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X76Y65         LUT4 (Prop_lut4_I2_O)        0.336     3.938 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.514     4.452    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y65         LUT6 (Prop_lut6_I0_O)        0.331     4.783 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.783    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.159 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.159    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.316 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.322     5.638    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X76Y67         LUT3 (Prop_lut3_I0_O)        0.332     5.970 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.198     6.168    minesweeper/td/image_addr_i_12_n_0
    SLICE_X76Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.292 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.301     6.593    xvga1/image_addr_2
    SLICE_X77Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.717    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.267 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.267    xvga1/image_addr_i_2_n_0
    SLICE_X77Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.489 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.556     8.045    minesweeper/td/A[11]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.061 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.813    12.874    minesweeper/td/image_addr__0[4]
    SLICE_X72Y66         LUT2 (Prop_lut2_I1_O)        0.124    12.998 r  minesweeper/td/image_addr_carry_i_5/O
                         net (fo=1, routed)           0.000    12.998    minesweeper/td/image_addr_carry_i_5_n_0
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.530 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.530    minesweeper/td/image_addr_carry_n_0
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.864 r  minesweeper/td/image_addr_carry__0/O[1]
                         net (fo=10, routed)          1.132    14.995    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y10         RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         1.632    13.996    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.555    
                         clock uncertainty           -0.130    14.425    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.680    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.680    
                         arrival time                         -14.995    
  -------------------------------------------------------------------
                         slack                                 -1.316    

Slack (VIOLATED) :        -1.315ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.806ns  (logic 9.322ns (58.976%)  route 6.484ns (41.024%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 13.985 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         1.714    -0.826    xvga1/clk_out1
    SLICE_X79Y65         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=23, routed)          0.908     0.501    xvga1/vcount_out[3]
    SLICE_X78Y65         LUT3 (Prop_lut3_I1_O)        0.328     0.829 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.708     1.537    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y65         LUT4 (Prop_lut4_I3_O)        0.331     1.868 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.868    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.244 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.244    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.559 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=13, routed)          1.043     3.602    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X76Y65         LUT4 (Prop_lut4_I2_O)        0.336     3.938 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.514     4.452    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y65         LUT6 (Prop_lut6_I0_O)        0.331     4.783 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.783    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.159 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.159    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.316 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.322     5.638    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X76Y67         LUT3 (Prop_lut3_I0_O)        0.332     5.970 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.198     6.168    minesweeper/td/image_addr_i_12_n_0
    SLICE_X76Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.292 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.301     6.593    xvga1/image_addr_2
    SLICE_X77Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.717    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.267 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.267    xvga1/image_addr_i_2_n_0
    SLICE_X77Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.489 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.556     8.045    minesweeper/td/A[11]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.061 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.813    12.874    minesweeper/td/image_addr__0[4]
    SLICE_X72Y66         LUT2 (Prop_lut2_I1_O)        0.124    12.998 r  minesweeper/td/image_addr_carry_i_5/O
                         net (fo=1, routed)           0.000    12.998    minesweeper/td/image_addr_carry_i_5_n_0
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.530 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.530    minesweeper/td/image_addr_carry_n_0
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.859 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=11, routed)          1.122    14.981    minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y15         RAMB36E1                                     r  minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         1.621    13.985    minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.544    
                         clock uncertainty           -0.130    14.414    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.666    minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.666    
                         arrival time                         -14.981    
  -------------------------------------------------------------------
                         slack                                 -1.315    

Slack (VIOLATED) :        -1.303ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.720ns  (logic 9.327ns (59.333%)  route 6.393ns (40.667%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 13.907 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         1.714    -0.826    xvga1/clk_out1
    SLICE_X79Y65         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=23, routed)          0.908     0.501    xvga1/vcount_out[3]
    SLICE_X78Y65         LUT3 (Prop_lut3_I1_O)        0.328     0.829 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.708     1.537    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y65         LUT4 (Prop_lut4_I3_O)        0.331     1.868 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.868    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.244 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.244    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.559 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=13, routed)          1.043     3.602    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X76Y65         LUT4 (Prop_lut4_I2_O)        0.336     3.938 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.514     4.452    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y65         LUT6 (Prop_lut6_I0_O)        0.331     4.783 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.783    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.159 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.159    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.316 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.322     5.638    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X76Y67         LUT3 (Prop_lut3_I0_O)        0.332     5.970 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.198     6.168    minesweeper/td/image_addr_i_12_n_0
    SLICE_X76Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.292 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.301     6.593    xvga1/image_addr_2
    SLICE_X77Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.717    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.267 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.267    xvga1/image_addr_i_2_n_0
    SLICE_X77Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.489 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.556     8.045    minesweeper/td/A[11]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.061 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.813    12.874    minesweeper/td/image_addr__0[4]
    SLICE_X72Y66         LUT2 (Prop_lut2_I1_O)        0.124    12.998 r  minesweeper/td/image_addr_carry_i_5/O
                         net (fo=1, routed)           0.000    12.998    minesweeper/td/image_addr_carry_i_5_n_0
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.530 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.530    minesweeper/td/image_addr_carry_n_0
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.864 r  minesweeper/td/image_addr_carry__0/O[1]
                         net (fo=10, routed)          1.030    14.894    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y12         RAMB36E1                                     r  minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         1.543    13.907    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.466    
                         clock uncertainty           -0.130    14.336    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.591    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.591    
                         arrival time                         -14.894    
  -------------------------------------------------------------------
                         slack                                 -1.303    

Slack (VIOLATED) :        -1.294ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.707ns  (logic 9.322ns (59.349%)  route 6.385ns (40.651%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 13.907 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         1.714    -0.826    xvga1/clk_out1
    SLICE_X79Y65         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=23, routed)          0.908     0.501    xvga1/vcount_out[3]
    SLICE_X78Y65         LUT3 (Prop_lut3_I1_O)        0.328     0.829 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.708     1.537    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y65         LUT4 (Prop_lut4_I3_O)        0.331     1.868 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.868    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.244 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.244    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.559 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=13, routed)          1.043     3.602    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X76Y65         LUT4 (Prop_lut4_I2_O)        0.336     3.938 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.514     4.452    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y65         LUT6 (Prop_lut6_I0_O)        0.331     4.783 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.783    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.159 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.159    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.316 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.322     5.638    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X76Y67         LUT3 (Prop_lut3_I0_O)        0.332     5.970 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.198     6.168    minesweeper/td/image_addr_i_12_n_0
    SLICE_X76Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.292 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.301     6.593    xvga1/image_addr_2
    SLICE_X77Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.717    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.267 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.267    xvga1/image_addr_i_2_n_0
    SLICE_X77Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.489 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.556     8.045    minesweeper/td/A[11]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.061 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.813    12.874    minesweeper/td/image_addr__0[4]
    SLICE_X72Y66         LUT2 (Prop_lut2_I1_O)        0.124    12.998 r  minesweeper/td/image_addr_carry_i_5/O
                         net (fo=1, routed)           0.000    12.998    minesweeper/td/image_addr_carry_i_5_n_0
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.530 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.530    minesweeper/td/image_addr_carry_n_0
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.859 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=11, routed)          1.023    14.881    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y12         RAMB36E1                                     r  minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         1.543    13.907    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.466    
                         clock uncertainty           -0.130    14.336    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.588    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.588    
                         arrival time                         -14.881    
  -------------------------------------------------------------------
                         slack                                 -1.294    

Slack (VIOLATED) :        -1.284ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.779ns  (logic 9.327ns (59.111%)  route 6.452ns (40.889%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 13.985 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         1.714    -0.826    xvga1/clk_out1
    SLICE_X79Y65         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=23, routed)          0.908     0.501    xvga1/vcount_out[3]
    SLICE_X78Y65         LUT3 (Prop_lut3_I1_O)        0.328     0.829 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.708     1.537    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y65         LUT4 (Prop_lut4_I3_O)        0.331     1.868 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.868    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.244 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.244    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.559 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=13, routed)          1.043     3.602    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X76Y65         LUT4 (Prop_lut4_I2_O)        0.336     3.938 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.514     4.452    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y65         LUT6 (Prop_lut6_I0_O)        0.331     4.783 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.783    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.159 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.159    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.316 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.322     5.638    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X76Y67         LUT3 (Prop_lut3_I0_O)        0.332     5.970 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.198     6.168    minesweeper/td/image_addr_i_12_n_0
    SLICE_X76Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.292 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.301     6.593    xvga1/image_addr_2
    SLICE_X77Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.717    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.267 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.267    xvga1/image_addr_i_2_n_0
    SLICE_X77Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.489 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.556     8.045    minesweeper/td/A[11]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.061 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.813    12.874    minesweeper/td/image_addr__0[4]
    SLICE_X72Y66         LUT2 (Prop_lut2_I1_O)        0.124    12.998 r  minesweeper/td/image_addr_carry_i_5/O
                         net (fo=1, routed)           0.000    12.998    minesweeper/td/image_addr_carry_i_5_n_0
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.530 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.530    minesweeper/td/image_addr_carry_n_0
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.864 r  minesweeper/td/image_addr_carry__0/O[1]
                         net (fo=10, routed)          1.089    14.953    minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y15         RAMB36E1                                     r  minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         1.621    13.985    minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.544    
                         clock uncertainty           -0.130    14.414    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.669    minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.669    
                         arrival time                         -14.953    
  -------------------------------------------------------------------
                         slack                                 -1.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/vsync_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.446%)  route 0.169ns (54.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         0.561    -0.603    xvga1/clk_out1
    SLICE_X71Y68         FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  xvga1/vsync_out_reg/Q
                         net (fo=2, routed)           0.169    -0.293    mouse_renderer/vsync
    SLICE_X66Y70         SRL16E                                       r  mouse_renderer/vsync_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         0.829    -0.844    mouse_renderer/clk_out1
    SLICE_X66Y70         SRL16E                                       r  mouse_renderer/vsync_reg[0]_srl6/CLK
                         clock pessimism              0.275    -0.569    
    SLICE_X66Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.452    mouse_renderer/vsync_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.395%)  route 0.078ns (29.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         0.567    -0.597    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X64Y90         FDCE                                         r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.078    -0.378    MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[4]
    SLICE_X65Y90         LUT5 (Prop_lut5_I3_O)        0.045    -0.333 r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    MouseCtl/Inst_Ps2Interface/FSM_onehot_state[0]_i_1_n_0
    SLICE_X65Y90         FDPE                                         r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         0.839    -0.834    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X65Y90         FDPE                                         r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.250    -0.584    
    SLICE_X65Y90         FDPE (Hold_fdpe_C_D)         0.091    -0.493    MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/frame_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/rx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.954%)  route 0.130ns (48.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         0.566    -0.598    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X67Y88         FDRE                                         r  MouseCtl/Inst_Ps2Interface/frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  MouseCtl/Inst_Ps2Interface/frame_reg[6]/Q
                         net (fo=3, routed)           0.130    -0.327    MouseCtl/Inst_Ps2Interface/CONV_INTEGER[5]
    SLICE_X63Y88         FDRE                                         r  MouseCtl/Inst_Ps2Interface/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         0.837    -0.836    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X63Y88         FDRE                                         r  MouseCtl/Inst_Ps2Interface/rx_data_reg[5]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X63Y88         FDRE (Hold_fdre_C_D)         0.071    -0.490    MouseCtl/Inst_Ps2Interface/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/load_tx_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         0.567    -0.597    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X67Y90         FDRE                                         r  MouseCtl/Inst_Ps2Interface/load_tx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  MouseCtl/Inst_Ps2Interface/load_tx_data_reg/Q
                         net (fo=12, routed)          0.111    -0.345    MouseCtl/Inst_Ps2Interface/load_tx_data_reg_n_0
    SLICE_X66Y90         LUT5 (Prop_lut5_I2_O)        0.045    -0.300 r  MouseCtl/Inst_Ps2Interface/frame[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    MouseCtl/Inst_Ps2Interface/frame[10]_i_1_n_0
    SLICE_X66Y90         FDRE                                         r  MouseCtl/Inst_Ps2Interface/frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         0.839    -0.834    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X66Y90         FDRE                                         r  MouseCtl/Inst_Ps2Interface/frame_reg[10]/C
                         clock pessimism              0.250    -0.584    
    SLICE_X66Y90         FDRE (Hold_fdre_C_D)         0.120    -0.464    MouseCtl/Inst_Ps2Interface/frame_reg[10]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 minesweeper/td/pixel_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         0.591    -0.573    minesweeper/td/clk_out1
    SLICE_X73Y85         FDRE                                         r  minesweeper/td/pixel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  minesweeper/td/pixel_out_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.322    mouse_renderer/pixel_reg[11]_0[3]
    SLICE_X73Y86         FDRE                                         r  mouse_renderer/pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         0.862    -0.811    mouse_renderer/clk_out1
    SLICE_X73Y86         FDRE                                         r  mouse_renderer/pixel_reg[3]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X73Y86         FDRE (Hold_fdre_C_D)         0.070    -0.488    mouse_renderer/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mouse_renderer/pixel_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         0.594    -0.570    mouse_renderer/clk_out1
    SLICE_X75Y87         FDRE                                         r  mouse_renderer/pixel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  mouse_renderer/pixel_out_reg[0]/Q
                         net (fo=1, routed)           0.102    -0.327    mouse_pixel[0]
    SLICE_X76Y88         FDRE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         0.868    -0.805    clk_65mhz
    SLICE_X76Y88         FDRE                                         r  rgb_reg[0]/C
                         clock pessimism              0.252    -0.553    
    SLICE_X76Y88         FDRE (Hold_fdre_C_D)         0.059    -0.494    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 minesweeper/td/pixel_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/pixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.263%)  route 0.119ns (45.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         0.591    -0.573    minesweeper/td/clk_out1
    SLICE_X73Y85         FDRE                                         r  minesweeper/td/pixel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  minesweeper/td/pixel_out_reg[2]/Q
                         net (fo=1, routed)           0.119    -0.313    mouse_renderer/pixel_reg[11]_0[2]
    SLICE_X74Y85         FDRE                                         r  mouse_renderer/pixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         0.865    -0.808    mouse_renderer/clk_out1
    SLICE_X74Y85         FDRE                                         r  mouse_renderer/pixel_reg[2]/C
                         clock pessimism              0.275    -0.533    
    SLICE_X74Y85         FDRE (Hold_fdre_C_D)         0.052    -0.481    mouse_renderer/pixel_reg[2]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 minesweeper/td/pixel_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         0.590    -0.574    minesweeper/td/clk_out1
    SLICE_X73Y83         FDRE                                         r  minesweeper/td/pixel_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  minesweeper/td/pixel_out_reg[5]/Q
                         net (fo=1, routed)           0.112    -0.321    mouse_renderer/pixel_reg[11]_0[5]
    SLICE_X73Y84         FDRE                                         r  mouse_renderer/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         0.861    -0.812    mouse_renderer/clk_out1
    SLICE_X73Y84         FDRE                                         r  mouse_renderer/pixel_reg[5]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X73Y84         FDRE (Hold_fdre_C_D)         0.070    -0.489    mouse_renderer/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/frame_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/rx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.028%)  route 0.141ns (49.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         0.566    -0.598    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X65Y88         FDRE                                         r  MouseCtl/Inst_Ps2Interface/frame_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  MouseCtl/Inst_Ps2Interface/frame_reg[7]/Q
                         net (fo=3, routed)           0.141    -0.316    MouseCtl/Inst_Ps2Interface/CONV_INTEGER[6]
    SLICE_X63Y88         FDRE                                         r  MouseCtl/Inst_Ps2Interface/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         0.837    -0.836    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X63Y88         FDRE                                         r  MouseCtl/Inst_Ps2Interface/rx_data_reg[6]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X63Y88         FDRE (Hold_fdre_C_D)         0.076    -0.485    MouseCtl/Inst_Ps2Interface/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 minesweeper/td/pixel_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         0.591    -0.573    minesweeper/td/clk_out1
    SLICE_X73Y85         FDRE                                         r  minesweeper/td/pixel_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  minesweeper/td/pixel_out_reg[9]/Q
                         net (fo=1, routed)           0.110    -0.322    mouse_renderer/pixel_reg[11]_0[9]
    SLICE_X73Y86         FDRE                                         r  mouse_renderer/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=534, routed)         0.862    -0.811    mouse_renderer/clk_out1
    SLICE_X73Y86         FDRE                                         r  mouse_renderer/pixel_reg[9]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X73Y86         FDRE (Hold_fdre_C_D)         0.066    -0.492    mouse_renderer/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y30     minesweeper/td/fd_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y30     minesweeper/td/fd_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y38     minesweeper/td/four_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y38     minesweeper/td/four_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y24     minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y24     minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y36     minesweeper/td/zero_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y36     minesweeper/td/zero_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y36     minesweeper/td/five_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y36     minesweeper/td/five_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y78     minesweeper/vcount_reg[1][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y78     minesweeper/vcount_reg[1][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y78     minesweeper/vcount_reg[1][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y78     minesweeper/vcount_reg[1][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y78     minesweeper/vcount_reg[1][2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y78     minesweeper/vcount_reg[1][2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y78     minesweeper/vcount_reg[1][3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y78     minesweeper/vcount_reg[1][3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y78     minesweeper/vcount_reg[1][4]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y78     minesweeper/vcount_reg[1][4]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X62Y75     mouse_renderer/hsync_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y78     minesweeper/vcount_reg[1][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y78     minesweeper/vcount_reg[1][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y78     minesweeper/vcount_reg[1][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y78     minesweeper/vcount_reg[1][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y78     minesweeper/vcount_reg[1][2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y78     minesweeper/vcount_reg[1][2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y78     minesweeper/vcount_reg[1][3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y78     minesweeper/vcount_reg[1][3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y78     minesweeper/vcount_reg[1][4]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



