`timescale 1ns/1ns
module S32C_tb();

reg [31:0]A_tb;
reg [31:0]B_tb;
wire [31:0]C_tb;
	
S32C Test(
	.A(A_tb),
	.B(B_tb),
	.C(C_tb)
);

initial begin
	A_tb = 0;
	B_tb = 0;
	#10 A_tb = 32'b101010101010;
	B_tb = 32'b10101011011;
end

endmodule

