[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1    462       tick       3150076       1466933       1415742       3150076 
      2    462       tick       4383156       2145368       2123457       4383156 
      3    462       tick       4382213       2144926       2129296       4382213 
      4    462       tick       4373377       2140365       2122293       4373377 
      5    462       tick       4380153       2143767       2121001       4380153 
      6    462       tick       4386516       2147161       2114051       4386516 
      7    462       tick       4382121       2145029       2116201       4382121 
      8    462       tick       4383125       2144550       2129015       4383125 
      9    462       tick       4379632       2142891       2125889       4379632 
     10    462       tick       4378277       2143226       2122302       4378277 
     11    462       tick       4374928       2141215       2126194       4374928 
     12    462       tick       4369813       2138503       2115565       4369813 
     13    462       tick       4379615       2144537       2121674       4379615 
     14    462       tick       4395850       2152653       2117709       4395850 
     15    462       tick       4371789       2139611       2122928       4371789 
     16    462       tick       4383717       2146182       2122368       4383717 
     17    462       tick       4385713       2146692       2110268       4385713 
     18    462       tick       4397490       2152471       2106368       4397490 
     19    462       exit       4084137       1999081       1968269       4084137 
