
*** Running vivado
    with args -log universalShiftRegister.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source universalShiftRegister.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source universalShiftRegister.tcl -notrace
Command: synth_design -top universalShiftRegister -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13952
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 831.895 ; gain = 413.770
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'universalShiftRegister' [D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/4_universalShiftRegister.v:23]
INFO: [Synth 8-6157] synthesizing module 'D_FIFO' [D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/D_FIFO.v:22]
INFO: [Synth 8-6155] done synthesizing module 'D_FIFO' (0#1) [D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/D_FIFO.v:22]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/4_universalShiftRegister.v:38]
INFO: [Synth 8-6157] synthesizing module 'mux_4_1' [D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/mux_4_1.v:23]
INFO: [Synth 8-226] default block is never used [D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/mux_4_1.v:33]
WARNING: [Synth 8-567] referenced signal 'I0' should be on the sensitivity list [D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/mux_4_1.v:31]
WARNING: [Synth 8-567] referenced signal 'I1' should be on the sensitivity list [D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/mux_4_1.v:31]
WARNING: [Synth 8-567] referenced signal 'I2' should be on the sensitivity list [D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/mux_4_1.v:31]
WARNING: [Synth 8-567] referenced signal 'I3' should be on the sensitivity list [D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/mux_4_1.v:31]
INFO: [Synth 8-6155] done synthesizing module 'mux_4_1' (0#1) [D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/mux_4_1.v:23]
WARNING: [Synth 8-7071] port 'Y' of module 'mux_4_1' is unconnected for instance 'MUX3' [D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/4_universalShiftRegister.v:38]
WARNING: [Synth 8-7023] instance 'MUX3' of module 'mux_4_1' has 6 connections declared, but only 5 given [D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/4_universalShiftRegister.v:38]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/4_universalShiftRegister.v:39]
WARNING: [Synth 8-7071] port 'Y' of module 'mux_4_1' is unconnected for instance 'MUX2' [D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/4_universalShiftRegister.v:39]
WARNING: [Synth 8-7023] instance 'MUX2' of module 'mux_4_1' has 6 connections declared, but only 5 given [D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/4_universalShiftRegister.v:39]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/4_universalShiftRegister.v:40]
WARNING: [Synth 8-7071] port 'Y' of module 'mux_4_1' is unconnected for instance 'MUX1' [D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/4_universalShiftRegister.v:40]
WARNING: [Synth 8-7023] instance 'MUX1' of module 'mux_4_1' has 6 connections declared, but only 5 given [D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/4_universalShiftRegister.v:40]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/4_universalShiftRegister.v:41]
WARNING: [Synth 8-7071] port 'Y' of module 'mux_4_1' is unconnected for instance 'MUX0' [D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/4_universalShiftRegister.v:41]
WARNING: [Synth 8-7023] instance 'MUX0' of module 'mux_4_1' has 6 connections declared, but only 5 given [D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/4_universalShiftRegister.v:41]
INFO: [Synth 8-6155] done synthesizing module 'universalShiftRegister' (0#1) [D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/4_universalShiftRegister.v:23]
WARNING: [Synth 8-3848] Net Y0 in module/entity universalShiftRegister does not have driver. [D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/4_universalShiftRegister.v:32]
WARNING: [Synth 8-3848] Net Y1 in module/entity universalShiftRegister does not have driver. [D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/4_universalShiftRegister.v:32]
WARNING: [Synth 8-3848] Net Y2 in module/entity universalShiftRegister does not have driver. [D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/4_universalShiftRegister.v:32]
WARNING: [Synth 8-3848] Net Y3 in module/entity universalShiftRegister does not have driver. [D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/4_universalShiftRegister.v:32]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 921.969 ; gain = 503.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 921.969 ; gain = 503.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 921.969 ; gain = 503.844
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 921.969 ; gain = 503.844
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'FF3' (D_FIFO) to 'FF2'
INFO: [Synth 8-223] decloning instance 'FF3' (D_FIFO) to 'FF1'
INFO: [Synth 8-223] decloning instance 'FF3' (D_FIFO) to 'FF0'
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    4 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1112.074 ; gain = 693.949
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1112.074 ; gain = 693.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1112.074 ; gain = 693.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1112.074 ; gain = 693.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1112.074 ; gain = 693.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1112.074 ; gain = 693.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1112.074 ; gain = 693.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1112.074 ; gain = 693.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1112.074 ; gain = 693.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     4|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1112.074 ; gain = 693.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1112.074 ; gain = 693.949
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1112.074 ; gain = 693.949
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1117.008 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1219.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b70fb0b5
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1219.520 ; gain = 826.285
INFO: [Common 17-1381] The checkpoint 'D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.runs/synth_1/universalShiftRegister.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file universalShiftRegister_utilization_synth.rpt -pb universalShiftRegister_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 26 11:33:58 2023...
