<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri Jun  4 18:58:18 2021" VIVADOVERSION="2017.4">

  <SYSTEMINFO ARCH="kintex7" DEVICE="7k160t" NAME="CSSTE" PACKAGE="ffg676" SPEEDGRADE="-2L"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="RSTN" SIGIS="rst" SIGNAME="External_Ports_RSTN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="U9" PORT="RSTN"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_100mhz" SIGIS="clk" SIGNAME="External_Ports_clk_100mhz">
      <CONNECTIONS>
        <CONNECTION INSTANCE="U9" PORT="clk"/>
        <CONNECTION INSTANCE="util_vector_logic_0" PORT="Op1"/>
        <CONNECTION INSTANCE="U4" PORT="clk"/>
        <CONNECTION INSTANCE="U6" PORT="clk"/>
        <CONNECTION INSTANCE="U8" PORT="clk"/>
        <CONNECTION INSTANCE="U11" PORT="clk_100m"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BTN_y" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_BTN_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="U9" PORT="Key_y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="SW" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_SW">
      <CONNECTIONS>
        <CONNECTION INSTANCE="U9" PORT="SW"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="led_clk" SIGIS="clk" SIGNAME="U7_led_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="U7" PORT="led_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led_sout" SIGIS="undef" SIGNAME="U7_led_sout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="U7" PORT="led_sout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led_clrn" SIGIS="undef" SIGNAME="U7_led_clrn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="U7" PORT="led_clrn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LED_PEN" SIGIS="undef" SIGNAME="U7_LED_PEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="U7" PORT="LED_PEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="seg_clk" SIGIS="clk" SIGNAME="U6_seg_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="U6" PORT="seg_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="seg_clrn" SIGIS="undef" SIGNAME="U6_seg_clrn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="U6" PORT="seg_clrn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SEG_PEN" SIGIS="undef" SIGNAME="U6_SEG_PEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="U6" PORT="SEG_PEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="seg_sout" SIGIS="undef" SIGNAME="U6_seg_sout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="U6" PORT="seg_sout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HSYNC" SIGIS="undef" SIGNAME="U11_hs">
      <CONNECTIONS>
        <CONNECTION INSTANCE="U11" PORT="hs"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="VSYNC" SIGIS="undef" SIGNAME="U11_vs">
      <CONNECTIONS>
        <CONNECTION INSTANCE="U11" PORT="vs"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="Red" RIGHT="0" SIGIS="undef" SIGNAME="U11_vga_r">
      <CONNECTIONS>
        <CONNECTION INSTANCE="U11" PORT="vga_r"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="Blue" RIGHT="0" SIGIS="undef" SIGNAME="U11_vga_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="U11" PORT="vga_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="Green" RIGHT="0" SIGIS="undef" SIGNAME="U11_vga_g">
      <CONNECTIONS>
        <CONNECTION INSTANCE="U11" PORT="vga_g"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/BTN_OK0" HWVERSION="1.0" INSTANCE="BTN_OK0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="4"/>
        <PARAMETER NAME="DIN_FROM" VALUE="0"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_xlslice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="U9_BTN_OK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U9" PORT="BTN_OK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="BTN_OK0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U8" PORT="STEP"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/PC11_2" HWVERSION="1.0" INSTANCE="PC11_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="11"/>
        <PARAMETER NAME="DIN_TO" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_BTN_OK0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="10"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="U1_pc_IF">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="pc_IF"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="PC11_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U2" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/PC31_2" HWVERSION="1.0" INSTANCE="PC31_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="31"/>
        <PARAMETER NAME="DIN_TO" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_xlslice_0_4"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="30"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="U1_pc_IF">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="pc_IF"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="29" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="PC31_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_1" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/SW2" HWVERSION="1.0" INSTANCE="SW2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DIN_FROM" VALUE="2"/>
        <PARAMETER NAME="DIN_TO" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_xlslice_0_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="U9_SW_OK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U9" PORT="SW_OK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="SW2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U8" PORT="SW2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/SW8" HWVERSION="1.0" INSTANCE="SW8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DIN_FROM" VALUE="8"/>
        <PARAMETER NAME="DIN_TO" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_xlslice_0_2"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="U9_SW_OK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U9" PORT="SW_OK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="SW8_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U8" PORT="SW8"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/U1" HWVERSION="1.0" INSTANCE="U1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_CPU" VLNV="xilinx.com:user:pipeline_CPU:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_pipeline_CPU_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="U8_Clk_CPU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U8" PORT="Clk_CPU"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="U9_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U9" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="instruction_IF" RIGHT="0" SIGIS="undef" SIGNAME="U2_spo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U2" PORT="spo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="mem_read_data_MEM" RIGHT="0" SIGIS="undef" SIGNAME="U4_Cpu_data4bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U4" PORT="Cpu_data4bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pc_IF" RIGHT="0" SIGIS="undef" SIGNAME="U1_pc_IF">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC11_2" PORT="Din"/>
            <CONNECTION INSTANCE="PC31_2" PORT="Din"/>
            <CONNECTION INSTANCE="U5" PORT="data7"/>
            <CONNECTION INSTANCE="U11" PORT="pc_IF"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pc_ID" RIGHT="0" SIGIS="undef" SIGNAME="U1_pc_ID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U11" PORT="pc_ID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="instruction_ID" RIGHT="0" SIGIS="undef" SIGNAME="U1_instruction_ID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U11" PORT="inst_ID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pc_EXE" RIGHT="0" SIGIS="undef" SIGNAME="U1_pc_EXE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U11" PORT="pc_EXE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="is_write_mem_future_EXE" SIGIS="undef" SIGNAME="U1_is_write_mem_future_EXE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U11" PORT="MemRW_Ex"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="is_write_mem_future_MEM" SIGIS="undef" SIGNAME="U1_is_write_mem_future_MEM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U4" PORT="mem_w"/>
            <CONNECTION INSTANCE="U11" PORT="MemRW_Mem"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="instruction_EXE" RIGHT="0" SIGIS="undef" SIGNAME="U1_instruction_EXE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U11" PORT="instruction_EXE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="write_mem_data" RIGHT="0" SIGIS="undef" SIGNAME="U1_write_mem_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U4" PORT="Cpu_data2bus"/>
            <CONNECTION INSTANCE="U5" PORT="data5"/>
            <CONNECTION INSTANCE="U11" PORT="write_mem_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ALU_result_MEM" RIGHT="0" SIGIS="undef" SIGNAME="U1_ALU_result_MEM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U4" PORT="addr_bus"/>
            <CONNECTION INSTANCE="U5" PORT="data4"/>
            <CONNECTION INSTANCE="U11" PORT="ALU_result_MEM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rs1_address_ID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="rs2_address_ID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="rd_address_EXE" RIGHT="0" SIGIS="undef" SIGNAME="U1_rd_address_EXE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U11" PORT="rd_address_EXE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rs1_address_EXE" RIGHT="0" SIGIS="undef" SIGNAME="U1_rs1_address_EXE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U11" PORT="rs1_address_EXE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rs2_address_EXE" RIGHT="0" SIGIS="undef" SIGNAME="U1_rs2_address_EXE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U11" PORT="rs2_address_EXE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rs1_data_EXE" RIGHT="0" SIGIS="undef" SIGNAME="U1_rs1_data_EXE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U11" PORT="rs1_data_EXE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rs2_data_EXE" RIGHT="0" SIGIS="undef" SIGNAME="U1_rs2_data_EXE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U11" PORT="rs2_data_EXE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="is_write_regs_future_EXE" SIGIS="undef" SIGNAME="U1_is_write_regs_future_EXE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U11" PORT="is_write_regs_future_EXE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="is_B_immediate_EXE" SIGIS="undef" SIGNAME="U1_is_B_immediate_EXE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U11" PORT="is_B_immediate_EXE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="immediate_EXE" RIGHT="0" SIGIS="undef" SIGNAME="U1_immediate_EXE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U11" PORT="immediate_EXE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="is_branch_EXE" SIGIS="undef" SIGNAME="U1_is_branch_EXE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U11" PORT="is_branch_EXE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="is_jal_EXE" SIGIS="undef" SIGNAME="U1_is_jal_EXE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U11" PORT="is_jal_EXE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="is_jalr_EXE" SIGIS="undef" SIGNAME="U1_is_jalr_EXE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U11" PORT="is_jalr_EXE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="is_lui_EXE" SIGIS="undef" SIGNAME="U1_is_lui_EXE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U11" PORT="is_lui_EXE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ALU_option_EXE" RIGHT="0" SIGIS="undef" SIGNAME="U1_ALU_option_EXE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U11" PORT="ALU_option_EXE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pc_MEM" RIGHT="0" SIGIS="undef" SIGNAME="U1_pc_MEM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U11" PORT="pc_MEM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="instruction_MEM" RIGHT="0" SIGIS="undef" SIGNAME="U1_instruction_MEM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U11" PORT="instruction_MEM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="is_write_regs_future_MEM" SIGIS="undef" SIGNAME="U1_is_write_regs_future_MEM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U11" PORT="is_write_regs_future_MEM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="is_jal_MEM" SIGIS="undef" SIGNAME="U1_is_jal_MEM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U11" PORT="is_jal_MEM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="is_jalr_MEM" SIGIS="undef" SIGNAME="U1_is_jalr_MEM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U11" PORT="is_jalr_MEM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pc_WB" RIGHT="0" SIGIS="undef" SIGNAME="U1_pc_WB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U11" PORT="pc_WB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rd_address_WB" RIGHT="0" SIGIS="undef" SIGNAME="U1_rd_address_WB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U11" PORT="rd_address_WB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="is_write_regs" SIGIS="undef" SIGNAME="U1_is_write_regs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U11" PORT="is_write_regs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="write_regs_data" RIGHT="0" SIGIS="undef" SIGNAME="U1_write_regs_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U11" PORT="write_regs_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="991" NAME="flatten_registers" RIGHT="0" SIGIS="undef" SIGNAME="U1_flatten_registers">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U11" PORT="flatten_registers"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="instruction_WB" RIGHT="0" SIGIS="undef" SIGNAME="U1_instruction_WB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U11" PORT="instruction_WB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rd_address_MEM" RIGHT="0" SIGIS="undef" SIGNAME="U1_rd_address_MEM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U11" PORT="rd_address_MEM"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/U10" HWVERSION="1.0" INSTANCE="U10" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Counter_x" VLNV="xilinx.com:user:Counter_x:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_Counter_x_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk0" SIGIS="undef" SIGNAME="div6_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="div6" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk1" SIGIS="undef" SIGNAME="div9_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="div9" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk2" SIGIS="undef" SIGNAME="div11_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="div11" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="counter0_OUT" SIGIS="undef" SIGNAME="U10_counter0_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U4" PORT="counter0_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="counter1_OUT" SIGIS="undef" SIGNAME="U10_counter1_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U4" PORT="counter1_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="counter2_OUT" SIGIS="undef" SIGNAME="U10_counter2_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U4" PORT="counter2_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="counter_we" SIGIS="undef" SIGNAME="U4_counter_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U4" PORT="counter_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="U9_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U9" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="counter_ch" RIGHT="0" SIGIS="undef" SIGNAME="U7_counter_set">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U7" PORT="counter_set"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="counter_out" RIGHT="0" SIGIS="undef" SIGNAME="U10_counter_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U4" PORT="counter_out"/>
            <CONNECTION INSTANCE="U5" PORT="data3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="counter_val" RIGHT="0" SIGIS="undef" SIGNAME="U4_Peripheral_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U4" PORT="Peripheral_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/U11" HWVERSION="1.0" INSTANCE="U11" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="VGA" VLNV="xilinx.com:user:VGA:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_VGA_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk_25m" SIGIS="undef" SIGNAME="div1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="div1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_100m" SIGIS="undef" SIGNAME="External_Ports_clk_100mhz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100mhz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="U9_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U9" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pc_IF" RIGHT="0" SIGIS="undef" SIGNAME="U1_pc_IF">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="pc_IF"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="inst_IF" RIGHT="0" SIGIS="undef" SIGNAME="U2_spo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U2" PORT="spo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pc_ID" RIGHT="0" SIGIS="undef" SIGNAME="U1_pc_ID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="pc_ID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="inst_ID" RIGHT="0" SIGIS="undef" SIGNAME="U1_instruction_ID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="instruction_ID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pc_EXE" RIGHT="0" SIGIS="undef" SIGNAME="U1_pc_EXE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="pc_EXE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MemRW_Ex" SIGIS="undef" SIGNAME="U1_is_write_mem_future_EXE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="is_write_mem_future_EXE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MemRW_Mem" SIGIS="undef" SIGNAME="U1_is_write_mem_future_MEM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="is_write_mem_future_MEM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="write_mem_data" RIGHT="0" SIGIS="undef" SIGNAME="U1_write_mem_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="write_mem_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ALU_result_MEM" RIGHT="0" SIGIS="undef" SIGNAME="U1_ALU_result_MEM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="ALU_result_MEM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="rd_address_EXE" RIGHT="0" SIGIS="undef" SIGNAME="U1_rd_address_EXE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="rd_address_EXE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="rs1_address_EXE" RIGHT="0" SIGIS="undef" SIGNAME="U1_rs1_address_EXE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="rs1_address_EXE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="rs2_address_EXE" RIGHT="0" SIGIS="undef" SIGNAME="U1_rs2_address_EXE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="rs2_address_EXE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="rs1_data_EXE" RIGHT="0" SIGIS="undef" SIGNAME="U1_rs1_data_EXE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="rs1_data_EXE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="rs2_data_EXE" RIGHT="0" SIGIS="undef" SIGNAME="U1_rs2_data_EXE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="rs2_data_EXE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="is_write_regs_future_EXE" SIGIS="undef" SIGNAME="U1_is_write_regs_future_EXE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="is_write_regs_future_EXE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="is_B_immediate_EXE" SIGIS="undef" SIGNAME="U1_is_B_immediate_EXE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="is_B_immediate_EXE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="instruction_EXE" RIGHT="0" SIGIS="undef" SIGNAME="U1_instruction_EXE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="instruction_EXE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="immediate_EXE" RIGHT="0" SIGIS="undef" SIGNAME="U1_immediate_EXE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="immediate_EXE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="is_branch_EXE" SIGIS="undef" SIGNAME="U1_is_branch_EXE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="is_branch_EXE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="is_jal_EXE" SIGIS="undef" SIGNAME="U1_is_jal_EXE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="is_jal_EXE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="is_jalr_EXE" SIGIS="undef" SIGNAME="U1_is_jalr_EXE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="is_jalr_EXE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="is_lui_EXE" SIGIS="undef" SIGNAME="U1_is_lui_EXE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="is_lui_EXE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ALU_option_EXE" RIGHT="0" SIGIS="undef" SIGNAME="U1_ALU_option_EXE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="ALU_option_EXE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pc_MEM" RIGHT="0" SIGIS="undef" SIGNAME="U1_pc_MEM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="pc_MEM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="instruction_MEM" RIGHT="0" SIGIS="undef" SIGNAME="U1_instruction_MEM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="instruction_MEM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="rd_address_MEM" RIGHT="0" SIGIS="undef" SIGNAME="U1_rd_address_MEM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="rd_address_MEM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="is_write_regs_future_MEM" SIGIS="undef" SIGNAME="U1_is_write_regs_future_MEM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="is_write_regs_future_MEM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="is_jal_MEM" SIGIS="undef" SIGNAME="U1_is_jal_MEM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="is_jal_MEM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="is_jalr_MEM" SIGIS="undef" SIGNAME="U1_is_jalr_MEM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="is_jalr_MEM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pc_WB" RIGHT="0" SIGIS="undef" SIGNAME="U1_pc_WB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="pc_WB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="instruction_WB" RIGHT="0" SIGIS="undef" SIGNAME="U1_instruction_WB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="instruction_WB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="rd_address_WB" RIGHT="0" SIGIS="undef" SIGNAME="U1_rd_address_WB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="rd_address_WB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="is_write_regs" SIGIS="undef" SIGNAME="U1_is_write_regs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="is_write_regs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="write_regs_data" RIGHT="0" SIGIS="undef" SIGNAME="U1_write_regs_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="write_regs_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="991" NAME="flatten_registers" RIGHT="0" SIGIS="undef" SIGNAME="U1_flatten_registers">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="flatten_registers"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hs" SIGIS="undef" SIGNAME="U11_hs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HSYNC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vs" SIGIS="undef" SIGNAME="U11_vs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="VSYNC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="vga_r" RIGHT="0" SIGIS="undef" SIGNAME="U11_vga_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Red"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="vga_g" RIGHT="0" SIGIS="undef" SIGNAME="U11_vga_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Green"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="vga_b" RIGHT="0" SIGIS="undef" SIGNAME="U11_vga_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Blue"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/U2" HWVERSION="8.0" INSTANCE="U2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dist_mem_gen" VLNV="xilinx.com:ip:dist_mem_gen:8.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=dist_mem_gen;v=v8_0;d=pg063-dist-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_HAS_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_D" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DPRA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_I_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_SRST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_SRST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SPO" VALUE="1"/>
        <PARAMETER NAME="C_HAS_WE" VALUE="0"/>
        <PARAMETER NAME="C_MEM_INIT_FILE" VALUE="CSSTE_dist_mem_gen_0_0.mif"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_QCE_JOINED" VALUE="0"/>
        <PARAMETER NAME="C_QUALIFY_WE" VALUE="0"/>
        <PARAMETER NAME="C_READ_MIF" VALUE="1"/>
        <PARAMETER NAME="C_REG_A_D_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_REG_DPRA_INPUT" VALUE="0"/>
        <PARAMETER NAME="C_SYNC_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_PARSER_TYPE" VALUE="1"/>
        <PARAMETER NAME="depth" VALUE="1024"/>
        <PARAMETER NAME="data_width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_dist_mem_gen_0_0"/>
        <PARAMETER NAME="memory_type" VALUE="rom"/>
        <PARAMETER NAME="input_options" VALUE="non_registered"/>
        <PARAMETER NAME="input_clock_enable" VALUE="false"/>
        <PARAMETER NAME="qualify_we_with_i_ce" VALUE="false"/>
        <PARAMETER NAME="dual_port_address" VALUE="non_registered"/>
        <PARAMETER NAME="simple_dual_port_address" VALUE="non_registered"/>
        <PARAMETER NAME="output_options" VALUE="non_registered"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="common_output_clk" VALUE="false"/>
        <PARAMETER NAME="single_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="common_output_ce" VALUE="false"/>
        <PARAMETER NAME="dual_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="simple_dual_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="coefficient_file" VALUE="../../../../../../instruction.coe"/>
        <PARAMETER NAME="default_data_radix" VALUE="16"/>
        <PARAMETER NAME="default_data" VALUE="0"/>
        <PARAMETER NAME="reset_qspo" VALUE="false"/>
        <PARAMETER NAME="reset_qdpo" VALUE="false"/>
        <PARAMETER NAME="reset_qsdpo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qspo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qdpo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qsdpo" VALUE="false"/>
        <PARAMETER NAME="ce_overrides" VALUE="ce_overrides_sync_controls"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="9" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="PC11_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC11_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="spo" RIGHT="0" SIGIS="undef" SIGNAME="U2_spo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U5" PORT="data2"/>
            <CONNECTION INSTANCE="U11" PORT="inst_IF"/>
            <CONNECTION INSTANCE="U1" PORT="instruction_IF"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/U3" HWVERSION="1.0" INSTANCE="U3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RAM_B" VLNV="xilinx.com:user:RAM_B:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_RAM_B_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wea" SIGIS="undef" SIGNAME="U4_data_ram_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U4" PORT="data_ram_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="U4_ram_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U4" PORT="ram_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="U4_ram_data_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U4" PORT="ram_data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="U3_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U4" PORT="ram_data_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/U4" HWVERSION="1.0" INSTANCE="U4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MIO_BUS" VLNV="xilinx.com:user:MIO_BUS:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_MIO_BUS_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="GPIOe0000000_we" SIGIS="undef" SIGNAME="U4_GPIOe0000000_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U5" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="GPIOf0000000_we" SIGIS="undef" SIGNAME="U4_GPIOf0000000_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U7" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_100mhz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100mhz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="counter0_out" SIGIS="undef" SIGNAME="U10_counter0_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U10" PORT="counter0_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="counter1_out" SIGIS="undef" SIGNAME="U10_counter1_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U10" PORT="counter1_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="counter2_out" SIGIS="undef" SIGNAME="U10_counter2_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U10" PORT="counter2_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="counter_we" SIGIS="undef" SIGNAME="U4_counter_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U10" PORT="counter_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_ram_we" SIGIS="undef" SIGNAME="U4_data_ram_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U3" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mem_w" SIGIS="undef" SIGNAME="U1_is_write_mem_future_MEM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="is_write_mem_future_MEM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="U9_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U9" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BTN" RIGHT="0" SIGIS="undef" SIGNAME="U9_BTN_OK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U9" PORT="BTN_OK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Cpu_data2bus" RIGHT="0" SIGIS="undef" SIGNAME="U1_write_mem_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="write_mem_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Cpu_data4bus" RIGHT="0" SIGIS="undef" SIGNAME="U4_Cpu_data4bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U5" PORT="data6"/>
            <CONNECTION INSTANCE="U1" PORT="mem_read_data_MEM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Peripheral_in" RIGHT="0" SIGIS="undef" SIGNAME="U4_Peripheral_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U10" PORT="counter_val"/>
            <CONNECTION INSTANCE="U5" PORT="Data0"/>
            <CONNECTION INSTANCE="U7" PORT="P_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="SW" RIGHT="0" SIGIS="undef" SIGNAME="U9_SW_OK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U9" PORT="SW_OK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addr_bus" RIGHT="0" SIGIS="undef" SIGNAME="U1_ALU_result_MEM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="ALU_result_MEM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="counter_out" RIGHT="0" SIGIS="undef" SIGNAME="U10_counter_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U10" PORT="counter_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="led_out" RIGHT="0" SIGIS="undef" SIGNAME="U7_LED_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U7" PORT="LED_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="ram_addr" RIGHT="0" SIGIS="undef" SIGNAME="U4_ram_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U3" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ram_data_in" RIGHT="0" SIGIS="undef" SIGNAME="U4_ram_data_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U3" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ram_data_out" RIGHT="0" SIGIS="undef" SIGNAME="U3_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U3" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/U5" HWVERSION="1.0" INSTANCE="U5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Multi_8CH32" VLNV="xilinx.com:user:Multi_8CH32:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_Multi_8CH32_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="U4_GPIOe0000000_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U4" PORT="GPIOe0000000_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="U9_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U9" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Data0" RIGHT="0" SIGIS="undef" SIGNAME="U4_Peripheral_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U4" PORT="Peripheral_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Disp_num" RIGHT="0" SIGIS="undef" SIGNAME="U5_Disp_num">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U6" PORT="Hexs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="LES" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="LE_out" RIGHT="0" SIGIS="undef" SIGNAME="U5_LE_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U6" PORT="LES"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="Test" RIGHT="0" SIGIS="undef" SIGNAME="sw7_5_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sw7_5" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data1" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data2" RIGHT="0" SIGIS="undef" SIGNAME="U2_spo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U2" PORT="spo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data3" RIGHT="0" SIGIS="undef" SIGNAME="U10_counter_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U10" PORT="counter_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data4" RIGHT="0" SIGIS="undef" SIGNAME="U1_ALU_result_MEM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="ALU_result_MEM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data5" RIGHT="0" SIGIS="undef" SIGNAME="U1_write_mem_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="write_mem_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data6" RIGHT="0" SIGIS="undef" SIGNAME="U4_Cpu_data4bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U4" PORT="Cpu_data4bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data7" RIGHT="0" SIGIS="undef" SIGNAME="U1_pc_IF">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U1" PORT="pc_IF"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="point_in" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="point_out" RIGHT="0" SIGIS="undef" SIGNAME="U5_point_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U6" PORT="point"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/U6" HWVERSION="1.0" INSTANCE="U6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="SSeg7_Dev" VLNV="xilinx.com:user:SSeg7_Dev:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_SSeg7_Dev_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_100mhz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100mhz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="flash" SIGIS="undef" SIGNAME="div25_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="div25" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Hexs" RIGHT="0" SIGIS="undef" SIGNAME="U5_Disp_num">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U5" PORT="Disp_num"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="LES" RIGHT="0" SIGIS="undef" SIGNAME="U5_LE_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U5" PORT="LE_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="point" RIGHT="0" SIGIS="undef" SIGNAME="U5_point_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U5" PORT="point_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="U9_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U9" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Start" SIGIS="undef" SIGNAME="div20_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="div20" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SW0" SIGIS="undef" SIGNAME="sw0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sw0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="seg_clk" SIGIS="clk" SIGNAME="U6_seg_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="seg_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="seg_clrn" SIGIS="undef" SIGNAME="U6_seg_clrn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="seg_clrn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SEG_PEN" SIGIS="undef" SIGNAME="U6_SEG_PEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SEG_PEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="seg_sout" SIGIS="undef" SIGNAME="U6_seg_sout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="seg_sout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/U7" HWVERSION="1.0" INSTANCE="U7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="SPIO" VLNV="xilinx.com:user:SPIO:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_SPIO_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="U4_GPIOf0000000_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U4" PORT="GPIOf0000000_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LED_PEN" SIGIS="undef" SIGNAME="U7_LED_PEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LED_PEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Start" SIGIS="undef" SIGNAME="div20_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="div20" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="led_clk" SIGIS="clk" SIGNAME="U7_led_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led_clrn" SIGIS="undef" SIGNAME="U7_led_clrn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led_clrn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led_sout" SIGIS="undef" SIGNAME="U7_led_sout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led_sout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="U9_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U9" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="GPIOf0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="LED_out" RIGHT="0" SIGIS="undef" SIGNAME="U7_LED_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U4" PORT="led_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="P_Data" RIGHT="0" SIGIS="undef" SIGNAME="U4_Peripheral_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U4" PORT="Peripheral_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="counter_set" RIGHT="0" SIGIS="undef" SIGNAME="U7_counter_set">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U10" PORT="counter_ch"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/U8" HWVERSION="1.0" INSTANCE="U8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_div" VLNV="xilinx.com:user:clk_div:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_clk_div_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_100mhz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100mhz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="U9_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U9" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SW2" SIGIS="undef" SIGNAME="SW2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SW2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SW8" SIGIS="undef" SIGNAME="SW8_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SW8" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="STEP" SIGIS="undef" SIGNAME="BTN_OK0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BTN_OK0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="clkdiv" RIGHT="0" SIGIS="undef" SIGNAME="U8_clkdiv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="div6" PORT="Din"/>
            <CONNECTION INSTANCE="div9" PORT="Din"/>
            <CONNECTION INSTANCE="div11" PORT="Din"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In0"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In1"/>
            <CONNECTION INSTANCE="div20" PORT="Din"/>
            <CONNECTION INSTANCE="div1" PORT="Din"/>
            <CONNECTION INSTANCE="div25" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Clk_CPU" SIGIS="undef" SIGNAME="U8_Clk_CPU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_1" PORT="Op1"/>
            <CONNECTION INSTANCE="U1" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/U9" HWVERSION="1.0" INSTANCE="U9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="SAnti_jitter" VLNV="xilinx.com:user:SAnti_jitter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_SAnti_jitter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="CR" SIGIS="undef"/>
        <PORT DIR="O" NAME="Key_ready" SIGIS="undef"/>
        <PORT DIR="I" NAME="RSTN" SIGIS="rst" SIGNAME="External_Ports_RSTN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RSTN"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_100mhz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100mhz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="readn" SIGIS="undef"/>
        <PORT DIR="O" NAME="rst" SIGIS="rst" SIGNAME="U9_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U10" PORT="rst"/>
            <CONNECTION INSTANCE="U4" PORT="rst"/>
            <CONNECTION INSTANCE="U5" PORT="rst"/>
            <CONNECTION INSTANCE="U6" PORT="rst"/>
            <CONNECTION INSTANCE="U7" PORT="rst"/>
            <CONNECTION INSTANCE="U8" PORT="rst"/>
            <CONNECTION INSTANCE="U11" PORT="rst"/>
            <CONNECTION INSTANCE="U1" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="BTN_OK" RIGHT="0" SIGIS="undef" SIGNAME="U9_BTN_OK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BTN_OK0" PORT="Din"/>
            <CONNECTION INSTANCE="U4" PORT="BTN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Key_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="Key_x" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="Key_y" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_BTN_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="BTN_y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="SW" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_SW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="SW_OK" RIGHT="0" SIGIS="undef" SIGNAME="U9_SW_OK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SW2" PORT="Din"/>
            <CONNECTION INSTANCE="SW8" PORT="Din"/>
            <CONNECTION INSTANCE="U4" PORT="SW"/>
            <CONNECTION INSTANCE="sw7_5" PORT="Din"/>
            <CONNECTION INSTANCE="sw0" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="pulse_out" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/b2_0" HWVERSION="1.1" INSTANCE="b2_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="1" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="b2_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_1" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/div1" HWVERSION="1.0" INSTANCE="div1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="1"/>
        <PARAMETER NAME="DIN_TO" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_div20_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="U8_clkdiv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U8" PORT="clkdiv"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="div1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U11" PORT="clk_25m"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/div11" HWVERSION="1.0" INSTANCE="div11" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="11"/>
        <PARAMETER NAME="DIN_TO" VALUE="11"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_SW8_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="U8_clkdiv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U8" PORT="clkdiv"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="div11_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U10" PORT="clk2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/div20" HWVERSION="1.0" INSTANCE="div20" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="20"/>
        <PARAMETER NAME="DIN_TO" VALUE="20"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_xlslice_0_3"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="U8_clkdiv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U8" PORT="clkdiv"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="div20_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U6" PORT="Start"/>
            <CONNECTION INSTANCE="U7" PORT="Start"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/div25" HWVERSION="1.0" INSTANCE="div25" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="25"/>
        <PARAMETER NAME="DIN_TO" VALUE="25"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_xlslice_0_7"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="U8_clkdiv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U8" PORT="clkdiv"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="div25_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U6" PORT="flash"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/div6" HWVERSION="1.0" INSTANCE="div6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="6"/>
        <PARAMETER NAME="DIN_TO" VALUE="6"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_SW8_2"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="U8_clkdiv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U8" PORT="clkdiv"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="div6_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U10" PORT="clk0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/div9" HWVERSION="1.0" INSTANCE="div9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="9"/>
        <PARAMETER NAME="DIN_TO" VALUE="9"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_SW8_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="U8_clkdiv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U8" PORT="clkdiv"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="div9_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U10" PORT="clk1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/sw0" HWVERSION="1.0" INSTANCE="sw0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DIN_FROM" VALUE="0"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_xlslice_0_6"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="U9_SW_OK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U9" PORT="SW_OK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="sw0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U6" PORT="SW0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/sw7_5" HWVERSION="1.0" INSTANCE="sw7_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DIN_FROM" VALUE="7"/>
        <PARAMETER NAME="DIN_TO" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_xlslice_0_5"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="U9_SW_OK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U9" PORT="SW_OK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="sw7_5_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U5" PORT="Test"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/util_vector_logic_0" HWVERSION="2.0" INSTANCE="util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_util_vector_logic_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_clk_100mhz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100mhz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U3" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/util_vector_logic_1" HWVERSION="2.0" INSTANCE="util_vector_logic_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_util_vector_logic_0_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="U8_Clk_CPU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U8" PORT="Clk_CPU"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U10" PORT="clk"/>
            <CONNECTION INSTANCE="U5" PORT="clk"/>
            <CONNECTION INSTANCE="U7" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlconcat_0" HWVERSION="2.1" INSTANCE="xlconcat_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="64"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_xlconcat_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="U8_clkdiv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U8" PORT="clkdiv"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="U8_clkdiv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U8" PORT="clkdiv"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U5" PORT="point_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlconcat_1" HWVERSION="2.1" INSTANCE="xlconcat_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="30"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="2"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_xlconcat_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="29" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="PC31_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC31_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="b2_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="b2_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U5" PORT="data1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="64"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_xlconstant_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="63" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U5" PORT="LES"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
