#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000270a2efb0c0 .scope module, "bench" "bench" 2 3;
 .timescale 0 0;
v00000270a2f6c740_0 .var "CLK", 0 0;
v00000270a2f6b480_0 .net "LEDS", 31 0, L_00000270a2efc6d0;  1 drivers
L_00000270a2f6e548 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000270a2f6c6a0_0 .net "RESET", 0 0, L_00000270a2f6e548;  1 drivers
v00000270a2f6c060_0 .net "clk", 0 0, L_00000270a2f6b160;  1 drivers
v00000270a2f6c7e0_0 .var "prev_LEDS", 31 0;
S_00000270a2efb8a0 .scope module, "divide" "clock_divider" 2 10, 3 217 0, S_00000270a2efb0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 1 "dCLK";
P_00000270a2ee0bc0 .param/l "DIV" 0 3 222, +C4<00000000000000000000000000010010>;
v00000270a2ee8de0_0 .net "CLK", 0 0, v00000270a2f6c740_0;  1 drivers
v00000270a2ee8fc0_0 .net "RESET", 0 0, L_00000270a2f6e548;  alias, 1 drivers
v00000270a2ee83e0_0 .net "dCLK", 0 0, L_00000270a2f6b160;  alias, 1 drivers
v00000270a2ee9e20_0 .var "divided_clk", 18 0;
E_00000270a2ee14c0 .event posedge, v00000270a2ee8de0_0;
L_00000270a2f6b160 .part v00000270a2ee9e20_0, 18, 1;
S_00000270a2efba30 .scope module, "test" "SOC" 2 16, 3 1 0, S_00000270a2efb0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 32 "LEDS";
P_00000270a2f50160 .param/l "NOP_CODEOP" 1 4 61, C4<00000000000000000000000000110011>;
P_00000270a2f50198 .param/l "a0" 1 4 665, +C4<00000000000000000000000000001010>;
P_00000270a2f501d0 .param/l "a1" 1 4 666, +C4<00000000000000000000000000001011>;
P_00000270a2f50208 .param/l "a2" 1 4 667, +C4<00000000000000000000000000001100>;
P_00000270a2f50240 .param/l "a3" 1 4 668, +C4<00000000000000000000000000001101>;
P_00000270a2f50278 .param/l "a4" 1 4 669, +C4<00000000000000000000000000001110>;
P_00000270a2f502b0 .param/l "a5" 1 4 670, +C4<00000000000000000000000000001111>;
P_00000270a2f502e8 .param/l "a6" 1 4 671, +C4<00000000000000000000000000010000>;
P_00000270a2f50320 .param/l "a7" 1 4 672, +C4<00000000000000000000000000010001>;
P_00000270a2f50358 .param/l "decode" 1 3 15, +C4<00000000000000000000000000000001>;
P_00000270a2f50390 .param/l "execute" 1 3 16, +C4<00000000000000000000000000000010>;
P_00000270a2f503c8 .param/l "fetch" 1 3 14, +C4<00000000000000000000000000000000>;
P_00000270a2f50400 .param/l "fp" 1 4 662, +C4<00000000000000000000000000001000>;
P_00000270a2f50438 .param/l "gp" 1 4 657, +C4<00000000000000000000000000000011>;
P_00000270a2f50470 .param/l "memory" 1 3 17, +C4<00000000000000000000000000000011>;
P_00000270a2f504a8 .param/l "ra" 1 4 655, +C4<00000000000000000000000000000001>;
P_00000270a2f504e0 .param/l "s0" 1 4 663, +C4<00000000000000000000000000001000>;
P_00000270a2f50518 .param/l "s1" 1 4 664, +C4<00000000000000000000000000001001>;
P_00000270a2f50550 .param/l "s10" 1 4 681, +C4<00000000000000000000000000011010>;
P_00000270a2f50588 .param/l "s11" 1 4 682, +C4<00000000000000000000000000011011>;
P_00000270a2f505c0 .param/l "s2" 1 4 673, +C4<00000000000000000000000000010010>;
P_00000270a2f505f8 .param/l "s3" 1 4 674, +C4<00000000000000000000000000010011>;
P_00000270a2f50630 .param/l "s4" 1 4 675, +C4<00000000000000000000000000010100>;
P_00000270a2f50668 .param/l "s5" 1 4 676, +C4<00000000000000000000000000010101>;
P_00000270a2f506a0 .param/l "s6" 1 4 677, +C4<00000000000000000000000000010110>;
P_00000270a2f506d8 .param/l "s7" 1 4 678, +C4<00000000000000000000000000010111>;
P_00000270a2f50710 .param/l "s8" 1 4 679, +C4<00000000000000000000000000011000>;
P_00000270a2f50748 .param/l "s9" 1 4 680, +C4<00000000000000000000000000011001>;
P_00000270a2f50780 .param/l "sp" 1 4 656, +C4<00000000000000000000000000000010>;
P_00000270a2f507b8 .param/l "t0" 1 4 659, +C4<00000000000000000000000000000101>;
P_00000270a2f507f0 .param/l "t1" 1 4 660, +C4<00000000000000000000000000000110>;
P_00000270a2f50828 .param/l "t2" 1 4 661, +C4<00000000000000000000000000000111>;
P_00000270a2f50860 .param/l "t3" 1 4 683, +C4<00000000000000000000000000011100>;
P_00000270a2f50898 .param/l "t4" 1 4 684, +C4<00000000000000000000000000011101>;
P_00000270a2f508d0 .param/l "t5" 1 4 685, +C4<00000000000000000000000000011110>;
P_00000270a2f50908 .param/l "t6" 1 4 686, +C4<00000000000000000000000000011111>;
P_00000270a2f50940 .param/l "tp" 1 4 658, +C4<00000000000000000000000000000100>;
P_00000270a2f50978 .param/l "writeback" 1 3 18, +C4<00000000000000000000000000000100>;
P_00000270a2f509b0 .param/l "x0" 1 4 54, +C4<00000000000000000000000000000000>;
P_00000270a2f509e8 .param/l "x1" 1 4 54, +C4<00000000000000000000000000000001>;
P_00000270a2f50a20 .param/l "x10" 1 4 55, +C4<00000000000000000000000000001010>;
P_00000270a2f50a58 .param/l "x11" 1 4 55, +C4<00000000000000000000000000001011>;
P_00000270a2f50a90 .param/l "x12" 1 4 55, +C4<00000000000000000000000000001100>;
P_00000270a2f50ac8 .param/l "x13" 1 4 55, +C4<00000000000000000000000000001101>;
P_00000270a2f50b00 .param/l "x14" 1 4 55, +C4<00000000000000000000000000001110>;
P_00000270a2f50b38 .param/l "x15" 1 4 55, +C4<00000000000000000000000000001111>;
P_00000270a2f50b70 .param/l "x16" 1 4 56, +C4<00000000000000000000000000010000>;
P_00000270a2f50ba8 .param/l "x17" 1 4 56, +C4<00000000000000000000000000010001>;
P_00000270a2f50be0 .param/l "x18" 1 4 56, +C4<00000000000000000000000000010010>;
P_00000270a2f50c18 .param/l "x19" 1 4 56, +C4<00000000000000000000000000010011>;
P_00000270a2f50c50 .param/l "x2" 1 4 54, +C4<00000000000000000000000000000010>;
P_00000270a2f50c88 .param/l "x20" 1 4 56, +C4<00000000000000000000000000010100>;
P_00000270a2f50cc0 .param/l "x21" 1 4 56, +C4<00000000000000000000000000010101>;
P_00000270a2f50cf8 .param/l "x22" 1 4 56, +C4<00000000000000000000000000010110>;
P_00000270a2f50d30 .param/l "x23" 1 4 56, +C4<00000000000000000000000000010111>;
P_00000270a2f50d68 .param/l "x24" 1 4 57, +C4<00000000000000000000000000011000>;
P_00000270a2f50da0 .param/l "x25" 1 4 57, +C4<00000000000000000000000000011001>;
P_00000270a2f50dd8 .param/l "x26" 1 4 57, +C4<00000000000000000000000000011010>;
P_00000270a2f50e10 .param/l "x27" 1 4 57, +C4<00000000000000000000000000011011>;
P_00000270a2f50e48 .param/l "x28" 1 4 57, +C4<00000000000000000000000000011100>;
P_00000270a2f50e80 .param/l "x29" 1 4 57, +C4<00000000000000000000000000011101>;
P_00000270a2f50eb8 .param/l "x3" 1 4 54, +C4<00000000000000000000000000000011>;
P_00000270a2f50ef0 .param/l "x30" 1 4 57, +C4<00000000000000000000000000011110>;
P_00000270a2f50f28 .param/l "x31" 1 4 57, +C4<00000000000000000000000000011111>;
P_00000270a2f50f60 .param/l "x4" 1 4 54, +C4<00000000000000000000000000000100>;
P_00000270a2f50f98 .param/l "x5" 1 4 54, +C4<00000000000000000000000000000101>;
P_00000270a2f50fd0 .param/l "x6" 1 4 54, +C4<00000000000000000000000000000110>;
P_00000270a2f51008 .param/l "x7" 1 4 54, +C4<00000000000000000000000000000111>;
P_00000270a2f51040 .param/l "x8" 1 4 55, +C4<00000000000000000000000000001000>;
P_00000270a2f51078 .param/l "x9" 1 4 55, +C4<00000000000000000000000000001001>;
P_00000270a2f510b0 .param/l "zero" 1 4 654, +C4<00000000000000000000000000000000>;
L_00000270a2efd070 .functor BUFZ 32, v00000270a2f654a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000270a2efc6d0 .functor BUFZ 32, v00000270a2f64e60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000270a2efc120 .functor OR 1, L_00000270a2fc81d0, L_00000270a2fc7b90, C4<0>, C4<0>;
L_00000270a2efda10 .functor OR 1, L_00000270a2fc6ab0, L_00000270a2fc6a10, C4<0>, C4<0>;
L_00000270a2efd700 .functor OR 1, L_00000270a2efda10, L_00000270a2fc81d0, C4<0>, C4<0>;
L_00000270a2efc820 .functor OR 1, L_00000270a2efd700, L_00000270a2fc7b90, C4<0>, C4<0>;
L_00000270a2efc190 .functor AND 1, L_00000270a2efc820, L_00000270a2f6cb00, C4<1>, C4<1>;
L_00000270a2efda80 .functor BUFZ 1, L_00000270a2fc6a10, C4<0>, C4<0>, C4<0>;
L_00000270a2efdcb0 .functor AND 1, L_00000270a2fc7190, v00000270a2f666c0_0, C4<1>, C4<1>;
v00000270a2f65c20_0 .net "ALU_I", 0 0, L_00000270a2fc6ab0;  1 drivers
v00000270a2f66620_0 .net "ALUimm_I", 0 0, L_00000270a2fc6a10;  1 drivers
v00000270a2f66800_0 .var/i "ASMerror", 31 0;
v00000270a2f65ea0_0 .net "AUIPC_I", 0 0, L_00000270a2fc6bf0;  1 drivers
v00000270a2f668a0_0 .net "CLK", 0 0, L_00000270a2f6b160;  alias, 1 drivers
v00000270a2f65f40_0 .net "JALR_I", 0 0, L_00000270a2fc7b90;  1 drivers
v00000270a2f66940_0 .net "JAL_I", 0 0, L_00000270a2fc81d0;  1 drivers
v00000270a2f650e0_0 .var/i "L0_", 31 0;
v00000270a2f669e0_0 .net "LEDS", 31 0, L_00000270a2efc6d0;  alias, 1 drivers
v00000270a2f64e60_0 .var "LEDSoutput", 31 0;
v00000270a2f64f00_0 .net "LUI_I", 0 0, L_00000270a2fc7550;  1 drivers
v00000270a2f64fa0 .array "MEM", 255 0, 31 0;
v00000270a2f65180_0 .var "PC", 31 0;
v00000270a2f65220_0 .net "RESET", 0 0, L_00000270a2f6e548;  alias, 1 drivers
v00000270a2f69dd0_0 .net *"_ivl_10", 31 0, L_00000270a2f6c100;  1 drivers
v00000270a2f698d0_0 .net *"_ivl_101", 6 0, L_00000270a2fc7cd0;  1 drivers
L_00000270a2f6e938 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v00000270a2f6a730_0 .net/2u *"_ivl_102", 6 0, L_00000270a2f6e938;  1 drivers
v00000270a2f6acd0_0 .net *"_ivl_107", 6 0, L_00000270a2fc65b0;  1 drivers
L_00000270a2f6e980 .functor BUFT 1, C4<0001111>, C4<0>, C4<0>, C4<0>;
v00000270a2f69970_0 .net/2u *"_ivl_108", 6 0, L_00000270a2f6e980;  1 drivers
v00000270a2f6a2d0_0 .net *"_ivl_113", 6 0, L_00000270a2fc66f0;  1 drivers
L_00000270a2f6e9c8 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v00000270a2f69510_0 .net/2u *"_ivl_114", 6 0, L_00000270a2f6e9c8;  1 drivers
v00000270a2f6a870_0 .net *"_ivl_129", 0 0, L_00000270a2fc6830;  1 drivers
v00000270a2f6a190_0 .net *"_ivl_130", 19 0, L_00000270a2fc75f0;  1 drivers
v00000270a2f69650_0 .net *"_ivl_133", 11 0, L_00000270a2fc6b50;  1 drivers
v00000270a2f69470_0 .net *"_ivl_137", 19 0, L_00000270a2fc7410;  1 drivers
L_00000270a2f6ea10 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000270a2f6a910_0 .net/2u *"_ivl_138", 11 0, L_00000270a2f6ea10;  1 drivers
v00000270a2f69e70_0 .net *"_ivl_143", 0 0, L_00000270a2fc74b0;  1 drivers
v00000270a2f6a4b0_0 .net *"_ivl_144", 19 0, L_00000270a2fc7690;  1 drivers
v00000270a2f6a7d0_0 .net *"_ivl_147", 6 0, L_00000270a2fc7730;  1 drivers
v00000270a2f69a10_0 .net *"_ivl_149", 4 0, L_00000270a2fc7870;  1 drivers
v00000270a2f6a550_0 .net *"_ivl_15", 0 0, L_00000270a2efda10;  1 drivers
v00000270a2f6ae10_0 .net *"_ivl_153", 0 0, L_00000270a2fc77d0;  1 drivers
v00000270a2f6ab90_0 .net *"_ivl_154", 19 0, L_00000270a2fc8450;  1 drivers
v00000270a2f6ac30_0 .net *"_ivl_157", 0 0, L_00000270a2fc7eb0;  1 drivers
v00000270a2f69f10_0 .net *"_ivl_159", 5 0, L_00000270a2fc7ff0;  1 drivers
v00000270a2f6a0f0_0 .net *"_ivl_161", 3 0, L_00000270a2fc8090;  1 drivers
L_00000270a2f6ea58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000270a2f6aa50_0 .net/2u *"_ivl_162", 0 0, L_00000270a2f6ea58;  1 drivers
v00000270a2f6aaf0_0 .net *"_ivl_167", 0 0, L_00000270a2fc9200;  1 drivers
v00000270a2f69330_0 .net *"_ivl_168", 11 0, L_00000270a2fcb5a0;  1 drivers
v00000270a2f69150_0 .net *"_ivl_17", 0 0, L_00000270a2efd700;  1 drivers
v00000270a2f693d0_0 .net *"_ivl_171", 7 0, L_00000270a2fc9e80;  1 drivers
v00000270a2f6a5f0_0 .net *"_ivl_173", 0 0, L_00000270a2fcaba0;  1 drivers
v00000270a2f6ad70_0 .net *"_ivl_175", 9 0, L_00000270a2fcb640;  1 drivers
L_00000270a2f6eaa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000270a2f695b0_0 .net/2u *"_ivl_176", 0 0, L_00000270a2f6eaa0;  1 drivers
v00000270a2f696f0_0 .net *"_ivl_19", 0 0, L_00000270a2efc820;  1 drivers
v00000270a2f69ab0_0 .net *"_ivl_20", 31 0, L_00000270a2f6ca60;  1 drivers
L_00000270a2f6e5d8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000270a2f69790_0 .net *"_ivl_23", 28 0, L_00000270a2f6e5d8;  1 drivers
L_00000270a2f6e620 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000270a2f6a9b0_0 .net/2u *"_ivl_24", 31 0, L_00000270a2f6e620;  1 drivers
v00000270a2f69bf0_0 .net *"_ivl_26", 0 0, L_00000270a2f6cb00;  1 drivers
v00000270a2f6aeb0_0 .net *"_ivl_33", 0 0, L_00000270a2efdcb0;  1 drivers
v00000270a2f6af50_0 .net *"_ivl_34", 31 0, L_00000270a2fc79b0;  1 drivers
v00000270a2f6aff0_0 .net *"_ivl_36", 31 0, L_00000270a2fc6f10;  1 drivers
v00000270a2f69b50_0 .net *"_ivl_38", 31 0, L_00000270a2fc6fb0;  1 drivers
L_00000270a2f6e668 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000270a2f69c90_0 .net/2u *"_ivl_40", 31 0, L_00000270a2f6e668;  1 drivers
v00000270a2f691f0_0 .net *"_ivl_42", 31 0, L_00000270a2fc6790;  1 drivers
v00000270a2f69290_0 .net *"_ivl_44", 31 0, L_00000270a2fc6650;  1 drivers
v00000270a2f69830_0 .net *"_ivl_46", 31 0, L_00000270a2fc68d0;  1 drivers
v00000270a2f6a230_0 .net *"_ivl_53", 6 0, L_00000270a2fc7230;  1 drivers
L_00000270a2f6e6f8 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v00000270a2f69fb0_0 .net/2u *"_ivl_54", 6 0, L_00000270a2f6e6f8;  1 drivers
v00000270a2f69d30_0 .net *"_ivl_59", 6 0, L_00000270a2fc8130;  1 drivers
L_00000270a2f6e740 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v00000270a2f6a370_0 .net/2u *"_ivl_60", 6 0, L_00000270a2f6e740;  1 drivers
v00000270a2f6a050_0 .net *"_ivl_65", 6 0, L_00000270a2fc6970;  1 drivers
L_00000270a2f6e788 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v00000270a2f6a410_0 .net/2u *"_ivl_66", 6 0, L_00000270a2f6e788;  1 drivers
v00000270a2f6a690_0 .net *"_ivl_7", 0 0, L_00000270a2efc120;  1 drivers
v00000270a2f6b2a0_0 .net *"_ivl_71", 6 0, L_00000270a2fc7050;  1 drivers
L_00000270a2f6e7d0 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v00000270a2f6cba0_0 .net/2u *"_ivl_72", 6 0, L_00000270a2f6e7d0;  1 drivers
v00000270a2f6b8e0_0 .net *"_ivl_77", 6 0, L_00000270a2fc7910;  1 drivers
L_00000270a2f6e818 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v00000270a2f6c240_0 .net/2u *"_ivl_78", 6 0, L_00000270a2f6e818;  1 drivers
L_00000270a2f6e590 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000270a2f6b7a0_0 .net/2u *"_ivl_8", 31 0, L_00000270a2f6e590;  1 drivers
v00000270a2f6b840_0 .net *"_ivl_83", 6 0, L_00000270a2fc83b0;  1 drivers
L_00000270a2f6e860 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v00000270a2f6c420_0 .net/2u *"_ivl_84", 6 0, L_00000270a2f6e860;  1 drivers
v00000270a2f6bac0_0 .net *"_ivl_89", 6 0, L_00000270a2fc7af0;  1 drivers
L_00000270a2f6e8a8 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v00000270a2f6bd40_0 .net/2u *"_ivl_90", 6 0, L_00000270a2f6e8a8;  1 drivers
v00000270a2f6cf60_0 .net *"_ivl_95", 6 0, L_00000270a2fc72d0;  1 drivers
L_00000270a2f6e8f0 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v00000270a2f6b980_0 .net/2u *"_ivl_96", 6 0, L_00000270a2f6e8f0;  1 drivers
v00000270a2f6b340_0 .net "branchImmediate", 31 0, L_00000270a2fcb6e0;  1 drivers
v00000270a2f6b660_0 .net "branch_I", 0 0, L_00000270a2fc7190;  1 drivers
v00000270a2f6b700_0 .net "fence_I", 0 0, L_00000270a2fc6e70;  1 drivers
v00000270a2f6c4c0_0 .net "funct3", 2 0, L_00000270a2fc6d30;  1 drivers
v00000270a2f6c560_0 .net "funct7", 6 0, L_00000270a2fc8310;  1 drivers
v00000270a2f6b3e0_0 .net "immediate", 0 0, L_00000270a2efda80;  1 drivers
v00000270a2f6bb60_0 .net "immediateImmediate", 31 0, L_00000270a2fc7e10;  1 drivers
v00000270a2f6ba20_0 .var "instruction", 31 0;
v00000270a2f6cc40_0 .net "jumpImmediate", 31 0, L_00000270a2fc92a0;  1 drivers
v00000270a2f6b200_0 .net "load_I", 0 0, L_00000270a2fc7c30;  1 drivers
v00000270a2f6bc00_0 .var/i "memPC", 31 0;
v00000270a2f6cce0_0 .net "nextPC", 31 0, L_00000270a2fc6dd0;  1 drivers
v00000270a2f6d000_0 .net "rd", 4 0, L_00000270a2fc7d70;  1 drivers
v00000270a2f6c1a0_0 .net "rs1", 4 0, L_00000270a2fc8270;  1 drivers
v00000270a2f6cd80_0 .net "rs1Value", 31 0, v00000270a2f654a0_0;  1 drivers
v00000270a2f6bca0_0 .net "rs2", 4 0, L_00000270a2fc70f0;  1 drivers
v00000270a2f6ce20_0 .net "rs2Value", 31 0, v00000270a2f66080_0;  1 drivers
v00000270a2f6bde0_0 .var "state", 2 0;
v00000270a2f6c920_0 .net "storeImmediate", 31 0, L_00000270a2fc7f50;  1 drivers
v00000270a2f6cec0_0 .net "store_I", 0 0, L_00000270a2fc7370;  1 drivers
v00000270a2f6be80_0 .net "system_I", 0 0, L_00000270a2fc6c90;  1 drivers
v00000270a2f6bf20_0 .net "takeBranch", 0 0, v00000270a2f666c0_0;  1 drivers
v00000270a2f6c2e0_0 .net "upperImmediate", 31 0, L_00000270a2fc7a50;  1 drivers
v00000270a2f6b520_0 .net "value1Register", 31 0, L_00000270a2efd070;  1 drivers
v00000270a2f6c880_0 .net "value2Register", 31 0, L_00000270a2f6c9c0;  1 drivers
RS_00000270a2f02558 .resolv tri, L_00000270a2f6b5c0, v00000270a2f659a0_0;
v00000270a2f6c380_0 .net8 "writeData", 31 0, RS_00000270a2f02558;  2 drivers
o00000270a2f03ab8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000270a2f6bfc0_0 .net "writeDataALU", 31 0, o00000270a2f03ab8;  0 drivers
v00000270a2f6c600_0 .net "writeEnable", 0 0, L_00000270a2efc190;  1 drivers
L_00000270a2f6c9c0 .functor MUXZ 32, v00000270a2f66080_0, L_00000270a2fc7e10, L_00000270a2efda80, C4<>;
L_00000270a2f6c100 .arith/sum 32, v00000270a2f65180_0, L_00000270a2f6e590;
L_00000270a2f6b5c0 .functor MUXZ 32, o00000270a2f03ab8, L_00000270a2f6c100, L_00000270a2efc120, C4<>;
L_00000270a2f6ca60 .concat [ 3 29 0 0], v00000270a2f6bde0_0, L_00000270a2f6e5d8;
L_00000270a2f6cb00 .cmp/eq 32, L_00000270a2f6ca60, L_00000270a2f6e620;
L_00000270a2fc79b0 .arith/sum 32, v00000270a2f65180_0, L_00000270a2fcb6e0;
L_00000270a2fc6f10 .arith/sum 32, v00000270a2f65180_0, L_00000270a2fc92a0;
L_00000270a2fc6fb0 .arith/sum 32, L_00000270a2efd070, L_00000270a2fc7e10;
L_00000270a2fc6790 .arith/sum 32, v00000270a2f65180_0, L_00000270a2f6e668;
L_00000270a2fc6650 .functor MUXZ 32, L_00000270a2fc6790, L_00000270a2fc6fb0, L_00000270a2fc7b90, C4<>;
L_00000270a2fc68d0 .functor MUXZ 32, L_00000270a2fc6650, L_00000270a2fc6f10, L_00000270a2fc81d0, C4<>;
L_00000270a2fc6dd0 .functor MUXZ 32, L_00000270a2fc68d0, L_00000270a2fc79b0, L_00000270a2efdcb0, C4<>;
L_00000270a2fc7230 .part v00000270a2f6ba20_0, 0, 7;
L_00000270a2fc7550 .cmp/eq 7, L_00000270a2fc7230, L_00000270a2f6e6f8;
L_00000270a2fc8130 .part v00000270a2f6ba20_0, 0, 7;
L_00000270a2fc6bf0 .cmp/eq 7, L_00000270a2fc8130, L_00000270a2f6e740;
L_00000270a2fc6970 .part v00000270a2f6ba20_0, 0, 7;
L_00000270a2fc81d0 .cmp/eq 7, L_00000270a2fc6970, L_00000270a2f6e788;
L_00000270a2fc7050 .part v00000270a2f6ba20_0, 0, 7;
L_00000270a2fc7b90 .cmp/eq 7, L_00000270a2fc7050, L_00000270a2f6e7d0;
L_00000270a2fc7910 .part v00000270a2f6ba20_0, 0, 7;
L_00000270a2fc6a10 .cmp/eq 7, L_00000270a2fc7910, L_00000270a2f6e818;
L_00000270a2fc83b0 .part v00000270a2f6ba20_0, 0, 7;
L_00000270a2fc6ab0 .cmp/eq 7, L_00000270a2fc83b0, L_00000270a2f6e860;
L_00000270a2fc7af0 .part v00000270a2f6ba20_0, 0, 7;
L_00000270a2fc7190 .cmp/eq 7, L_00000270a2fc7af0, L_00000270a2f6e8a8;
L_00000270a2fc72d0 .part v00000270a2f6ba20_0, 0, 7;
L_00000270a2fc7c30 .cmp/eq 7, L_00000270a2fc72d0, L_00000270a2f6e8f0;
L_00000270a2fc7cd0 .part v00000270a2f6ba20_0, 0, 7;
L_00000270a2fc7370 .cmp/eq 7, L_00000270a2fc7cd0, L_00000270a2f6e938;
L_00000270a2fc65b0 .part v00000270a2f6ba20_0, 0, 7;
L_00000270a2fc6e70 .cmp/eq 7, L_00000270a2fc65b0, L_00000270a2f6e980;
L_00000270a2fc66f0 .part v00000270a2f6ba20_0, 0, 7;
L_00000270a2fc6c90 .cmp/eq 7, L_00000270a2fc66f0, L_00000270a2f6e9c8;
L_00000270a2fc8270 .part v00000270a2f6ba20_0, 15, 5;
L_00000270a2fc70f0 .part v00000270a2f6ba20_0, 20, 5;
L_00000270a2fc7d70 .part v00000270a2f6ba20_0, 7, 5;
L_00000270a2fc6d30 .part v00000270a2f6ba20_0, 12, 3;
L_00000270a2fc8310 .part v00000270a2f6ba20_0, 25, 7;
L_00000270a2fc6830 .part v00000270a2f6ba20_0, 31, 1;
LS_00000270a2fc75f0_0_0 .concat [ 1 1 1 1], L_00000270a2fc6830, L_00000270a2fc6830, L_00000270a2fc6830, L_00000270a2fc6830;
LS_00000270a2fc75f0_0_4 .concat [ 1 1 1 1], L_00000270a2fc6830, L_00000270a2fc6830, L_00000270a2fc6830, L_00000270a2fc6830;
LS_00000270a2fc75f0_0_8 .concat [ 1 1 1 1], L_00000270a2fc6830, L_00000270a2fc6830, L_00000270a2fc6830, L_00000270a2fc6830;
LS_00000270a2fc75f0_0_12 .concat [ 1 1 1 1], L_00000270a2fc6830, L_00000270a2fc6830, L_00000270a2fc6830, L_00000270a2fc6830;
LS_00000270a2fc75f0_0_16 .concat [ 1 1 1 1], L_00000270a2fc6830, L_00000270a2fc6830, L_00000270a2fc6830, L_00000270a2fc6830;
LS_00000270a2fc75f0_1_0 .concat [ 4 4 4 4], LS_00000270a2fc75f0_0_0, LS_00000270a2fc75f0_0_4, LS_00000270a2fc75f0_0_8, LS_00000270a2fc75f0_0_12;
LS_00000270a2fc75f0_1_4 .concat [ 4 0 0 0], LS_00000270a2fc75f0_0_16;
L_00000270a2fc75f0 .concat [ 16 4 0 0], LS_00000270a2fc75f0_1_0, LS_00000270a2fc75f0_1_4;
L_00000270a2fc6b50 .part v00000270a2f6ba20_0, 20, 12;
L_00000270a2fc7e10 .concat [ 12 20 0 0], L_00000270a2fc6b50, L_00000270a2fc75f0;
L_00000270a2fc7410 .part v00000270a2f6ba20_0, 12, 20;
L_00000270a2fc7a50 .concat [ 12 20 0 0], L_00000270a2f6ea10, L_00000270a2fc7410;
L_00000270a2fc74b0 .part v00000270a2f6ba20_0, 31, 1;
LS_00000270a2fc7690_0_0 .concat [ 1 1 1 1], L_00000270a2fc74b0, L_00000270a2fc74b0, L_00000270a2fc74b0, L_00000270a2fc74b0;
LS_00000270a2fc7690_0_4 .concat [ 1 1 1 1], L_00000270a2fc74b0, L_00000270a2fc74b0, L_00000270a2fc74b0, L_00000270a2fc74b0;
LS_00000270a2fc7690_0_8 .concat [ 1 1 1 1], L_00000270a2fc74b0, L_00000270a2fc74b0, L_00000270a2fc74b0, L_00000270a2fc74b0;
LS_00000270a2fc7690_0_12 .concat [ 1 1 1 1], L_00000270a2fc74b0, L_00000270a2fc74b0, L_00000270a2fc74b0, L_00000270a2fc74b0;
LS_00000270a2fc7690_0_16 .concat [ 1 1 1 1], L_00000270a2fc74b0, L_00000270a2fc74b0, L_00000270a2fc74b0, L_00000270a2fc74b0;
LS_00000270a2fc7690_1_0 .concat [ 4 4 4 4], LS_00000270a2fc7690_0_0, LS_00000270a2fc7690_0_4, LS_00000270a2fc7690_0_8, LS_00000270a2fc7690_0_12;
LS_00000270a2fc7690_1_4 .concat [ 4 0 0 0], LS_00000270a2fc7690_0_16;
L_00000270a2fc7690 .concat [ 16 4 0 0], LS_00000270a2fc7690_1_0, LS_00000270a2fc7690_1_4;
L_00000270a2fc7730 .part v00000270a2f6ba20_0, 25, 7;
L_00000270a2fc7870 .part v00000270a2f6ba20_0, 7, 5;
L_00000270a2fc7f50 .concat [ 5 7 20 0], L_00000270a2fc7870, L_00000270a2fc7730, L_00000270a2fc7690;
L_00000270a2fc77d0 .part v00000270a2f6ba20_0, 31, 1;
LS_00000270a2fc8450_0_0 .concat [ 1 1 1 1], L_00000270a2fc77d0, L_00000270a2fc77d0, L_00000270a2fc77d0, L_00000270a2fc77d0;
LS_00000270a2fc8450_0_4 .concat [ 1 1 1 1], L_00000270a2fc77d0, L_00000270a2fc77d0, L_00000270a2fc77d0, L_00000270a2fc77d0;
LS_00000270a2fc8450_0_8 .concat [ 1 1 1 1], L_00000270a2fc77d0, L_00000270a2fc77d0, L_00000270a2fc77d0, L_00000270a2fc77d0;
LS_00000270a2fc8450_0_12 .concat [ 1 1 1 1], L_00000270a2fc77d0, L_00000270a2fc77d0, L_00000270a2fc77d0, L_00000270a2fc77d0;
LS_00000270a2fc8450_0_16 .concat [ 1 1 1 1], L_00000270a2fc77d0, L_00000270a2fc77d0, L_00000270a2fc77d0, L_00000270a2fc77d0;
LS_00000270a2fc8450_1_0 .concat [ 4 4 4 4], LS_00000270a2fc8450_0_0, LS_00000270a2fc8450_0_4, LS_00000270a2fc8450_0_8, LS_00000270a2fc8450_0_12;
LS_00000270a2fc8450_1_4 .concat [ 4 0 0 0], LS_00000270a2fc8450_0_16;
L_00000270a2fc8450 .concat [ 16 4 0 0], LS_00000270a2fc8450_1_0, LS_00000270a2fc8450_1_4;
L_00000270a2fc7eb0 .part v00000270a2f6ba20_0, 7, 1;
L_00000270a2fc7ff0 .part v00000270a2f6ba20_0, 25, 6;
L_00000270a2fc8090 .part v00000270a2f6ba20_0, 8, 4;
LS_00000270a2fcb6e0_0_0 .concat [ 1 4 6 1], L_00000270a2f6ea58, L_00000270a2fc8090, L_00000270a2fc7ff0, L_00000270a2fc7eb0;
LS_00000270a2fcb6e0_0_4 .concat [ 20 0 0 0], L_00000270a2fc8450;
L_00000270a2fcb6e0 .concat [ 12 20 0 0], LS_00000270a2fcb6e0_0_0, LS_00000270a2fcb6e0_0_4;
L_00000270a2fc9200 .part v00000270a2f6ba20_0, 31, 1;
LS_00000270a2fcb5a0_0_0 .concat [ 1 1 1 1], L_00000270a2fc9200, L_00000270a2fc9200, L_00000270a2fc9200, L_00000270a2fc9200;
LS_00000270a2fcb5a0_0_4 .concat [ 1 1 1 1], L_00000270a2fc9200, L_00000270a2fc9200, L_00000270a2fc9200, L_00000270a2fc9200;
LS_00000270a2fcb5a0_0_8 .concat [ 1 1 1 1], L_00000270a2fc9200, L_00000270a2fc9200, L_00000270a2fc9200, L_00000270a2fc9200;
L_00000270a2fcb5a0 .concat [ 4 4 4 0], LS_00000270a2fcb5a0_0_0, LS_00000270a2fcb5a0_0_4, LS_00000270a2fcb5a0_0_8;
L_00000270a2fc9e80 .part v00000270a2f6ba20_0, 12, 8;
L_00000270a2fcaba0 .part v00000270a2f6ba20_0, 20, 1;
L_00000270a2fcb640 .part v00000270a2f6ba20_0, 21, 10;
LS_00000270a2fc92a0_0_0 .concat [ 1 10 1 8], L_00000270a2f6eaa0, L_00000270a2fcb640, L_00000270a2fcaba0, L_00000270a2fc9e80;
LS_00000270a2fc92a0_0_4 .concat [ 12 0 0 0], L_00000270a2fcb5a0;
L_00000270a2fc92a0 .concat [ 20 12 0 0], LS_00000270a2fc92a0_0_0, LS_00000270a2fc92a0_0_4;
S_00000270a2e82ee0 .scope task, "ADD" "ADD" 4 83, 4 83 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2ee9ec0_0 .var "rd", 4 0;
v00000270a2ee94c0_0 .var "rs1", 4 0;
v00000270a2ee8700_0 .var "rs2", 4 0;
TD_bench.test.ADD ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000270a2f637b0_0, 0, 7;
    %load/vec4 v00000270a2ee9ec0_0;
    %store/vec4 v00000270a2f63e90_0, 0, 5;
    %load/vec4 v00000270a2ee94c0_0;
    %store/vec4 v00000270a2f630d0_0, 0, 5;
    %load/vec4 v00000270a2ee8700_0;
    %store/vec4 v00000270a2f649d0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000270a2f60340_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000270a2f60520_0, 0, 7;
    %fork TD_bench.test.RType, S_00000270a2f614d0;
    %join;
    %end;
S_00000270a2e83070 .scope task, "ADDI" "ADDI" 4 172, 4 172 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2ee8480_0 .var "imm", 31 0;
v00000270a2ee85c0_0 .var "rd", 4 0;
v00000270a2ee87a0_0 .var "rs1", 4 0;
TD_bench.test.ADDI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000270a2f60160_0, 0, 7;
    %load/vec4 v00000270a2ee85c0_0;
    %store/vec4 v00000270a2f60980_0, 0, 5;
    %load/vec4 v00000270a2ee87a0_0;
    %store/vec4 v00000270a2f5eea0_0, 0, 5;
    %load/vec4 v00000270a2ee8480_0;
    %store/vec4 v00000270a2f5fb20_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000270a2f608e0_0, 0, 3;
    %fork TD_bench.test.IType, S_00000270a2f5e0b0;
    %join;
    %end;
S_00000270a2e8adb0 .scope task, "AND" "AND" 4 146, 4 146 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2ee8ac0_0 .var "rd", 4 0;
v00000270a2ee8b60_0 .var "rs1", 4 0;
v00000270a2ee8c00_0 .var "rs2", 4 0;
TD_bench.test.AND ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000270a2f637b0_0, 0, 7;
    %load/vec4 v00000270a2ee8ac0_0;
    %store/vec4 v00000270a2f63e90_0, 0, 5;
    %load/vec4 v00000270a2ee8b60_0;
    %store/vec4 v00000270a2f630d0_0, 0, 5;
    %load/vec4 v00000270a2ee8c00_0;
    %store/vec4 v00000270a2f649d0_0, 0, 5;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000270a2f60340_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000270a2f60520_0, 0, 7;
    %fork TD_bench.test.RType, S_00000270a2f614d0;
    %join;
    %end;
S_00000270a2e8af40 .scope task, "ANDI" "ANDI" 4 217, 4 217 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2ee9240_0 .var "imm", 31 0;
v00000270a2ee8ca0_0 .var "rd", 4 0;
v00000270a2ee9740_0 .var "rs1", 4 0;
TD_bench.test.ANDI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000270a2f60160_0, 0, 7;
    %load/vec4 v00000270a2ee8ca0_0;
    %store/vec4 v00000270a2f60980_0, 0, 5;
    %load/vec4 v00000270a2ee9740_0;
    %store/vec4 v00000270a2f5eea0_0, 0, 5;
    %load/vec4 v00000270a2ee9240_0;
    %store/vec4 v00000270a2f5fb20_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000270a2f608e0_0, 0, 3;
    %fork TD_bench.test.IType, S_00000270a2f5e0b0;
    %join;
    %end;
S_00000270a2e7c940 .scope task, "AUIPC" "AUIPC" 4 387, 4 387 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2ee9060_0 .var "imm", 31 0;
v00000270a2ee9100_0 .var "rd", 4 0;
TD_bench.test.AUIPC ;
    %pushi/vec4 23, 0, 7;
    %store/vec4 v00000270a2f65040_0, 0, 7;
    %load/vec4 v00000270a2ee9100_0;
    %store/vec4 v00000270a2f66440_0, 0, 5;
    %load/vec4 v00000270a2ee9060_0;
    %store/vec4 v00000270a2f66120_0, 0, 32;
    %fork TD_bench.test.UType, S_00000270a2f66d30;
    %join;
    %end;
S_00000270a2e7cad0 .scope task, "BEQ" "BEQ" 4 309, 4 309 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2ee97e0_0 .var "imm", 31 0;
v00000270a2ee91a0_0 .var "rs1", 4 0;
v00000270a2ee92e0_0 .var "rs2", 4 0;
TD_bench.test.BEQ ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v00000270a2f59330_0, 0, 7;
    %load/vec4 v00000270a2ee91a0_0;
    %store/vec4 v00000270a2f5aff0_0, 0, 5;
    %load/vec4 v00000270a2ee92e0_0;
    %store/vec4 v00000270a2f59e70_0, 0, 5;
    %load/vec4 v00000270a2ee97e0_0;
    %store/vec4 v00000270a2f5a230_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000270a2f595b0_0, 0, 3;
    %fork TD_bench.test.BType, S_00000270a2f5bc50;
    %join;
    %end;
S_00000270a2dc2510 .scope task, "BEQZ" "BEQZ" 4 758, 4 758 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2ee9420_0 .var "imm", 31 0;
v00000270a2f59fb0_0 .var "rs1", 4 0;
TD_bench.test.BEQZ ;
    %load/vec4 v00000270a2f59fb0_0;
    %store/vec4 v00000270a2ee91a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000270a2ee92e0_0, 0, 5;
    %load/vec4 v00000270a2ee9420_0;
    %store/vec4 v00000270a2ee97e0_0, 0, 32;
    %fork TD_bench.test.BEQ, S_00000270a2e7cad0;
    %join;
    %end;
S_00000270a2dc26a0 .scope task, "BGE" "BGE" 4 336, 4 336 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f59a10_0 .var "imm", 31 0;
v00000270a2f59ab0_0 .var "rs1", 4 0;
v00000270a2f59830_0 .var "rs2", 4 0;
TD_bench.test.BGE ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v00000270a2f59330_0, 0, 7;
    %load/vec4 v00000270a2f59ab0_0;
    %store/vec4 v00000270a2f5aff0_0, 0, 5;
    %load/vec4 v00000270a2f59830_0;
    %store/vec4 v00000270a2f59e70_0, 0, 5;
    %load/vec4 v00000270a2f59a10_0;
    %store/vec4 v00000270a2f5a230_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000270a2f595b0_0, 0, 3;
    %fork TD_bench.test.BType, S_00000270a2f5bc50;
    %join;
    %end;
S_00000270a2f5b110 .scope task, "BGEU" "BGEU" 4 354, 4 354 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f59b50_0 .var "imm", 31 0;
v00000270a2f5af50_0 .var "rs1", 4 0;
v00000270a2f5ab90_0 .var "rs2", 4 0;
TD_bench.test.BGEU ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v00000270a2f59330_0, 0, 7;
    %load/vec4 v00000270a2f5af50_0;
    %store/vec4 v00000270a2f5aff0_0, 0, 5;
    %load/vec4 v00000270a2f5ab90_0;
    %store/vec4 v00000270a2f59e70_0, 0, 5;
    %load/vec4 v00000270a2f59b50_0;
    %store/vec4 v00000270a2f5a230_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000270a2f595b0_0, 0, 3;
    %fork TD_bench.test.BType, S_00000270a2f5bc50;
    %join;
    %end;
S_00000270a2f5b2a0 .scope task, "BGT" "BGT" 4 774, 4 774 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f5a870_0 .var "imm", 31 0;
v00000270a2f59f10_0 .var "rs1", 4 0;
v00000270a2f5aa50_0 .var "rs2", 4 0;
TD_bench.test.BGT ;
    %load/vec4 v00000270a2f5aa50_0;
    %store/vec4 v00000270a2f5a690_0, 0, 5;
    %load/vec4 v00000270a2f59f10_0;
    %store/vec4 v00000270a2f598d0_0, 0, 5;
    %load/vec4 v00000270a2f5a870_0;
    %store/vec4 v00000270a2f59d30_0, 0, 32;
    %fork TD_bench.test.BLT, S_00000270a2f5b430;
    %join;
    %end;
S_00000270a2f5b430 .scope task, "BLT" "BLT" 4 327, 4 327 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f59d30_0 .var "imm", 31 0;
v00000270a2f5a690_0 .var "rs1", 4 0;
v00000270a2f598d0_0 .var "rs2", 4 0;
TD_bench.test.BLT ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v00000270a2f59330_0, 0, 7;
    %load/vec4 v00000270a2f5a690_0;
    %store/vec4 v00000270a2f5aff0_0, 0, 5;
    %load/vec4 v00000270a2f598d0_0;
    %store/vec4 v00000270a2f59e70_0, 0, 5;
    %load/vec4 v00000270a2f59d30_0;
    %store/vec4 v00000270a2f5a230_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000270a2f595b0_0, 0, 3;
    %fork TD_bench.test.BType, S_00000270a2f5bc50;
    %join;
    %end;
S_00000270a2f5b5c0 .scope task, "BLTU" "BLTU" 4 345, 4 345 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f59dd0_0 .var "imm", 31 0;
v00000270a2f5ae10_0 .var "rs1", 4 0;
v00000270a2f5a190_0 .var "rs2", 4 0;
TD_bench.test.BLTU ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v00000270a2f59330_0, 0, 7;
    %load/vec4 v00000270a2f5ae10_0;
    %store/vec4 v00000270a2f5aff0_0, 0, 5;
    %load/vec4 v00000270a2f5a190_0;
    %store/vec4 v00000270a2f59e70_0, 0, 5;
    %load/vec4 v00000270a2f59dd0_0;
    %store/vec4 v00000270a2f5a230_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000270a2f595b0_0, 0, 3;
    %fork TD_bench.test.BType, S_00000270a2f5bc50;
    %join;
    %end;
S_00000270a2f5b750 .scope task, "BNE" "BNE" 4 318, 4 318 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f5a730_0 .var "imm", 31 0;
v00000270a2f59bf0_0 .var "rs1", 4 0;
v00000270a2f5a050_0 .var "rs2", 4 0;
TD_bench.test.BNE ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v00000270a2f59330_0, 0, 7;
    %load/vec4 v00000270a2f59bf0_0;
    %store/vec4 v00000270a2f5aff0_0, 0, 5;
    %load/vec4 v00000270a2f5a050_0;
    %store/vec4 v00000270a2f59e70_0, 0, 5;
    %load/vec4 v00000270a2f5a730_0;
    %store/vec4 v00000270a2f5a230_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000270a2f595b0_0, 0, 3;
    %fork TD_bench.test.BType, S_00000270a2f5bc50;
    %join;
    %end;
S_00000270a2f5b8e0 .scope task, "BNEZ" "BNEZ" 4 766, 4 766 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f59510_0 .var "imm", 31 0;
v00000270a2f59c90_0 .var "rs1", 4 0;
TD_bench.test.BNEZ ;
    %load/vec4 v00000270a2f59c90_0;
    %store/vec4 v00000270a2f59bf0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000270a2f5a050_0, 0, 5;
    %load/vec4 v00000270a2f59510_0;
    %store/vec4 v00000270a2f5a730_0, 0, 32;
    %fork TD_bench.test.BNE, S_00000270a2f5b750;
    %join;
    %end;
S_00000270a2f5bc50 .scope task, "BType" "BType" 4 297, 4 297 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f595b0_0 .var "funct3", 2 0;
v00000270a2f5a230_0 .var "imm", 31 0;
v00000270a2f59330_0 .var "opcode", 6 0;
v00000270a2f5aff0_0 .var "rs1", 4 0;
v00000270a2f59e70_0 .var "rs2", 4 0;
TD_bench.test.BType ;
    %load/vec4 v00000270a2f5a230_0;
    %parti/s 1, 12, 5;
    %load/vec4 v00000270a2f5a230_0;
    %parti/s 6, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000270a2f59e70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000270a2f5aff0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000270a2f595b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000270a2f5a230_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000270a2f5a230_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000270a2f59330_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000270a2f6bc00_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000270a2f64fa0, 4, 0;
    %load/vec4 v00000270a2f6bc00_0;
    %addi 4, 0, 32;
    %store/vec4 v00000270a2f6bc00_0, 0, 32;
    %end;
S_00000270a2f5c420 .scope task, "CALL" "CALL" 4 720, 4 720 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f5aeb0_0 .var "offset", 31 0;
TD_bench.test.CALL ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v00000270a2ee9100_0, 0, 5;
    %load/vec4 v00000270a2f5aeb0_0;
    %store/vec4 v00000270a2ee9060_0, 0, 32;
    %fork TD_bench.test.AUIPC, S_00000270a2e7c940;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000270a2f5fd00_0, 0, 5;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v00000270a2f5fda0_0, 0, 5;
    %load/vec4 v00000270a2f5aeb0_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %store/vec4 v00000270a2f5ed60_0, 0, 32;
    %fork TD_bench.test.JALR, S_00000270a2f5d110;
    %join;
    %end;
S_00000270a2f5bde0 .scope task, "CSRRC" "CSRRC" 4 553, 4 553 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f5a4b0_0 .var "csr", 11 0;
v00000270a2f5a7d0_0 .var "rd", 4 0;
v00000270a2f5ac30_0 .var "rs1", 4 0;
TD_bench.test.CSRRC ;
    %load/vec4 v00000270a2f5a4b0_0;
    %load/vec4 v00000270a2f5ac30_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 3, 0, 3;
    %load/vec4 v00000270a2f5a7d0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v00000270a2f6bc00_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000270a2f64fa0, 4, 0;
    %load/vec4 v00000270a2f6bc00_0;
    %addi 4, 0, 32;
    %store/vec4 v00000270a2f6bc00_0, 0, 32;
    %end;
S_00000270a2f5c740 .scope task, "CSRRCI" "CSRRCI" 4 583, 4 583 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f5a0f0_0 .var "csr", 11 0;
v00000270a2f5a2d0_0 .var "imm", 31 0;
v00000270a2f5a370_0 .var "rd", 4 0;
TD_bench.test.CSRRCI ;
    %load/vec4 v00000270a2f5a0f0_0;
    %load/vec4 v00000270a2f5a2d0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 7, 0, 3;
    %load/vec4 v00000270a2f5a370_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v00000270a2f6bc00_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000270a2f64fa0, 4, 0;
    %load/vec4 v00000270a2f6bc00_0;
    %addi 4, 0, 32;
    %store/vec4 v00000270a2f6bc00_0, 0, 32;
    %end;
S_00000270a2f5bac0 .scope task, "CSRRS" "CSRRS" 4 543, 4 543 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f593d0_0 .var "csr", 11 0;
v00000270a2f5a410_0 .var "rd", 4 0;
v00000270a2f596f0_0 .var "rs1", 4 0;
TD_bench.test.CSRRS ;
    %load/vec4 v00000270a2f593d0_0;
    %load/vec4 v00000270a2f596f0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 2, 0, 3;
    %load/vec4 v00000270a2f5a410_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v00000270a2f6bc00_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000270a2f64fa0, 4, 0;
    %load/vec4 v00000270a2f6bc00_0;
    %addi 4, 0, 32;
    %store/vec4 v00000270a2f6bc00_0, 0, 32;
    %end;
S_00000270a2f5c100 .scope task, "CSRRSI" "CSRRSI" 4 573, 4 573 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f59970_0 .var "csr", 11 0;
v00000270a2f5a550_0 .var "imm", 31 0;
v00000270a2f59650_0 .var "rd", 4 0;
TD_bench.test.CSRRSI ;
    %load/vec4 v00000270a2f59970_0;
    %load/vec4 v00000270a2f5a550_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 6, 0, 3;
    %load/vec4 v00000270a2f59650_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v00000270a2f6bc00_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000270a2f64fa0, 4, 0;
    %load/vec4 v00000270a2f6bc00_0;
    %addi 4, 0, 32;
    %store/vec4 v00000270a2f6bc00_0, 0, 32;
    %end;
S_00000270a2f5c8d0 .scope task, "CSRRW" "CSRRW" 4 533, 4 533 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f5a5f0_0 .var "csr", 11 0;
v00000270a2f5a910_0 .var "rd", 4 0;
v00000270a2f59790_0 .var "rs1", 4 0;
TD_bench.test.CSRRW ;
    %load/vec4 v00000270a2f5a5f0_0;
    %load/vec4 v00000270a2f59790_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 3;
    %load/vec4 v00000270a2f5a910_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v00000270a2f6bc00_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000270a2f64fa0, 4, 0;
    %load/vec4 v00000270a2f6bc00_0;
    %addi 4, 0, 32;
    %store/vec4 v00000270a2f6bc00_0, 0, 32;
    %end;
S_00000270a2f5bf70 .scope task, "CSRRWI" "CSRRWI" 4 563, 4 563 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f5aaf0_0 .var "csr", 11 0;
v00000270a2f5a9b0_0 .var "imm", 31 0;
v00000270a2f5acd0_0 .var "rd", 4 0;
TD_bench.test.CSRRWI ;
    %load/vec4 v00000270a2f5aaf0_0;
    %load/vec4 v00000270a2f5a9b0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 5, 0, 3;
    %load/vec4 v00000270a2f5acd0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v00000270a2f6bc00_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000270a2f64fa0, 4, 0;
    %load/vec4 v00000270a2f6bc00_0;
    %addi 4, 0, 32;
    %store/vec4 v00000270a2f6bc00_0, 0, 32;
    %end;
S_00000270a2f5c290 .scope task, "DATAB" "DATAB" 4 791, 4 791 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f5ad70_0 .var "b1", 7 0;
v00000270a2f59150_0 .var "b2", 7 0;
v00000270a2f591f0_0 .var "b3", 7 0;
v00000270a2f59290_0 .var "b4", 7 0;
TD_bench.test.DATAB ;
    %load/vec4 v00000270a2f5ad70_0;
    %load/vec4 v00000270a2f6bc00_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000270a2f64fa0, 4, 5;
    %load/vec4 v00000270a2f59150_0;
    %load/vec4 v00000270a2f6bc00_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000270a2f64fa0, 4, 5;
    %load/vec4 v00000270a2f591f0_0;
    %load/vec4 v00000270a2f6bc00_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000270a2f64fa0, 4, 5;
    %load/vec4 v00000270a2f59290_0;
    %load/vec4 v00000270a2f6bc00_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000270a2f64fa0, 4, 5;
    %load/vec4 v00000270a2f6bc00_0;
    %addi 4, 0, 32;
    %store/vec4 v00000270a2f6bc00_0, 0, 32;
    %end;
S_00000270a2f5c5b0 .scope task, "DATAW" "DATAW" 4 783, 4 783 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f59470_0 .var "w", 31 0;
TD_bench.test.DATAW ;
    %load/vec4 v00000270a2f59470_0;
    %load/vec4 v00000270a2f6bc00_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000270a2f64fa0, 4, 0;
    %load/vec4 v00000270a2f6bc00_0;
    %addi 4, 0, 32;
    %store/vec4 v00000270a2f6bc00_0, 0, 32;
    %end;
S_00000270a2f5cdf0 .scope task, "EBREAK" "EBREAK" 4 526, 4 526 0, S_00000270a2efba30;
 .timescale 0 0;
TD_bench.test.EBREAK ;
    %pushi/vec4 1048691, 0, 32;
    %load/vec4 v00000270a2f6bc00_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000270a2f64fa0, 4, 0;
    %load/vec4 v00000270a2f6bc00_0;
    %addi 4, 0, 32;
    %store/vec4 v00000270a2f6bc00_0, 0, 32;
    %end;
S_00000270a2f5df20 .scope task, "ECALL" "ECALL" 4 519, 4 519 0, S_00000270a2efba30;
 .timescale 0 0;
TD_bench.test.ECALL ;
    %pushi/vec4 115, 0, 32;
    %load/vec4 v00000270a2f6bc00_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000270a2f64fa0, 4, 0;
    %load/vec4 v00000270a2f6bc00_0;
    %addi 4, 0, 32;
    %store/vec4 v00000270a2f6bc00_0, 0, 32;
    %end;
S_00000270a2f5cf80 .scope task, "FENCE" "FENCE" 4 503, 4 503 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f5ecc0_0 .var "pred", 3 0;
v00000270a2f5fc60_0 .var "succ", 3 0;
TD_bench.test.FENCE ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v00000270a2f5ecc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000270a2f5fc60_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 5;
    %concati/vec4 0, 0, 3;
    %concati/vec4 0, 0, 5;
    %concati/vec4 115, 0, 7;
    %load/vec4 v00000270a2f6bc00_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000270a2f64fa0, 4, 0;
    %load/vec4 v00000270a2f6bc00_0;
    %addi 4, 0, 32;
    %store/vec4 v00000270a2f6bc00_0, 0, 32;
    %end;
S_00000270a2f5d5c0 .scope task, "FENCE_I" "FENCE_I" 4 512, 4 512 0, S_00000270a2efba30;
 .timescale 0 0;
TD_bench.test.FENCE_I ;
    %pushi/vec4 4211, 0, 32;
    %load/vec4 v00000270a2f6bc00_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000270a2f64fa0, 4, 0;
    %load/vec4 v00000270a2f6bc00_0;
    %addi 4, 0, 32;
    %store/vec4 v00000270a2f6bc00_0, 0, 32;
    %end;
S_00000270a2f5e0b0 .scope task, "IType" "IType" 4 160, 4 160 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f608e0_0 .var "funct3", 2 0;
v00000270a2f5fb20_0 .var "imm", 31 0;
v00000270a2f60160_0 .var "opcode", 6 0;
v00000270a2f60980_0 .var "rd", 4 0;
v00000270a2f5eea0_0 .var "rs1", 4 0;
TD_bench.test.IType ;
    %load/vec4 v00000270a2f5fb20_0;
    %parti/s 12, 0, 2;
    %load/vec4 v00000270a2f5eea0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000270a2f608e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000270a2f60980_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000270a2f60160_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000270a2f6bc00_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000270a2f64fa0, 4, 0;
    %load/vec4 v00000270a2f6bc00_0;
    %addi 4, 0, 32;
    %store/vec4 v00000270a2f6bc00_0, 0, 32;
    %end;
S_00000270a2f5e3d0 .scope task, "J" "J" 4 742, 4 742 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f5f6c0_0 .var "imm", 31 0;
TD_bench.test.J ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000270a2f603e0_0, 0, 5;
    %load/vec4 v00000270a2f5f6c0_0;
    %store/vec4 v00000270a2f5f080_0, 0, 32;
    %fork TD_bench.test.JAL, S_00000270a2f5d750;
    %join;
    %end;
S_00000270a2f5d750 .scope task, "JAL" "JAL" 4 272, 4 272 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f5f080_0 .var "imm", 31 0;
v00000270a2f603e0_0 .var "rd", 4 0;
TD_bench.test.JAL ;
    %pushi/vec4 111, 0, 7;
    %store/vec4 v00000270a2f5f4e0_0, 0, 7;
    %load/vec4 v00000270a2f603e0_0;
    %store/vec4 v00000270a2f60840_0, 0, 5;
    %load/vec4 v00000270a2f5f080_0;
    %store/vec4 v00000270a2f605c0_0, 0, 32;
    %fork TD_bench.test.JType, S_00000270a2f5d2a0;
    %join;
    %end;
S_00000270a2f5d110 .scope task, "JALR" "JALR" 4 282, 4 282 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f5ed60_0 .var "imm", 31 0;
v00000270a2f5fd00_0 .var "rd", 4 0;
v00000270a2f5fda0_0 .var "rs1", 4 0;
TD_bench.test.JALR ;
    %pushi/vec4 103, 0, 7;
    %store/vec4 v00000270a2f60160_0, 0, 7;
    %load/vec4 v00000270a2f5fd00_0;
    %store/vec4 v00000270a2f60980_0, 0, 5;
    %load/vec4 v00000270a2f5fda0_0;
    %store/vec4 v00000270a2f5eea0_0, 0, 5;
    %load/vec4 v00000270a2f5ed60_0;
    %store/vec4 v00000270a2f5fb20_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000270a2f608e0_0, 0, 3;
    %fork TD_bench.test.IType, S_00000270a2f5e0b0;
    %join;
    %end;
S_00000270a2f5d430 .scope task, "JR" "JR" 4 750, 4 750 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f5ef40_0 .var "imm", 31 0;
v00000270a2f60480_0 .var "rs1", 4 0;
TD_bench.test.JR ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000270a2f5fd00_0, 0, 5;
    %load/vec4 v00000270a2f60480_0;
    %store/vec4 v00000270a2f5fda0_0, 0, 5;
    %load/vec4 v00000270a2f5ef40_0;
    %store/vec4 v00000270a2f5ed60_0, 0, 32;
    %fork TD_bench.test.JALR, S_00000270a2f5d110;
    %join;
    %end;
S_00000270a2f5d2a0 .scope task, "JType" "JType" 4 262, 4 262 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f605c0_0 .var "imm", 31 0;
v00000270a2f5f4e0_0 .var "opcode", 6 0;
v00000270a2f60840_0 .var "rd", 4 0;
TD_bench.test.JType ;
    %load/vec4 v00000270a2f605c0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v00000270a2f605c0_0;
    %parti/s 10, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000270a2f605c0_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000270a2f605c0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000270a2f60840_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000270a2f5f4e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000270a2f6bc00_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000270a2f64fa0, 4, 0;
    %load/vec4 v00000270a2f6bc00_0;
    %addi 4, 0, 32;
    %store/vec4 v00000270a2f6bc00_0, 0, 32;
    %end;
S_00000270a2f5d8e0 .scope task, "LB" "LB" 4 401, 4 401 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f5f260_0 .var "imm", 31 0;
v00000270a2f5fee0_0 .var "rd", 4 0;
v00000270a2f5ee00_0 .var "rs1", 4 0;
TD_bench.test.LB ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000270a2f60160_0, 0, 7;
    %load/vec4 v00000270a2f5fee0_0;
    %store/vec4 v00000270a2f60980_0, 0, 5;
    %load/vec4 v00000270a2f5ee00_0;
    %store/vec4 v00000270a2f5eea0_0, 0, 5;
    %load/vec4 v00000270a2f5f260_0;
    %store/vec4 v00000270a2f5fb20_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000270a2f608e0_0, 0, 3;
    %fork TD_bench.test.IType, S_00000270a2f5e0b0;
    %join;
    %end;
S_00000270a2f5dc00 .scope task, "LBU" "LBU" 4 428, 4 428 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f5f300_0 .var "imm", 31 0;
v00000270a2f5eae0_0 .var "rd", 4 0;
v00000270a2f5f3a0_0 .var "rs1", 4 0;
TD_bench.test.LBU ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000270a2f60160_0, 0, 7;
    %load/vec4 v00000270a2f5eae0_0;
    %store/vec4 v00000270a2f60980_0, 0, 5;
    %load/vec4 v00000270a2f5f3a0_0;
    %store/vec4 v00000270a2f5eea0_0, 0, 5;
    %load/vec4 v00000270a2f5f300_0;
    %store/vec4 v00000270a2f5fb20_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000270a2f608e0_0, 0, 3;
    %fork TD_bench.test.IType, S_00000270a2f5e0b0;
    %join;
    %end;
S_00000270a2f5da70 .scope task, "LH" "LH" 4 410, 4 410 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f60660_0 .var "imm", 31 0;
v00000270a2f5fe40_0 .var "rd", 4 0;
v00000270a2f60200_0 .var "rs1", 4 0;
TD_bench.test.LH ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000270a2f60160_0, 0, 7;
    %load/vec4 v00000270a2f5fe40_0;
    %store/vec4 v00000270a2f60980_0, 0, 5;
    %load/vec4 v00000270a2f60200_0;
    %store/vec4 v00000270a2f5eea0_0, 0, 5;
    %load/vec4 v00000270a2f60660_0;
    %store/vec4 v00000270a2f5fb20_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000270a2f608e0_0, 0, 3;
    %fork TD_bench.test.IType, S_00000270a2f5e0b0;
    %join;
    %end;
S_00000270a2f5e560 .scope task, "LHU" "LHU" 4 437, 4 437 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f5f440_0 .var "imm", 31 0;
v00000270a2f60700_0 .var "rd", 4 0;
v00000270a2f5ff80_0 .var "rs1", 4 0;
TD_bench.test.LHU ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000270a2f60160_0, 0, 7;
    %load/vec4 v00000270a2f60700_0;
    %store/vec4 v00000270a2f60980_0, 0, 5;
    %load/vec4 v00000270a2f5ff80_0;
    %store/vec4 v00000270a2f5eea0_0, 0, 5;
    %load/vec4 v00000270a2f5f440_0;
    %store/vec4 v00000270a2f5fb20_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000270a2f608e0_0, 0, 3;
    %fork TD_bench.test.IType, S_00000270a2f5e0b0;
    %join;
    %end;
S_00000270a2f5e880 .scope task, "LI" "LI" 4 703, 4 703 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f60020_0 .var "imm", 31 0;
v00000270a2f5f760_0 .var "rd", 4 0;
TD_bench.test.LI ;
    %load/vec4 v00000270a2f60020_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.0, 4;
    %load/vec4 v00000270a2f5f760_0;
    %store/vec4 v00000270a2ee9ec0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000270a2ee94c0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000270a2ee8700_0, 0, 5;
    %fork TD_bench.test.ADD, S_00000270a2e82ee0;
    %join;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v00000270a2f60020_0;
    %cmpi/s 4294965248, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_38.4, 5;
    %load/vec4 v00000270a2f60020_0;
    %cmpi/s 2048, 0, 32;
    %flag_get/vec4 5;
    %and;
T_38.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v00000270a2f5f760_0;
    %store/vec4 v00000270a2ee85c0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000270a2ee87a0_0, 0, 5;
    %load/vec4 v00000270a2f60020_0;
    %store/vec4 v00000270a2ee8480_0, 0, 32;
    %fork TD_bench.test.ADDI, S_00000270a2e83070;
    %join;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v00000270a2f5f760_0;
    %store/vec4 v00000270a2f600c0_0, 0, 5;
    %load/vec4 v00000270a2f60020_0;
    %load/vec4 v00000270a2f60020_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v00000270a2f5eb80_0, 0, 32;
    %fork TD_bench.test.LUI, S_00000270a2f5cad0;
    %join;
    %load/vec4 v00000270a2f60020_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_38.5, 4;
    %load/vec4 v00000270a2f5f760_0;
    %store/vec4 v00000270a2ee85c0_0, 0, 5;
    %load/vec4 v00000270a2f5f760_0;
    %store/vec4 v00000270a2ee87a0_0, 0, 5;
    %load/vec4 v00000270a2f60020_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %store/vec4 v00000270a2ee8480_0, 0, 32;
    %fork TD_bench.test.ADDI, S_00000270a2e83070;
    %join;
T_38.5 ;
T_38.3 ;
T_38.1 ;
    %end;
S_00000270a2f5cad0 .scope task, "LUI" "LUI" 4 379, 4 379 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f5eb80_0 .var "imm", 31 0;
v00000270a2f600c0_0 .var "rd", 4 0;
TD_bench.test.LUI ;
    %pushi/vec4 55, 0, 7;
    %store/vec4 v00000270a2f65040_0, 0, 7;
    %load/vec4 v00000270a2f600c0_0;
    %store/vec4 v00000270a2f66440_0, 0, 5;
    %load/vec4 v00000270a2f5eb80_0;
    %store/vec4 v00000270a2f66120_0, 0, 32;
    %fork TD_bench.test.UType, S_00000270a2f66d30;
    %join;
    %end;
S_00000270a2f5dd90 .scope task, "LW" "LW" 4 419, 4 419 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f5f580_0 .var "imm", 31 0;
v00000270a2f602a0_0 .var "rd", 4 0;
v00000270a2f5efe0_0 .var "rs1", 4 0;
TD_bench.test.LW ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000270a2f60160_0, 0, 7;
    %load/vec4 v00000270a2f602a0_0;
    %store/vec4 v00000270a2f60980_0, 0, 5;
    %load/vec4 v00000270a2f5efe0_0;
    %store/vec4 v00000270a2f5eea0_0, 0, 5;
    %load/vec4 v00000270a2f5f580_0;
    %store/vec4 v00000270a2f5fb20_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000270a2f608e0_0, 0, 3;
    %fork TD_bench.test.IType, S_00000270a2f5e0b0;
    %join;
    %end;
S_00000270a2f5e240 .scope task, "Label" "Label" 4 606, 4 606 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f5ec20_0 .var/i "L", 31 0;
TD_bench.test.Label ;
    %end;
S_00000270a2f5e6f0 .scope function.vec4.s32, "LabelRef" "LabelRef" 4 623, 4 623 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f5fbc0_0 .var/i "L", 31 0;
; Variable LabelRef is vec4 return value of scope S_00000270a2f5e6f0
TD_bench.test.LabelRef ;
    %load/vec4 v00000270a2f5fbc0_0;
    %load/vec4 v00000270a2f6bc00_0;
    %sub;
    %ret/vec4 0, 0, 32;  Assign to LabelRef (store_vec4_to_lval)
    %end;
S_00000270a2f5cc60 .scope task, "MV" "MV" 4 734, 4 734 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f5f120_0 .var "rd", 4 0;
v00000270a2f5f1c0_0 .var "rs1", 4 0;
TD_bench.test.MV ;
    %load/vec4 v00000270a2f5f120_0;
    %store/vec4 v00000270a2ee9ec0_0, 0, 5;
    %load/vec4 v00000270a2f5f1c0_0;
    %store/vec4 v00000270a2ee94c0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000270a2ee8700_0, 0, 5;
    %fork TD_bench.test.ADD, S_00000270a2e82ee0;
    %join;
    %end;
S_00000270a2f61020 .scope task, "NOP" "NOP" 4 692, 4 692 0, S_00000270a2efba30;
 .timescale 0 0;
TD_bench.test.NOP ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000270a2ee9ec0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000270a2ee94c0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000270a2ee8700_0, 0, 5;
    %fork TD_bench.test.ADD, S_00000270a2e82ee0;
    %join;
    %end;
S_00000270a2f61b10 .scope task, "OR" "OR" 4 139, 4 139 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f5f620_0 .var "rd", 4 0;
v00000270a2f5f800_0 .var "rs1", 4 0;
v00000270a2f5f940_0 .var "rs2", 4 0;
TD_bench.test.OR ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000270a2f637b0_0, 0, 7;
    %load/vec4 v00000270a2f5f620_0;
    %store/vec4 v00000270a2f63e90_0, 0, 5;
    %load/vec4 v00000270a2f5f800_0;
    %store/vec4 v00000270a2f630d0_0, 0, 5;
    %load/vec4 v00000270a2f5f940_0;
    %store/vec4 v00000270a2f649d0_0, 0, 5;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000270a2f60340_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000270a2f60520_0, 0, 7;
    %fork TD_bench.test.RType, S_00000270a2f614d0;
    %join;
    %end;
S_00000270a2f617f0 .scope task, "ORI" "ORI" 4 208, 4 208 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f5f8a0_0 .var "imm", 31 0;
v00000270a2f5f9e0_0 .var "rd", 4 0;
v00000270a2f5fa80_0 .var "rs1", 4 0;
TD_bench.test.ORI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000270a2f60160_0, 0, 7;
    %load/vec4 v00000270a2f5f9e0_0;
    %store/vec4 v00000270a2f60980_0, 0, 5;
    %load/vec4 v00000270a2f5fa80_0;
    %store/vec4 v00000270a2f5eea0_0, 0, 5;
    %load/vec4 v00000270a2f5f8a0_0;
    %store/vec4 v00000270a2f5fb20_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000270a2f608e0_0, 0, 3;
    %fork TD_bench.test.IType, S_00000270a2f5e0b0;
    %join;
    %end;
S_00000270a2f61660 .scope task, "RET" "RET" 4 728, 4 728 0, S_00000270a2efba30;
 .timescale 0 0;
TD_bench.test.RET ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000270a2f5fd00_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000270a2f5fda0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000270a2f5ed60_0, 0, 32;
    %fork TD_bench.test.JALR, S_00000270a2f5d110;
    %join;
    %end;
S_00000270a2f614d0 .scope task, "RType" "RType" 4 70, 4 70 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f60340_0 .var "funct3", 2 0;
v00000270a2f60520_0 .var "funct7", 6 0;
v00000270a2f637b0_0 .var "opcode", 6 0;
v00000270a2f63e90_0 .var "rd", 4 0;
v00000270a2f630d0_0 .var "rs1", 4 0;
v00000270a2f649d0_0 .var "rs2", 4 0;
TD_bench.test.RType ;
    %load/vec4 v00000270a2f60520_0;
    %load/vec4 v00000270a2f649d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000270a2f630d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000270a2f60340_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000270a2f63e90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000270a2f637b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000270a2f6bc00_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000270a2f64fa0, 4, 0;
    %load/vec4 v00000270a2f6bc00_0;
    %addi 4, 0, 32;
    %store/vec4 v00000270a2f6bc00_0, 0, 32;
    %end;
S_00000270a2f61980 .scope task, "SB" "SB" 4 470, 4 470 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f63210_0 .var "imm", 31 0;
v00000270a2f63f30_0 .var "rs1", 4 0;
v00000270a2f635d0_0 .var "rs2", 4 0;
TD_bench.test.SB ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v00000270a2f647f0_0, 0, 7;
    %load/vec4 v00000270a2f635d0_0;
    %store/vec4 v00000270a2f63cb0_0, 0, 5;
    %load/vec4 v00000270a2f63f30_0;
    %store/vec4 v00000270a2f64890_0, 0, 5;
    %load/vec4 v00000270a2f63210_0;
    %store/vec4 v00000270a2f62db0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000270a2f63ad0_0, 0, 3;
    %fork TD_bench.test.SType, S_00000270a2f62790;
    %join;
    %end;
S_00000270a2f61fc0 .scope task, "SH" "SH" 4 479, 4 479 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f63fd0_0 .var "imm", 31 0;
v00000270a2f63030_0 .var "rs1", 4 0;
v00000270a2f632b0_0 .var "rs2", 4 0;
TD_bench.test.SH ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v00000270a2f647f0_0, 0, 7;
    %load/vec4 v00000270a2f632b0_0;
    %store/vec4 v00000270a2f63cb0_0, 0, 5;
    %load/vec4 v00000270a2f63030_0;
    %store/vec4 v00000270a2f64890_0, 0, 5;
    %load/vec4 v00000270a2f63fd0_0;
    %store/vec4 v00000270a2f62db0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000270a2f63ad0_0, 0, 3;
    %fork TD_bench.test.SType, S_00000270a2f62790;
    %join;
    %end;
S_00000270a2f611b0 .scope task, "SLL" "SLL" 4 97, 4 97 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f63170_0 .var "rd", 4 0;
v00000270a2f644d0_0 .var "rs1", 4 0;
v00000270a2f642f0_0 .var "rs2", 4 0;
TD_bench.test.SLL ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000270a2f637b0_0, 0, 7;
    %load/vec4 v00000270a2f63170_0;
    %store/vec4 v00000270a2f63e90_0, 0, 5;
    %load/vec4 v00000270a2f644d0_0;
    %store/vec4 v00000270a2f630d0_0, 0, 5;
    %load/vec4 v00000270a2f642f0_0;
    %store/vec4 v00000270a2f649d0_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000270a2f60340_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000270a2f60520_0, 0, 7;
    %fork TD_bench.test.RType, S_00000270a2f614d0;
    %join;
    %end;
S_00000270a2f62ab0 .scope task, "SLLI" "SLLI" 4 229, 4 229 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f63350_0 .var "imm", 31 0;
v00000270a2f63490_0 .var "rd", 4 0;
v00000270a2f633f0_0 .var "rs1", 4 0;
TD_bench.test.SLLI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000270a2f637b0_0, 0, 7;
    %load/vec4 v00000270a2f63490_0;
    %store/vec4 v00000270a2f63e90_0, 0, 5;
    %load/vec4 v00000270a2f633f0_0;
    %store/vec4 v00000270a2f630d0_0, 0, 5;
    %load/vec4 v00000270a2f63350_0;
    %parti/s 5, 0, 2;
    %store/vec4 v00000270a2f649d0_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000270a2f60340_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000270a2f60520_0, 0, 7;
    %fork TD_bench.test.RType, S_00000270a2f614d0;
    %join;
    %end;
S_00000270a2f61ca0 .scope task, "SLT" "SLT" 4 104, 4 104 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f63df0_0 .var "rd", 4 0;
v00000270a2f63530_0 .var "rs1", 4 0;
v00000270a2f64610_0 .var "rs2", 4 0;
TD_bench.test.SLT ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000270a2f637b0_0, 0, 7;
    %load/vec4 v00000270a2f63df0_0;
    %store/vec4 v00000270a2f63e90_0, 0, 5;
    %load/vec4 v00000270a2f63530_0;
    %store/vec4 v00000270a2f630d0_0, 0, 5;
    %load/vec4 v00000270a2f64610_0;
    %store/vec4 v00000270a2f649d0_0, 0, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000270a2f60340_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000270a2f60520_0, 0, 7;
    %fork TD_bench.test.RType, S_00000270a2f614d0;
    %join;
    %end;
S_00000270a2f61340 .scope task, "SLTI" "SLTI" 4 181, 4 181 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f62ef0_0 .var "imm", 31 0;
v00000270a2f64070_0 .var "rd", 4 0;
v00000270a2f64110_0 .var "rs1", 4 0;
TD_bench.test.SLTI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000270a2f60160_0, 0, 7;
    %load/vec4 v00000270a2f64070_0;
    %store/vec4 v00000270a2f60980_0, 0, 5;
    %load/vec4 v00000270a2f64110_0;
    %store/vec4 v00000270a2f5eea0_0, 0, 5;
    %load/vec4 v00000270a2f62ef0_0;
    %store/vec4 v00000270a2f5fb20_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000270a2f608e0_0, 0, 3;
    %fork TD_bench.test.IType, S_00000270a2f5e0b0;
    %join;
    %end;
S_00000270a2f61e30 .scope task, "SLTIU" "SLTIU" 4 190, 4 190 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f63670_0 .var "imm", 31 0;
v00000270a2f646b0_0 .var "rd", 4 0;
v00000270a2f63710_0 .var "rs1", 4 0;
TD_bench.test.SLTIU ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000270a2f60160_0, 0, 7;
    %load/vec4 v00000270a2f646b0_0;
    %store/vec4 v00000270a2f60980_0, 0, 5;
    %load/vec4 v00000270a2f63710_0;
    %store/vec4 v00000270a2f5eea0_0, 0, 5;
    %load/vec4 v00000270a2f63670_0;
    %store/vec4 v00000270a2f5fb20_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000270a2f608e0_0, 0, 3;
    %fork TD_bench.test.IType, S_00000270a2f5e0b0;
    %join;
    %end;
S_00000270a2f60d00 .scope task, "SLTU" "SLTU" 4 111, 4 111 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f63850_0 .var "rd", 4 0;
v00000270a2f64a70_0 .var "rs1", 4 0;
v00000270a2f638f0_0 .var "rs2", 4 0;
TD_bench.test.SLTU ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000270a2f637b0_0, 0, 7;
    %load/vec4 v00000270a2f63850_0;
    %store/vec4 v00000270a2f63e90_0, 0, 5;
    %load/vec4 v00000270a2f64a70_0;
    %store/vec4 v00000270a2f630d0_0, 0, 5;
    %load/vec4 v00000270a2f638f0_0;
    %store/vec4 v00000270a2f649d0_0, 0, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000270a2f60340_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000270a2f60520_0, 0, 7;
    %fork TD_bench.test.RType, S_00000270a2f614d0;
    %join;
    %end;
S_00000270a2f62150 .scope task, "SRA" "SRA" 4 132, 4 132 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f641b0_0 .var "rd", 4 0;
v00000270a2f62f90_0 .var "rs1", 4 0;
v00000270a2f64250_0 .var "rs2", 4 0;
TD_bench.test.SRA ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000270a2f637b0_0, 0, 7;
    %load/vec4 v00000270a2f641b0_0;
    %store/vec4 v00000270a2f63e90_0, 0, 5;
    %load/vec4 v00000270a2f62f90_0;
    %store/vec4 v00000270a2f630d0_0, 0, 5;
    %load/vec4 v00000270a2f64250_0;
    %store/vec4 v00000270a2f649d0_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000270a2f60340_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v00000270a2f60520_0, 0, 7;
    %fork TD_bench.test.RType, S_00000270a2f614d0;
    %join;
    %end;
S_00000270a2f60e90 .scope task, "SRAI" "SRAI" 4 247, 4 247 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f62d10_0 .var "imm", 31 0;
v00000270a2f63990_0 .var "rd", 4 0;
v00000270a2f63a30_0 .var "rs1", 4 0;
TD_bench.test.SRAI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000270a2f637b0_0, 0, 7;
    %load/vec4 v00000270a2f63990_0;
    %store/vec4 v00000270a2f63e90_0, 0, 5;
    %load/vec4 v00000270a2f63a30_0;
    %store/vec4 v00000270a2f630d0_0, 0, 5;
    %load/vec4 v00000270a2f62d10_0;
    %parti/s 5, 0, 2;
    %store/vec4 v00000270a2f649d0_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000270a2f60340_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v00000270a2f60520_0, 0, 7;
    %fork TD_bench.test.RType, S_00000270a2f614d0;
    %join;
    %end;
S_00000270a2f62470 .scope task, "SRL" "SRL" 4 125, 4 125 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f64390_0 .var "rd", 4 0;
v00000270a2f64430_0 .var "rs1", 4 0;
v00000270a2f64750_0 .var "rs2", 4 0;
TD_bench.test.SRL ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000270a2f637b0_0, 0, 7;
    %load/vec4 v00000270a2f64390_0;
    %store/vec4 v00000270a2f63e90_0, 0, 5;
    %load/vec4 v00000270a2f64430_0;
    %store/vec4 v00000270a2f630d0_0, 0, 5;
    %load/vec4 v00000270a2f64750_0;
    %store/vec4 v00000270a2f649d0_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000270a2f60340_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000270a2f60520_0, 0, 7;
    %fork TD_bench.test.RType, S_00000270a2f614d0;
    %join;
    %end;
S_00000270a2f622e0 .scope task, "SRLI" "SRLI" 4 238, 4 238 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f64930_0 .var "imm", 31 0;
v00000270a2f64570_0 .var "rd", 4 0;
v00000270a2f64bb0_0 .var "rs1", 4 0;
TD_bench.test.SRLI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000270a2f637b0_0, 0, 7;
    %load/vec4 v00000270a2f64570_0;
    %store/vec4 v00000270a2f63e90_0, 0, 5;
    %load/vec4 v00000270a2f64bb0_0;
    %store/vec4 v00000270a2f630d0_0, 0, 5;
    %load/vec4 v00000270a2f64930_0;
    %parti/s 5, 0, 2;
    %store/vec4 v00000270a2f649d0_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000270a2f60340_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000270a2f60520_0, 0, 7;
    %fork TD_bench.test.RType, S_00000270a2f614d0;
    %join;
    %end;
S_00000270a2f62790 .scope task, "SType" "SType" 4 452, 4 452 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f63ad0_0 .var "funct3", 2 0;
v00000270a2f62db0_0 .var "imm", 31 0;
v00000270a2f647f0_0 .var "opcode", 6 0;
v00000270a2f63cb0_0 .var "rs1", 4 0;
v00000270a2f64890_0 .var "rs2", 4 0;
TD_bench.test.SType ;
    %load/vec4 v00000270a2f62db0_0;
    %parti/s 7, 5, 4;
    %load/vec4 v00000270a2f64890_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000270a2f63cb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000270a2f63ad0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000270a2f62db0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000270a2f647f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000270a2f6bc00_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000270a2f64fa0, 4, 0;
    %load/vec4 v00000270a2f6bc00_0;
    %addi 4, 0, 32;
    %store/vec4 v00000270a2f6bc00_0, 0, 32;
    %end;
S_00000270a2f62600 .scope task, "SUB" "SUB" 4 90, 4 90 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f63b70_0 .var "rd", 4 0;
v00000270a2f63c10_0 .var "rs1", 4 0;
v00000270a2f63d50_0 .var "rs2", 4 0;
TD_bench.test.SUB ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000270a2f637b0_0, 0, 7;
    %load/vec4 v00000270a2f63b70_0;
    %store/vec4 v00000270a2f63e90_0, 0, 5;
    %load/vec4 v00000270a2f63c10_0;
    %store/vec4 v00000270a2f630d0_0, 0, 5;
    %load/vec4 v00000270a2f63d50_0;
    %store/vec4 v00000270a2f649d0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000270a2f60340_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v00000270a2f60520_0, 0, 7;
    %fork TD_bench.test.RType, S_00000270a2f614d0;
    %join;
    %end;
S_00000270a2f62920 .scope task, "SW" "SW" 4 488, 4 488 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f62e50_0 .var "imm", 31 0;
v00000270a2f64b10_0 .var "rs1", 4 0;
v00000270a2f66260_0 .var "rs2", 4 0;
TD_bench.test.SW ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v00000270a2f647f0_0, 0, 7;
    %load/vec4 v00000270a2f66260_0;
    %store/vec4 v00000270a2f63cb0_0, 0, 5;
    %load/vec4 v00000270a2f64b10_0;
    %store/vec4 v00000270a2f64890_0, 0, 5;
    %load/vec4 v00000270a2f62e50_0;
    %store/vec4 v00000270a2f62db0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000270a2f63ad0_0, 0, 3;
    %fork TD_bench.test.SType, S_00000270a2f62790;
    %join;
    %end;
S_00000270a2f66d30 .scope task, "UType" "UType" 4 369, 4 369 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f66120_0 .var "imm", 31 0;
v00000270a2f65040_0 .var "opcode", 6 0;
v00000270a2f66440_0 .var "rd", 4 0;
TD_bench.test.UType ;
    %load/vec4 v00000270a2f66120_0;
    %parti/s 20, 12, 5;
    %load/vec4 v00000270a2f66440_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000270a2f65040_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000270a2f6bc00_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000270a2f64fa0, 4, 0;
    %load/vec4 v00000270a2f6bc00_0;
    %addi 4, 0, 32;
    %store/vec4 v00000270a2f6bc00_0, 0, 32;
    %end;
S_00000270a2f68180 .scope task, "XOR" "XOR" 4 118, 4 118 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f65400_0 .var "rd", 4 0;
v00000270a2f655e0_0 .var "rs1", 4 0;
v00000270a2f66a80_0 .var "rs2", 4 0;
TD_bench.test.XOR ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000270a2f637b0_0, 0, 7;
    %load/vec4 v00000270a2f65400_0;
    %store/vec4 v00000270a2f63e90_0, 0, 5;
    %load/vec4 v00000270a2f655e0_0;
    %store/vec4 v00000270a2f630d0_0, 0, 5;
    %load/vec4 v00000270a2f66a80_0;
    %store/vec4 v00000270a2f649d0_0, 0, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000270a2f60340_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000270a2f60520_0, 0, 7;
    %fork TD_bench.test.RType, S_00000270a2f614d0;
    %join;
    %end;
S_00000270a2f684a0 .scope task, "XORI" "XORI" 4 199, 4 199 0, S_00000270a2efba30;
 .timescale 0 0;
v00000270a2f65a40_0 .var "imm", 31 0;
v00000270a2f66300_0 .var "rd", 4 0;
v00000270a2f65680_0 .var "rs1", 4 0;
TD_bench.test.XORI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000270a2f60160_0, 0, 7;
    %load/vec4 v00000270a2f66300_0;
    %store/vec4 v00000270a2f60980_0, 0, 5;
    %load/vec4 v00000270a2f65680_0;
    %store/vec4 v00000270a2f5eea0_0, 0, 5;
    %load/vec4 v00000270a2f65a40_0;
    %store/vec4 v00000270a2f5fb20_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000270a2f608e0_0, 0, 3;
    %fork TD_bench.test.IType, S_00000270a2f5e0b0;
    %join;
    %end;
S_00000270a2f67cd0 .scope module, "bank" "registerBanks" 3 93, 3 235 0, S_00000270a2efba30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 1 "registerType";
    .port_info 5 /INPUT 1 "writeEnable";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "rs1Data";
    .port_info 8 /OUTPUT 32 "rs2Data";
v00000270a2f657c0_0 .net "CLK", 0 0, L_00000270a2f6b160;  alias, 1 drivers
v00000270a2f65360_0 .var/i "i", 31 0;
v00000270a2f65fe0 .array "integerRegisters", 31 0, 31 0;
v00000270a2f661c0_0 .net "rd", 4 0, L_00000270a2fc7d70;  alias, 1 drivers
L_00000270a2f6e6b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000270a2f65b80_0 .net "registerType", 0 0, L_00000270a2f6e6b0;  1 drivers
v00000270a2f64dc0_0 .net "rs1", 4 0, L_00000270a2fc8270;  alias, 1 drivers
v00000270a2f66760_0 .net "rs1Data", 31 0, v00000270a2f654a0_0;  alias, 1 drivers
v00000270a2f654a0_0 .var "rs1Out", 31 0;
v00000270a2f663a0_0 .net "rs2", 4 0, L_00000270a2fc70f0;  alias, 1 drivers
v00000270a2f66bc0_0 .net "rs2Data", 31 0, v00000270a2f66080_0;  alias, 1 drivers
v00000270a2f66080_0 .var "rs2Out", 31 0;
v00000270a2f664e0_0 .net8 "writeData", 31 0, RS_00000270a2f02558;  alias, 2 drivers
v00000270a2f65540_0 .net "writeEnable", 0 0, L_00000270a2efc190;  alias, 1 drivers
E_00000270a2ee1180 .event posedge, v00000270a2ee83e0_0;
S_00000270a2f68310 .scope module, "compute" "ALU" 3 105, 3 168 0, S_00000270a2efba30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ALU";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 32 "value1";
    .port_info 4 /INPUT 32 "value2";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 7 "funct7";
    .port_info 7 /OUTPUT 32 "ALUresult";
    .port_info 8 /OUTPUT 1 "takeBranch";
v00000270a2f65900_0 .net "ALU", 0 0, L_00000270a2fc6ab0;  alias, 1 drivers
v00000270a2f65cc0_0 .net8 "ALUresult", 31 0, RS_00000270a2f02558;  alias, 2 drivers
v00000270a2f666c0_0 .var "branch", 0 0;
v00000270a2f65d60_0 .net "funct3", 2 0, L_00000270a2fc6d30;  alias, 1 drivers
v00000270a2f65860_0 .net "funct7", 6 0, L_00000270a2fc8310;  alias, 1 drivers
v00000270a2f659a0_0 .var "result", 31 0;
v00000270a2f66580_0 .net "rs1", 4 0, L_00000270a2fc8270;  alias, 1 drivers
v00000270a2f66b20_0 .net "rs2", 4 0, L_00000270a2fc70f0;  alias, 1 drivers
v00000270a2f64d20_0 .net "takeBranch", 0 0, v00000270a2f666c0_0;  alias, 1 drivers
v00000270a2f65ae0_0 .net "value1", 31 0, L_00000270a2efd070;  alias, 1 drivers
v00000270a2f65e00_0 .net "value2", 31 0, L_00000270a2f6c9c0;  alias, 1 drivers
E_00000270a2ee1640 .event anyedge, v00000270a2f65d60_0, v00000270a2f65ae0_0, v00000270a2f65e00_0;
E_00000270a2ee0b80/0 .event anyedge, v00000270a2f65d60_0, v00000270a2f65900_0, v00000270a2f65860_0, v00000270a2f65ae0_0;
E_00000270a2ee0b80/1 .event anyedge, v00000270a2f65e00_0, v00000270a2f663a0_0;
E_00000270a2ee0b80 .event/or E_00000270a2ee0b80/0, E_00000270a2ee0b80/1;
S_00000270a2f67370 .scope task, "endASM" "endASM" 4 636, 4 636 0, S_00000270a2efba30;
 .timescale 0 0;
TD_bench.test.endASM ;
    %end;
    .scope S_00000270a2efb8a0;
T_68 ;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v00000270a2ee9e20_0, 0, 19;
    %end;
    .thread T_68;
    .scope S_00000270a2efb8a0;
T_69 ;
    %wait E_00000270a2ee14c0;
    %load/vec4 v00000270a2ee9e20_0;
    %addi 1, 0, 19;
    %assign/vec4 v00000270a2ee9e20_0, 0;
    %jmp T_69;
    .thread T_69;
    .scope S_00000270a2f67cd0;
T_70 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000270a2f654a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000270a2f66080_0, 0, 32;
    %end;
    .thread T_70;
    .scope S_00000270a2f67cd0;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000270a2f65360_0, 0, 32;
T_71.0 ;
    %load/vec4 v00000270a2f65360_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000270a2f65360_0;
    %store/vec4a v00000270a2f65fe0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000270a2f65360_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000270a2f65360_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_00000270a2f67cd0;
T_72 ;
    %wait E_00000270a2ee1180;
    %load/vec4 v00000270a2f65b80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_72.0, 4;
    %load/vec4 v00000270a2f65540_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_72.4, 9;
    %load/vec4 v00000270a2f661c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v00000270a2f664e0_0;
    %load/vec4 v00000270a2f661c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270a2f65fe0, 0, 4;
    %vpi_call 3 265 "$display", "%b", v00000270a2f664e0_0 {0 0 0};
T_72.2 ;
    %load/vec4 v00000270a2f64dc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000270a2f65fe0, 4;
    %assign/vec4 v00000270a2f654a0_0, 0;
    %load/vec4 v00000270a2f663a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000270a2f65fe0, 4;
    %assign/vec4 v00000270a2f66080_0, 0;
T_72.0 ;
    %jmp T_72;
    .thread T_72;
    .scope S_00000270a2f68310;
T_73 ;
    %wait E_00000270a2ee0b80;
    %load/vec4 v00000270a2f65d60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_73.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_73.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_73.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_73.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_73.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_73.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_73.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_73.7, 6;
    %jmp T_73.8;
T_73.0 ;
    %load/vec4 v00000270a2f65900_0;
    %load/vec4 v00000270a2f65860_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_73.9, 8;
    %load/vec4 v00000270a2f65ae0_0;
    %load/vec4 v00000270a2f65e00_0;
    %sub;
    %jmp/1 T_73.10, 8;
T_73.9 ; End of true expr.
    %load/vec4 v00000270a2f65ae0_0;
    %load/vec4 v00000270a2f65e00_0;
    %add;
    %jmp/0 T_73.10, 8;
 ; End of false expr.
    %blend;
T_73.10;
    %store/vec4 v00000270a2f659a0_0, 0, 32;
    %jmp T_73.8;
T_73.1 ;
    %load/vec4 v00000270a2f65ae0_0;
    %ix/getv 4, v00000270a2f66b20_0;
    %shiftl 4;
    %store/vec4 v00000270a2f659a0_0, 0, 32;
    %jmp T_73.8;
T_73.2 ;
    %load/vec4 v00000270a2f65ae0_0;
    %load/vec4 v00000270a2f65e00_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v00000270a2f659a0_0, 0, 32;
    %jmp T_73.8;
T_73.3 ;
    %load/vec4 v00000270a2f65ae0_0;
    %load/vec4 v00000270a2f65e00_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v00000270a2f659a0_0, 0, 32;
    %jmp T_73.8;
T_73.4 ;
    %load/vec4 v00000270a2f65ae0_0;
    %load/vec4 v00000270a2f65e00_0;
    %xor;
    %store/vec4 v00000270a2f659a0_0, 0, 32;
    %jmp T_73.8;
T_73.5 ;
    %load/vec4 v00000270a2f65860_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_73.11, 4;
    %load/vec4 v00000270a2f65ae0_0;
    %ix/getv 4, v00000270a2f66b20_0;
    %shiftr/s 4;
    %store/vec4 v00000270a2f659a0_0, 0, 32;
    %jmp T_73.12;
T_73.11 ;
    %load/vec4 v00000270a2f65ae0_0;
    %ix/getv 4, v00000270a2f66b20_0;
    %shiftr 4;
    %store/vec4 v00000270a2f659a0_0, 0, 32;
T_73.12 ;
    %jmp T_73.8;
T_73.6 ;
    %load/vec4 v00000270a2f65ae0_0;
    %load/vec4 v00000270a2f65e00_0;
    %or;
    %store/vec4 v00000270a2f659a0_0, 0, 32;
    %jmp T_73.8;
T_73.7 ;
    %load/vec4 v00000270a2f65ae0_0;
    %load/vec4 v00000270a2f65e00_0;
    %and;
    %store/vec4 v00000270a2f659a0_0, 0, 32;
    %jmp T_73.8;
T_73.8 ;
    %pop/vec4 1;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_00000270a2f68310;
T_74 ;
    %wait E_00000270a2ee1640;
    %load/vec4 v00000270a2f65d60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_74.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_74.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_74.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_74.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_74.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_74.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270a2f666c0_0, 0, 1;
    %jmp T_74.7;
T_74.0 ;
    %load/vec4 v00000270a2f65ae0_0;
    %load/vec4 v00000270a2f65e00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v00000270a2f666c0_0, 0, 1;
    %jmp T_74.7;
T_74.1 ;
    %load/vec4 v00000270a2f65ae0_0;
    %load/vec4 v00000270a2f65e00_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v00000270a2f666c0_0, 0, 1;
    %jmp T_74.7;
T_74.2 ;
    %load/vec4 v00000270a2f65ae0_0;
    %load/vec4 v00000270a2f65e00_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v00000270a2f666c0_0, 0, 1;
    %jmp T_74.7;
T_74.3 ;
    %load/vec4 v00000270a2f65e00_0;
    %load/vec4 v00000270a2f65ae0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v00000270a2f666c0_0, 0, 1;
    %jmp T_74.7;
T_74.4 ;
    %load/vec4 v00000270a2f65ae0_0;
    %load/vec4 v00000270a2f65e00_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v00000270a2f666c0_0, 0, 1;
    %jmp T_74.7;
T_74.5 ;
    %load/vec4 v00000270a2f65e00_0;
    %load/vec4 v00000270a2f65ae0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v00000270a2f666c0_0, 0, 1;
    %jmp T_74.7;
T_74.7 ;
    %pop/vec4 1;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_00000270a2efba30;
T_75 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000270a2f65180_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000270a2f64e60_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000270a2f6bde0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000270a2f6ba20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000270a2f66800_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v00000270a2f650e0_0, 0, 32;
    %end;
    .thread T_75;
    .scope S_00000270a2efba30;
T_76 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000270a2f6bc00_0, 0, 32;
    %end;
    .thread T_76;
    .scope S_00000270a2efba30;
T_77 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000270a2ee9ec0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000270a2ee94c0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000270a2ee8700_0, 0, 5;
    %fork TD_bench.test.ADD, S_00000270a2e82ee0;
    %join;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v00000270a2ee85c0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000270a2ee87a0_0, 0, 5;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v00000270a2ee8480_0, 0, 32;
    %fork TD_bench.test.ADDI, S_00000270a2e83070;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000270a2ee85c0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000270a2ee87a0_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000270a2ee8480_0, 0, 32;
    %fork TD_bench.test.ADDI, S_00000270a2e83070;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000270a2f59bf0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v00000270a2f5a050_0, 0, 5;
    %load/vec4 v00000270a2f650e0_0;
    %store/vec4 v00000270a2f5fbc0_0, 0, 32;
    %callf/vec4 TD_bench.test.LabelRef, S_00000270a2f5e6f0;
    %store/vec4 v00000270a2f5a730_0, 0, 32;
    %fork TD_bench.test.BNE, S_00000270a2f5b750;
    %join;
    %fork TD_bench.test.EBREAK, S_00000270a2f5cdf0;
    %join;
    %fork TD_bench.test.endASM, S_00000270a2f67370;
    %join;
    %end;
    .thread T_77;
    .scope S_00000270a2efba30;
T_78 ;
    %wait E_00000270a2ee1180;
    %load/vec4 v00000270a2f6bde0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_78.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_78.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_78.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_78.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_78.4, 6;
    %jmp T_78.5;
T_78.0 ;
    %load/vec4 v00000270a2f65180_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v00000270a2f64fa0, 4;
    %assign/vec4 v00000270a2f6ba20_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000270a2f6bde0_0, 0;
    %jmp T_78.5;
T_78.1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000270a2f6bde0_0, 0;
    %jmp T_78.5;
T_78.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000270a2f6bde0_0, 0;
    %jmp T_78.5;
T_78.3 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000270a2f6bde0_0, 0;
    %jmp T_78.5;
T_78.4 ;
    %load/vec4 v00000270a2f6cce0_0;
    %assign/vec4 v00000270a2f65180_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000270a2f6bde0_0, 0;
    %jmp T_78.5;
T_78.5 ;
    %pop/vec4 1;
    %jmp T_78;
    .thread T_78;
    .scope S_00000270a2efba30;
T_79 ;
    %wait E_00000270a2ee1180;
    %vpi_call 3 149 "$display", "PC=%0d", v00000270a2f65180_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v00000270a2f65c20_0;
    %cmp/u;
    %jmp/1 T_79.0, 6;
    %dup/vec4;
    %load/vec4 v00000270a2f66620_0;
    %cmp/u;
    %jmp/1 T_79.1, 6;
    %dup/vec4;
    %load/vec4 v00000270a2f6b660_0;
    %cmp/u;
    %jmp/1 T_79.2, 6;
    %dup/vec4;
    %load/vec4 v00000270a2f66940_0;
    %cmp/u;
    %jmp/1 T_79.3, 6;
    %dup/vec4;
    %load/vec4 v00000270a2f65f40_0;
    %cmp/u;
    %jmp/1 T_79.4, 6;
    %dup/vec4;
    %load/vec4 v00000270a2f65ea0_0;
    %cmp/u;
    %jmp/1 T_79.5, 6;
    %dup/vec4;
    %load/vec4 v00000270a2f64f00_0;
    %cmp/u;
    %jmp/1 T_79.6, 6;
    %dup/vec4;
    %load/vec4 v00000270a2f6b200_0;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %load/vec4 v00000270a2f6cec0_0;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %load/vec4 v00000270a2f6be80_0;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %load/vec4 v00000270a2f6b700_0;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %jmp T_79.11;
T_79.0 ;
    %vpi_call 3 151 "$display", "ALUreg rd=%d rs1=%d rs2=%d funct3=%b", v00000270a2f6d000_0, v00000270a2f6c1a0_0, v00000270a2f6bca0_0, v00000270a2f6c4c0_0 {0 0 0};
    %jmp T_79.11;
T_79.1 ;
    %vpi_call 3 152 "$display", "ALUimm rd=%d rs1=%d imm=%0d funct3=%b", v00000270a2f6d000_0, v00000270a2f6c1a0_0, v00000270a2f6bb60_0, v00000270a2f6c4c0_0 {0 0 0};
    %jmp T_79.11;
T_79.2 ;
    %vpi_call 3 153 "$display", "BRANCH" {0 0 0};
    %jmp T_79.11;
T_79.3 ;
    %vpi_call 3 154 "$display", "JAL" {0 0 0};
    %jmp T_79.11;
T_79.4 ;
    %vpi_call 3 155 "$display", "JALR" {0 0 0};
    %jmp T_79.11;
T_79.5 ;
    %vpi_call 3 156 "$display", "AUIPC" {0 0 0};
    %jmp T_79.11;
T_79.6 ;
    %vpi_call 3 157 "$display", "LUI" {0 0 0};
    %jmp T_79.11;
T_79.7 ;
    %vpi_call 3 158 "$display", "LOAD" {0 0 0};
    %jmp T_79.11;
T_79.8 ;
    %vpi_call 3 159 "$display", "STORE" {0 0 0};
    %jmp T_79.11;
T_79.9 ;
    %vpi_call 3 160 "$display", "SYSTEM" {0 0 0};
    %jmp T_79.11;
T_79.10 ;
    %vpi_call 3 161 "$display", "FENCE" {0 0 0};
    %jmp T_79.11;
T_79.11 ;
    %pop/vec4 1;
    %jmp T_79;
    .thread T_79;
    .scope S_00000270a2efb0c0;
T_80 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000270a2f6c7e0_0, 0, 32;
    %end;
    .thread T_80;
    .scope S_00000270a2efb0c0;
T_81 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270a2f6c740_0, 0, 1;
T_81.0 ;
    %delay 1, 0;
    %load/vec4 v00000270a2f6c740_0;
    %inv;
    %store/vec4 v00000270a2f6c740_0, 0, 1;
    %load/vec4 v00000270a2f6b480_0;
    %load/vec4 v00000270a2f6c7e0_0;
    %cmp/ne;
    %jmp/0xz  T_81.1, 4;
    %vpi_call 2 33 "$display", "LEDS = %b", v00000270a2f6b480_0 {0 0 0};
T_81.1 ;
    %load/vec4 v00000270a2f6b480_0;
    %assign/vec4 v00000270a2f6c7e0_0, 0;
    %jmp T_81.0;
    %end;
    .thread T_81;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "././processor.v";
    "./../Tools/riscv_assembly.v";
