
EmbSys.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e160  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001e64  0800e360  0800e360  0001e360  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080101c4  080101c4  000300b8  2**0
                  CONTENTS
  4 .ARM          00000008  080101c4  080101c4  000201c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080101cc  080101cc  000300b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080101cc  080101cc  000201cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080101d0  080101d0  000201d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b8  20000000  080101d4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000982c  200000b8  0801028c  000300b8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200098e4  0801028c  000398e4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000300b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000365f4  00000000  00000000  000300e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005d48  00000000  00000000  000666da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000026d8  00000000  00000000  0006c428  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002440  00000000  00000000  0006eb00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003a6cc  00000000  00000000  00070f40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00030bae  00000000  00000000  000ab60c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001574c6  00000000  00000000  000dc1ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00233680  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a8ec  00000000  00000000  002336d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200000b8 	.word	0x200000b8
 800021c:	00000000 	.word	0x00000000
 8000220:	0800e348 	.word	0x0800e348

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200000bc 	.word	0x200000bc
 800023c:	0800e348 	.word	0x0800e348

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000300:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000304:	f000 b974 	b.w	80005f0 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468e      	mov	lr, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14d      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032e:	428a      	cmp	r2, r1
 8000330:	4694      	mov	ip, r2
 8000332:	d969      	bls.n	8000408 <__udivmoddi4+0xe8>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b152      	cbz	r2, 8000350 <__udivmoddi4+0x30>
 800033a:	fa01 f302 	lsl.w	r3, r1, r2
 800033e:	f1c2 0120 	rsb	r1, r2, #32
 8000342:	fa20 f101 	lsr.w	r1, r0, r1
 8000346:	fa0c fc02 	lsl.w	ip, ip, r2
 800034a:	ea41 0e03 	orr.w	lr, r1, r3
 800034e:	4094      	lsls	r4, r2
 8000350:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000354:	0c21      	lsrs	r1, r4, #16
 8000356:	fbbe f6f8 	udiv	r6, lr, r8
 800035a:	fa1f f78c 	uxth.w	r7, ip
 800035e:	fb08 e316 	mls	r3, r8, r6, lr
 8000362:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000366:	fb06 f107 	mul.w	r1, r6, r7
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000376:	f080 811f 	bcs.w	80005b8 <__udivmoddi4+0x298>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 811c 	bls.w	80005b8 <__udivmoddi4+0x298>
 8000380:	3e02      	subs	r6, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a5b      	subs	r3, r3, r1
 8000386:	b2a4      	uxth	r4, r4
 8000388:	fbb3 f0f8 	udiv	r0, r3, r8
 800038c:	fb08 3310 	mls	r3, r8, r0, r3
 8000390:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000394:	fb00 f707 	mul.w	r7, r0, r7
 8000398:	42a7      	cmp	r7, r4
 800039a:	d90a      	bls.n	80003b2 <__udivmoddi4+0x92>
 800039c:	eb1c 0404 	adds.w	r4, ip, r4
 80003a0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003a4:	f080 810a 	bcs.w	80005bc <__udivmoddi4+0x29c>
 80003a8:	42a7      	cmp	r7, r4
 80003aa:	f240 8107 	bls.w	80005bc <__udivmoddi4+0x29c>
 80003ae:	4464      	add	r4, ip
 80003b0:	3802      	subs	r0, #2
 80003b2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b6:	1be4      	subs	r4, r4, r7
 80003b8:	2600      	movs	r6, #0
 80003ba:	b11d      	cbz	r5, 80003c4 <__udivmoddi4+0xa4>
 80003bc:	40d4      	lsrs	r4, r2
 80003be:	2300      	movs	r3, #0
 80003c0:	e9c5 4300 	strd	r4, r3, [r5]
 80003c4:	4631      	mov	r1, r6
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d909      	bls.n	80003e2 <__udivmoddi4+0xc2>
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	f000 80ef 	beq.w	80005b2 <__udivmoddi4+0x292>
 80003d4:	2600      	movs	r6, #0
 80003d6:	e9c5 0100 	strd	r0, r1, [r5]
 80003da:	4630      	mov	r0, r6
 80003dc:	4631      	mov	r1, r6
 80003de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e2:	fab3 f683 	clz	r6, r3
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	d14a      	bne.n	8000480 <__udivmoddi4+0x160>
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d302      	bcc.n	80003f4 <__udivmoddi4+0xd4>
 80003ee:	4282      	cmp	r2, r0
 80003f0:	f200 80f9 	bhi.w	80005e6 <__udivmoddi4+0x2c6>
 80003f4:	1a84      	subs	r4, r0, r2
 80003f6:	eb61 0303 	sbc.w	r3, r1, r3
 80003fa:	2001      	movs	r0, #1
 80003fc:	469e      	mov	lr, r3
 80003fe:	2d00      	cmp	r5, #0
 8000400:	d0e0      	beq.n	80003c4 <__udivmoddi4+0xa4>
 8000402:	e9c5 4e00 	strd	r4, lr, [r5]
 8000406:	e7dd      	b.n	80003c4 <__udivmoddi4+0xa4>
 8000408:	b902      	cbnz	r2, 800040c <__udivmoddi4+0xec>
 800040a:	deff      	udf	#255	; 0xff
 800040c:	fab2 f282 	clz	r2, r2
 8000410:	2a00      	cmp	r2, #0
 8000412:	f040 8092 	bne.w	800053a <__udivmoddi4+0x21a>
 8000416:	eba1 010c 	sub.w	r1, r1, ip
 800041a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800041e:	fa1f fe8c 	uxth.w	lr, ip
 8000422:	2601      	movs	r6, #1
 8000424:	0c20      	lsrs	r0, r4, #16
 8000426:	fbb1 f3f7 	udiv	r3, r1, r7
 800042a:	fb07 1113 	mls	r1, r7, r3, r1
 800042e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000432:	fb0e f003 	mul.w	r0, lr, r3
 8000436:	4288      	cmp	r0, r1
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x12c>
 800043a:	eb1c 0101 	adds.w	r1, ip, r1
 800043e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x12a>
 8000444:	4288      	cmp	r0, r1
 8000446:	f200 80cb 	bhi.w	80005e0 <__udivmoddi4+0x2c0>
 800044a:	4643      	mov	r3, r8
 800044c:	1a09      	subs	r1, r1, r0
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb1 f0f7 	udiv	r0, r1, r7
 8000454:	fb07 1110 	mls	r1, r7, r0, r1
 8000458:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800045c:	fb0e fe00 	mul.w	lr, lr, r0
 8000460:	45a6      	cmp	lr, r4
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x156>
 8000464:	eb1c 0404 	adds.w	r4, ip, r4
 8000468:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800046c:	d202      	bcs.n	8000474 <__udivmoddi4+0x154>
 800046e:	45a6      	cmp	lr, r4
 8000470:	f200 80bb 	bhi.w	80005ea <__udivmoddi4+0x2ca>
 8000474:	4608      	mov	r0, r1
 8000476:	eba4 040e 	sub.w	r4, r4, lr
 800047a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800047e:	e79c      	b.n	80003ba <__udivmoddi4+0x9a>
 8000480:	f1c6 0720 	rsb	r7, r6, #32
 8000484:	40b3      	lsls	r3, r6
 8000486:	fa22 fc07 	lsr.w	ip, r2, r7
 800048a:	ea4c 0c03 	orr.w	ip, ip, r3
 800048e:	fa20 f407 	lsr.w	r4, r0, r7
 8000492:	fa01 f306 	lsl.w	r3, r1, r6
 8000496:	431c      	orrs	r4, r3
 8000498:	40f9      	lsrs	r1, r7
 800049a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800049e:	fa00 f306 	lsl.w	r3, r0, r6
 80004a2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004a6:	0c20      	lsrs	r0, r4, #16
 80004a8:	fa1f fe8c 	uxth.w	lr, ip
 80004ac:	fb09 1118 	mls	r1, r9, r8, r1
 80004b0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004b4:	fb08 f00e 	mul.w	r0, r8, lr
 80004b8:	4288      	cmp	r0, r1
 80004ba:	fa02 f206 	lsl.w	r2, r2, r6
 80004be:	d90b      	bls.n	80004d8 <__udivmoddi4+0x1b8>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80004c8:	f080 8088 	bcs.w	80005dc <__udivmoddi4+0x2bc>
 80004cc:	4288      	cmp	r0, r1
 80004ce:	f240 8085 	bls.w	80005dc <__udivmoddi4+0x2bc>
 80004d2:	f1a8 0802 	sub.w	r8, r8, #2
 80004d6:	4461      	add	r1, ip
 80004d8:	1a09      	subs	r1, r1, r0
 80004da:	b2a4      	uxth	r4, r4
 80004dc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004e0:	fb09 1110 	mls	r1, r9, r0, r1
 80004e4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004e8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ec:	458e      	cmp	lr, r1
 80004ee:	d908      	bls.n	8000502 <__udivmoddi4+0x1e2>
 80004f0:	eb1c 0101 	adds.w	r1, ip, r1
 80004f4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004f8:	d26c      	bcs.n	80005d4 <__udivmoddi4+0x2b4>
 80004fa:	458e      	cmp	lr, r1
 80004fc:	d96a      	bls.n	80005d4 <__udivmoddi4+0x2b4>
 80004fe:	3802      	subs	r0, #2
 8000500:	4461      	add	r1, ip
 8000502:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000506:	fba0 9402 	umull	r9, r4, r0, r2
 800050a:	eba1 010e 	sub.w	r1, r1, lr
 800050e:	42a1      	cmp	r1, r4
 8000510:	46c8      	mov	r8, r9
 8000512:	46a6      	mov	lr, r4
 8000514:	d356      	bcc.n	80005c4 <__udivmoddi4+0x2a4>
 8000516:	d053      	beq.n	80005c0 <__udivmoddi4+0x2a0>
 8000518:	b15d      	cbz	r5, 8000532 <__udivmoddi4+0x212>
 800051a:	ebb3 0208 	subs.w	r2, r3, r8
 800051e:	eb61 010e 	sbc.w	r1, r1, lr
 8000522:	fa01 f707 	lsl.w	r7, r1, r7
 8000526:	fa22 f306 	lsr.w	r3, r2, r6
 800052a:	40f1      	lsrs	r1, r6
 800052c:	431f      	orrs	r7, r3
 800052e:	e9c5 7100 	strd	r7, r1, [r5]
 8000532:	2600      	movs	r6, #0
 8000534:	4631      	mov	r1, r6
 8000536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	40d8      	lsrs	r0, r3
 8000540:	fa0c fc02 	lsl.w	ip, ip, r2
 8000544:	fa21 f303 	lsr.w	r3, r1, r3
 8000548:	4091      	lsls	r1, r2
 800054a:	4301      	orrs	r1, r0
 800054c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000550:	fa1f fe8c 	uxth.w	lr, ip
 8000554:	fbb3 f0f7 	udiv	r0, r3, r7
 8000558:	fb07 3610 	mls	r6, r7, r0, r3
 800055c:	0c0b      	lsrs	r3, r1, #16
 800055e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000562:	fb00 f60e 	mul.w	r6, r0, lr
 8000566:	429e      	cmp	r6, r3
 8000568:	fa04 f402 	lsl.w	r4, r4, r2
 800056c:	d908      	bls.n	8000580 <__udivmoddi4+0x260>
 800056e:	eb1c 0303 	adds.w	r3, ip, r3
 8000572:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000576:	d22f      	bcs.n	80005d8 <__udivmoddi4+0x2b8>
 8000578:	429e      	cmp	r6, r3
 800057a:	d92d      	bls.n	80005d8 <__udivmoddi4+0x2b8>
 800057c:	3802      	subs	r0, #2
 800057e:	4463      	add	r3, ip
 8000580:	1b9b      	subs	r3, r3, r6
 8000582:	b289      	uxth	r1, r1
 8000584:	fbb3 f6f7 	udiv	r6, r3, r7
 8000588:	fb07 3316 	mls	r3, r7, r6, r3
 800058c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000590:	fb06 f30e 	mul.w	r3, r6, lr
 8000594:	428b      	cmp	r3, r1
 8000596:	d908      	bls.n	80005aa <__udivmoddi4+0x28a>
 8000598:	eb1c 0101 	adds.w	r1, ip, r1
 800059c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 80005a0:	d216      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 80005a2:	428b      	cmp	r3, r1
 80005a4:	d914      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 80005a6:	3e02      	subs	r6, #2
 80005a8:	4461      	add	r1, ip
 80005aa:	1ac9      	subs	r1, r1, r3
 80005ac:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005b0:	e738      	b.n	8000424 <__udivmoddi4+0x104>
 80005b2:	462e      	mov	r6, r5
 80005b4:	4628      	mov	r0, r5
 80005b6:	e705      	b.n	80003c4 <__udivmoddi4+0xa4>
 80005b8:	4606      	mov	r6, r0
 80005ba:	e6e3      	b.n	8000384 <__udivmoddi4+0x64>
 80005bc:	4618      	mov	r0, r3
 80005be:	e6f8      	b.n	80003b2 <__udivmoddi4+0x92>
 80005c0:	454b      	cmp	r3, r9
 80005c2:	d2a9      	bcs.n	8000518 <__udivmoddi4+0x1f8>
 80005c4:	ebb9 0802 	subs.w	r8, r9, r2
 80005c8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005cc:	3801      	subs	r0, #1
 80005ce:	e7a3      	b.n	8000518 <__udivmoddi4+0x1f8>
 80005d0:	4646      	mov	r6, r8
 80005d2:	e7ea      	b.n	80005aa <__udivmoddi4+0x28a>
 80005d4:	4620      	mov	r0, r4
 80005d6:	e794      	b.n	8000502 <__udivmoddi4+0x1e2>
 80005d8:	4640      	mov	r0, r8
 80005da:	e7d1      	b.n	8000580 <__udivmoddi4+0x260>
 80005dc:	46d0      	mov	r8, sl
 80005de:	e77b      	b.n	80004d8 <__udivmoddi4+0x1b8>
 80005e0:	3b02      	subs	r3, #2
 80005e2:	4461      	add	r1, ip
 80005e4:	e732      	b.n	800044c <__udivmoddi4+0x12c>
 80005e6:	4630      	mov	r0, r6
 80005e8:	e709      	b.n	80003fe <__udivmoddi4+0xde>
 80005ea:	4464      	add	r4, ip
 80005ec:	3802      	subs	r0, #2
 80005ee:	e742      	b.n	8000476 <__udivmoddi4+0x156>

080005f0 <__aeabi_idiv0>:
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop

080005f4 <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 80005f4:	b480      	push	{r7}
 80005f6:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 80005f8:	bf00      	nop
 80005fa:	46bd      	mov	sp, r7
 80005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000600:	4770      	bx	lr

08000602 <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8000602:	b480      	push	{r7}
 8000604:	b083      	sub	sp, #12
 8000606:	af00      	add	r7, sp, #0
 8000608:	6078      	str	r0, [r7, #4]
 800060a:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 800060c:	bf00      	nop
 800060e:	370c      	adds	r7, #12
 8000610:	46bd      	mov	sp, r7
 8000612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000616:	4770      	bx	lr

08000618 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8000618:	b480      	push	{r7}
 800061a:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 800061c:	bf00      	nop
 800061e:	46bd      	mov	sp, r7
 8000620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000624:	4770      	bx	lr
	...

08000628 <integer_length>:
	int stack_size;
	uint32_t sent_messages;
	int time_running;
} thread_info;

int integer_length(int num) {
 8000628:	b480      	push	{r7}
 800062a:	b085      	sub	sp, #20
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
	int result = 0;
 8000630:	2300      	movs	r3, #0
 8000632:	60fb      	str	r3, [r7, #12]
	if (num == 0) {
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	2b00      	cmp	r3, #0
 8000638:	d10c      	bne.n	8000654 <integer_length+0x2c>
		return 1;
 800063a:	2301      	movs	r3, #1
 800063c:	e00e      	b.n	800065c <integer_length+0x34>
	}

	while (num > 0) {
		num /= 10;
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	4a09      	ldr	r2, [pc, #36]	; (8000668 <integer_length+0x40>)
 8000642:	fb82 1203 	smull	r1, r2, r2, r3
 8000646:	1092      	asrs	r2, r2, #2
 8000648:	17db      	asrs	r3, r3, #31
 800064a:	1ad3      	subs	r3, r2, r3
 800064c:	607b      	str	r3, [r7, #4]
		result++;
 800064e:	68fb      	ldr	r3, [r7, #12]
 8000650:	3301      	adds	r3, #1
 8000652:	60fb      	str	r3, [r7, #12]
	while (num > 0) {
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	2b00      	cmp	r3, #0
 8000658:	dcf1      	bgt.n	800063e <integer_length+0x16>
	}
	return result;
 800065a:	68fb      	ldr	r3, [r7, #12]
}
 800065c:	4618      	mov	r0, r3
 800065e:	3714      	adds	r7, #20
 8000660:	46bd      	mov	sp, r7
 8000662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000666:	4770      	bx	lr
 8000668:	66666667 	.word	0x66666667

0800066c <fibonacci_display_num>:


void fibonacci_display_num() {
 800066c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000670:	b085      	sub	sp, #20
 8000672:	af00      	add	r7, sp, #0
 8000674:	466b      	mov	r3, sp
 8000676:	461e      	mov	r6, r3
	int number_strlen = integer_length(calculating);
 8000678:	4b1f      	ldr	r3, [pc, #124]	; (80006f8 <fibonacci_display_num+0x8c>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	4618      	mov	r0, r3
 800067e:	f7ff ffd3 	bl	8000628 <integer_length>
 8000682:	60f8      	str	r0, [r7, #12]
	char number[number_strlen];
 8000684:	68f9      	ldr	r1, [r7, #12]
 8000686:	1e4b      	subs	r3, r1, #1
 8000688:	60bb      	str	r3, [r7, #8]
 800068a:	460a      	mov	r2, r1
 800068c:	2300      	movs	r3, #0
 800068e:	4690      	mov	r8, r2
 8000690:	4699      	mov	r9, r3
 8000692:	f04f 0200 	mov.w	r2, #0
 8000696:	f04f 0300 	mov.w	r3, #0
 800069a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800069e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80006a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80006a6:	460a      	mov	r2, r1
 80006a8:	2300      	movs	r3, #0
 80006aa:	4614      	mov	r4, r2
 80006ac:	461d      	mov	r5, r3
 80006ae:	f04f 0200 	mov.w	r2, #0
 80006b2:	f04f 0300 	mov.w	r3, #0
 80006b6:	00eb      	lsls	r3, r5, #3
 80006b8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80006bc:	00e2      	lsls	r2, r4, #3
 80006be:	460b      	mov	r3, r1
 80006c0:	3307      	adds	r3, #7
 80006c2:	08db      	lsrs	r3, r3, #3
 80006c4:	00db      	lsls	r3, r3, #3
 80006c6:	ebad 0d03 	sub.w	sp, sp, r3
 80006ca:	466b      	mov	r3, sp
 80006cc:	3300      	adds	r3, #0
 80006ce:	607b      	str	r3, [r7, #4]
	sprintf(number, "%02d", calculating);
 80006d0:	4b09      	ldr	r3, [pc, #36]	; (80006f8 <fibonacci_display_num+0x8c>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	461a      	mov	r2, r3
 80006d6:	4909      	ldr	r1, [pc, #36]	; (80006fc <fibonacci_display_num+0x90>)
 80006d8:	6878      	ldr	r0, [r7, #4]
 80006da:	f00d fac5 	bl	800dc68 <siprintf>
	BSP_LCD_DisplayStringAt(460, 230, (uint8_t*) number, LEFT_MODE);
 80006de:	2303      	movs	r3, #3
 80006e0:	687a      	ldr	r2, [r7, #4]
 80006e2:	21e6      	movs	r1, #230	; 0xe6
 80006e4:	f44f 70e6 	mov.w	r0, #460	; 0x1cc
 80006e8:	f002 fcba 	bl	8003060 <BSP_LCD_DisplayStringAt>
 80006ec:	46b5      	mov	sp, r6
}
 80006ee:	bf00      	nop
 80006f0:	3714      	adds	r7, #20
 80006f2:	46bd      	mov	sp, r7
 80006f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80006f8:	20000000 	.word	0x20000000
 80006fc:	0800e380 	.word	0x0800e380

08000700 <fibonacci_prepare>:

void fibonacci_prepare() {
 8000700:	b580      	push	{r7, lr}
 8000702:	af00      	add	r7, sp, #0
	BSP_LCD_FillRect(300, 150, 150, 200);
 8000704:	23c8      	movs	r3, #200	; 0xc8
 8000706:	2296      	movs	r2, #150	; 0x96
 8000708:	2196      	movs	r1, #150	; 0x96
 800070a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800070e:	f002 fdef 	bl	80032f0 <BSP_LCD_FillRect>
	BSP_LCD_DisplayStringAt(370, 230, (uint8_t*) "-", LEFT_MODE);
 8000712:	2303      	movs	r3, #3
 8000714:	4a0b      	ldr	r2, [pc, #44]	; (8000744 <fibonacci_prepare+0x44>)
 8000716:	21e6      	movs	r1, #230	; 0xe6
 8000718:	f44f 70b9 	mov.w	r0, #370	; 0x172
 800071c:	f002 fca0 	bl	8003060 <BSP_LCD_DisplayStringAt>
	BSP_LCD_FillRect(500, 150, 150, 200);
 8000720:	23c8      	movs	r3, #200	; 0xc8
 8000722:	2296      	movs	r2, #150	; 0x96
 8000724:	2196      	movs	r1, #150	; 0x96
 8000726:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800072a:	f002 fde1 	bl	80032f0 <BSP_LCD_FillRect>
	BSP_LCD_DisplayStringAt(570, 230, (uint8_t*) "+", LEFT_MODE);
 800072e:	2303      	movs	r3, #3
 8000730:	4a05      	ldr	r2, [pc, #20]	; (8000748 <fibonacci_prepare+0x48>)
 8000732:	21e6      	movs	r1, #230	; 0xe6
 8000734:	f240 203a 	movw	r0, #570	; 0x23a
 8000738:	f002 fc92 	bl	8003060 <BSP_LCD_DisplayStringAt>
	fibonacci_display_num();
 800073c:	f7ff ff96 	bl	800066c <fibonacci_display_num>
}
 8000740:	bf00      	nop
 8000742:	bd80      	pop	{r7, pc}
 8000744:	0800e388 	.word	0x0800e388
 8000748:	0800e38c 	.word	0x0800e38c

0800074c <fibonacci_inc>:

int fibonacci_inc (int num) {
 800074c:	b480      	push	{r7}
 800074e:	b083      	sub	sp, #12
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
	return ++num;
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	3301      	adds	r3, #1
 8000758:	607b      	str	r3, [r7, #4]
 800075a:	687b      	ldr	r3, [r7, #4]
}
 800075c:	4618      	mov	r0, r3
 800075e:	370c      	adds	r7, #12
 8000760:	46bd      	mov	sp, r7
 8000762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000766:	4770      	bx	lr

08000768 <fibonacci_dec>:

int fibonacci_dec (int num) {
 8000768:	b480      	push	{r7}
 800076a:	b083      	sub	sp, #12
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
	if (num <= 1) return 1;
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	2b01      	cmp	r3, #1
 8000774:	dc01      	bgt.n	800077a <fibonacci_dec+0x12>
 8000776:	2301      	movs	r3, #1
 8000778:	e003      	b.n	8000782 <fibonacci_dec+0x1a>
	else return --num;
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	3b01      	subs	r3, #1
 800077e:	607b      	str	r3, [r7, #4]
 8000780:	687b      	ldr	r3, [r7, #4]
}
 8000782:	4618      	mov	r0, r3
 8000784:	370c      	adds	r7, #12
 8000786:	46bd      	mov	sp, r7
 8000788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078c:	4770      	bx	lr

0800078e <fibonnaci_f>:

int fibonnaci_f (int num) {
 800078e:	b590      	push	{r4, r7, lr}
 8000790:	b083      	sub	sp, #12
 8000792:	af00      	add	r7, sp, #0
 8000794:	6078      	str	r0, [r7, #4]

	if (num == 0) {
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	2b00      	cmp	r3, #0
 800079a:	d101      	bne.n	80007a0 <fibonnaci_f+0x12>
		return 0;
 800079c:	2300      	movs	r3, #0
 800079e:	e011      	b.n	80007c4 <fibonnaci_f+0x36>
	} else if (num == 1) {
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	2b01      	cmp	r3, #1
 80007a4:	d101      	bne.n	80007aa <fibonnaci_f+0x1c>
		return 1;
 80007a6:	2301      	movs	r3, #1
 80007a8:	e00c      	b.n	80007c4 <fibonnaci_f+0x36>
	} else {
		return (fibonnaci_f(num - 1) + fibonnaci_f(num - 2));
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	3b01      	subs	r3, #1
 80007ae:	4618      	mov	r0, r3
 80007b0:	f7ff ffed 	bl	800078e <fibonnaci_f>
 80007b4:	4604      	mov	r4, r0
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	3b02      	subs	r3, #2
 80007ba:	4618      	mov	r0, r3
 80007bc:	f7ff ffe7 	bl	800078e <fibonnaci_f>
 80007c0:	4603      	mov	r3, r0
 80007c2:	4423      	add	r3, r4
	}
}
 80007c4:	4618      	mov	r0, r3
 80007c6:	370c      	adds	r7, #12
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd90      	pop	{r4, r7, pc}

080007cc <fibonacci_t>:

void fibonacci_t (void* args) {
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b084      	sub	sp, #16
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]

	thread_info *fibonacci_info = malloc(sizeof(thread_info));
 80007d4:	2014      	movs	r0, #20
 80007d6:	f00d f939 	bl	800da4c <malloc>
 80007da:	4603      	mov	r3, r0
 80007dc:	60bb      	str	r3, [r7, #8]
	fibonacci_info->pid = FIB + 1;
 80007de:	68bb      	ldr	r3, [r7, #8]
 80007e0:	2201      	movs	r2, #1
 80007e2:	701a      	strb	r2, [r3, #0]
	fibonacci_info->sent_messages = 0;
 80007e4:	68bb      	ldr	r3, [r7, #8]
 80007e6:	2200      	movs	r2, #0
 80007e8:	60da      	str	r2, [r3, #12]
	fibonacci_info->stack_size = FIBBIONACI_STACK_CAPACITY;
 80007ea:	68bb      	ldr	r3, [r7, #8]
 80007ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80007f0:	609a      	str	r2, [r3, #8]
	fibonacci_info->time_running = 0;
 80007f2:	68bb      	ldr	r3, [r7, #8]
 80007f4:	2200      	movs	r2, #0
 80007f6:	611a      	str	r2, [r3, #16]

	while (1) {
		fibonnaci_f(calculating);
 80007f8:	4b3d      	ldr	r3, [pc, #244]	; (80008f0 <fibonacci_t+0x124>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	4618      	mov	r0, r3
 80007fe:	f7ff ffc6 	bl	800078e <fibonnaci_f>

		if (APP_PAGE == FIB) {
 8000802:	4b3c      	ldr	r3, [pc, #240]	; (80008f4 <fibonacci_t+0x128>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	2b00      	cmp	r3, #0
 8000808:	d16d      	bne.n	80008e6 <fibonacci_t+0x11a>
			int stack_space = osThreadGetStackSpace(fibonacci_taskHandle);
 800080a:	4b3b      	ldr	r3, [pc, #236]	; (80008f8 <fibonacci_t+0x12c>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	4618      	mov	r0, r3
 8000810:	f009 fe88 	bl	800a524 <osThreadGetStackSpace>
 8000814:	4603      	mov	r3, r0
 8000816:	60fb      	str	r3, [r7, #12]
			fibonacci_info->stack_space = stack_space;
 8000818:	68bb      	ldr	r3, [r7, #8]
 800081a:	68fa      	ldr	r2, [r7, #12]
 800081c:	605a      	str	r2, [r3, #4]

			if (osMessageQueuePut(thread_manager_message, &fibonacci_info, 0, osWaitForever) == osOK) {
 800081e:	4b37      	ldr	r3, [pc, #220]	; (80008fc <fibonacci_t+0x130>)
 8000820:	6818      	ldr	r0, [r3, #0]
 8000822:	f107 0108 	add.w	r1, r7, #8
 8000826:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800082a:	2200      	movs	r2, #0
 800082c:	f00a f89c 	bl	800a968 <osMessageQueuePut>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	d104      	bne.n	8000840 <fibonacci_t+0x74>
				fibonacci_info->sent_messages += 1;
 8000836:	68bb      	ldr	r3, [r7, #8]
 8000838:	68da      	ldr	r2, [r3, #12]
 800083a:	68bb      	ldr	r3, [r7, #8]
 800083c:	3201      	adds	r2, #1
 800083e:	60da      	str	r2, [r3, #12]
			}
			BSP_TS_GetState(&TS_State);
 8000840:	482f      	ldr	r0, [pc, #188]	; (8000900 <fibonacci_t+0x134>)
 8000842:	f003 f9ab 	bl	8003b9c <BSP_TS_GetState>
			if (TS_State.touchDetected > 0) {
 8000846:	4b2e      	ldr	r3, [pc, #184]	; (8000900 <fibonacci_t+0x134>)
 8000848:	781b      	ldrb	r3, [r3, #0]
 800084a:	2b00      	cmp	r3, #0
 800084c:	d04b      	beq.n	80008e6 <fibonacci_t+0x11a>
				if (TS_State.touchY[0] > 300 && TS_State.touchX[0] < STACK_VIEW_WIDTH) {
 800084e:	4b2c      	ldr	r3, [pc, #176]	; (8000900 <fibonacci_t+0x134>)
 8000850:	88db      	ldrh	r3, [r3, #6]
 8000852:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000856:	d909      	bls.n	800086c <fibonacci_t+0xa0>
 8000858:	4b29      	ldr	r3, [pc, #164]	; (8000900 <fibonacci_t+0x134>)
 800085a:	885b      	ldrh	r3, [r3, #2]
 800085c:	2bc7      	cmp	r3, #199	; 0xc7
 800085e:	d805      	bhi.n	800086c <fibonacci_t+0xa0>
					osThreadTerminate(fibonacci_taskHandle);
 8000860:	4b25      	ldr	r3, [pc, #148]	; (80008f8 <fibonacci_t+0x12c>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	4618      	mov	r0, r3
 8000866:	f009 fe8b 	bl	800a580 <osThreadTerminate>
 800086a:	e037      	b.n	80008dc <fibonacci_t+0x110>
				} else if (TS_State.touchX[0] > 300 && TS_State.touchX[0] < 450 && TS_State.touchY[0] > 150 && TS_State.touchY[0] < 350) {
 800086c:	4b24      	ldr	r3, [pc, #144]	; (8000900 <fibonacci_t+0x134>)
 800086e:	885b      	ldrh	r3, [r3, #2]
 8000870:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000874:	d916      	bls.n	80008a4 <fibonacci_t+0xd8>
 8000876:	4b22      	ldr	r3, [pc, #136]	; (8000900 <fibonacci_t+0x134>)
 8000878:	885b      	ldrh	r3, [r3, #2]
 800087a:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 800087e:	d211      	bcs.n	80008a4 <fibonacci_t+0xd8>
 8000880:	4b1f      	ldr	r3, [pc, #124]	; (8000900 <fibonacci_t+0x134>)
 8000882:	88db      	ldrh	r3, [r3, #6]
 8000884:	2b96      	cmp	r3, #150	; 0x96
 8000886:	d90d      	bls.n	80008a4 <fibonacci_t+0xd8>
 8000888:	4b1d      	ldr	r3, [pc, #116]	; (8000900 <fibonacci_t+0x134>)
 800088a:	88db      	ldrh	r3, [r3, #6]
 800088c:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 8000890:	d208      	bcs.n	80008a4 <fibonacci_t+0xd8>
					calculating = fibonacci_dec(calculating);
 8000892:	4b17      	ldr	r3, [pc, #92]	; (80008f0 <fibonacci_t+0x124>)
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	4618      	mov	r0, r3
 8000898:	f7ff ff66 	bl	8000768 <fibonacci_dec>
 800089c:	4603      	mov	r3, r0
 800089e:	4a14      	ldr	r2, [pc, #80]	; (80008f0 <fibonacci_t+0x124>)
 80008a0:	6013      	str	r3, [r2, #0]
 80008a2:	e01b      	b.n	80008dc <fibonacci_t+0x110>
				} else if (TS_State.touchX[0] > 500 && TS_State.touchX[0] < 650 && TS_State.touchY[0] > 150 && TS_State.touchY[0] < 350) {
 80008a4:	4b16      	ldr	r3, [pc, #88]	; (8000900 <fibonacci_t+0x134>)
 80008a6:	885b      	ldrh	r3, [r3, #2]
 80008a8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80008ac:	d916      	bls.n	80008dc <fibonacci_t+0x110>
 80008ae:	4b14      	ldr	r3, [pc, #80]	; (8000900 <fibonacci_t+0x134>)
 80008b0:	885b      	ldrh	r3, [r3, #2]
 80008b2:	f240 2289 	movw	r2, #649	; 0x289
 80008b6:	4293      	cmp	r3, r2
 80008b8:	d810      	bhi.n	80008dc <fibonacci_t+0x110>
 80008ba:	4b11      	ldr	r3, [pc, #68]	; (8000900 <fibonacci_t+0x134>)
 80008bc:	88db      	ldrh	r3, [r3, #6]
 80008be:	2b96      	cmp	r3, #150	; 0x96
 80008c0:	d90c      	bls.n	80008dc <fibonacci_t+0x110>
 80008c2:	4b0f      	ldr	r3, [pc, #60]	; (8000900 <fibonacci_t+0x134>)
 80008c4:	88db      	ldrh	r3, [r3, #6]
 80008c6:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 80008ca:	d207      	bcs.n	80008dc <fibonacci_t+0x110>
					calculating = fibonacci_inc(calculating);
 80008cc:	4b08      	ldr	r3, [pc, #32]	; (80008f0 <fibonacci_t+0x124>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	4618      	mov	r0, r3
 80008d2:	f7ff ff3b 	bl	800074c <fibonacci_inc>
 80008d6:	4603      	mov	r3, r0
 80008d8:	4a05      	ldr	r2, [pc, #20]	; (80008f0 <fibonacci_t+0x124>)
 80008da:	6013      	str	r3, [r2, #0]
				}
				fibonacci_display_num(calculating);
 80008dc:	4b04      	ldr	r3, [pc, #16]	; (80008f0 <fibonacci_t+0x124>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	4618      	mov	r0, r3
 80008e2:	f7ff fec3 	bl	800066c <fibonacci_display_num>
			}
		}

		osDelay(20);
 80008e6:	2014      	movs	r0, #20
 80008e8:	f009 feb0 	bl	800a64c <osDelay>
		fibonnaci_f(calculating);
 80008ec:	e784      	b.n	80007f8 <fibonacci_t+0x2c>
 80008ee:	bf00      	nop
 80008f0:	20000000 	.word	0x20000000
 80008f4:	20000760 	.word	0x20000760
 80008f8:	2000073c 	.word	0x2000073c
 80008fc:	2000075c 	.word	0x2000075c
 8000900:	20000750 	.word	0x20000750

08000904 <prepare_gol>:

bool grid[GOL_CELLS][GOL_CELLS];
osTimerId_t timer_gol;
bool GOL_running = true;

void prepare_gol() {
 8000904:	b580      	push	{r7, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	af00      	add	r7, sp, #0
	BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800090a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800090e:	f002 faef 	bl	8002ef0 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(GOL_STARTPOINT_X, GOL_STARTPOINT_Y, GOL_BOX_SIZE, GOL_BOX_SIZE);
 8000912:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8000916:	f44f 72b4 	mov.w	r2, #360	; 0x168
 800091a:	2164      	movs	r1, #100	; 0x64
 800091c:	20fa      	movs	r0, #250	; 0xfa
 800091e:	f002 fce7 	bl	80032f0 <BSP_LCD_FillRect>
	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000922:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000926:	f002 fae3 	bl	8002ef0 <BSP_LCD_SetTextColor>

	// draw horizontal lines
	for (int i = 0; i < GOL_CELLS; i++) {
 800092a:	2300      	movs	r3, #0
 800092c:	607b      	str	r3, [r7, #4]
 800092e:	e011      	b.n	8000954 <prepare_gol+0x50>
		BSP_LCD_DrawHLine(GOL_STARTPOINT_X, GOL_STARTPOINT_Y + i * GOL_CELL_SIZE, GOL_BOX_SIZE);
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	b29b      	uxth	r3, r3
 8000934:	461a      	mov	r2, r3
 8000936:	0092      	lsls	r2, r2, #2
 8000938:	4413      	add	r3, r2
 800093a:	00db      	lsls	r3, r3, #3
 800093c:	b29b      	uxth	r3, r3
 800093e:	3364      	adds	r3, #100	; 0x64
 8000940:	b29b      	uxth	r3, r3
 8000942:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8000946:	4619      	mov	r1, r3
 8000948:	20fa      	movs	r0, #250	; 0xfa
 800094a:	f002 fc51 	bl	80031f0 <BSP_LCD_DrawHLine>
	for (int i = 0; i < GOL_CELLS; i++) {
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	3301      	adds	r3, #1
 8000952:	607b      	str	r3, [r7, #4]
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	2b08      	cmp	r3, #8
 8000958:	ddea      	ble.n	8000930 <prepare_gol+0x2c>
	}

	// draw vertical lines
	for (int i = 0; i < GOL_CELLS; i++) {
 800095a:	2300      	movs	r3, #0
 800095c:	603b      	str	r3, [r7, #0]
 800095e:	e011      	b.n	8000984 <prepare_gol+0x80>
		BSP_LCD_DrawVLine(GOL_STARTPOINT_X + i * GOL_CELL_SIZE, GOL_STARTPOINT_Y, GOL_BOX_SIZE);
 8000960:	683b      	ldr	r3, [r7, #0]
 8000962:	b29b      	uxth	r3, r3
 8000964:	461a      	mov	r2, r3
 8000966:	0092      	lsls	r2, r2, #2
 8000968:	4413      	add	r3, r2
 800096a:	00db      	lsls	r3, r3, #3
 800096c:	b29b      	uxth	r3, r3
 800096e:	33fa      	adds	r3, #250	; 0xfa
 8000970:	b29b      	uxth	r3, r3
 8000972:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8000976:	2164      	movs	r1, #100	; 0x64
 8000978:	4618      	mov	r0, r3
 800097a:	f002 fc77 	bl	800326c <BSP_LCD_DrawVLine>
	for (int i = 0; i < GOL_CELLS; i++) {
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	3301      	adds	r3, #1
 8000982:	603b      	str	r3, [r7, #0]
 8000984:	683b      	ldr	r3, [r7, #0]
 8000986:	2b08      	cmp	r3, #8
 8000988:	ddea      	ble.n	8000960 <prepare_gol+0x5c>
	}
}
 800098a:	bf00      	nop
 800098c:	bf00      	nop
 800098e:	3708      	adds	r7, #8
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}

08000994 <gol_display_grid>:

void gol_display_grid(bool grid[][GOL_CELLS]) {
 8000994:	b580      	push	{r7, lr}
 8000996:	b086      	sub	sp, #24
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
	// draw horizontal lines
	for (int i = 0; i < GOL_CELLS; i++) {
 800099c:	2300      	movs	r3, #0
 800099e:	617b      	str	r3, [r7, #20]
 80009a0:	e011      	b.n	80009c6 <gol_display_grid+0x32>
		BSP_LCD_DrawHLine(GOL_STARTPOINT_X, GOL_STARTPOINT_Y + i * GOL_CELL_SIZE, GOL_BOX_SIZE);
 80009a2:	697b      	ldr	r3, [r7, #20]
 80009a4:	b29b      	uxth	r3, r3
 80009a6:	461a      	mov	r2, r3
 80009a8:	0092      	lsls	r2, r2, #2
 80009aa:	4413      	add	r3, r2
 80009ac:	00db      	lsls	r3, r3, #3
 80009ae:	b29b      	uxth	r3, r3
 80009b0:	3364      	adds	r3, #100	; 0x64
 80009b2:	b29b      	uxth	r3, r3
 80009b4:	f44f 72b4 	mov.w	r2, #360	; 0x168
 80009b8:	4619      	mov	r1, r3
 80009ba:	20fa      	movs	r0, #250	; 0xfa
 80009bc:	f002 fc18 	bl	80031f0 <BSP_LCD_DrawHLine>
	for (int i = 0; i < GOL_CELLS; i++) {
 80009c0:	697b      	ldr	r3, [r7, #20]
 80009c2:	3301      	adds	r3, #1
 80009c4:	617b      	str	r3, [r7, #20]
 80009c6:	697b      	ldr	r3, [r7, #20]
 80009c8:	2b08      	cmp	r3, #8
 80009ca:	ddea      	ble.n	80009a2 <gol_display_grid+0xe>
	}

	// draw vertical lines
	for (int i = 0; i < GOL_CELLS; i++) {
 80009cc:	2300      	movs	r3, #0
 80009ce:	613b      	str	r3, [r7, #16]
 80009d0:	e011      	b.n	80009f6 <gol_display_grid+0x62>
		BSP_LCD_DrawVLine(GOL_STARTPOINT_X + i * GOL_CELL_SIZE, GOL_STARTPOINT_Y, GOL_BOX_SIZE);
 80009d2:	693b      	ldr	r3, [r7, #16]
 80009d4:	b29b      	uxth	r3, r3
 80009d6:	461a      	mov	r2, r3
 80009d8:	0092      	lsls	r2, r2, #2
 80009da:	4413      	add	r3, r2
 80009dc:	00db      	lsls	r3, r3, #3
 80009de:	b29b      	uxth	r3, r3
 80009e0:	33fa      	adds	r3, #250	; 0xfa
 80009e2:	b29b      	uxth	r3, r3
 80009e4:	f44f 72b4 	mov.w	r2, #360	; 0x168
 80009e8:	2164      	movs	r1, #100	; 0x64
 80009ea:	4618      	mov	r0, r3
 80009ec:	f002 fc3e 	bl	800326c <BSP_LCD_DrawVLine>
	for (int i = 0; i < GOL_CELLS; i++) {
 80009f0:	693b      	ldr	r3, [r7, #16]
 80009f2:	3301      	adds	r3, #1
 80009f4:	613b      	str	r3, [r7, #16]
 80009f6:	693b      	ldr	r3, [r7, #16]
 80009f8:	2b08      	cmp	r3, #8
 80009fa:	ddea      	ble.n	80009d2 <gol_display_grid+0x3e>
	}

	for (int i = 0; i < GOL_CELLS; i++) {
 80009fc:	2300      	movs	r3, #0
 80009fe:	60fb      	str	r3, [r7, #12]
 8000a00:	e035      	b.n	8000a6e <gol_display_grid+0xda>
		for (int j = 0; j < GOL_CELLS; j++) {
 8000a02:	2300      	movs	r3, #0
 8000a04:	60bb      	str	r3, [r7, #8]
 8000a06:	e02c      	b.n	8000a62 <gol_display_grid+0xce>
			if (grid[i][j] == true) {
 8000a08:	68fa      	ldr	r2, [r7, #12]
 8000a0a:	4613      	mov	r3, r2
 8000a0c:	00db      	lsls	r3, r3, #3
 8000a0e:	4413      	add	r3, r2
 8000a10:	687a      	ldr	r2, [r7, #4]
 8000a12:	441a      	add	r2, r3
 8000a14:	68bb      	ldr	r3, [r7, #8]
 8000a16:	4413      	add	r3, r2
 8000a18:	781b      	ldrb	r3, [r3, #0]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d004      	beq.n	8000a28 <gol_display_grid+0x94>
				BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000a1e:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000a22:	f002 fa65 	bl	8002ef0 <BSP_LCD_SetTextColor>
 8000a26:	e003      	b.n	8000a30 <gol_display_grid+0x9c>
			} else {
				BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8000a28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a2c:	f002 fa60 	bl	8002ef0 <BSP_LCD_SetTextColor>
			}
			BSP_LCD_FillRect(GOL_STARTPOINT_X + j * GOL_CELL_SIZE + 1, GOL_STARTPOINT_Y + i * GOL_CELL_SIZE + 1, GOL_CELL_SIZE - 1, GOL_CELL_SIZE - 1);
 8000a30:	68bb      	ldr	r3, [r7, #8]
 8000a32:	b29b      	uxth	r3, r3
 8000a34:	461a      	mov	r2, r3
 8000a36:	0092      	lsls	r2, r2, #2
 8000a38:	4413      	add	r3, r2
 8000a3a:	00db      	lsls	r3, r3, #3
 8000a3c:	b29b      	uxth	r3, r3
 8000a3e:	33fb      	adds	r3, #251	; 0xfb
 8000a40:	b298      	uxth	r0, r3
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	b29b      	uxth	r3, r3
 8000a46:	461a      	mov	r2, r3
 8000a48:	0092      	lsls	r2, r2, #2
 8000a4a:	4413      	add	r3, r2
 8000a4c:	00db      	lsls	r3, r3, #3
 8000a4e:	b29b      	uxth	r3, r3
 8000a50:	3365      	adds	r3, #101	; 0x65
 8000a52:	b299      	uxth	r1, r3
 8000a54:	2327      	movs	r3, #39	; 0x27
 8000a56:	2227      	movs	r2, #39	; 0x27
 8000a58:	f002 fc4a 	bl	80032f0 <BSP_LCD_FillRect>
		for (int j = 0; j < GOL_CELLS; j++) {
 8000a5c:	68bb      	ldr	r3, [r7, #8]
 8000a5e:	3301      	adds	r3, #1
 8000a60:	60bb      	str	r3, [r7, #8]
 8000a62:	68bb      	ldr	r3, [r7, #8]
 8000a64:	2b08      	cmp	r3, #8
 8000a66:	ddcf      	ble.n	8000a08 <gol_display_grid+0x74>
	for (int i = 0; i < GOL_CELLS; i++) {
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	3301      	adds	r3, #1
 8000a6c:	60fb      	str	r3, [r7, #12]
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	2b08      	cmp	r3, #8
 8000a72:	ddc6      	ble.n	8000a02 <gol_display_grid+0x6e>
		}
	}
	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000a74:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000a78:	f002 fa3a 	bl	8002ef0 <BSP_LCD_SetTextColor>
}
 8000a7c:	bf00      	nop
 8000a7e:	3718      	adds	r7, #24
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}

08000a84 <gol_next_gen>:


void gol_next_gen(bool grid[][GOL_CELLS]) {
 8000a84:	b480      	push	{r7}
 8000a86:	b09f      	sub	sp, #124	; 0x7c
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]

	bool next_gen[GOL_CELLS][GOL_CELLS];

	for (int i = 0; i < GOL_CELLS; i++) {
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	677b      	str	r3, [r7, #116]	; 0x74
 8000a90:	e01f      	b.n	8000ad2 <gol_next_gen+0x4e>
		for (int j = 0; j < GOL_CELLS; j++) {
 8000a92:	2300      	movs	r3, #0
 8000a94:	673b      	str	r3, [r7, #112]	; 0x70
 8000a96:	e016      	b.n	8000ac6 <gol_next_gen+0x42>
			next_gen[i][j] = grid[i][j];
 8000a98:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8000a9a:	4613      	mov	r3, r2
 8000a9c:	00db      	lsls	r3, r3, #3
 8000a9e:	4413      	add	r3, r2
 8000aa0:	687a      	ldr	r2, [r7, #4]
 8000aa2:	441a      	add	r2, r3
 8000aa4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000aa6:	4413      	add	r3, r2
 8000aa8:	7819      	ldrb	r1, [r3, #0]
 8000aaa:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8000aac:	4613      	mov	r3, r2
 8000aae:	00db      	lsls	r3, r3, #3
 8000ab0:	4413      	add	r3, r2
 8000ab2:	3378      	adds	r3, #120	; 0x78
 8000ab4:	19da      	adds	r2, r3, r7
 8000ab6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000ab8:	4413      	add	r3, r2
 8000aba:	3b70      	subs	r3, #112	; 0x70
 8000abc:	460a      	mov	r2, r1
 8000abe:	701a      	strb	r2, [r3, #0]
		for (int j = 0; j < GOL_CELLS; j++) {
 8000ac0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000ac2:	3301      	adds	r3, #1
 8000ac4:	673b      	str	r3, [r7, #112]	; 0x70
 8000ac6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000ac8:	2b08      	cmp	r3, #8
 8000aca:	dde5      	ble.n	8000a98 <gol_next_gen+0x14>
	for (int i = 0; i < GOL_CELLS; i++) {
 8000acc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000ace:	3301      	adds	r3, #1
 8000ad0:	677b      	str	r3, [r7, #116]	; 0x74
 8000ad2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000ad4:	2b08      	cmp	r3, #8
 8000ad6:	dddc      	ble.n	8000a92 <gol_next_gen+0xe>
		}
	}

	for (int i = 0; i < GOL_CELLS; i++) {
 8000ad8:	2300      	movs	r3, #0
 8000ada:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000adc:	e0db      	b.n	8000c96 <gol_next_gen+0x212>
		for (int j = 0; j < GOL_CELLS; j++) {
 8000ade:	2300      	movs	r3, #0
 8000ae0:	66bb      	str	r3, [r7, #104]	; 0x68
 8000ae2:	e0d1      	b.n	8000c88 <gol_next_gen+0x204>

			uint8_t neigh = 0;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			// count neigbours
			if (i > 0) {
 8000aea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	dd38      	ble.n	8000b62 <gol_next_gen+0xde>
				if (j > 0) {
 8000af0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	dd10      	ble.n	8000b18 <gol_next_gen+0x94>
					if (grid[i - 1][j - 1]) neigh++; // 1 - levo gor
 8000af6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8000af8:	4613      	mov	r3, r2
 8000afa:	00db      	lsls	r3, r3, #3
 8000afc:	4413      	add	r3, r2
 8000afe:	3b09      	subs	r3, #9
 8000b00:	687a      	ldr	r2, [r7, #4]
 8000b02:	441a      	add	r2, r3
 8000b04:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000b06:	3b01      	subs	r3, #1
 8000b08:	5cd3      	ldrb	r3, [r2, r3]
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d004      	beq.n	8000b18 <gol_next_gen+0x94>
 8000b0e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000b12:	3301      	adds	r3, #1
 8000b14:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
				if (grid[i - 1][j]) neigh++; // 2 - gor
 8000b18:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8000b1a:	4613      	mov	r3, r2
 8000b1c:	00db      	lsls	r3, r3, #3
 8000b1e:	4413      	add	r3, r2
 8000b20:	3b09      	subs	r3, #9
 8000b22:	687a      	ldr	r2, [r7, #4]
 8000b24:	441a      	add	r2, r3
 8000b26:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000b28:	4413      	add	r3, r2
 8000b2a:	781b      	ldrb	r3, [r3, #0]
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d004      	beq.n	8000b3a <gol_next_gen+0xb6>
 8000b30:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000b34:	3301      	adds	r3, #1
 8000b36:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				if (j < GOL_CELLS - 1) {
 8000b3a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000b3c:	2b07      	cmp	r3, #7
 8000b3e:	dc10      	bgt.n	8000b62 <gol_next_gen+0xde>
					if (grid[i - 1][j + 1]) neigh++; // 3 - desno gor
 8000b40:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8000b42:	4613      	mov	r3, r2
 8000b44:	00db      	lsls	r3, r3, #3
 8000b46:	4413      	add	r3, r2
 8000b48:	3b09      	subs	r3, #9
 8000b4a:	687a      	ldr	r2, [r7, #4]
 8000b4c:	441a      	add	r2, r3
 8000b4e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000b50:	3301      	adds	r3, #1
 8000b52:	5cd3      	ldrb	r3, [r2, r3]
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d004      	beq.n	8000b62 <gol_next_gen+0xde>
 8000b58:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000b5c:	3301      	adds	r3, #1
 8000b5e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (i < GOL_CELLS - 1) {
 8000b62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000b64:	2b07      	cmp	r3, #7
 8000b66:	dc38      	bgt.n	8000bda <gol_next_gen+0x156>
				if (j > 0) {
 8000b68:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	dd10      	ble.n	8000b90 <gol_next_gen+0x10c>
					if (grid[i + 1][j - 1]) neigh++; // 4 - levo dol
 8000b6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000b70:	1c5a      	adds	r2, r3, #1
 8000b72:	4613      	mov	r3, r2
 8000b74:	00db      	lsls	r3, r3, #3
 8000b76:	4413      	add	r3, r2
 8000b78:	687a      	ldr	r2, [r7, #4]
 8000b7a:	441a      	add	r2, r3
 8000b7c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000b7e:	3b01      	subs	r3, #1
 8000b80:	5cd3      	ldrb	r3, [r2, r3]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d004      	beq.n	8000b90 <gol_next_gen+0x10c>
 8000b86:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000b8a:	3301      	adds	r3, #1
 8000b8c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
				if (grid[i + 1][j]) neigh++; // 5 - dol
 8000b90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000b92:	1c5a      	adds	r2, r3, #1
 8000b94:	4613      	mov	r3, r2
 8000b96:	00db      	lsls	r3, r3, #3
 8000b98:	4413      	add	r3, r2
 8000b9a:	687a      	ldr	r2, [r7, #4]
 8000b9c:	441a      	add	r2, r3
 8000b9e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000ba0:	4413      	add	r3, r2
 8000ba2:	781b      	ldrb	r3, [r3, #0]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d004      	beq.n	8000bb2 <gol_next_gen+0x12e>
 8000ba8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000bac:	3301      	adds	r3, #1
 8000bae:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				if (j < GOL_CELLS - 1) {
 8000bb2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000bb4:	2b07      	cmp	r3, #7
 8000bb6:	dc10      	bgt.n	8000bda <gol_next_gen+0x156>
					if (grid[i + 1][j + 1]) neigh++; // 6 - desno dol
 8000bb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000bba:	1c5a      	adds	r2, r3, #1
 8000bbc:	4613      	mov	r3, r2
 8000bbe:	00db      	lsls	r3, r3, #3
 8000bc0:	4413      	add	r3, r2
 8000bc2:	687a      	ldr	r2, [r7, #4]
 8000bc4:	441a      	add	r2, r3
 8000bc6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000bc8:	3301      	adds	r3, #1
 8000bca:	5cd3      	ldrb	r3, [r2, r3]
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d004      	beq.n	8000bda <gol_next_gen+0x156>
 8000bd0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000bd4:	3301      	adds	r3, #1
 8000bd6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (j > 0) {
 8000bda:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	dd0f      	ble.n	8000c00 <gol_next_gen+0x17c>
					if (grid[i][j - 1]) neigh++; // 7 - levo
 8000be0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8000be2:	4613      	mov	r3, r2
 8000be4:	00db      	lsls	r3, r3, #3
 8000be6:	4413      	add	r3, r2
 8000be8:	687a      	ldr	r2, [r7, #4]
 8000bea:	441a      	add	r2, r3
 8000bec:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000bee:	3b01      	subs	r3, #1
 8000bf0:	5cd3      	ldrb	r3, [r2, r3]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d004      	beq.n	8000c00 <gol_next_gen+0x17c>
 8000bf6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000bfa:	3301      	adds	r3, #1
 8000bfc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
			if (j < GOL_CELLS - 1) {
 8000c00:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000c02:	2b07      	cmp	r3, #7
 8000c04:	dc0f      	bgt.n	8000c26 <gol_next_gen+0x1a2>
					if (grid[i][j + 1]) neigh++; // 8 - desno
 8000c06:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8000c08:	4613      	mov	r3, r2
 8000c0a:	00db      	lsls	r3, r3, #3
 8000c0c:	4413      	add	r3, r2
 8000c0e:	687a      	ldr	r2, [r7, #4]
 8000c10:	441a      	add	r2, r3
 8000c12:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000c14:	3301      	adds	r3, #1
 8000c16:	5cd3      	ldrb	r3, [r2, r3]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d004      	beq.n	8000c26 <gol_next_gen+0x1a2>
 8000c1c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000c20:	3301      	adds	r3, #1
 8000c22:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}

			if (grid[i][j]) {
 8000c26:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8000c28:	4613      	mov	r3, r2
 8000c2a:	00db      	lsls	r3, r3, #3
 8000c2c:	4413      	add	r3, r2
 8000c2e:	687a      	ldr	r2, [r7, #4]
 8000c30:	441a      	add	r2, r3
 8000c32:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000c34:	4413      	add	r3, r2
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d013      	beq.n	8000c64 <gol_next_gen+0x1e0>
				if (!(neigh == 2 || neigh == 3)) {
 8000c3c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000c40:	2b02      	cmp	r3, #2
 8000c42:	d01e      	beq.n	8000c82 <gol_next_gen+0x1fe>
 8000c44:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000c48:	2b03      	cmp	r3, #3
 8000c4a:	d01a      	beq.n	8000c82 <gol_next_gen+0x1fe>
					next_gen[i][j] = false;
 8000c4c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8000c4e:	4613      	mov	r3, r2
 8000c50:	00db      	lsls	r3, r3, #3
 8000c52:	4413      	add	r3, r2
 8000c54:	3378      	adds	r3, #120	; 0x78
 8000c56:	19da      	adds	r2, r3, r7
 8000c58:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000c5a:	4413      	add	r3, r2
 8000c5c:	3b70      	subs	r3, #112	; 0x70
 8000c5e:	2200      	movs	r2, #0
 8000c60:	701a      	strb	r2, [r3, #0]
 8000c62:	e00e      	b.n	8000c82 <gol_next_gen+0x1fe>
				}
			} else {
				if (neigh == 3) {
 8000c64:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000c68:	2b03      	cmp	r3, #3
 8000c6a:	d10a      	bne.n	8000c82 <gol_next_gen+0x1fe>
					next_gen[i][j] = true;
 8000c6c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8000c6e:	4613      	mov	r3, r2
 8000c70:	00db      	lsls	r3, r3, #3
 8000c72:	4413      	add	r3, r2
 8000c74:	3378      	adds	r3, #120	; 0x78
 8000c76:	19da      	adds	r2, r3, r7
 8000c78:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000c7a:	4413      	add	r3, r2
 8000c7c:	3b70      	subs	r3, #112	; 0x70
 8000c7e:	2201      	movs	r2, #1
 8000c80:	701a      	strb	r2, [r3, #0]
		for (int j = 0; j < GOL_CELLS; j++) {
 8000c82:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000c84:	3301      	adds	r3, #1
 8000c86:	66bb      	str	r3, [r7, #104]	; 0x68
 8000c88:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000c8a:	2b08      	cmp	r3, #8
 8000c8c:	f77f af2a 	ble.w	8000ae4 <gol_next_gen+0x60>
	for (int i = 0; i < GOL_CELLS; i++) {
 8000c90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000c92:	3301      	adds	r3, #1
 8000c94:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000c96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000c98:	2b08      	cmp	r3, #8
 8000c9a:	f77f af20 	ble.w	8000ade <gol_next_gen+0x5a>
				}
			}

		}
	}
	for (int i = 0; i < GOL_CELLS; i++) {
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	663b      	str	r3, [r7, #96]	; 0x60
 8000ca2:	e01e      	b.n	8000ce2 <gol_next_gen+0x25e>
		for (int j = 0; j < GOL_CELLS; j++) {
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000ca8:	e015      	b.n	8000cd6 <gol_next_gen+0x252>
			grid[i][j] = next_gen[i][j];
 8000caa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000cac:	4613      	mov	r3, r2
 8000cae:	00db      	lsls	r3, r3, #3
 8000cb0:	4413      	add	r3, r2
 8000cb2:	687a      	ldr	r2, [r7, #4]
 8000cb4:	18d1      	adds	r1, r2, r3
 8000cb6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000cb8:	4613      	mov	r3, r2
 8000cba:	00db      	lsls	r3, r3, #3
 8000cbc:	4413      	add	r3, r2
 8000cbe:	3378      	adds	r3, #120	; 0x78
 8000cc0:	19da      	adds	r2, r3, r7
 8000cc2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000cc4:	4413      	add	r3, r2
 8000cc6:	3b70      	subs	r3, #112	; 0x70
 8000cc8:	781a      	ldrb	r2, [r3, #0]
 8000cca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000ccc:	440b      	add	r3, r1
 8000cce:	701a      	strb	r2, [r3, #0]
		for (int j = 0; j < GOL_CELLS; j++) {
 8000cd0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000cd2:	3301      	adds	r3, #1
 8000cd4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000cd6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000cd8:	2b08      	cmp	r3, #8
 8000cda:	dde6      	ble.n	8000caa <gol_next_gen+0x226>
	for (int i = 0; i < GOL_CELLS; i++) {
 8000cdc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000cde:	3301      	adds	r3, #1
 8000ce0:	663b      	str	r3, [r7, #96]	; 0x60
 8000ce2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000ce4:	2b08      	cmp	r3, #8
 8000ce6:	dddd      	ble.n	8000ca4 <gol_next_gen+0x220>
		}
	}
}
 8000ce8:	bf00      	nop
 8000cea:	bf00      	nop
 8000cec:	377c      	adds	r7, #124	; 0x7c
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr
	...

08000cf8 <gol_timer_func>:

// && (osThreadGetState(game_of_life_taskHandle) == osThreadRunning || osThreadGetState(game_of_life_taskHandle) == osThreadReady)
void gol_timer_func(){
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	af00      	add	r7, sp, #0
	if (APP_PAGE == GOL && GOL_running) {
 8000cfc:	4b07      	ldr	r3, [pc, #28]	; (8000d1c <gol_timer_func+0x24>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	2b01      	cmp	r3, #1
 8000d02:	d109      	bne.n	8000d18 <gol_timer_func+0x20>
 8000d04:	4b06      	ldr	r3, [pc, #24]	; (8000d20 <gol_timer_func+0x28>)
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d005      	beq.n	8000d18 <gol_timer_func+0x20>
		gol_display_grid(grid);
 8000d0c:	4805      	ldr	r0, [pc, #20]	; (8000d24 <gol_timer_func+0x2c>)
 8000d0e:	f7ff fe41 	bl	8000994 <gol_display_grid>
		gol_next_gen(grid);
 8000d12:	4804      	ldr	r0, [pc, #16]	; (8000d24 <gol_timer_func+0x2c>)
 8000d14:	f7ff feb6 	bl	8000a84 <gol_next_gen>
	}
}
 8000d18:	bf00      	nop
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	20000760 	.word	0x20000760
 8000d20:	20000004 	.word	0x20000004
 8000d24:	20000768 	.word	0x20000768

08000d28 <game_of_life_t>:



void game_of_life_t (void* args) {
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b088      	sub	sp, #32
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]

	thread_info *gol_info = malloc(sizeof(thread_info));
 8000d30:	2014      	movs	r0, #20
 8000d32:	f00c fe8b 	bl	800da4c <malloc>
 8000d36:	4603      	mov	r3, r0
 8000d38:	60fb      	str	r3, [r7, #12]
	gol_info->pid = GOL + 1;
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	2202      	movs	r2, #2
 8000d3e:	701a      	strb	r2, [r3, #0]
	gol_info->sent_messages = 0;
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	2200      	movs	r2, #0
 8000d44:	60da      	str	r2, [r3, #12]
	gol_info->stack_size = GOL_STACK_CAPACITY;
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000d4c:	609a      	str	r2, [r3, #8]
	gol_info->time_running = 4;
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	2204      	movs	r2, #4
 8000d52:	611a      	str	r2, [r3, #16]


	// initiate grid

	for (int i = 0; i < GOL_CELLS; i++) {
 8000d54:	2300      	movs	r3, #0
 8000d56:	61fb      	str	r3, [r7, #28]
 8000d58:	e015      	b.n	8000d86 <game_of_life_t+0x5e>
		for (int j = 0; j < GOL_CELLS; j++) {
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	61bb      	str	r3, [r7, #24]
 8000d5e:	e00c      	b.n	8000d7a <game_of_life_t+0x52>
			grid[i][j] = false;
 8000d60:	493e      	ldr	r1, [pc, #248]	; (8000e5c <game_of_life_t+0x134>)
 8000d62:	69fa      	ldr	r2, [r7, #28]
 8000d64:	4613      	mov	r3, r2
 8000d66:	00db      	lsls	r3, r3, #3
 8000d68:	4413      	add	r3, r2
 8000d6a:	18ca      	adds	r2, r1, r3
 8000d6c:	69bb      	ldr	r3, [r7, #24]
 8000d6e:	4413      	add	r3, r2
 8000d70:	2200      	movs	r2, #0
 8000d72:	701a      	strb	r2, [r3, #0]
		for (int j = 0; j < GOL_CELLS; j++) {
 8000d74:	69bb      	ldr	r3, [r7, #24]
 8000d76:	3301      	adds	r3, #1
 8000d78:	61bb      	str	r3, [r7, #24]
 8000d7a:	69bb      	ldr	r3, [r7, #24]
 8000d7c:	2b08      	cmp	r3, #8
 8000d7e:	ddef      	ble.n	8000d60 <game_of_life_t+0x38>
	for (int i = 0; i < GOL_CELLS; i++) {
 8000d80:	69fb      	ldr	r3, [r7, #28]
 8000d82:	3301      	adds	r3, #1
 8000d84:	61fb      	str	r3, [r7, #28]
 8000d86:	69fb      	ldr	r3, [r7, #28]
 8000d88:	2b08      	cmp	r3, #8
 8000d8a:	dde6      	ble.n	8000d5a <game_of_life_t+0x32>
		}
	}

	grid[3][4] = true;
 8000d8c:	4b33      	ldr	r3, [pc, #204]	; (8000e5c <game_of_life_t+0x134>)
 8000d8e:	2201      	movs	r2, #1
 8000d90:	77da      	strb	r2, [r3, #31]
	grid[4][3] = true;
 8000d92:	4b32      	ldr	r3, [pc, #200]	; (8000e5c <game_of_life_t+0x134>)
 8000d94:	2201      	movs	r2, #1
 8000d96:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	grid[4][4] = true;
 8000d9a:	4b30      	ldr	r3, [pc, #192]	; (8000e5c <game_of_life_t+0x134>)
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	grid[4][5] = true;
 8000da2:	4b2e      	ldr	r3, [pc, #184]	; (8000e5c <game_of_life_t+0x134>)
 8000da4:	2201      	movs	r2, #1
 8000da6:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

	while(1) {
		if (APP_PAGE == GOL) {
 8000daa:	4b2d      	ldr	r3, [pc, #180]	; (8000e60 <game_of_life_t+0x138>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	2b01      	cmp	r3, #1
 8000db0:	d150      	bne.n	8000e54 <game_of_life_t+0x12c>
			int stack_space = osThreadGetStackSpace(game_of_life_taskHandle);
 8000db2:	4b2c      	ldr	r3, [pc, #176]	; (8000e64 <game_of_life_t+0x13c>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	4618      	mov	r0, r3
 8000db8:	f009 fbb4 	bl	800a524 <osThreadGetStackSpace>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	617b      	str	r3, [r7, #20]
			gol_info->stack_space = stack_space;
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	697a      	ldr	r2, [r7, #20]
 8000dc4:	605a      	str	r2, [r3, #4]

			if(osMessageQueuePut(thread_manager_message, &gol_info, 0, osWaitForever) == osOK) {
 8000dc6:	4b28      	ldr	r3, [pc, #160]	; (8000e68 <game_of_life_t+0x140>)
 8000dc8:	6818      	ldr	r0, [r3, #0]
 8000dca:	f107 010c 	add.w	r1, r7, #12
 8000dce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	f009 fdc8 	bl	800a968 <osMessageQueuePut>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d104      	bne.n	8000de8 <game_of_life_t+0xc0>
				gol_info->sent_messages += 1;
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	68da      	ldr	r2, [r3, #12]
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	3201      	adds	r2, #1
 8000de6:	60da      	str	r2, [r3, #12]
			}

			BSP_TS_GetState(&TS_State);
 8000de8:	4820      	ldr	r0, [pc, #128]	; (8000e6c <game_of_life_t+0x144>)
 8000dea:	f002 fed7 	bl	8003b9c <BSP_TS_GetState>
			if (TS_State.touchDetected > 0) {
 8000dee:	4b1f      	ldr	r3, [pc, #124]	; (8000e6c <game_of_life_t+0x144>)
 8000df0:	781b      	ldrb	r3, [r3, #0]
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d02e      	beq.n	8000e54 <game_of_life_t+0x12c>

				uint16_t x = (TS_State.touchX[0] - GOL_STARTPOINT_X) / GOL_CELL_SIZE;
 8000df6:	4b1d      	ldr	r3, [pc, #116]	; (8000e6c <game_of_life_t+0x144>)
 8000df8:	885b      	ldrh	r3, [r3, #2]
 8000dfa:	3bfa      	subs	r3, #250	; 0xfa
 8000dfc:	4a1c      	ldr	r2, [pc, #112]	; (8000e70 <game_of_life_t+0x148>)
 8000dfe:	fb82 1203 	smull	r1, r2, r2, r3
 8000e02:	1112      	asrs	r2, r2, #4
 8000e04:	17db      	asrs	r3, r3, #31
 8000e06:	1ad3      	subs	r3, r2, r3
 8000e08:	827b      	strh	r3, [r7, #18]
				uint16_t y = (TS_State.touchY[0] - GOL_STARTPOINT_Y) / GOL_CELL_SIZE;
 8000e0a:	4b18      	ldr	r3, [pc, #96]	; (8000e6c <game_of_life_t+0x144>)
 8000e0c:	88db      	ldrh	r3, [r3, #6]
 8000e0e:	3b64      	subs	r3, #100	; 0x64
 8000e10:	4a17      	ldr	r2, [pc, #92]	; (8000e70 <game_of_life_t+0x148>)
 8000e12:	fb82 1203 	smull	r1, r2, r2, r3
 8000e16:	1112      	asrs	r2, r2, #4
 8000e18:	17db      	asrs	r3, r3, #31
 8000e1a:	1ad3      	subs	r3, r2, r3
 8000e1c:	823b      	strh	r3, [r7, #16]

				grid[y][x] = true;
 8000e1e:	8a3a      	ldrh	r2, [r7, #16]
 8000e20:	8a79      	ldrh	r1, [r7, #18]
 8000e22:	480e      	ldr	r0, [pc, #56]	; (8000e5c <game_of_life_t+0x134>)
 8000e24:	4613      	mov	r3, r2
 8000e26:	00db      	lsls	r3, r3, #3
 8000e28:	4413      	add	r3, r2
 8000e2a:	4403      	add	r3, r0
 8000e2c:	440b      	add	r3, r1
 8000e2e:	2201      	movs	r2, #1
 8000e30:	701a      	strb	r2, [r3, #0]

				if (TS_State.touchY[0] > 300 && TS_State.touchX[0] < STACK_VIEW_WIDTH) {
 8000e32:	4b0e      	ldr	r3, [pc, #56]	; (8000e6c <game_of_life_t+0x144>)
 8000e34:	88db      	ldrh	r3, [r3, #6]
 8000e36:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000e3a:	d90b      	bls.n	8000e54 <game_of_life_t+0x12c>
 8000e3c:	4b0b      	ldr	r3, [pc, #44]	; (8000e6c <game_of_life_t+0x144>)
 8000e3e:	885b      	ldrh	r3, [r3, #2]
 8000e40:	2bc7      	cmp	r3, #199	; 0xc7
 8000e42:	d807      	bhi.n	8000e54 <game_of_life_t+0x12c>
					GOL_running = false;
 8000e44:	4b0b      	ldr	r3, [pc, #44]	; (8000e74 <game_of_life_t+0x14c>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	701a      	strb	r2, [r3, #0]
					osThreadTerminate(game_of_life_taskHandle);
 8000e4a:	4b06      	ldr	r3, [pc, #24]	; (8000e64 <game_of_life_t+0x13c>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f009 fb96 	bl	800a580 <osThreadTerminate>
				}
			}
		}


		osDelay(20);
 8000e54:	2014      	movs	r0, #20
 8000e56:	f009 fbf9 	bl	800a64c <osDelay>
		if (APP_PAGE == GOL) {
 8000e5a:	e7a6      	b.n	8000daa <game_of_life_t+0x82>
 8000e5c:	20000768 	.word	0x20000768
 8000e60:	20000760 	.word	0x20000760
 8000e64:	20000740 	.word	0x20000740
 8000e68:	2000075c 	.word	0x2000075c
 8000e6c:	20000750 	.word	0x20000750
 8000e70:	66666667 	.word	0x66666667
 8000e74:	20000004 	.word	0x20000004

08000e78 <wireworld_t>:
	}
}

void wireworld_t (void* args) {
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b084      	sub	sp, #16
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]

	thread_info *ww_info = malloc(sizeof(thread_info));
 8000e80:	2014      	movs	r0, #20
 8000e82:	f00c fde3 	bl	800da4c <malloc>
 8000e86:	4603      	mov	r3, r0
 8000e88:	60bb      	str	r3, [r7, #8]
	ww_info->pid = WW + 1;
 8000e8a:	68bb      	ldr	r3, [r7, #8]
 8000e8c:	2203      	movs	r2, #3
 8000e8e:	701a      	strb	r2, [r3, #0]
	ww_info->sent_messages = 0;
 8000e90:	68bb      	ldr	r3, [r7, #8]
 8000e92:	2200      	movs	r2, #0
 8000e94:	60da      	str	r2, [r3, #12]
	ww_info->stack_size = WW_STACK_CAPACITY;
 8000e96:	68bb      	ldr	r3, [r7, #8]
 8000e98:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000e9c:	609a      	str	r2, [r3, #8]
	ww_info->time_running = 0;
 8000e9e:	68bb      	ldr	r3, [r7, #8]
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	611a      	str	r2, [r3, #16]

	while(1) {

		if (APP_PAGE == WW) {
 8000ea4:	4b11      	ldr	r3, [pc, #68]	; (8000eec <wireworld_t+0x74>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	2b02      	cmp	r3, #2
 8000eaa:	d11a      	bne.n	8000ee2 <wireworld_t+0x6a>
			int stack_space = osThreadGetStackSpace(wirewolrd_taskHandle);
 8000eac:	4b10      	ldr	r3, [pc, #64]	; (8000ef0 <wireworld_t+0x78>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f009 fb37 	bl	800a524 <osThreadGetStackSpace>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	60fb      	str	r3, [r7, #12]

			ww_info->stack_space = stack_space;
 8000eba:	68bb      	ldr	r3, [r7, #8]
 8000ebc:	68fa      	ldr	r2, [r7, #12]
 8000ebe:	605a      	str	r2, [r3, #4]
			if(osMessageQueuePut(thread_manager_message, &ww_info, 0, osWaitForever) == osOK) {
 8000ec0:	4b0c      	ldr	r3, [pc, #48]	; (8000ef4 <wireworld_t+0x7c>)
 8000ec2:	6818      	ldr	r0, [r3, #0]
 8000ec4:	f107 0108 	add.w	r1, r7, #8
 8000ec8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000ecc:	2200      	movs	r2, #0
 8000ece:	f009 fd4b 	bl	800a968 <osMessageQueuePut>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d104      	bne.n	8000ee2 <wireworld_t+0x6a>
				ww_info->sent_messages += 1;
 8000ed8:	68bb      	ldr	r3, [r7, #8]
 8000eda:	68da      	ldr	r2, [r3, #12]
 8000edc:	68bb      	ldr	r3, [r7, #8]
 8000ede:	3201      	adds	r2, #1
 8000ee0:	60da      	str	r2, [r3, #12]
			}
		}

		osDelay(20);
 8000ee2:	2014      	movs	r0, #20
 8000ee4:	f009 fbb2 	bl	800a64c <osDelay>
		if (APP_PAGE == WW) {
 8000ee8:	e7dc      	b.n	8000ea4 <wireworld_t+0x2c>
 8000eea:	bf00      	nop
 8000eec:	20000760 	.word	0x20000760
 8000ef0:	20000744 	.word	0x20000744
 8000ef4:	2000075c 	.word	0x2000075c

08000ef8 <prepare_pages>:
	}
}

void prepare_pages() {
 8000ef8:	b598      	push	{r3, r4, r7, lr}
 8000efa:	af00      	add	r7, sp, #0
		BSP_LCD_SetTextColor(LCD_COLOR_DARKGRAY);
 8000efc:	4813      	ldr	r0, [pc, #76]	; (8000f4c <prepare_pages+0x54>)
 8000efe:	f001 fff7 	bl	8002ef0 <BSP_LCD_SetTextColor>
		BSP_LCD_FillRect(STACK_VIEW_WIDTH, MENU_HEIGHT, BSP_LCD_GetXSize() - STACK_VIEW_WIDTH, BSP_LCD_GetYSize() - MENU_HEIGHT);
 8000f02:	f001 ff7d 	bl	8002e00 <BSP_LCD_GetXSize>
 8000f06:	4603      	mov	r3, r0
 8000f08:	b29b      	uxth	r3, r3
 8000f0a:	3bc8      	subs	r3, #200	; 0xc8
 8000f0c:	b29c      	uxth	r4, r3
 8000f0e:	f001 ff83 	bl	8002e18 <BSP_LCD_GetYSize>
 8000f12:	4603      	mov	r3, r0
 8000f14:	b29b      	uxth	r3, r3
 8000f16:	3b4b      	subs	r3, #75	; 0x4b
 8000f18:	b29b      	uxth	r3, r3
 8000f1a:	4622      	mov	r2, r4
 8000f1c:	214b      	movs	r1, #75	; 0x4b
 8000f1e:	20c8      	movs	r0, #200	; 0xc8
 8000f20:	f002 f9e6 	bl	80032f0 <BSP_LCD_FillRect>
		BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000f24:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000f28:	f001 ffe2 	bl	8002ef0 <BSP_LCD_SetTextColor>
		if (APP_PAGE == FIB) {
 8000f2c:	4b08      	ldr	r3, [pc, #32]	; (8000f50 <prepare_pages+0x58>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d102      	bne.n	8000f3a <prepare_pages+0x42>
			fibonacci_prepare();
 8000f34:	f7ff fbe4 	bl	8000700 <fibonacci_prepare>
		} else if (APP_PAGE == GOL) {
			prepare_gol();
		} else {

		}
}
 8000f38:	e005      	b.n	8000f46 <prepare_pages+0x4e>
		} else if (APP_PAGE == GOL) {
 8000f3a:	4b05      	ldr	r3, [pc, #20]	; (8000f50 <prepare_pages+0x58>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	2b01      	cmp	r3, #1
 8000f40:	d101      	bne.n	8000f46 <prepare_pages+0x4e>
			prepare_gol();
 8000f42:	f7ff fcdf 	bl	8000904 <prepare_gol>
}
 8000f46:	bf00      	nop
 8000f48:	bd98      	pop	{r3, r4, r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	ff404040 	.word	0xff404040
 8000f50:	20000760 	.word	0x20000760

08000f54 <refresh_navigation>:

void refresh_navigation() {
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
	if (prev_page != APP_PAGE) {
 8000f58:	4b33      	ldr	r3, [pc, #204]	; (8001028 <refresh_navigation+0xd4>)
 8000f5a:	681a      	ldr	r2, [r3, #0]
 8000f5c:	4b33      	ldr	r3, [pc, #204]	; (800102c <refresh_navigation+0xd8>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	429a      	cmp	r2, r3
 8000f62:	d05f      	beq.n	8001024 <refresh_navigation+0xd0>
		BSP_LCD_DisplayStringAt(50, 20, (uint8_t*) "Fibonacci", LEFT_MODE);
 8000f64:	2303      	movs	r3, #3
 8000f66:	4a32      	ldr	r2, [pc, #200]	; (8001030 <refresh_navigation+0xdc>)
 8000f68:	2114      	movs	r1, #20
 8000f6a:	2032      	movs	r0, #50	; 0x32
 8000f6c:	f002 f878 	bl	8003060 <BSP_LCD_DisplayStringAt>
		BSP_LCD_DisplayStringAt(300, 20, (uint8_t*) "Game of Life", LEFT_MODE);
 8000f70:	2303      	movs	r3, #3
 8000f72:	4a30      	ldr	r2, [pc, #192]	; (8001034 <refresh_navigation+0xe0>)
 8000f74:	2114      	movs	r1, #20
 8000f76:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000f7a:	f002 f871 	bl	8003060 <BSP_LCD_DisplayStringAt>
		BSP_LCD_DisplayStringAt(580, 20, (uint8_t*) "Worldwire", LEFT_MODE);
 8000f7e:	2303      	movs	r3, #3
 8000f80:	4a2d      	ldr	r2, [pc, #180]	; (8001038 <refresh_navigation+0xe4>)
 8000f82:	2114      	movs	r1, #20
 8000f84:	f44f 7011 	mov.w	r0, #580	; 0x244
 8000f88:	f002 f86a 	bl	8003060 <BSP_LCD_DisplayStringAt>

		BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8000f8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f90:	f001 ffae 	bl	8002ef0 <BSP_LCD_SetTextColor>
		BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 8000f94:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000f98:	f001 ffc2 	bl	8002f20 <BSP_LCD_SetBackColor>
		if (APP_PAGE == FIB) {
 8000f9c:	4b23      	ldr	r3, [pc, #140]	; (800102c <refresh_navigation+0xd8>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d106      	bne.n	8000fb2 <refresh_navigation+0x5e>
			BSP_LCD_DisplayStringAt(50, 20, (uint8_t*) "Fibonacci", LEFT_MODE);
 8000fa4:	2303      	movs	r3, #3
 8000fa6:	4a22      	ldr	r2, [pc, #136]	; (8001030 <refresh_navigation+0xdc>)
 8000fa8:	2114      	movs	r1, #20
 8000faa:	2032      	movs	r0, #50	; 0x32
 8000fac:	f002 f858 	bl	8003060 <BSP_LCD_DisplayStringAt>
 8000fb0:	e012      	b.n	8000fd8 <refresh_navigation+0x84>
		} else if (APP_PAGE == GOL) {
 8000fb2:	4b1e      	ldr	r3, [pc, #120]	; (800102c <refresh_navigation+0xd8>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	2b01      	cmp	r3, #1
 8000fb8:	d107      	bne.n	8000fca <refresh_navigation+0x76>
			BSP_LCD_DisplayStringAt(300, 20, (uint8_t*) "Game of Life", LEFT_MODE);
 8000fba:	2303      	movs	r3, #3
 8000fbc:	4a1d      	ldr	r2, [pc, #116]	; (8001034 <refresh_navigation+0xe0>)
 8000fbe:	2114      	movs	r1, #20
 8000fc0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000fc4:	f002 f84c 	bl	8003060 <BSP_LCD_DisplayStringAt>
 8000fc8:	e006      	b.n	8000fd8 <refresh_navigation+0x84>
		} else {
			BSP_LCD_DisplayStringAt(580, 20, (uint8_t*) "Wireworld", LEFT_MODE);
 8000fca:	2303      	movs	r3, #3
 8000fcc:	4a1b      	ldr	r2, [pc, #108]	; (800103c <refresh_navigation+0xe8>)
 8000fce:	2114      	movs	r1, #20
 8000fd0:	f44f 7011 	mov.w	r0, #580	; 0x244
 8000fd4:	f002 f844 	bl	8003060 <BSP_LCD_DisplayStringAt>
		}
		BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000fd8:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000fdc:	f001 ff88 	bl	8002ef0 <BSP_LCD_SetTextColor>
		BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8000fe0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000fe4:	f001 ff9c 	bl	8002f20 <BSP_LCD_SetBackColor>

		BSP_LCD_DisplayStringAt(10, 100, (uint8_t*) "           ", LEFT_MODE);
 8000fe8:	2303      	movs	r3, #3
 8000fea:	4a15      	ldr	r2, [pc, #84]	; (8001040 <refresh_navigation+0xec>)
 8000fec:	2164      	movs	r1, #100	; 0x64
 8000fee:	200a      	movs	r0, #10
 8000ff0:	f002 f836 	bl	8003060 <BSP_LCD_DisplayStringAt>
		BSP_LCD_DisplayStringAt(10, 130, (uint8_t*) "           ", LEFT_MODE);
 8000ff4:	2303      	movs	r3, #3
 8000ff6:	4a12      	ldr	r2, [pc, #72]	; (8001040 <refresh_navigation+0xec>)
 8000ff8:	2182      	movs	r1, #130	; 0x82
 8000ffa:	200a      	movs	r0, #10
 8000ffc:	f002 f830 	bl	8003060 <BSP_LCD_DisplayStringAt>
		BSP_LCD_DisplayStringAt(10, 160, (uint8_t*) "           ", LEFT_MODE);
 8001000:	2303      	movs	r3, #3
 8001002:	4a0f      	ldr	r2, [pc, #60]	; (8001040 <refresh_navigation+0xec>)
 8001004:	21a0      	movs	r1, #160	; 0xa0
 8001006:	200a      	movs	r0, #10
 8001008:	f002 f82a 	bl	8003060 <BSP_LCD_DisplayStringAt>
		BSP_LCD_DisplayStringAt(10, 190, (uint8_t*) "           ", LEFT_MODE);
 800100c:	2303      	movs	r3, #3
 800100e:	4a0c      	ldr	r2, [pc, #48]	; (8001040 <refresh_navigation+0xec>)
 8001010:	21be      	movs	r1, #190	; 0xbe
 8001012:	200a      	movs	r0, #10
 8001014:	f002 f824 	bl	8003060 <BSP_LCD_DisplayStringAt>

		prepare_pages();
 8001018:	f7ff ff6e 	bl	8000ef8 <prepare_pages>
		prev_page = APP_PAGE;
 800101c:	4b03      	ldr	r3, [pc, #12]	; (800102c <refresh_navigation+0xd8>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4a01      	ldr	r2, [pc, #4]	; (8001028 <refresh_navigation+0xd4>)
 8001022:	6013      	str	r3, [r2, #0]
	}

}
 8001024:	bf00      	nop
 8001026:	bd80      	pop	{r7, pc}
 8001028:	20000764 	.word	0x20000764
 800102c:	20000760 	.word	0x20000760
 8001030:	0800e390 	.word	0x0800e390
 8001034:	0800e39c 	.word	0x0800e39c
 8001038:	0800e3ac 	.word	0x0800e3ac
 800103c:	0800e3b8 	.word	0x0800e3b8
 8001040:	0800e3c4 	.word	0x0800e3c4

08001044 <prepare_navigation>:

void prepare_navigation() {
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
	BSP_LCD_DisplayStringAt(10, 100, (uint8_t*) "           ", LEFT_MODE);
 8001048:	2303      	movs	r3, #3
 800104a:	4a2e      	ldr	r2, [pc, #184]	; (8001104 <prepare_navigation+0xc0>)
 800104c:	2164      	movs	r1, #100	; 0x64
 800104e:	200a      	movs	r0, #10
 8001050:	f002 f806 	bl	8003060 <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(10, 130, (uint8_t*) "           ", LEFT_MODE);
 8001054:	2303      	movs	r3, #3
 8001056:	4a2b      	ldr	r2, [pc, #172]	; (8001104 <prepare_navigation+0xc0>)
 8001058:	2182      	movs	r1, #130	; 0x82
 800105a:	200a      	movs	r0, #10
 800105c:	f002 f800 	bl	8003060 <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(10, 160, (uint8_t*) "           ", LEFT_MODE);
 8001060:	2303      	movs	r3, #3
 8001062:	4a28      	ldr	r2, [pc, #160]	; (8001104 <prepare_navigation+0xc0>)
 8001064:	21a0      	movs	r1, #160	; 0xa0
 8001066:	200a      	movs	r0, #10
 8001068:	f001 fffa 	bl	8003060 <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(10, 190, (uint8_t*) "           ", LEFT_MODE);
 800106c:	2303      	movs	r3, #3
 800106e:	4a25      	ldr	r2, [pc, #148]	; (8001104 <prepare_navigation+0xc0>)
 8001070:	21be      	movs	r1, #190	; 0xbe
 8001072:	200a      	movs	r0, #10
 8001074:	f001 fff4 	bl	8003060 <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(50, 20, (uint8_t*) "Fibonacci", LEFT_MODE);
 8001078:	2303      	movs	r3, #3
 800107a:	4a23      	ldr	r2, [pc, #140]	; (8001108 <prepare_navigation+0xc4>)
 800107c:	2114      	movs	r1, #20
 800107e:	2032      	movs	r0, #50	; 0x32
 8001080:	f001 ffee 	bl	8003060 <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(300, 20, (uint8_t*) "Game of Life", LEFT_MODE);
 8001084:	2303      	movs	r3, #3
 8001086:	4a21      	ldr	r2, [pc, #132]	; (800110c <prepare_navigation+0xc8>)
 8001088:	2114      	movs	r1, #20
 800108a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800108e:	f001 ffe7 	bl	8003060 <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(580, 20, (uint8_t*) "Worldwire", LEFT_MODE);
 8001092:	2303      	movs	r3, #3
 8001094:	4a1e      	ldr	r2, [pc, #120]	; (8001110 <prepare_navigation+0xcc>)
 8001096:	2114      	movs	r1, #20
 8001098:	f44f 7011 	mov.w	r0, #580	; 0x244
 800109c:	f001 ffe0 	bl	8003060 <BSP_LCD_DisplayStringAt>

	BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 80010a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80010a4:	f001 ff24 	bl	8002ef0 <BSP_LCD_SetTextColor>
	BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 80010a8:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80010ac:	f001 ff38 	bl	8002f20 <BSP_LCD_SetBackColor>
	if (APP_PAGE == FIB) {
 80010b0:	4b18      	ldr	r3, [pc, #96]	; (8001114 <prepare_navigation+0xd0>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d106      	bne.n	80010c6 <prepare_navigation+0x82>
	BSP_LCD_DisplayStringAt(50, 20, (uint8_t*) "Fibonacci", LEFT_MODE);
 80010b8:	2303      	movs	r3, #3
 80010ba:	4a13      	ldr	r2, [pc, #76]	; (8001108 <prepare_navigation+0xc4>)
 80010bc:	2114      	movs	r1, #20
 80010be:	2032      	movs	r0, #50	; 0x32
 80010c0:	f001 ffce 	bl	8003060 <BSP_LCD_DisplayStringAt>
 80010c4:	e012      	b.n	80010ec <prepare_navigation+0xa8>
	} else if (APP_PAGE == GOL) {
 80010c6:	4b13      	ldr	r3, [pc, #76]	; (8001114 <prepare_navigation+0xd0>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	2b01      	cmp	r3, #1
 80010cc:	d107      	bne.n	80010de <prepare_navigation+0x9a>
	BSP_LCD_DisplayStringAt(300, 20, (uint8_t*) "Game of Life", LEFT_MODE);
 80010ce:	2303      	movs	r3, #3
 80010d0:	4a0e      	ldr	r2, [pc, #56]	; (800110c <prepare_navigation+0xc8>)
 80010d2:	2114      	movs	r1, #20
 80010d4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80010d8:	f001 ffc2 	bl	8003060 <BSP_LCD_DisplayStringAt>
 80010dc:	e006      	b.n	80010ec <prepare_navigation+0xa8>
	} else {
	BSP_LCD_DisplayStringAt(580, 20, (uint8_t*) "Worldwire", LEFT_MODE);
 80010de:	2303      	movs	r3, #3
 80010e0:	4a0b      	ldr	r2, [pc, #44]	; (8001110 <prepare_navigation+0xcc>)
 80010e2:	2114      	movs	r1, #20
 80010e4:	f44f 7011 	mov.w	r0, #580	; 0x244
 80010e8:	f001 ffba 	bl	8003060 <BSP_LCD_DisplayStringAt>
	}

	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80010ec:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80010f0:	f001 fefe 	bl	8002ef0 <BSP_LCD_SetTextColor>
	BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 80010f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80010f8:	f001 ff12 	bl	8002f20 <BSP_LCD_SetBackColor>

	prepare_pages();
 80010fc:	f7ff fefc 	bl	8000ef8 <prepare_pages>
}
 8001100:	bf00      	nop
 8001102:	bd80      	pop	{r7, pc}
 8001104:	0800e3c4 	.word	0x0800e3c4
 8001108:	0800e390 	.word	0x0800e390
 800110c:	0800e39c 	.word	0x0800e39c
 8001110:	0800e3ac 	.word	0x0800e3ac
 8001114:	20000760 	.word	0x20000760

08001118 <LCD_manager_t>:

void LCD_manager_t (void* args) {
 8001118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800111c:	b0ad      	sub	sp, #180	; 0xb4
 800111e:	af00      	add	r7, sp, #0
 8001120:	63f8      	str	r0, [r7, #60]	; 0x3c

	prepare_navigation();
 8001122:	f7ff ff8f 	bl	8001044 <prepare_navigation>

	thread_info *received_message = malloc(sizeof(thread_info));
 8001126:	2014      	movs	r0, #20
 8001128:	f00c fc90 	bl	800da4c <malloc>
 800112c:	4603      	mov	r3, r0
 800112e:	65fb      	str	r3, [r7, #92]	; 0x5c

	while(1) {
 8001130:	466b      	mov	r3, sp
 8001132:	461e      	mov	r6, r3
		int number_of_active_threads = osThreadGetCount();
 8001134:	f009 fa64 	bl	800a600 <osThreadGetCount>
 8001138:	4603      	mov	r3, r0
 800113a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		int number_of_active_threads_strlen = integer_length(number_of_active_threads);
 800113e:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
 8001142:	f7ff fa71 	bl	8000628 <integer_length>
 8001146:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8
		char number_of_active_threads_str[number_of_active_threads_strlen];
 800114a:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 800114e:	1e4b      	subs	r3, r1, #1
 8001150:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8001154:	460a      	mov	r2, r1
 8001156:	2300      	movs	r3, #0
 8001158:	633a      	str	r2, [r7, #48]	; 0x30
 800115a:	637b      	str	r3, [r7, #52]	; 0x34
 800115c:	f04f 0200 	mov.w	r2, #0
 8001160:	f04f 0300 	mov.w	r3, #0
 8001164:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001166:	00c3      	lsls	r3, r0, #3
 8001168:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800116a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800116e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001170:	00c2      	lsls	r2, r0, #3
 8001172:	460a      	mov	r2, r1
 8001174:	2300      	movs	r3, #0
 8001176:	4614      	mov	r4, r2
 8001178:	461d      	mov	r5, r3
 800117a:	f04f 0200 	mov.w	r2, #0
 800117e:	f04f 0300 	mov.w	r3, #0
 8001182:	00eb      	lsls	r3, r5, #3
 8001184:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001188:	00e2      	lsls	r2, r4, #3
 800118a:	460b      	mov	r3, r1
 800118c:	3307      	adds	r3, #7
 800118e:	08db      	lsrs	r3, r3, #3
 8001190:	00db      	lsls	r3, r3, #3
 8001192:	ebad 0d03 	sub.w	sp, sp, r3
 8001196:	466b      	mov	r3, sp
 8001198:	3300      	adds	r3, #0
 800119a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
		sprintf(number_of_active_threads_str, "Threads: %d", number_of_active_threads);
 800119e:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 80011a2:	49ba      	ldr	r1, [pc, #744]	; (800148c <LCD_manager_t+0x374>)
 80011a4:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 80011a8:	f00c fd5e 	bl	800dc68 <siprintf>
 		BSP_LCD_DisplayStringAt(10, 380, (uint8_t*) number_of_active_threads_str, LEFT_MODE);
 80011ac:	2303      	movs	r3, #3
 80011ae:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 80011b2:	f44f 71be 	mov.w	r1, #380	; 0x17c
 80011b6:	200a      	movs	r0, #10
 80011b8:	f001 ff52 	bl	8003060 <BSP_LCD_DisplayStringAt>


		BSP_TS_GetState(&TS_State);
 80011bc:	48b4      	ldr	r0, [pc, #720]	; (8001490 <LCD_manager_t+0x378>)
 80011be:	f002 fced 	bl	8003b9c <BSP_TS_GetState>
		if (TS_State.touchDetected > 0) {
 80011c2:	4bb3      	ldr	r3, [pc, #716]	; (8001490 <LCD_manager_t+0x378>)
 80011c4:	781b      	ldrb	r3, [r3, #0]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d01d      	beq.n	8001206 <LCD_manager_t+0xee>
			if (TS_State.touchY[0] < 75) {
 80011ca:	4bb1      	ldr	r3, [pc, #708]	; (8001490 <LCD_manager_t+0x378>)
 80011cc:	88db      	ldrh	r3, [r3, #6]
 80011ce:	2b4a      	cmp	r3, #74	; 0x4a
 80011d0:	d819      	bhi.n	8001206 <LCD_manager_t+0xee>
				if (TS_State.touchX[0] < 267) {
 80011d2:	4baf      	ldr	r3, [pc, #700]	; (8001490 <LCD_manager_t+0x378>)
 80011d4:	885b      	ldrh	r3, [r3, #2]
 80011d6:	f5b3 7f85 	cmp.w	r3, #266	; 0x10a
 80011da:	d803      	bhi.n	80011e4 <LCD_manager_t+0xcc>
					APP_PAGE = FIB;
 80011dc:	4aad      	ldr	r2, [pc, #692]	; (8001494 <LCD_manager_t+0x37c>)
 80011de:	2300      	movs	r3, #0
 80011e0:	6013      	str	r3, [r2, #0]
 80011e2:	e010      	b.n	8001206 <LCD_manager_t+0xee>
				} else if (TS_State.touchX[0] > 267 && TS_State.touchX[0] < 533) {
 80011e4:	4baa      	ldr	r3, [pc, #680]	; (8001490 <LCD_manager_t+0x378>)
 80011e6:	885b      	ldrh	r3, [r3, #2]
 80011e8:	f5b3 7f86 	cmp.w	r3, #268	; 0x10c
 80011ec:	d308      	bcc.n	8001200 <LCD_manager_t+0xe8>
 80011ee:	4ba8      	ldr	r3, [pc, #672]	; (8001490 <LCD_manager_t+0x378>)
 80011f0:	885b      	ldrh	r3, [r3, #2]
 80011f2:	f5b3 7f05 	cmp.w	r3, #532	; 0x214
 80011f6:	d803      	bhi.n	8001200 <LCD_manager_t+0xe8>
					APP_PAGE = GOL;
 80011f8:	4aa6      	ldr	r2, [pc, #664]	; (8001494 <LCD_manager_t+0x37c>)
 80011fa:	2301      	movs	r3, #1
 80011fc:	6013      	str	r3, [r2, #0]
 80011fe:	e002      	b.n	8001206 <LCD_manager_t+0xee>
				} else {
					APP_PAGE = WW;
 8001200:	4aa4      	ldr	r2, [pc, #656]	; (8001494 <LCD_manager_t+0x37c>)
 8001202:	2302      	movs	r3, #2
 8001204:	6013      	str	r3, [r2, #0]
				}
			}
		}
		refresh_navigation();
 8001206:	f7ff fea5 	bl	8000f54 <refresh_navigation>

		// stack view
		osMessageQueueGet(thread_manager_message, &received_message, NULL, osWaitForever);
 800120a:	4ba3      	ldr	r3, [pc, #652]	; (8001498 <LCD_manager_t+0x380>)
 800120c:	6818      	ldr	r0, [r3, #0]
 800120e:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 8001212:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001216:	2200      	movs	r2, #0
 8001218:	f009 fc1a 	bl	800aa50 <osMessageQueueGet>

		int pid = received_message->pid;
 800121c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
		int pid_strlen = integer_length(pid);
 8001224:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8001228:	f7ff f9fe 	bl	8000628 <integer_length>
 800122c:	f8c7 0098 	str.w	r0, [r7, #152]	; 0x98
		char PID[] = "PID";
 8001230:	4b9a      	ldr	r3, [pc, #616]	; (800149c <LCD_manager_t+0x384>)
 8001232:	65bb      	str	r3, [r7, #88]	; 0x58
		char pid_str[strlen(PID) + pid_strlen];
 8001234:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001238:	4618      	mov	r0, r3
 800123a:	f7ff f801 	bl	8000240 <strlen>
 800123e:	4602      	mov	r2, r0
 8001240:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001244:	18d1      	adds	r1, r2, r3
 8001246:	460b      	mov	r3, r1
 8001248:	3b01      	subs	r3, #1
 800124a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800124e:	2300      	movs	r3, #0
 8001250:	62b9      	str	r1, [r7, #40]	; 0x28
 8001252:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001254:	f04f 0200 	mov.w	r2, #0
 8001258:	f04f 0300 	mov.w	r3, #0
 800125c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800125e:	00c3      	lsls	r3, r0, #3
 8001260:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001262:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001266:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001268:	00c2      	lsls	r2, r0, #3
 800126a:	2300      	movs	r3, #0
 800126c:	6239      	str	r1, [r7, #32]
 800126e:	627b      	str	r3, [r7, #36]	; 0x24
 8001270:	f04f 0200 	mov.w	r2, #0
 8001274:	f04f 0300 	mov.w	r3, #0
 8001278:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800127a:	00c3      	lsls	r3, r0, #3
 800127c:	6a38      	ldr	r0, [r7, #32]
 800127e:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001282:	6a38      	ldr	r0, [r7, #32]
 8001284:	00c2      	lsls	r2, r0, #3
 8001286:	1dcb      	adds	r3, r1, #7
 8001288:	08db      	lsrs	r3, r3, #3
 800128a:	00db      	lsls	r3, r3, #3
 800128c:	ebad 0d03 	sub.w	sp, sp, r3
 8001290:	466b      	mov	r3, sp
 8001292:	3300      	adds	r3, #0
 8001294:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		sprintf(pid_str, "%s:%d", PID, pid);
 8001298:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800129c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80012a0:	497f      	ldr	r1, [pc, #508]	; (80014a0 <LCD_manager_t+0x388>)
 80012a2:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 80012a6:	f00c fcdf 	bl	800dc68 <siprintf>
		BSP_LCD_DisplayStringAt(10, 100, (uint8_t*) pid_str, LEFT_MODE);
 80012aa:	2303      	movs	r3, #3
 80012ac:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80012b0:	2164      	movs	r1, #100	; 0x64
 80012b2:	200a      	movs	r0, #10
 80012b4:	f001 fed4 	bl	8003060 <BSP_LCD_DisplayStringAt>

		int stack_space = received_message->stack_space;
 80012b8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
		int stack_space_strlen = integer_length(stack_space);
 80012c0:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 80012c4:	f7ff f9b0 	bl	8000628 <integer_length>
 80012c8:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
		char stack_sp[] = "Unused";
 80012cc:	4b75      	ldr	r3, [pc, #468]	; (80014a4 <LCD_manager_t+0x38c>)
 80012ce:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80012d2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80012d6:	6010      	str	r0, [r2, #0]
 80012d8:	3204      	adds	r2, #4
 80012da:	8011      	strh	r1, [r2, #0]
 80012dc:	3202      	adds	r2, #2
 80012de:	0c0b      	lsrs	r3, r1, #16
 80012e0:	7013      	strb	r3, [r2, #0]
		char stack_space_str[strlen(stack_sp) + stack_space_strlen];
 80012e2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80012e6:	4618      	mov	r0, r3
 80012e8:	f7fe ffaa 	bl	8000240 <strlen>
 80012ec:	4602      	mov	r2, r0
 80012ee:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80012f2:	18d1      	adds	r1, r2, r3
 80012f4:	460b      	mov	r3, r1
 80012f6:	3b01      	subs	r3, #1
 80012f8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80012fc:	2300      	movs	r3, #0
 80012fe:	61b9      	str	r1, [r7, #24]
 8001300:	61fb      	str	r3, [r7, #28]
 8001302:	f04f 0200 	mov.w	r2, #0
 8001306:	f04f 0300 	mov.w	r3, #0
 800130a:	69f8      	ldr	r0, [r7, #28]
 800130c:	00c3      	lsls	r3, r0, #3
 800130e:	69b8      	ldr	r0, [r7, #24]
 8001310:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001314:	69b8      	ldr	r0, [r7, #24]
 8001316:	00c2      	lsls	r2, r0, #3
 8001318:	2300      	movs	r3, #0
 800131a:	6139      	str	r1, [r7, #16]
 800131c:	617b      	str	r3, [r7, #20]
 800131e:	f04f 0200 	mov.w	r2, #0
 8001322:	f04f 0300 	mov.w	r3, #0
 8001326:	6978      	ldr	r0, [r7, #20]
 8001328:	00c3      	lsls	r3, r0, #3
 800132a:	6938      	ldr	r0, [r7, #16]
 800132c:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001330:	6938      	ldr	r0, [r7, #16]
 8001332:	00c2      	lsls	r2, r0, #3
 8001334:	1dcb      	adds	r3, r1, #7
 8001336:	08db      	lsrs	r3, r3, #3
 8001338:	00db      	lsls	r3, r3, #3
 800133a:	ebad 0d03 	sub.w	sp, sp, r3
 800133e:	466b      	mov	r3, sp
 8001340:	3300      	adds	r3, #0
 8001342:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
		sprintf(stack_space_str, "%s:%04d", stack_sp, stack_space);
 8001346:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800134a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800134e:	4956      	ldr	r1, [pc, #344]	; (80014a8 <LCD_manager_t+0x390>)
 8001350:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8001354:	f00c fc88 	bl	800dc68 <siprintf>
		BSP_LCD_DisplayStringAt(10, 130, (uint8_t*) stack_space_str, LEFT_MODE);
 8001358:	2303      	movs	r3, #3
 800135a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800135e:	2182      	movs	r1, #130	; 0x82
 8001360:	200a      	movs	r0, #10
 8001362:	f001 fe7d 	bl	8003060 <BSP_LCD_DisplayStringAt>

		int stack_size = received_message->stack_size;
 8001366:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001368:	689b      	ldr	r3, [r3, #8]
 800136a:	67fb      	str	r3, [r7, #124]	; 0x7c
		int stack_size_strlen = integer_length(stack_size);
 800136c:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800136e:	f7ff f95b 	bl	8000628 <integer_length>
 8001372:	67b8      	str	r0, [r7, #120]	; 0x78
		char stack_si[] = "Size";
 8001374:	4a4d      	ldr	r2, [pc, #308]	; (80014ac <LCD_manager_t+0x394>)
 8001376:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800137a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800137e:	6018      	str	r0, [r3, #0]
 8001380:	3304      	adds	r3, #4
 8001382:	7019      	strb	r1, [r3, #0]
		char stack_size_str[strlen(stack_si) + stack_size_strlen];
 8001384:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001388:	4618      	mov	r0, r3
 800138a:	f7fe ff59 	bl	8000240 <strlen>
 800138e:	4602      	mov	r2, r0
 8001390:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001392:	18d1      	adds	r1, r2, r3
 8001394:	460b      	mov	r3, r1
 8001396:	3b01      	subs	r3, #1
 8001398:	677b      	str	r3, [r7, #116]	; 0x74
 800139a:	2300      	movs	r3, #0
 800139c:	60b9      	str	r1, [r7, #8]
 800139e:	60fb      	str	r3, [r7, #12]
 80013a0:	f04f 0200 	mov.w	r2, #0
 80013a4:	f04f 0300 	mov.w	r3, #0
 80013a8:	68f8      	ldr	r0, [r7, #12]
 80013aa:	00c3      	lsls	r3, r0, #3
 80013ac:	68b8      	ldr	r0, [r7, #8]
 80013ae:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80013b2:	68b8      	ldr	r0, [r7, #8]
 80013b4:	00c2      	lsls	r2, r0, #3
 80013b6:	2300      	movs	r3, #0
 80013b8:	6039      	str	r1, [r7, #0]
 80013ba:	607b      	str	r3, [r7, #4]
 80013bc:	f04f 0200 	mov.w	r2, #0
 80013c0:	f04f 0300 	mov.w	r3, #0
 80013c4:	6878      	ldr	r0, [r7, #4]
 80013c6:	00c3      	lsls	r3, r0, #3
 80013c8:	6838      	ldr	r0, [r7, #0]
 80013ca:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80013ce:	6838      	ldr	r0, [r7, #0]
 80013d0:	00c2      	lsls	r2, r0, #3
 80013d2:	1dcb      	adds	r3, r1, #7
 80013d4:	08db      	lsrs	r3, r3, #3
 80013d6:	00db      	lsls	r3, r3, #3
 80013d8:	ebad 0d03 	sub.w	sp, sp, r3
 80013dc:	466b      	mov	r3, sp
 80013de:	3300      	adds	r3, #0
 80013e0:	673b      	str	r3, [r7, #112]	; 0x70
		sprintf(stack_size_str, "%s:%04d", stack_si, stack_size);
 80013e2:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80013e6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80013e8:	492f      	ldr	r1, [pc, #188]	; (80014a8 <LCD_manager_t+0x390>)
 80013ea:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80013ec:	f00c fc3c 	bl	800dc68 <siprintf>
		BSP_LCD_DisplayStringAt(10, 160, (uint8_t*) stack_size_str, LEFT_MODE);
 80013f0:	2303      	movs	r3, #3
 80013f2:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80013f4:	21a0      	movs	r1, #160	; 0xa0
 80013f6:	200a      	movs	r0, #10
 80013f8:	f001 fe32 	bl	8003060 <BSP_LCD_DisplayStringAt>

		int sent_messages = received_message->sent_messages;
 80013fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80013fe:	68db      	ldr	r3, [r3, #12]
 8001400:	66fb      	str	r3, [r7, #108]	; 0x6c
		int sent_messages_strlen = integer_length(sent_messages);
 8001402:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8001404:	f7ff f910 	bl	8000628 <integer_length>
 8001408:	66b8      	str	r0, [r7, #104]	; 0x68
		char MSG[] = "MSG";
 800140a:	4b29      	ldr	r3, [pc, #164]	; (80014b0 <LCD_manager_t+0x398>)
 800140c:	647b      	str	r3, [r7, #68]	; 0x44
		char sent_messages_str[strlen(MSG) + sent_messages_strlen];
 800140e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001412:	4618      	mov	r0, r3
 8001414:	f7fe ff14 	bl	8000240 <strlen>
 8001418:	4602      	mov	r2, r0
 800141a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800141c:	18d1      	adds	r1, r2, r3
 800141e:	460b      	mov	r3, r1
 8001420:	3b01      	subs	r3, #1
 8001422:	667b      	str	r3, [r7, #100]	; 0x64
 8001424:	2300      	movs	r3, #0
 8001426:	468a      	mov	sl, r1
 8001428:	469b      	mov	fp, r3
 800142a:	f04f 0200 	mov.w	r2, #0
 800142e:	f04f 0300 	mov.w	r3, #0
 8001432:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001436:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800143a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800143e:	2300      	movs	r3, #0
 8001440:	4688      	mov	r8, r1
 8001442:	4699      	mov	r9, r3
 8001444:	f04f 0200 	mov.w	r2, #0
 8001448:	f04f 0300 	mov.w	r3, #0
 800144c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001450:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001454:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001458:	1dcb      	adds	r3, r1, #7
 800145a:	08db      	lsrs	r3, r3, #3
 800145c:	00db      	lsls	r3, r3, #3
 800145e:	ebad 0d03 	sub.w	sp, sp, r3
 8001462:	466b      	mov	r3, sp
 8001464:	3300      	adds	r3, #0
 8001466:	663b      	str	r3, [r7, #96]	; 0x60
		sprintf(sent_messages_str, "%s:%04d", MSG, sent_messages);
 8001468:	f107 0244 	add.w	r2, r7, #68	; 0x44
 800146c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800146e:	490e      	ldr	r1, [pc, #56]	; (80014a8 <LCD_manager_t+0x390>)
 8001470:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8001472:	f00c fbf9 	bl	800dc68 <siprintf>
		BSP_LCD_DisplayStringAt(10, 190, (uint8_t*) sent_messages_str, LEFT_MODE);
 8001476:	2303      	movs	r3, #3
 8001478:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800147a:	21be      	movs	r1, #190	; 0xbe
 800147c:	200a      	movs	r0, #10
 800147e:	f001 fdef 	bl	8003060 <BSP_LCD_DisplayStringAt>


//		uint8_t* mask = { 0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08 };


		osDelay(50);
 8001482:	2032      	movs	r0, #50	; 0x32
 8001484:	f009 f8e2 	bl	800a64c <osDelay>
 8001488:	46b5      	mov	sp, r6
	while(1) {
 800148a:	e651      	b.n	8001130 <LCD_manager_t+0x18>
 800148c:	0800e3d0 	.word	0x0800e3d0
 8001490:	20000750 	.word	0x20000750
 8001494:	20000760 	.word	0x20000760
 8001498:	2000075c 	.word	0x2000075c
 800149c:	00444950 	.word	0x00444950
 80014a0:	0800e3dc 	.word	0x0800e3dc
 80014a4:	0800e3ec 	.word	0x0800e3ec
 80014a8:	0800e3e4 	.word	0x0800e3e4
 80014ac:	0800e3f4 	.word	0x0800e3f4
 80014b0:	0047534d 	.word	0x0047534d

080014b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014b4:	b590      	push	{r4, r7, lr}
 80014b6:	b087      	sub	sp, #28
 80014b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	extern int APP_PAGE;
	APP_PAGE = FIB;
 80014ba:	4b5c      	ldr	r3, [pc, #368]	; (800162c <main+0x178>)
 80014bc:	2200      	movs	r2, #0
 80014be:	601a      	str	r2, [r3, #0]
	prev_page = APP_PAGE;
 80014c0:	4b5a      	ldr	r3, [pc, #360]	; (800162c <main+0x178>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a5a      	ldr	r2, [pc, #360]	; (8001630 <main+0x17c>)
 80014c6:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014c8:	f002 fca2 	bl	8003e10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014cc:	f000 f8d6 	bl	800167c <SystemClock_Config>

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */

	GPIO_InitTypeDef gumb_a;
	gumb_a.Pin = GPIO_PIN_0;
 80014d0:	2301      	movs	r3, #1
 80014d2:	607b      	str	r3, [r7, #4]
	gumb_a.Mode = GPIO_MODE_IT_RISING;
 80014d4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80014d8:	60bb      	str	r3, [r7, #8]
	gumb_a.Pull = GPIO_NOPULL;
 80014da:	2300      	movs	r3, #0
 80014dc:	60fb      	str	r3, [r7, #12]
	gumb_a.Speed = GPIO_SPEED_FREQ_LOW;
 80014de:	2300      	movs	r3, #0
 80014e0:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOA, &gumb_a);
 80014e2:	1d3b      	adds	r3, r7, #4
 80014e4:	4619      	mov	r1, r3
 80014e6:	4853      	ldr	r0, [pc, #332]	; (8001634 <main+0x180>)
 80014e8:	f004 fa20 	bl	800592c <HAL_GPIO_Init>

	HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 2);
 80014ec:	2202      	movs	r2, #2
 80014ee:	2101      	movs	r1, #1
 80014f0:	2006      	movs	r0, #6
 80014f2:	f002 feb7 	bl	8004264 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80014f6:	2006      	movs	r0, #6
 80014f8:	f002 fed0 	bl	800429c <HAL_NVIC_EnableIRQ>

  BSP_LCD_Init();
 80014fc:	f001 fafb 	bl	8002af6 <BSP_LCD_Init>
  BSP_LCD_LayerDefaultInit(0, LCD_FB_START_ADDRESS);
 8001500:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8001504:	2000      	movs	r0, #0
 8001506:	f001 fc93 	bl	8002e30 <BSP_LCD_LayerDefaultInit>

  ts_status = BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 800150a:	f001 fc79 	bl	8002e00 <BSP_LCD_GetXSize>
 800150e:	4603      	mov	r3, r0
 8001510:	b29c      	uxth	r4, r3
 8001512:	f001 fc81 	bl	8002e18 <BSP_LCD_GetYSize>
 8001516:	4603      	mov	r3, r0
 8001518:	b29b      	uxth	r3, r3
 800151a:	4619      	mov	r1, r3
 800151c:	4620      	mov	r0, r4
 800151e:	f002 faab 	bl	8003a78 <BSP_TS_Init>
 8001522:	4603      	mov	r3, r0
 8001524:	461a      	mov	r2, r3
 8001526:	4b44      	ldr	r3, [pc, #272]	; (8001638 <main+0x184>)
 8001528:	601a      	str	r2, [r3, #0]
  while(ts_status != TS_OK);
 800152a:	bf00      	nop
 800152c:	4b42      	ldr	r3, [pc, #264]	; (8001638 <main+0x184>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d1fb      	bne.n	800152c <main+0x78>

  ts_status = BSP_TS_ITConfig();
 8001534:	f002 fb00 	bl	8003b38 <BSP_TS_ITConfig>
 8001538:	4603      	mov	r3, r0
 800153a:	461a      	mov	r2, r3
 800153c:	4b3e      	ldr	r3, [pc, #248]	; (8001638 <main+0x184>)
 800153e:	601a      	str	r2, [r3, #0]
  while(ts_status != TS_OK);
 8001540:	bf00      	nop
 8001542:	4b3d      	ldr	r3, [pc, #244]	; (8001638 <main+0x184>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d1fb      	bne.n	8001542 <main+0x8e>

  BSP_TS_INT_MspInit();
 800154a:	f002 fc3b 	bl	8003dc4 <BSP_TS_INT_MspInit>

	BSP_LCD_Clear(LCD_COLOR_DARKCYAN);
 800154e:	483b      	ldr	r0, [pc, #236]	; (800163c <main+0x188>)
 8001550:	f001 fd1a 	bl	8002f88 <BSP_LCD_Clear>
	BSP_LCD_DrawVLine(MENU_PANEL_WIDTH, 0, MENU_HEIGHT);
 8001554:	224b      	movs	r2, #75	; 0x4b
 8001556:	2100      	movs	r1, #0
 8001558:	f240 100b 	movw	r0, #267	; 0x10b
 800155c:	f001 fe86 	bl	800326c <BSP_LCD_DrawVLine>
	BSP_LCD_DrawVLine(2 * MENU_PANEL_WIDTH, 0, MENU_HEIGHT);
 8001560:	224b      	movs	r2, #75	; 0x4b
 8001562:	2100      	movs	r1, #0
 8001564:	f240 2016 	movw	r0, #534	; 0x216
 8001568:	f001 fe80 	bl	800326c <BSP_LCD_DrawVLine>

	BSP_LCD_DrawHLine(0, MENU_HEIGHT, BSP_LCD_GetXSize());
 800156c:	f001 fc48 	bl	8002e00 <BSP_LCD_GetXSize>
 8001570:	4603      	mov	r3, r0
 8001572:	b29b      	uxth	r3, r3
 8001574:	461a      	mov	r2, r3
 8001576:	214b      	movs	r1, #75	; 0x4b
 8001578:	2000      	movs	r0, #0
 800157a:	f001 fe39 	bl	80031f0 <BSP_LCD_DrawHLine>
	BSP_LCD_DrawVLine(STACK_VIEW_WIDTH, MENU_HEIGHT, BSP_LCD_GetYSize() - MENU_HEIGHT);
 800157e:	f001 fc4b 	bl	8002e18 <BSP_LCD_GetYSize>
 8001582:	4603      	mov	r3, r0
 8001584:	b29b      	uxth	r3, r3
 8001586:	3b4b      	subs	r3, #75	; 0x4b
 8001588:	b29b      	uxth	r3, r3
 800158a:	461a      	mov	r2, r3
 800158c:	214b      	movs	r1, #75	; 0x4b
 800158e:	20c8      	movs	r0, #200	; 0xc8
 8001590:	f001 fe6c 	bl	800326c <BSP_LCD_DrawVLine>

	BSP_LCD_FillRect(0, 300, STACK_VIEW_WIDTH, BSP_LCD_GetYSize());
 8001594:	f001 fc40 	bl	8002e18 <BSP_LCD_GetYSize>
 8001598:	4603      	mov	r3, r0
 800159a:	b29b      	uxth	r3, r3
 800159c:	22c8      	movs	r2, #200	; 0xc8
 800159e:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80015a2:	2000      	movs	r0, #0
 80015a4:	f001 fea4 	bl	80032f0 <BSP_LCD_FillRect>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80015a8:	f008 feac 	bl	800a304 <osKernelInitialize>
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  timer_gol = osTimerNew(gol_timer_func, osTimerPeriodic, NULL, NULL);
 80015ac:	2300      	movs	r3, #0
 80015ae:	2200      	movs	r2, #0
 80015b0:	2101      	movs	r1, #1
 80015b2:	4823      	ldr	r0, [pc, #140]	; (8001640 <main+0x18c>)
 80015b4:	f009 f88e 	bl	800a6d4 <osTimerNew>
 80015b8:	4603      	mov	r3, r0
 80015ba:	4a22      	ldr	r2, [pc, #136]	; (8001644 <main+0x190>)
 80015bc:	6013      	str	r3, [r2, #0]
  if (timer_gol != NULL) {
 80015be:	4b21      	ldr	r3, [pc, #132]	; (8001644 <main+0x190>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d006      	beq.n	80015d4 <main+0x120>
	  osTimerStart(timer_gol, 500);
 80015c6:	4b1f      	ldr	r3, [pc, #124]	; (8001644 <main+0x190>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80015ce:	4618      	mov	r0, r3
 80015d0:	f009 f904 	bl	800a7dc <osTimerStart>
  }
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  thread_manager_message = osMessageQueueNew(5, sizeof(thread_info), NULL);
 80015d4:	2200      	movs	r2, #0
 80015d6:	2114      	movs	r1, #20
 80015d8:	2005      	movs	r0, #5
 80015da:	f009 f93f 	bl	800a85c <osMessageQueueNew>
 80015de:	4603      	mov	r3, r0
 80015e0:	4a19      	ldr	r2, [pc, #100]	; (8001648 <main+0x194>)
 80015e2:	6013      	str	r3, [r2, #0]
  /* creation of defaultTask */
//  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
	fibonacci_taskHandle = osThreadNew(fibonacci_t, NULL, &fibonacci_Task_attributes);
 80015e4:	4a19      	ldr	r2, [pc, #100]	; (800164c <main+0x198>)
 80015e6:	2100      	movs	r1, #0
 80015e8:	4819      	ldr	r0, [pc, #100]	; (8001650 <main+0x19c>)
 80015ea:	f008 fef5 	bl	800a3d8 <osThreadNew>
 80015ee:	4603      	mov	r3, r0
 80015f0:	4a18      	ldr	r2, [pc, #96]	; (8001654 <main+0x1a0>)
 80015f2:	6013      	str	r3, [r2, #0]
	game_of_life_taskHandle = osThreadNew(game_of_life_t, NULL, &game_of_life_Task_attributes);
 80015f4:	4a18      	ldr	r2, [pc, #96]	; (8001658 <main+0x1a4>)
 80015f6:	2100      	movs	r1, #0
 80015f8:	4818      	ldr	r0, [pc, #96]	; (800165c <main+0x1a8>)
 80015fa:	f008 feed 	bl	800a3d8 <osThreadNew>
 80015fe:	4603      	mov	r3, r0
 8001600:	4a17      	ldr	r2, [pc, #92]	; (8001660 <main+0x1ac>)
 8001602:	6013      	str	r3, [r2, #0]
	wirewolrd_taskHandle = osThreadNew(wireworld_t, NULL, &wirewolrd_Task_attributes);
 8001604:	4a17      	ldr	r2, [pc, #92]	; (8001664 <main+0x1b0>)
 8001606:	2100      	movs	r1, #0
 8001608:	4817      	ldr	r0, [pc, #92]	; (8001668 <main+0x1b4>)
 800160a:	f008 fee5 	bl	800a3d8 <osThreadNew>
 800160e:	4603      	mov	r3, r0
 8001610:	4a16      	ldr	r2, [pc, #88]	; (800166c <main+0x1b8>)
 8001612:	6013      	str	r3, [r2, #0]
	LCD_manager_taskHandle = osThreadNew(LCD_manager_t, NULL, &LCD_manager_Task_attributes);
 8001614:	4a16      	ldr	r2, [pc, #88]	; (8001670 <main+0x1bc>)
 8001616:	2100      	movs	r1, #0
 8001618:	4816      	ldr	r0, [pc, #88]	; (8001674 <main+0x1c0>)
 800161a:	f008 fedd 	bl	800a3d8 <osThreadNew>
 800161e:	4603      	mov	r3, r0
 8001620:	4a15      	ldr	r2, [pc, #84]	; (8001678 <main+0x1c4>)
 8001622:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001624:	f008 fea2 	bl	800a36c <osKernelStart>


  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001628:	e7fe      	b.n	8001628 <main+0x174>
 800162a:	bf00      	nop
 800162c:	20000760 	.word	0x20000760
 8001630:	20000764 	.word	0x20000764
 8001634:	40020000 	.word	0x40020000
 8001638:	2000074c 	.word	0x2000074c
 800163c:	ff008080 	.word	0xff008080
 8001640:	08000cf9 	.word	0x08000cf9
 8001644:	200007bc 	.word	0x200007bc
 8001648:	2000075c 	.word	0x2000075c
 800164c:	0800e414 	.word	0x0800e414
 8001650:	080007cd 	.word	0x080007cd
 8001654:	2000073c 	.word	0x2000073c
 8001658:	0800e438 	.word	0x0800e438
 800165c:	08000d29 	.word	0x08000d29
 8001660:	20000740 	.word	0x20000740
 8001664:	0800e45c 	.word	0x0800e45c
 8001668:	08000e79 	.word	0x08000e79
 800166c:	20000744 	.word	0x20000744
 8001670:	0800e480 	.word	0x0800e480
 8001674:	08001119 	.word	0x08001119
 8001678:	20000748 	.word	0x20000748

0800167c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b094      	sub	sp, #80	; 0x50
 8001680:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001682:	f107 031c 	add.w	r3, r7, #28
 8001686:	2234      	movs	r2, #52	; 0x34
 8001688:	2100      	movs	r1, #0
 800168a:	4618      	mov	r0, r3
 800168c:	f00c f9f4 	bl	800da78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001690:	f107 0308 	add.w	r3, r7, #8
 8001694:	2200      	movs	r2, #0
 8001696:	601a      	str	r2, [r3, #0]
 8001698:	605a      	str	r2, [r3, #4]
 800169a:	609a      	str	r2, [r3, #8]
 800169c:	60da      	str	r2, [r3, #12]
 800169e:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80016a0:	f006 fcc4 	bl	800802c <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016a4:	4b31      	ldr	r3, [pc, #196]	; (800176c <SystemClock_Config+0xf0>)
 80016a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a8:	4a30      	ldr	r2, [pc, #192]	; (800176c <SystemClock_Config+0xf0>)
 80016aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016ae:	6413      	str	r3, [r2, #64]	; 0x40
 80016b0:	4b2e      	ldr	r3, [pc, #184]	; (800176c <SystemClock_Config+0xf0>)
 80016b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016b8:	607b      	str	r3, [r7, #4]
 80016ba:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016bc:	4b2c      	ldr	r3, [pc, #176]	; (8001770 <SystemClock_Config+0xf4>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4a2b      	ldr	r2, [pc, #172]	; (8001770 <SystemClock_Config+0xf4>)
 80016c2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80016c6:	6013      	str	r3, [r2, #0]
 80016c8:	4b29      	ldr	r3, [pc, #164]	; (8001770 <SystemClock_Config+0xf4>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80016d0:	603b      	str	r3, [r7, #0]
 80016d2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 80016d4:	230b      	movs	r3, #11
 80016d6:	61fb      	str	r3, [r7, #28]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016dc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016de:	2301      	movs	r3, #1
 80016e0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016e2:	2310      	movs	r3, #16
 80016e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80016e6:	2301      	movs	r3, #1
 80016e8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016ea:	2302      	movs	r3, #2
 80016ec:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016ee:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80016f2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 25;
 80016f4:	2319      	movs	r3, #25
 80016f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 432;
 80016f8:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 80016fc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016fe:	2302      	movs	r3, #2
 8001700:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001702:	2304      	movs	r3, #4
 8001704:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001706:	2302      	movs	r3, #2
 8001708:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800170a:	f107 031c 	add.w	r3, r7, #28
 800170e:	4618      	mov	r0, r3
 8001710:	f006 fcec 	bl	80080ec <HAL_RCC_OscConfig>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d001      	beq.n	800171e <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800171a:	f000 f83d 	bl	8001798 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800171e:	f006 fc95 	bl	800804c <HAL_PWREx_EnableOverDrive>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8001728:	f000 f836 	bl	8001798 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800172c:	230f      	movs	r3, #15
 800172e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001730:	2302      	movs	r3, #2
 8001732:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001734:	2300      	movs	r3, #0
 8001736:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001738:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800173c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800173e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001742:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001744:	f107 0308 	add.w	r3, r7, #8
 8001748:	2107      	movs	r1, #7
 800174a:	4618      	mov	r0, r3
 800174c:	f006 ff7c 	bl	8008648 <HAL_RCC_ClockConfig>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <SystemClock_Config+0xde>
  {
    Error_Handler();
 8001756:	f000 f81f 	bl	8001798 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 800175a:	2200      	movs	r2, #0
 800175c:	2100      	movs	r1, #0
 800175e:	2000      	movs	r0, #0
 8001760:	f007 f85e 	bl	8008820 <HAL_RCC_MCOConfig>
}
 8001764:	bf00      	nop
 8001766:	3750      	adds	r7, #80	; 0x50
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}
 800176c:	40023800 	.word	0x40023800
 8001770:	40007000 	.word	0x40007000

08001774 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a04      	ldr	r2, [pc, #16]	; (8001794 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d101      	bne.n	800178a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001786:	f002 fb51 	bl	8003e2c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800178a:	bf00      	nop
 800178c:	3708      	adds	r7, #8
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	40001000 	.word	0x40001000

08001798 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800179c:	b672      	cpsid	i
}
 800179e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017a0:	e7fe      	b.n	80017a0 <Error_Handler+0x8>
	...

080017a4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80017aa:	4b11      	ldr	r3, [pc, #68]	; (80017f0 <HAL_MspInit+0x4c>)
 80017ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ae:	4a10      	ldr	r2, [pc, #64]	; (80017f0 <HAL_MspInit+0x4c>)
 80017b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017b4:	6413      	str	r3, [r2, #64]	; 0x40
 80017b6:	4b0e      	ldr	r3, [pc, #56]	; (80017f0 <HAL_MspInit+0x4c>)
 80017b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017be:	607b      	str	r3, [r7, #4]
 80017c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017c2:	4b0b      	ldr	r3, [pc, #44]	; (80017f0 <HAL_MspInit+0x4c>)
 80017c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017c6:	4a0a      	ldr	r2, [pc, #40]	; (80017f0 <HAL_MspInit+0x4c>)
 80017c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017cc:	6453      	str	r3, [r2, #68]	; 0x44
 80017ce:	4b08      	ldr	r3, [pc, #32]	; (80017f0 <HAL_MspInit+0x4c>)
 80017d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017d6:	603b      	str	r3, [r7, #0]
 80017d8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80017da:	2200      	movs	r2, #0
 80017dc:	210f      	movs	r1, #15
 80017de:	f06f 0001 	mvn.w	r0, #1
 80017e2:	f002 fd3f 	bl	8004264 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017e6:	bf00      	nop
 80017e8:	3708      	adds	r7, #8
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	40023800 	.word	0x40023800

080017f4 <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b084      	sub	sp, #16
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a0d      	ldr	r2, [pc, #52]	; (8001838 <HAL_DMA2D_MspInit+0x44>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d113      	bne.n	800182e <HAL_DMA2D_MspInit+0x3a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8001806:	4b0d      	ldr	r3, [pc, #52]	; (800183c <HAL_DMA2D_MspInit+0x48>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180a:	4a0c      	ldr	r2, [pc, #48]	; (800183c <HAL_DMA2D_MspInit+0x48>)
 800180c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001810:	6313      	str	r3, [r2, #48]	; 0x30
 8001812:	4b0a      	ldr	r3, [pc, #40]	; (800183c <HAL_DMA2D_MspInit+0x48>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001816:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800181a:	60fb      	str	r3, [r7, #12]
 800181c:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 800181e:	2200      	movs	r2, #0
 8001820:	2105      	movs	r1, #5
 8001822:	205a      	movs	r0, #90	; 0x5a
 8001824:	f002 fd1e 	bl	8004264 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8001828:	205a      	movs	r0, #90	; 0x5a
 800182a:	f002 fd37 	bl	800429c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 800182e:	bf00      	nop
 8001830:	3710      	adds	r7, #16
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	4002b000 	.word	0x4002b000
 800183c:	40023800 	.word	0x40023800

08001840 <HAL_DSI_MspInit>:
* This function configures the hardware resources used in this example
* @param hdsi: DSI handle pointer
* @retval None
*/
void HAL_DSI_MspInit(DSI_HandleTypeDef* hdsi)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b08a      	sub	sp, #40	; 0x28
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001848:	f107 0314 	add.w	r3, r7, #20
 800184c:	2200      	movs	r2, #0
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	605a      	str	r2, [r3, #4]
 8001852:	609a      	str	r2, [r3, #8]
 8001854:	60da      	str	r2, [r3, #12]
 8001856:	611a      	str	r2, [r3, #16]
  if(hdsi->Instance==DSI)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a1b      	ldr	r2, [pc, #108]	; (80018cc <HAL_DSI_MspInit+0x8c>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d12f      	bne.n	80018c2 <HAL_DSI_MspInit+0x82>
  {
  /* USER CODE BEGIN DSI_MspInit 0 */

  /* USER CODE END DSI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DSI_CLK_ENABLE();
 8001862:	4b1b      	ldr	r3, [pc, #108]	; (80018d0 <HAL_DSI_MspInit+0x90>)
 8001864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001866:	4a1a      	ldr	r2, [pc, #104]	; (80018d0 <HAL_DSI_MspInit+0x90>)
 8001868:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800186c:	6453      	str	r3, [r2, #68]	; 0x44
 800186e:	4b18      	ldr	r3, [pc, #96]	; (80018d0 <HAL_DSI_MspInit+0x90>)
 8001870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001872:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001876:	613b      	str	r3, [r7, #16]
 8001878:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOJ_CLK_ENABLE();
 800187a:	4b15      	ldr	r3, [pc, #84]	; (80018d0 <HAL_DSI_MspInit+0x90>)
 800187c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187e:	4a14      	ldr	r2, [pc, #80]	; (80018d0 <HAL_DSI_MspInit+0x90>)
 8001880:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001884:	6313      	str	r3, [r2, #48]	; 0x30
 8001886:	4b12      	ldr	r3, [pc, #72]	; (80018d0 <HAL_DSI_MspInit+0x90>)
 8001888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800188e:	60fb      	str	r3, [r7, #12]
 8001890:	68fb      	ldr	r3, [r7, #12]
    /**DSIHOST GPIO Configuration
    PJ2     ------> DSIHOST_TE
    */
    GPIO_InitStruct.Pin = DSIHOST_TE_Pin;
 8001892:	2304      	movs	r3, #4
 8001894:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001896:	2302      	movs	r3, #2
 8001898:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189a:	2300      	movs	r3, #0
 800189c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800189e:	2300      	movs	r3, #0
 80018a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_DSI;
 80018a2:	230d      	movs	r3, #13
 80018a4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DSIHOST_TE_GPIO_Port, &GPIO_InitStruct);
 80018a6:	f107 0314 	add.w	r3, r7, #20
 80018aa:	4619      	mov	r1, r3
 80018ac:	4809      	ldr	r0, [pc, #36]	; (80018d4 <HAL_DSI_MspInit+0x94>)
 80018ae:	f004 f83d 	bl	800592c <HAL_GPIO_Init>

    /* DSI interrupt Init */
    HAL_NVIC_SetPriority(DSI_IRQn, 5, 0);
 80018b2:	2200      	movs	r2, #0
 80018b4:	2105      	movs	r1, #5
 80018b6:	2062      	movs	r0, #98	; 0x62
 80018b8:	f002 fcd4 	bl	8004264 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DSI_IRQn);
 80018bc:	2062      	movs	r0, #98	; 0x62
 80018be:	f002 fced 	bl	800429c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DSI_MspInit 1 */

  /* USER CODE END DSI_MspInit 1 */
  }

}
 80018c2:	bf00      	nop
 80018c4:	3728      	adds	r7, #40	; 0x28
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	40016c00 	.word	0x40016c00
 80018d0:	40023800 	.word	0x40023800
 80018d4:	40022400 	.word	0x40022400

080018d8 <HAL_DSI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hdsi: DSI handle pointer
* @retval None
*/
void HAL_DSI_MspDeInit(DSI_HandleTypeDef* hdsi)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  if(hdsi->Instance==DSI)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a09      	ldr	r2, [pc, #36]	; (800190c <HAL_DSI_MspDeInit+0x34>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d10c      	bne.n	8001904 <HAL_DSI_MspDeInit+0x2c>
  {
  /* USER CODE BEGIN DSI_MspDeInit 0 */

  /* USER CODE END DSI_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_DSI_CLK_DISABLE();
 80018ea:	4b09      	ldr	r3, [pc, #36]	; (8001910 <HAL_DSI_MspDeInit+0x38>)
 80018ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ee:	4a08      	ldr	r2, [pc, #32]	; (8001910 <HAL_DSI_MspDeInit+0x38>)
 80018f0:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 80018f4:	6453      	str	r3, [r2, #68]	; 0x44

    /**DSIHOST GPIO Configuration
    PJ2     ------> DSIHOST_TE
    */
    HAL_GPIO_DeInit(DSIHOST_TE_GPIO_Port, DSIHOST_TE_Pin);
 80018f6:	2104      	movs	r1, #4
 80018f8:	4806      	ldr	r0, [pc, #24]	; (8001914 <HAL_DSI_MspDeInit+0x3c>)
 80018fa:	f004 f9c3 	bl	8005c84 <HAL_GPIO_DeInit>

    /* DSI interrupt DeInit */
    HAL_NVIC_DisableIRQ(DSI_IRQn);
 80018fe:	2062      	movs	r0, #98	; 0x62
 8001900:	f002 fcda 	bl	80042b8 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN DSI_MspDeInit 1 */

  /* USER CODE END DSI_MspDeInit 1 */
  }

}
 8001904:	bf00      	nop
 8001906:	3708      	adds	r7, #8
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}
 800190c:	40016c00 	.word	0x40016c00
 8001910:	40023800 	.word	0x40023800
 8001914:	40022400 	.word	0x40022400

08001918 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b0b0      	sub	sp, #192	; 0xc0
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001920:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001924:	2200      	movs	r2, #0
 8001926:	601a      	str	r2, [r3, #0]
 8001928:	605a      	str	r2, [r3, #4]
 800192a:	609a      	str	r2, [r3, #8]
 800192c:	60da      	str	r2, [r3, #12]
 800192e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001930:	f107 031c 	add.w	r3, r7, #28
 8001934:	2290      	movs	r2, #144	; 0x90
 8001936:	2100      	movs	r1, #0
 8001938:	4618      	mov	r0, r3
 800193a:	f00c f89d 	bl	800da78 <memset>
  if(hi2c->Instance==I2C1)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4a55      	ldr	r2, [pc, #340]	; (8001a98 <HAL_I2C_MspInit+0x180>)
 8001944:	4293      	cmp	r3, r2
 8001946:	d13e      	bne.n	80019c6 <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001948:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800194c:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800194e:	2300      	movs	r3, #0
 8001950:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001954:	f107 031c 	add.w	r3, r7, #28
 8001958:	4618      	mov	r0, r3
 800195a:	f007 f8dd 	bl	8008b18 <HAL_RCCEx_PeriphCLKConfig>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d001      	beq.n	8001968 <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 8001964:	f7ff ff18 	bl	8001798 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001968:	4b4c      	ldr	r3, [pc, #304]	; (8001a9c <HAL_I2C_MspInit+0x184>)
 800196a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196c:	4a4b      	ldr	r2, [pc, #300]	; (8001a9c <HAL_I2C_MspInit+0x184>)
 800196e:	f043 0302 	orr.w	r3, r3, #2
 8001972:	6313      	str	r3, [r2, #48]	; 0x30
 8001974:	4b49      	ldr	r3, [pc, #292]	; (8001a9c <HAL_I2C_MspInit+0x184>)
 8001976:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001978:	f003 0302 	and.w	r3, r3, #2
 800197c:	61bb      	str	r3, [r7, #24]
 800197e:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8001980:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001984:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001988:	2312      	movs	r3, #18
 800198a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800198e:	2301      	movs	r3, #1
 8001990:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001994:	2300      	movs	r3, #0
 8001996:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800199a:	2304      	movs	r3, #4
 800199c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019a0:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80019a4:	4619      	mov	r1, r3
 80019a6:	483e      	ldr	r0, [pc, #248]	; (8001aa0 <HAL_I2C_MspInit+0x188>)
 80019a8:	f003 ffc0 	bl	800592c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80019ac:	4b3b      	ldr	r3, [pc, #236]	; (8001a9c <HAL_I2C_MspInit+0x184>)
 80019ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019b0:	4a3a      	ldr	r2, [pc, #232]	; (8001a9c <HAL_I2C_MspInit+0x184>)
 80019b2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80019b6:	6413      	str	r3, [r2, #64]	; 0x40
 80019b8:	4b38      	ldr	r3, [pc, #224]	; (8001a9c <HAL_I2C_MspInit+0x184>)
 80019ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019c0:	617b      	str	r3, [r7, #20]
 80019c2:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }

}
 80019c4:	e063      	b.n	8001a8e <HAL_I2C_MspInit+0x176>
  else if(hi2c->Instance==I2C4)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a36      	ldr	r2, [pc, #216]	; (8001aa4 <HAL_I2C_MspInit+0x18c>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d15e      	bne.n	8001a8e <HAL_I2C_MspInit+0x176>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 80019d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80019d4:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 80019d6:	2300      	movs	r3, #0
 80019d8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019dc:	f107 031c 	add.w	r3, r7, #28
 80019e0:	4618      	mov	r0, r3
 80019e2:	f007 f899 	bl	8008b18 <HAL_RCCEx_PeriphCLKConfig>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d001      	beq.n	80019f0 <HAL_I2C_MspInit+0xd8>
      Error_Handler();
 80019ec:	f7ff fed4 	bl	8001798 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019f0:	4b2a      	ldr	r3, [pc, #168]	; (8001a9c <HAL_I2C_MspInit+0x184>)
 80019f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f4:	4a29      	ldr	r2, [pc, #164]	; (8001a9c <HAL_I2C_MspInit+0x184>)
 80019f6:	f043 0302 	orr.w	r3, r3, #2
 80019fa:	6313      	str	r3, [r2, #48]	; 0x30
 80019fc:	4b27      	ldr	r3, [pc, #156]	; (8001a9c <HAL_I2C_MspInit+0x184>)
 80019fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a00:	f003 0302 	and.w	r3, r3, #2
 8001a04:	613b      	str	r3, [r7, #16]
 8001a06:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a08:	4b24      	ldr	r3, [pc, #144]	; (8001a9c <HAL_I2C_MspInit+0x184>)
 8001a0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0c:	4a23      	ldr	r2, [pc, #140]	; (8001a9c <HAL_I2C_MspInit+0x184>)
 8001a0e:	f043 0308 	orr.w	r3, r3, #8
 8001a12:	6313      	str	r3, [r2, #48]	; 0x30
 8001a14:	4b21      	ldr	r3, [pc, #132]	; (8001a9c <HAL_I2C_MspInit+0x184>)
 8001a16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a18:	f003 0308 	and.w	r3, r3, #8
 8001a1c:	60fb      	str	r3, [r7, #12]
 8001a1e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = AUDIO_SDA_Pin;
 8001a20:	2380      	movs	r3, #128	; 0x80
 8001a22:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a26:	2312      	movs	r3, #18
 8001a28:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a32:	2303      	movs	r3, #3
 8001a34:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF11_I2C4;
 8001a38:	230b      	movs	r3, #11
 8001a3a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(AUDIO_SDA_GPIO_Port, &GPIO_InitStruct);
 8001a3e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001a42:	4619      	mov	r1, r3
 8001a44:	4816      	ldr	r0, [pc, #88]	; (8001aa0 <HAL_I2C_MspInit+0x188>)
 8001a46:	f003 ff71 	bl	800592c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = AUDIO_SCL_Pin;
 8001a4a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a4e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a52:	2312      	movs	r3, #18
 8001a54:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a5e:	2303      	movs	r3, #3
 8001a60:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8001a64:	2304      	movs	r3, #4
 8001a66:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(AUDIO_SCL_GPIO_Port, &GPIO_InitStruct);
 8001a6a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001a6e:	4619      	mov	r1, r3
 8001a70:	480d      	ldr	r0, [pc, #52]	; (8001aa8 <HAL_I2C_MspInit+0x190>)
 8001a72:	f003 ff5b 	bl	800592c <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 8001a76:	4b09      	ldr	r3, [pc, #36]	; (8001a9c <HAL_I2C_MspInit+0x184>)
 8001a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a7a:	4a08      	ldr	r2, [pc, #32]	; (8001a9c <HAL_I2C_MspInit+0x184>)
 8001a7c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a80:	6413      	str	r3, [r2, #64]	; 0x40
 8001a82:	4b06      	ldr	r3, [pc, #24]	; (8001a9c <HAL_I2C_MspInit+0x184>)
 8001a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a86:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001a8a:	60bb      	str	r3, [r7, #8]
 8001a8c:	68bb      	ldr	r3, [r7, #8]
}
 8001a8e:	bf00      	nop
 8001a90:	37c0      	adds	r7, #192	; 0xc0
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	40005400 	.word	0x40005400
 8001a9c:	40023800 	.word	0x40023800
 8001aa0:	40020400 	.word	0x40020400
 8001aa4:	40006000 	.word	0x40006000
 8001aa8:	40020c00 	.word	0x40020c00

08001aac <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a15      	ldr	r2, [pc, #84]	; (8001b10 <HAL_I2C_MspDeInit+0x64>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d110      	bne.n	8001ae0 <HAL_I2C_MspDeInit+0x34>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001abe:	4b15      	ldr	r3, [pc, #84]	; (8001b14 <HAL_I2C_MspDeInit+0x68>)
 8001ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac2:	4a14      	ldr	r2, [pc, #80]	; (8001b14 <HAL_I2C_MspDeInit+0x68>)
 8001ac4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001ac8:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(ARDUINO_SCL_D15_GPIO_Port, ARDUINO_SCL_D15_Pin);
 8001aca:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ace:	4812      	ldr	r0, [pc, #72]	; (8001b18 <HAL_I2C_MspDeInit+0x6c>)
 8001ad0:	f004 f8d8 	bl	8005c84 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(ARDUINO_SDA_D14_GPIO_Port, ARDUINO_SDA_D14_Pin);
 8001ad4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ad8:	480f      	ldr	r0, [pc, #60]	; (8001b18 <HAL_I2C_MspDeInit+0x6c>)
 8001ada:	f004 f8d3 	bl	8005c84 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C4_MspDeInit 1 */

  /* USER CODE END I2C4_MspDeInit 1 */
  }

}
 8001ade:	e013      	b.n	8001b08 <HAL_I2C_MspDeInit+0x5c>
  else if(hi2c->Instance==I2C4)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a0d      	ldr	r2, [pc, #52]	; (8001b1c <HAL_I2C_MspDeInit+0x70>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d10e      	bne.n	8001b08 <HAL_I2C_MspDeInit+0x5c>
    __HAL_RCC_I2C4_CLK_DISABLE();
 8001aea:	4b0a      	ldr	r3, [pc, #40]	; (8001b14 <HAL_I2C_MspDeInit+0x68>)
 8001aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aee:	4a09      	ldr	r2, [pc, #36]	; (8001b14 <HAL_I2C_MspDeInit+0x68>)
 8001af0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001af4:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(AUDIO_SDA_GPIO_Port, AUDIO_SDA_Pin);
 8001af6:	2180      	movs	r1, #128	; 0x80
 8001af8:	4807      	ldr	r0, [pc, #28]	; (8001b18 <HAL_I2C_MspDeInit+0x6c>)
 8001afa:	f004 f8c3 	bl	8005c84 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(AUDIO_SCL_GPIO_Port, AUDIO_SCL_Pin);
 8001afe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b02:	4807      	ldr	r0, [pc, #28]	; (8001b20 <HAL_I2C_MspDeInit+0x74>)
 8001b04:	f004 f8be 	bl	8005c84 <HAL_GPIO_DeInit>
}
 8001b08:	bf00      	nop
 8001b0a:	3708      	adds	r7, #8
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	40005400 	.word	0x40005400
 8001b14:	40023800 	.word	0x40023800
 8001b18:	40020400 	.word	0x40020400
 8001b1c:	40006000 	.word	0x40006000
 8001b20:	40020c00 	.word	0x40020c00

08001b24 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b084      	sub	sp, #16
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  if(hltdc->Instance==LTDC)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a0d      	ldr	r2, [pc, #52]	; (8001b68 <HAL_LTDC_MspInit+0x44>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d113      	bne.n	8001b5e <HAL_LTDC_MspInit+0x3a>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001b36:	4b0d      	ldr	r3, [pc, #52]	; (8001b6c <HAL_LTDC_MspInit+0x48>)
 8001b38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b3a:	4a0c      	ldr	r2, [pc, #48]	; (8001b6c <HAL_LTDC_MspInit+0x48>)
 8001b3c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001b40:	6453      	str	r3, [r2, #68]	; 0x44
 8001b42:	4b0a      	ldr	r3, [pc, #40]	; (8001b6c <HAL_LTDC_MspInit+0x48>)
 8001b44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b46:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001b4a:	60fb      	str	r3, [r7, #12]
 8001b4c:	68fb      	ldr	r3, [r7, #12]
    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8001b4e:	2200      	movs	r2, #0
 8001b50:	2105      	movs	r1, #5
 8001b52:	2058      	movs	r0, #88	; 0x58
 8001b54:	f002 fb86 	bl	8004264 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8001b58:	2058      	movs	r0, #88	; 0x58
 8001b5a:	f002 fb9f 	bl	800429c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 8001b5e:	bf00      	nop
 8001b60:	3710      	adds	r7, #16
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	40016800 	.word	0x40016800
 8001b6c:	40023800 	.word	0x40023800

08001b70 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b087      	sub	sp, #28
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a1c      	ldr	r2, [pc, #112]	; (8001bf0 <HAL_TIM_Base_MspInit+0x80>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d10c      	bne.n	8001b9c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b82:	4b1c      	ldr	r3, [pc, #112]	; (8001bf4 <HAL_TIM_Base_MspInit+0x84>)
 8001b84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b86:	4a1b      	ldr	r2, [pc, #108]	; (8001bf4 <HAL_TIM_Base_MspInit+0x84>)
 8001b88:	f043 0301 	orr.w	r3, r3, #1
 8001b8c:	6453      	str	r3, [r2, #68]	; 0x44
 8001b8e:	4b19      	ldr	r3, [pc, #100]	; (8001bf4 <HAL_TIM_Base_MspInit+0x84>)
 8001b90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b92:	f003 0301 	and.w	r3, r3, #1
 8001b96:	617b      	str	r3, [r7, #20]
 8001b98:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8001b9a:	e022      	b.n	8001be2 <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM10)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a15      	ldr	r2, [pc, #84]	; (8001bf8 <HAL_TIM_Base_MspInit+0x88>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d10c      	bne.n	8001bc0 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001ba6:	4b13      	ldr	r3, [pc, #76]	; (8001bf4 <HAL_TIM_Base_MspInit+0x84>)
 8001ba8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001baa:	4a12      	ldr	r2, [pc, #72]	; (8001bf4 <HAL_TIM_Base_MspInit+0x84>)
 8001bac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bb0:	6453      	str	r3, [r2, #68]	; 0x44
 8001bb2:	4b10      	ldr	r3, [pc, #64]	; (8001bf4 <HAL_TIM_Base_MspInit+0x84>)
 8001bb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bba:	613b      	str	r3, [r7, #16]
 8001bbc:	693b      	ldr	r3, [r7, #16]
}
 8001bbe:	e010      	b.n	8001be2 <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM11)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a0d      	ldr	r2, [pc, #52]	; (8001bfc <HAL_TIM_Base_MspInit+0x8c>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d10b      	bne.n	8001be2 <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001bca:	4b0a      	ldr	r3, [pc, #40]	; (8001bf4 <HAL_TIM_Base_MspInit+0x84>)
 8001bcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bce:	4a09      	ldr	r2, [pc, #36]	; (8001bf4 <HAL_TIM_Base_MspInit+0x84>)
 8001bd0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bd4:	6453      	str	r3, [r2, #68]	; 0x44
 8001bd6:	4b07      	ldr	r3, [pc, #28]	; (8001bf4 <HAL_TIM_Base_MspInit+0x84>)
 8001bd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bda:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001bde:	60fb      	str	r3, [r7, #12]
 8001be0:	68fb      	ldr	r3, [r7, #12]
}
 8001be2:	bf00      	nop
 8001be4:	371c      	adds	r7, #28
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr
 8001bee:	bf00      	nop
 8001bf0:	40010000 	.word	0x40010000
 8001bf4:	40023800 	.word	0x40023800
 8001bf8:	40014400 	.word	0x40014400
 8001bfc:	40014800 	.word	0x40014800

08001c00 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b086      	sub	sp, #24
 8001c04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001c06:	1d3b      	adds	r3, r7, #4
 8001c08:	2200      	movs	r2, #0
 8001c0a:	601a      	str	r2, [r3, #0]
 8001c0c:	605a      	str	r2, [r3, #4]
 8001c0e:	609a      	str	r2, [r3, #8]
 8001c10:	60da      	str	r2, [r3, #12]
 8001c12:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001c14:	4b3b      	ldr	r3, [pc, #236]	; (8001d04 <HAL_FMC_MspInit+0x104>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d16f      	bne.n	8001cfc <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8001c1c:	4b39      	ldr	r3, [pc, #228]	; (8001d04 <HAL_FMC_MspInit+0x104>)
 8001c1e:	2201      	movs	r2, #1
 8001c20:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001c22:	4b39      	ldr	r3, [pc, #228]	; (8001d08 <HAL_FMC_MspInit+0x108>)
 8001c24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c26:	4a38      	ldr	r2, [pc, #224]	; (8001d08 <HAL_FMC_MspInit+0x108>)
 8001c28:	f043 0301 	orr.w	r3, r3, #1
 8001c2c:	6393      	str	r3, [r2, #56]	; 0x38
 8001c2e:	4b36      	ldr	r3, [pc, #216]	; (8001d08 <HAL_FMC_MspInit+0x108>)
 8001c30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c32:	f003 0301 	and.w	r3, r3, #1
 8001c36:	603b      	str	r3, [r7, #0]
 8001c38:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8001c3a:	f64f 7383 	movw	r3, #65411	; 0xff83
 8001c3e:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c40:	2302      	movs	r3, #2
 8001c42:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c44:	2300      	movs	r3, #0
 8001c46:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c48:	2303      	movs	r3, #3
 8001c4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001c4c:	230c      	movs	r3, #12
 8001c4e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c50:	1d3b      	adds	r3, r7, #4
 8001c52:	4619      	mov	r1, r3
 8001c54:	482d      	ldr	r0, [pc, #180]	; (8001d0c <HAL_FMC_MspInit+0x10c>)
 8001c56:	f003 fe69 	bl	800592c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A12_Pin
 8001c5a:	f248 1337 	movw	r3, #33079	; 0x8137
 8001c5e:	607b      	str	r3, [r7, #4]
                          |FMC_A10_Pin|FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c60:	2302      	movs	r3, #2
 8001c62:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c64:	2300      	movs	r3, #0
 8001c66:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c68:	2303      	movs	r3, #3
 8001c6a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001c6c:	230c      	movs	r3, #12
 8001c6e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001c70:	1d3b      	adds	r3, r7, #4
 8001c72:	4619      	mov	r1, r3
 8001c74:	4826      	ldr	r0, [pc, #152]	; (8001d10 <HAL_FMC_MspInit+0x110>)
 8001c76:	f003 fe59 	bl	800592c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8001c7a:	f24c 7303 	movw	r3, #50947	; 0xc703
 8001c7e:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c80:	2302      	movs	r3, #2
 8001c82:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c84:	2300      	movs	r3, #0
 8001c86:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001c8c:	230c      	movs	r3, #12
 8001c8e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c90:	1d3b      	adds	r3, r7, #4
 8001c92:	4619      	mov	r1, r3
 8001c94:	481f      	ldr	r0, [pc, #124]	; (8001d14 <HAL_FMC_MspInit+0x114>)
 8001c96:	f003 fe49 	bl	800592c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_NBL2_Pin|D27_Pin|D26_Pin|FMC_NBL3_Pin
 8001c9a:	f240 63ff 	movw	r3, #1791	; 0x6ff
 8001c9e:	607b      	str	r3, [r7, #4]
                          |D29_Pin|D31_Pin|D28_Pin|D25_Pin
                          |D30_Pin|D24_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca0:	2302      	movs	r3, #2
 8001ca2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ca8:	2303      	movs	r3, #3
 8001caa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001cac:	230c      	movs	r3, #12
 8001cae:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001cb0:	1d3b      	adds	r3, r7, #4
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	4818      	ldr	r0, [pc, #96]	; (8001d18 <HAL_FMC_MspInit+0x118>)
 8001cb6:	f003 fe39 	bl	800592c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8001cba:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8001cbe:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cc0:	2302      	movs	r3, #2
 8001cc2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cc8:	2303      	movs	r3, #3
 8001cca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001ccc:	230c      	movs	r3, #12
 8001cce:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001cd0:	1d3b      	adds	r3, r7, #4
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	4811      	ldr	r0, [pc, #68]	; (8001d1c <HAL_FMC_MspInit+0x11c>)
 8001cd6:	f003 fe29 	bl	800592c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D23_Pin|D21_Pin|D22_Pin|FMC_SDNME_Pin
 8001cda:	f64f 732c 	movw	r3, #65324	; 0xff2c
 8001cde:	607b      	str	r3, [r7, #4]
                          |FMC_SDNE0_Pin|FMC_SDCKE0_Pin|D20_Pin|FMC_D_7_Pin
                          |FMC_D19_Pin|FMC_D16_Pin|FMC_D18_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ce0:	2302      	movs	r3, #2
 8001ce2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ce8:	2303      	movs	r3, #3
 8001cea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001cec:	230c      	movs	r3, #12
 8001cee:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001cf0:	1d3b      	adds	r3, r7, #4
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	480a      	ldr	r0, [pc, #40]	; (8001d20 <HAL_FMC_MspInit+0x120>)
 8001cf6:	f003 fe19 	bl	800592c <HAL_GPIO_Init>
 8001cfa:	e000      	b.n	8001cfe <HAL_FMC_MspInit+0xfe>
    return;
 8001cfc:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001cfe:	3718      	adds	r7, #24
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	200007c0 	.word	0x200007c0
 8001d08:	40023800 	.word	0x40023800
 8001d0c:	40021000 	.word	0x40021000
 8001d10:	40021800 	.word	0x40021800
 8001d14:	40020c00 	.word	0x40020c00
 8001d18:	40022000 	.word	0x40022000
 8001d1c:	40021400 	.word	0x40021400
 8001d20:	40021c00 	.word	0x40021c00

08001d24 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b082      	sub	sp, #8
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001d2c:	f7ff ff68 	bl	8001c00 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001d30:	bf00      	nop
 8001d32:	3708      	adds	r7, #8
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}

08001d38 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b08e      	sub	sp, #56	; 0x38
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001d40:	2300      	movs	r3, #0
 8001d42:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001d44:	2300      	movs	r3, #0
 8001d46:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001d48:	4b33      	ldr	r3, [pc, #204]	; (8001e18 <HAL_InitTick+0xe0>)
 8001d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4c:	4a32      	ldr	r2, [pc, #200]	; (8001e18 <HAL_InitTick+0xe0>)
 8001d4e:	f043 0310 	orr.w	r3, r3, #16
 8001d52:	6413      	str	r3, [r2, #64]	; 0x40
 8001d54:	4b30      	ldr	r3, [pc, #192]	; (8001e18 <HAL_InitTick+0xe0>)
 8001d56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d58:	f003 0310 	and.w	r3, r3, #16
 8001d5c:	60fb      	str	r3, [r7, #12]
 8001d5e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001d60:	f107 0210 	add.w	r2, r7, #16
 8001d64:	f107 0314 	add.w	r3, r7, #20
 8001d68:	4611      	mov	r1, r2
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f006 fea2 	bl	8008ab4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001d70:	6a3b      	ldr	r3, [r7, #32]
 8001d72:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001d74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d103      	bne.n	8001d82 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001d7a:	f006 fe87 	bl	8008a8c <HAL_RCC_GetPCLK1Freq>
 8001d7e:	6378      	str	r0, [r7, #52]	; 0x34
 8001d80:	e004      	b.n	8001d8c <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001d82:	f006 fe83 	bl	8008a8c <HAL_RCC_GetPCLK1Freq>
 8001d86:	4603      	mov	r3, r0
 8001d88:	005b      	lsls	r3, r3, #1
 8001d8a:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001d8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d8e:	4a23      	ldr	r2, [pc, #140]	; (8001e1c <HAL_InitTick+0xe4>)
 8001d90:	fba2 2303 	umull	r2, r3, r2, r3
 8001d94:	0c9b      	lsrs	r3, r3, #18
 8001d96:	3b01      	subs	r3, #1
 8001d98:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001d9a:	4b21      	ldr	r3, [pc, #132]	; (8001e20 <HAL_InitTick+0xe8>)
 8001d9c:	4a21      	ldr	r2, [pc, #132]	; (8001e24 <HAL_InitTick+0xec>)
 8001d9e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001da0:	4b1f      	ldr	r3, [pc, #124]	; (8001e20 <HAL_InitTick+0xe8>)
 8001da2:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001da6:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001da8:	4a1d      	ldr	r2, [pc, #116]	; (8001e20 <HAL_InitTick+0xe8>)
 8001daa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dac:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001dae:	4b1c      	ldr	r3, [pc, #112]	; (8001e20 <HAL_InitTick+0xe8>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001db4:	4b1a      	ldr	r3, [pc, #104]	; (8001e20 <HAL_InitTick+0xe8>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dba:	4b19      	ldr	r3, [pc, #100]	; (8001e20 <HAL_InitTick+0xe8>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001dc0:	4817      	ldr	r0, [pc, #92]	; (8001e20 <HAL_InitTick+0xe8>)
 8001dc2:	f007 fb62 	bl	800948a <HAL_TIM_Base_Init>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001dcc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d11b      	bne.n	8001e0c <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001dd4:	4812      	ldr	r0, [pc, #72]	; (8001e20 <HAL_InitTick+0xe8>)
 8001dd6:	f007 fbaf 	bl	8009538 <HAL_TIM_Base_Start_IT>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001de0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d111      	bne.n	8001e0c <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001de8:	2036      	movs	r0, #54	; 0x36
 8001dea:	f002 fa57 	bl	800429c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2b0f      	cmp	r3, #15
 8001df2:	d808      	bhi.n	8001e06 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001df4:	2200      	movs	r2, #0
 8001df6:	6879      	ldr	r1, [r7, #4]
 8001df8:	2036      	movs	r0, #54	; 0x36
 8001dfa:	f002 fa33 	bl	8004264 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001dfe:	4a0a      	ldr	r2, [pc, #40]	; (8001e28 <HAL_InitTick+0xf0>)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6013      	str	r3, [r2, #0]
 8001e04:	e002      	b.n	8001e0c <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001e0c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	3738      	adds	r7, #56	; 0x38
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	40023800 	.word	0x40023800
 8001e1c:	431bde83 	.word	0x431bde83
 8001e20:	200007c4 	.word	0x200007c4
 8001e24:	40001000 	.word	0x40001000
 8001e28:	20000048 	.word	0x20000048

08001e2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e30:	e7fe      	b.n	8001e30 <NMI_Handler+0x4>

08001e32 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e32:	b480      	push	{r7}
 8001e34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e36:	e7fe      	b.n	8001e36 <HardFault_Handler+0x4>

08001e38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e3c:	e7fe      	b.n	8001e3c <MemManage_Handler+0x4>

08001e3e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e3e:	b480      	push	{r7}
 8001e40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e42:	e7fe      	b.n	8001e42 <BusFault_Handler+0x4>

08001e44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e48:	e7fe      	b.n	8001e48 <UsageFault_Handler+0x4>

08001e4a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e4a:	b480      	push	{r7}
 8001e4c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e4e:	bf00      	nop
 8001e50:	46bd      	mov	sp, r7
 8001e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e56:	4770      	bx	lr

08001e58 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001e5c:	4802      	ldr	r0, [pc, #8]	; (8001e68 <TIM6_DAC_IRQHandler+0x10>)
 8001e5e:	f007 fbe3 	bl	8009628 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001e62:	bf00      	nop
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	200007c4 	.word	0x200007c4

08001e6c <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8001e70:	4802      	ldr	r0, [pc, #8]	; (8001e7c <OTG_HS_IRQHandler+0x10>)
 8001e72:	f005 f9a1 	bl	80071b8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8001e76:	bf00      	nop
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	20000234 	.word	0x20000234

08001e80 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8001e84:	4802      	ldr	r0, [pc, #8]	; (8001e90 <LTDC_IRQHandler+0x10>)
 8001e86:	f004 fead 	bl	8006be4 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8001e8a:	bf00      	nop
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	2000018c 	.word	0x2000018c

08001e94 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8001e98:	4802      	ldr	r0, [pc, #8]	; (8001ea4 <DMA2D_IRQHandler+0x10>)
 8001e9a:	f002 fd47 	bl	800492c <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8001e9e:	bf00      	nop
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	200000d4 	.word	0x200000d4

08001ea8 <CEC_IRQHandler>:

/**
  * @brief This function handles HDMI-CEC global interrupt.
  */
void CEC_IRQHandler(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CEC_IRQn 0 */

  /* USER CODE END CEC_IRQn 0 */
  HAL_CEC_IRQHandler(&hcec);
 8001eac:	4802      	ldr	r0, [pc, #8]	; (8001eb8 <CEC_IRQHandler+0x10>)
 8001eae:	f002 f801 	bl	8003eb4 <HAL_CEC_IRQHandler>
  /* USER CODE BEGIN CEC_IRQn 1 */

  /* USER CODE END CEC_IRQn 1 */
}
 8001eb2:	bf00      	nop
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	20000148 	.word	0x20000148

08001ebc <DSI_IRQHandler>:

/**
  * @brief This function handles DSI global interrupt.
  */
void DSI_IRQHandler(void)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DSI_IRQn 0 */

  /* USER CODE END DSI_IRQn 0 */
  HAL_DSI_IRQHandler(&hdsi);
 8001ec0:	4802      	ldr	r0, [pc, #8]	; (8001ecc <DSI_IRQHandler+0x10>)
 8001ec2:	f003 f955 	bl	8005170 <HAL_DSI_IRQHandler>
  /* USER CODE BEGIN DSI_IRQn 1 */

  /* USER CODE END DSI_IRQn 1 */
}
 8001ec6:	bf00      	nop
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	2000012c 	.word	0x2000012c

08001ed0 <EXTI0_IRQHandler>:

extern int APP_PAGE;
#define REFRESH_RATE 300
uint32_t lastClick = 0;

void EXTI0_IRQHandler() {
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	af00      	add	r7, sp, #0
	if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_0)) {
 8001ed4:	4b17      	ldr	r3, [pc, #92]	; (8001f34 <EXTI0_IRQHandler+0x64>)
 8001ed6:	695b      	ldr	r3, [r3, #20]
 8001ed8:	f003 0301 	and.w	r3, r3, #1
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d023      	beq.n	8001f28 <EXTI0_IRQHandler+0x58>
		if (HAL_GetTick() - lastClick > REFRESH_RATE) {
 8001ee0:	f001 ffb8 	bl	8003e54 <HAL_GetTick>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	4b14      	ldr	r3, [pc, #80]	; (8001f38 <EXTI0_IRQHandler+0x68>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	1ad3      	subs	r3, r2, r3
 8001eec:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001ef0:	d91a      	bls.n	8001f28 <EXTI0_IRQHandler+0x58>
			APP_PAGE++;
 8001ef2:	4b12      	ldr	r3, [pc, #72]	; (8001f3c <EXTI0_IRQHandler+0x6c>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	3301      	adds	r3, #1
 8001ef8:	4a10      	ldr	r2, [pc, #64]	; (8001f3c <EXTI0_IRQHandler+0x6c>)
 8001efa:	6013      	str	r3, [r2, #0]
			if (APP_PAGE > 2) APP_PAGE = APP_PAGE % 3;
 8001efc:	4b0f      	ldr	r3, [pc, #60]	; (8001f3c <EXTI0_IRQHandler+0x6c>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	2b02      	cmp	r3, #2
 8001f02:	dd0c      	ble.n	8001f1e <EXTI0_IRQHandler+0x4e>
 8001f04:	4b0d      	ldr	r3, [pc, #52]	; (8001f3c <EXTI0_IRQHandler+0x6c>)
 8001f06:	6819      	ldr	r1, [r3, #0]
 8001f08:	4b0d      	ldr	r3, [pc, #52]	; (8001f40 <EXTI0_IRQHandler+0x70>)
 8001f0a:	fb83 3201 	smull	r3, r2, r3, r1
 8001f0e:	17cb      	asrs	r3, r1, #31
 8001f10:	1ad2      	subs	r2, r2, r3
 8001f12:	4613      	mov	r3, r2
 8001f14:	005b      	lsls	r3, r3, #1
 8001f16:	4413      	add	r3, r2
 8001f18:	1aca      	subs	r2, r1, r3
 8001f1a:	4b08      	ldr	r3, [pc, #32]	; (8001f3c <EXTI0_IRQHandler+0x6c>)
 8001f1c:	601a      	str	r2, [r3, #0]
			lastClick = HAL_GetTick();
 8001f1e:	f001 ff99 	bl	8003e54 <HAL_GetTick>
 8001f22:	4603      	mov	r3, r0
 8001f24:	4a04      	ldr	r2, [pc, #16]	; (8001f38 <EXTI0_IRQHandler+0x68>)
 8001f26:	6013      	str	r3, [r2, #0]
		}
	}
	__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_0);
 8001f28:	4b02      	ldr	r3, [pc, #8]	; (8001f34 <EXTI0_IRQHandler+0x64>)
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	615a      	str	r2, [r3, #20]
}
 8001f2e:	bf00      	nop
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	40013c00 	.word	0x40013c00
 8001f38:	20000810 	.word	0x20000810
 8001f3c:	20000760 	.word	0x20000760
 8001f40:	55555556 	.word	0x55555556

08001f44 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0

  HAL_GPIO_EXTI_IRQHandler(TS_INT_PIN); // Reset the GPIO_PIN_13 Interrupt - Touch Screen
 8001f48:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001f4c:	f003 ffc0 	bl	8005ed0 <HAL_GPIO_EXTI_IRQHandler>

}
 8001f50:	bf00      	nop
 8001f52:	bd80      	pop	{r7, pc}

08001f54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b086      	sub	sp, #24
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f5c:	4a14      	ldr	r2, [pc, #80]	; (8001fb0 <_sbrk+0x5c>)
 8001f5e:	4b15      	ldr	r3, [pc, #84]	; (8001fb4 <_sbrk+0x60>)
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f68:	4b13      	ldr	r3, [pc, #76]	; (8001fb8 <_sbrk+0x64>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d102      	bne.n	8001f76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f70:	4b11      	ldr	r3, [pc, #68]	; (8001fb8 <_sbrk+0x64>)
 8001f72:	4a12      	ldr	r2, [pc, #72]	; (8001fbc <_sbrk+0x68>)
 8001f74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f76:	4b10      	ldr	r3, [pc, #64]	; (8001fb8 <_sbrk+0x64>)
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	4413      	add	r3, r2
 8001f7e:	693a      	ldr	r2, [r7, #16]
 8001f80:	429a      	cmp	r2, r3
 8001f82:	d207      	bcs.n	8001f94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f84:	f00b fd38 	bl	800d9f8 <__errno>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	220c      	movs	r2, #12
 8001f8c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f8e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001f92:	e009      	b.n	8001fa8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f94:	4b08      	ldr	r3, [pc, #32]	; (8001fb8 <_sbrk+0x64>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f9a:	4b07      	ldr	r3, [pc, #28]	; (8001fb8 <_sbrk+0x64>)
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	4413      	add	r3, r2
 8001fa2:	4a05      	ldr	r2, [pc, #20]	; (8001fb8 <_sbrk+0x64>)
 8001fa4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	3718      	adds	r7, #24
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}
 8001fb0:	20080000 	.word	0x20080000
 8001fb4:	00000400 	.word	0x00000400
 8001fb8:	20000814 	.word	0x20000814
 8001fbc:	200098e8 	.word	0x200098e8

08001fc0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001fc4:	4b06      	ldr	r3, [pc, #24]	; (8001fe0 <SystemInit+0x20>)
 8001fc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fca:	4a05      	ldr	r2, [pc, #20]	; (8001fe0 <SystemInit+0x20>)
 8001fcc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001fd0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fd4:	bf00      	nop
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	e000ed00 	.word	0xe000ed00

08001fe4 <Reset_Handler>:
*/

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:    ldr   sp, =_estack      /* set stack pointer */
 8001fe4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800201c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001fe8:	480d      	ldr	r0, [pc, #52]	; (8002020 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001fea:	490e      	ldr	r1, [pc, #56]	; (8002024 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001fec:	4a0e      	ldr	r2, [pc, #56]	; (8002028 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001fee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ff0:	e002      	b.n	8001ff8 <LoopCopyDataInit>

08001ff2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ff2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ff4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ff6:	3304      	adds	r3, #4

08001ff8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ff8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ffa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ffc:	d3f9      	bcc.n	8001ff2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ffe:	4a0b      	ldr	r2, [pc, #44]	; (800202c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002000:	4c0b      	ldr	r4, [pc, #44]	; (8002030 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002002:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002004:	e001      	b.n	800200a <LoopFillZerobss>

08002006 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002006:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002008:	3204      	adds	r2, #4

0800200a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800200a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800200c:	d3fb      	bcc.n	8002006 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800200e:	f7ff ffd7 	bl	8001fc0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002012:	f00b fcf7 	bl	800da04 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002016:	f7ff fa4d 	bl	80014b4 <main>
  bx  lr    
 800201a:	4770      	bx	lr
Reset_Handler:    ldr   sp, =_estack      /* set stack pointer */
 800201c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002020:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002024:	200000b8 	.word	0x200000b8
  ldr r2, =_sidata
 8002028:	080101d4 	.word	0x080101d4
  ldr r2, =_sbss
 800202c:	200000b8 	.word	0x200000b8
  ldr r4, =_ebss
 8002030:	200098e4 	.word	0x200098e4

08002034 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002034:	e7fe      	b.n	8002034 <ADC_IRQHandler>
	...

08002038 <ft6x06_Init>:
  *         from MCU to FT6206 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval None
  */
void ft6x06_Init(uint16_t DeviceAddr)
{  
 8002038:	b580      	push	{r7, lr}
 800203a:	b084      	sub	sp, #16
 800203c:	af00      	add	r7, sp, #0
 800203e:	4603      	mov	r3, r0
 8002040:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;
  uint8_t empty;
  
  /* Check if device instance already exists */
  instance = ft6x06_GetInstance(DeviceAddr);
 8002042:	88fb      	ldrh	r3, [r7, #6]
 8002044:	4618      	mov	r0, r3
 8002046:	f000 f90d 	bl	8002264 <ft6x06_GetInstance>
 800204a:	4603      	mov	r3, r0
 800204c:	73fb      	strb	r3, [r7, #15]
  
  /* To prevent double initialization */
  if(instance == 0xFF)
 800204e:	7bfb      	ldrb	r3, [r7, #15]
 8002050:	2bff      	cmp	r3, #255	; 0xff
 8002052:	d10e      	bne.n	8002072 <ft6x06_Init+0x3a>
  {
    /* Look for empty instance */
    empty = ft6x06_GetInstance(0);
 8002054:	2000      	movs	r0, #0
 8002056:	f000 f905 	bl	8002264 <ft6x06_GetInstance>
 800205a:	4603      	mov	r3, r0
 800205c:	73bb      	strb	r3, [r7, #14]
    
    if(empty < FT6x06_MAX_INSTANCE)
 800205e:	7bbb      	ldrb	r3, [r7, #14]
 8002060:	2b01      	cmp	r3, #1
 8002062:	d806      	bhi.n	8002072 <ft6x06_Init+0x3a>
    {
      /* Register the current device instance */
      ft6x06[empty] = DeviceAddr;
 8002064:	7bbb      	ldrb	r3, [r7, #14]
 8002066:	88fa      	ldrh	r2, [r7, #6]
 8002068:	b2d1      	uxtb	r1, r2
 800206a:	4a04      	ldr	r2, [pc, #16]	; (800207c <ft6x06_Init+0x44>)
 800206c:	54d1      	strb	r1, [r2, r3]
      
      /* Initialize IO BUS layer */
      TS_IO_Init(); 
 800206e:	f000 fcd7 	bl	8002a20 <TS_IO_Init>
    }
  }
}
 8002072:	bf00      	nop
 8002074:	3710      	adds	r7, #16
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	20000818 	.word	0x20000818

08002080 <ft6x06_Reset>:
  *         @note : Not applicable to FT6206.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval None
  */
void ft6x06_Reset(uint16_t DeviceAddr)
{
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
 8002086:	4603      	mov	r3, r0
 8002088:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT6206 IC */
}
 800208a:	bf00      	nop
 800208c:	370c      	adds	r7, #12
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr

08002096 <ft6x06_ReadID>:
  *         able to read the FT6206 device ID, and verify this is a FT6206.
  * @param  DeviceAddr: I2C FT6x06 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft6x06_ReadID(uint16_t DeviceAddr)
{
 8002096:	b580      	push	{r7, lr}
 8002098:	b082      	sub	sp, #8
 800209a:	af00      	add	r7, sp, #0
 800209c:	4603      	mov	r3, r0
 800209e:	80fb      	strh	r3, [r7, #6]
  /* Initialize I2C link if needed */
  TS_IO_Init();
 80020a0:	f000 fcbe 	bl	8002a20 <TS_IO_Init>
  
  /* Return the device ID value */
  return (TS_IO_Read(DeviceAddr, FT6206_CHIP_ID_REG));
 80020a4:	88fb      	ldrh	r3, [r7, #6]
 80020a6:	b2db      	uxtb	r3, r3
 80020a8:	21a8      	movs	r1, #168	; 0xa8
 80020aa:	4618      	mov	r0, r3
 80020ac:	f000 fcdc 	bl	8002a68 <TS_IO_Read>
 80020b0:	4603      	mov	r3, r0
 80020b2:	b29b      	uxth	r3, r3
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3708      	adds	r7, #8
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}

080020bc <ft6x06_TS_Start>:
  *         the touch screen).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft6x06_TS_Start(uint16_t DeviceAddr)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b082      	sub	sp, #8
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	4603      	mov	r3, r0
 80020c4:	80fb      	strh	r3, [r7, #6]
  /* Hw Calibration sequence start : should be done once after each power up */
  /* This is called internal calibration of the touch screen                 */
  ft6x06_TS_Calibration(DeviceAddr);
#endif
  /* Minimum static configuration of FT6206 */
  ft6x06_TS_Configure(DeviceAddr);
 80020c6:	88fb      	ldrh	r3, [r7, #6]
 80020c8:	4618      	mov	r0, r3
 80020ca:	f000 f8bc 	bl	8002246 <ft6x06_TS_Configure>

  /* By default set FT6206 IC in Polling mode : no INT generation on FT6206 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft6x06_TS_DisableIT(DeviceAddr);
 80020ce:	88fb      	ldrh	r3, [r7, #6]
 80020d0:	4618      	mov	r0, r3
 80020d2:	f000 f88d 	bl	80021f0 <ft6x06_TS_DisableIT>
}
 80020d6:	bf00      	nop
 80020d8:	3708      	adds	r7, #8
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
	...

080020e0 <ft6x06_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft6x06_TS_DetectTouch(uint16_t DeviceAddr)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b084      	sub	sp, #16
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	4603      	mov	r3, r0
 80020e8:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 80020ea:	2300      	movs	r3, #0
 80020ec:	73fb      	strb	r3, [r7, #15]

  /* Read register FT6206_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT6206_TD_STAT_REG);
 80020ee:	88fb      	ldrh	r3, [r7, #6]
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	2102      	movs	r1, #2
 80020f4:	4618      	mov	r0, r3
 80020f6:	f000 fcb7 	bl	8002a68 <TS_IO_Read>
 80020fa:	4603      	mov	r3, r0
 80020fc:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT6206_TD_STAT_MASK;
 80020fe:	7bfb      	ldrb	r3, [r7, #15]
 8002100:	b2db      	uxtb	r3, r3
 8002102:	f003 030f 	and.w	r3, r3, #15
 8002106:	b2db      	uxtb	r3, r3
 8002108:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT6206_MAX_DETECTABLE_TOUCH)
 800210a:	7bfb      	ldrb	r3, [r7, #15]
 800210c:	b2db      	uxtb	r3, r3
 800210e:	2b02      	cmp	r3, #2
 8002110:	d901      	bls.n	8002116 <ft6x06_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 8002112:	2300      	movs	r3, #0
 8002114:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft6x06 driver internal global : current number of active touches */
  ft6x06_handle.currActiveTouchNb = nbTouch;
 8002116:	7bfb      	ldrb	r3, [r7, #15]
 8002118:	b2da      	uxtb	r2, r3
 800211a:	4b05      	ldr	r3, [pc, #20]	; (8002130 <ft6x06_TS_DetectTouch+0x50>)
 800211c:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft6x06_handle.currActiveTouchIdx = 0;
 800211e:	4b04      	ldr	r3, [pc, #16]	; (8002130 <ft6x06_TS_DetectTouch+0x50>)
 8002120:	2200      	movs	r2, #0
 8002122:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 8002124:	7bfb      	ldrb	r3, [r7, #15]
 8002126:	b2db      	uxtb	r3, r3
}
 8002128:	4618      	mov	r0, r3
 800212a:	3710      	adds	r7, #16
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	2000081c 	.word	0x2000081c

08002134 <ft6x06_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft6x06_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b086      	sub	sp, #24
 8002138:	af00      	add	r7, sp, #0
 800213a:	4603      	mov	r3, r0
 800213c:	60b9      	str	r1, [r7, #8]
 800213e:	607a      	str	r2, [r7, #4]
 8002140:	81fb      	strh	r3, [r7, #14]
  uint8_t regAddress = 0;
 8002142:	2300      	movs	r3, #0
 8002144:	75fb      	strb	r3, [r7, #23]
  uint8_t  dataxy[4];
  
  if(ft6x06_handle.currActiveTouchIdx < ft6x06_handle.currActiveTouchNb)
 8002146:	4b1f      	ldr	r3, [pc, #124]	; (80021c4 <ft6x06_TS_GetXY+0x90>)
 8002148:	789a      	ldrb	r2, [r3, #2]
 800214a:	4b1e      	ldr	r3, [pc, #120]	; (80021c4 <ft6x06_TS_GetXY+0x90>)
 800214c:	785b      	ldrb	r3, [r3, #1]
 800214e:	429a      	cmp	r2, r3
 8002150:	d234      	bcs.n	80021bc <ft6x06_TS_GetXY+0x88>
  {
    switch(ft6x06_handle.currActiveTouchIdx)
 8002152:	4b1c      	ldr	r3, [pc, #112]	; (80021c4 <ft6x06_TS_GetXY+0x90>)
 8002154:	789b      	ldrb	r3, [r3, #2]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d002      	beq.n	8002160 <ft6x06_TS_GetXY+0x2c>
 800215a:	2b01      	cmp	r3, #1
 800215c:	d003      	beq.n	8002166 <ft6x06_TS_GetXY+0x32>
    case 1 :
      regAddress = FT6206_P2_XH_REG; 
      break;

    default :
      break;
 800215e:	e005      	b.n	800216c <ft6x06_TS_GetXY+0x38>
      regAddress = FT6206_P1_XH_REG; 
 8002160:	2303      	movs	r3, #3
 8002162:	75fb      	strb	r3, [r7, #23]
      break;
 8002164:	e002      	b.n	800216c <ft6x06_TS_GetXY+0x38>
      regAddress = FT6206_P2_XH_REG; 
 8002166:	2309      	movs	r3, #9
 8002168:	75fb      	strb	r3, [r7, #23]
      break;
 800216a:	bf00      	nop
    }
    
    /* Read X and Y positions */
    TS_IO_ReadMultiple(DeviceAddr, regAddress, dataxy, sizeof(dataxy)); 
 800216c:	89fb      	ldrh	r3, [r7, #14]
 800216e:	b2d8      	uxtb	r0, r3
 8002170:	f107 0210 	add.w	r2, r7, #16
 8002174:	7df9      	ldrb	r1, [r7, #23]
 8002176:	2304      	movs	r3, #4
 8002178:	f000 fc94 	bl	8002aa4 <TS_IO_ReadMultiple>

    /* Send back ready X position to caller */
    *X = ((dataxy[0] & FT6206_MSB_MASK) << 8) | (dataxy[1] & FT6206_LSB_MASK);
 800217c:	7c3b      	ldrb	r3, [r7, #16]
 800217e:	021b      	lsls	r3, r3, #8
 8002180:	b21b      	sxth	r3, r3
 8002182:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8002186:	b21a      	sxth	r2, r3
 8002188:	7c7b      	ldrb	r3, [r7, #17]
 800218a:	b21b      	sxth	r3, r3
 800218c:	4313      	orrs	r3, r2
 800218e:	b21b      	sxth	r3, r3
 8002190:	b29a      	uxth	r2, r3
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	801a      	strh	r2, [r3, #0]
    
    /* Send back ready Y position to caller */
    *Y = ((dataxy[2] & FT6206_MSB_MASK) << 8) | (dataxy[3] & FT6206_LSB_MASK);
 8002196:	7cbb      	ldrb	r3, [r7, #18]
 8002198:	021b      	lsls	r3, r3, #8
 800219a:	b21b      	sxth	r3, r3
 800219c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80021a0:	b21a      	sxth	r2, r3
 80021a2:	7cfb      	ldrb	r3, [r7, #19]
 80021a4:	b21b      	sxth	r3, r3
 80021a6:	4313      	orrs	r3, r2
 80021a8:	b21b      	sxth	r3, r3
 80021aa:	b29a      	uxth	r2, r3
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	801a      	strh	r2, [r3, #0]
    
    ft6x06_handle.currActiveTouchIdx++;
 80021b0:	4b04      	ldr	r3, [pc, #16]	; (80021c4 <ft6x06_TS_GetXY+0x90>)
 80021b2:	789b      	ldrb	r3, [r3, #2]
 80021b4:	3301      	adds	r3, #1
 80021b6:	b2da      	uxtb	r2, r3
 80021b8:	4b02      	ldr	r3, [pc, #8]	; (80021c4 <ft6x06_TS_GetXY+0x90>)
 80021ba:	709a      	strb	r2, [r3, #2]
  }
}
 80021bc:	bf00      	nop
 80021be:	3718      	adds	r7, #24
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	2000081c 	.word	0x2000081c

080021c8 <ft6x06_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT6206).
  * @retval None
  */
void ft6x06_TS_EnableIT(uint16_t DeviceAddr)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b084      	sub	sp, #16
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	4603      	mov	r3, r0
 80021d0:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 80021d2:	2300      	movs	r3, #0
 80021d4:	73fb      	strb	r3, [r7, #15]
  regValue = (FT6206_G_MODE_INTERRUPT_TRIGGER & (FT6206_G_MODE_INTERRUPT_MASK >> FT6206_G_MODE_INTERRUPT_SHIFT)) << FT6206_G_MODE_INTERRUPT_SHIFT;
 80021d6:	2301      	movs	r3, #1
 80021d8:	73fb      	strb	r3, [r7, #15]
  
  /* Set interrupt trigger mode in FT6206_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT6206_GMODE_REG, regValue);
 80021da:	88fb      	ldrh	r3, [r7, #6]
 80021dc:	b2db      	uxtb	r3, r3
 80021de:	7bfa      	ldrb	r2, [r7, #15]
 80021e0:	21a4      	movs	r1, #164	; 0xa4
 80021e2:	4618      	mov	r0, r3
 80021e4:	f000 fc26 	bl	8002a34 <TS_IO_Write>
}
 80021e8:	bf00      	nop
 80021ea:	3710      	adds	r7, #16
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}

080021f0 <ft6x06_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT6206).
  * @retval None
  */
void ft6x06_TS_DisableIT(uint16_t DeviceAddr)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b084      	sub	sp, #16
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	4603      	mov	r3, r0
 80021f8:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 80021fa:	2300      	movs	r3, #0
 80021fc:	73fb      	strb	r3, [r7, #15]
  regValue = (FT6206_G_MODE_INTERRUPT_POLLING & (FT6206_G_MODE_INTERRUPT_MASK >> FT6206_G_MODE_INTERRUPT_SHIFT)) << FT6206_G_MODE_INTERRUPT_SHIFT;
 80021fe:	2300      	movs	r3, #0
 8002200:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT6206_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT6206_GMODE_REG, regValue);
 8002202:	88fb      	ldrh	r3, [r7, #6]
 8002204:	b2db      	uxtb	r3, r3
 8002206:	7bfa      	ldrb	r2, [r7, #15]
 8002208:	21a4      	movs	r1, #164	; 0xa4
 800220a:	4618      	mov	r0, r3
 800220c:	f000 fc12 	bl	8002a34 <TS_IO_Write>
}
 8002210:	bf00      	nop
 8002212:	3710      	adds	r7, #16
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}

08002218 <ft6x06_TS_ITStatus>:
  *         @note : This feature is not applicable to FT6206.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft6x06_TS_ITStatus(uint16_t DeviceAddr)
{
 8002218:	b480      	push	{r7}
 800221a:	b083      	sub	sp, #12
 800221c:	af00      	add	r7, sp, #0
 800221e:	4603      	mov	r3, r0
 8002220:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT6206 */
  return 0;
 8002222:	2300      	movs	r3, #0
}
 8002224:	4618      	mov	r0, r3
 8002226:	370c      	adds	r7, #12
 8002228:	46bd      	mov	sp, r7
 800222a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222e:	4770      	bx	lr

08002230 <ft6x06_TS_ClearIT>:
  *         @note : This feature is not applicable to FT6206.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval None
  */
void ft6x06_TS_ClearIT(uint16_t DeviceAddr)
{
 8002230:	b480      	push	{r7}
 8002232:	b083      	sub	sp, #12
 8002234:	af00      	add	r7, sp, #0
 8002236:	4603      	mov	r3, r0
 8002238:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT6206 */
}
 800223a:	bf00      	nop
 800223c:	370c      	adds	r7, #12
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr

08002246 <ft6x06_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT6206 Device address for communication on I2C Bus.
  * @retval Status FT6206_STATUS_OK or FT6206_STATUS_NOT_OK.
  */
static uint32_t ft6x06_TS_Configure(uint16_t DeviceAddr)
{
 8002246:	b480      	push	{r7}
 8002248:	b085      	sub	sp, #20
 800224a:	af00      	add	r7, sp, #0
 800224c:	4603      	mov	r3, r0
 800224e:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT6206_STATUS_OK;
 8002250:	2300      	movs	r3, #0
 8002252:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT6206 */

  return(status);
 8002254:	68fb      	ldr	r3, [r7, #12]
}
 8002256:	4618      	mov	r0, r3
 8002258:	3714      	adds	r7, #20
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr
	...

08002264 <ft6x06_GetInstance>:
  *         and return its index  
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  */
static uint8_t ft6x06_GetInstance(uint16_t DeviceAddr)
{
 8002264:	b480      	push	{r7}
 8002266:	b085      	sub	sp, #20
 8002268:	af00      	add	r7, sp, #0
 800226a:	4603      	mov	r3, r0
 800226c:	80fb      	strh	r3, [r7, #6]
  uint8_t idx = 0;
 800226e:	2300      	movs	r3, #0
 8002270:	73fb      	strb	r3, [r7, #15]
  
  /* Check all the registered instances */
  for(idx = 0; idx < FT6x06_MAX_INSTANCE ; idx ++)
 8002272:	2300      	movs	r3, #0
 8002274:	73fb      	strb	r3, [r7, #15]
 8002276:	e00b      	b.n	8002290 <ft6x06_GetInstance+0x2c>
  {
    if(ft6x06[idx] == DeviceAddr)
 8002278:	7bfb      	ldrb	r3, [r7, #15]
 800227a:	4a0a      	ldr	r2, [pc, #40]	; (80022a4 <ft6x06_GetInstance+0x40>)
 800227c:	5cd3      	ldrb	r3, [r2, r3]
 800227e:	b29b      	uxth	r3, r3
 8002280:	88fa      	ldrh	r2, [r7, #6]
 8002282:	429a      	cmp	r2, r3
 8002284:	d101      	bne.n	800228a <ft6x06_GetInstance+0x26>
    {
      return idx; 
 8002286:	7bfb      	ldrb	r3, [r7, #15]
 8002288:	e006      	b.n	8002298 <ft6x06_GetInstance+0x34>
  for(idx = 0; idx < FT6x06_MAX_INSTANCE ; idx ++)
 800228a:	7bfb      	ldrb	r3, [r7, #15]
 800228c:	3301      	adds	r3, #1
 800228e:	73fb      	strb	r3, [r7, #15]
 8002290:	7bfb      	ldrb	r3, [r7, #15]
 8002292:	2b01      	cmp	r3, #1
 8002294:	d9f0      	bls.n	8002278 <ft6x06_GetInstance+0x14>
    }
  }
  
  return 0xFF;
 8002296:	23ff      	movs	r3, #255	; 0xff
}
 8002298:	4618      	mov	r0, r3
 800229a:	3714      	adds	r7, #20
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr
 80022a4:	20000818 	.word	0x20000818

080022a8 <OTM8009A_Init>:
  * @param  hdsi_eval : pointer on DSI configuration structure
  * @param  hdsivideo_handle : pointer on DSI video mode configuration structure
  * @retval Status
  */
uint8_t OTM8009A_Init(uint32_t ColorCoding, uint32_t orientation)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b082      	sub	sp, #8
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
 80022b0:	6039      	str	r1, [r7, #0]
  /* Enable CMD2 to access vendor specific commands                               */
  /* Enter in command 2 mode and set EXTC to enable address shift function (0x00) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 80022b2:	49c1      	ldr	r1, [pc, #772]	; (80025b8 <OTM8009A_Init+0x310>)
 80022b4:	2000      	movs	r0, #0
 80022b6:	f001 f875 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 3, (uint8_t *)lcdRegData1);
 80022ba:	49c0      	ldr	r1, [pc, #768]	; (80025bc <OTM8009A_Init+0x314>)
 80022bc:	2003      	movs	r0, #3
 80022be:	f001 f871 	bl	80033a4 <DSI_IO_WriteCmd>

  /* Enter ORISE Command 2 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2); /* Shift address to 0x80 */
 80022c2:	49bf      	ldr	r1, [pc, #764]	; (80025c0 <OTM8009A_Init+0x318>)
 80022c4:	2000      	movs	r0, #0
 80022c6:	f001 f86d 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData2);
 80022ca:	49be      	ldr	r1, [pc, #760]	; (80025c4 <OTM8009A_Init+0x31c>)
 80022cc:	2002      	movs	r0, #2
 80022ce:	f001 f869 	bl	80033a4 <DSI_IO_WriteCmd>

  /////////////////////////////////////////////////////////////////////
  /* SD_PCH_CTRL - 0xC480h - 129th parameter - Default 0x00          */
  /* Set SD_PT                                                       */
  /* -> Source output level during porch and non-display area to GND */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 80022d2:	49bb      	ldr	r1, [pc, #748]	; (80025c0 <OTM8009A_Init+0x318>)
 80022d4:	2000      	movs	r0, #0
 80022d6:	f001 f865 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData3);
 80022da:	49bb      	ldr	r1, [pc, #748]	; (80025c8 <OTM8009A_Init+0x320>)
 80022dc:	2000      	movs	r0, #0
 80022de:	f001 f861 	bl	80033a4 <DSI_IO_WriteCmd>
  OTM8009A_IO_Delay(10);
 80022e2:	200a      	movs	r0, #10
 80022e4:	f000 fbfc 	bl	8002ae0 <OTM8009A_IO_Delay>
  /* Not documented */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData4);
 80022e8:	49b8      	ldr	r1, [pc, #736]	; (80025cc <OTM8009A_Init+0x324>)
 80022ea:	2000      	movs	r0, #0
 80022ec:	f001 f85a 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData5);
 80022f0:	49b7      	ldr	r1, [pc, #732]	; (80025d0 <OTM8009A_Init+0x328>)
 80022f2:	2000      	movs	r0, #0
 80022f4:	f001 f856 	bl	80033a4 <DSI_IO_WriteCmd>
  OTM8009A_IO_Delay(10);
 80022f8:	200a      	movs	r0, #10
 80022fa:	f000 fbf1 	bl	8002ae0 <OTM8009A_IO_Delay>
  /////////////////////////////////////////////////////////////////////

  /* PWR_CTRL4 - 0xC4B0h - 178th parameter - Default 0xA8 */
  /* Set gvdd_en_test                                     */
  /* -> enable GVDD test mode !!!                         */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData6);
 80022fe:	49b5      	ldr	r1, [pc, #724]	; (80025d4 <OTM8009A_Init+0x32c>)
 8002300:	2000      	movs	r0, #0
 8002302:	f001 f84f 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData7);
 8002306:	49b4      	ldr	r1, [pc, #720]	; (80025d8 <OTM8009A_Init+0x330>)
 8002308:	2000      	movs	r0, #0
 800230a:	f001 f84b 	bl	80033a4 <DSI_IO_WriteCmd>
  /* PWR_CTRL2 - 0xC590h - 146th parameter - Default 0x79      */
  /* Set pump 4 vgh voltage                                    */
  /* -> from 15.0v down to 13.0v                               */
  /* Set pump 5 vgh voltage                                    */
  /* -> from -12.0v downto -9.0v                               */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData8);
 800230e:	49b3      	ldr	r1, [pc, #716]	; (80025dc <OTM8009A_Init+0x334>)
 8002310:	2000      	movs	r0, #0
 8002312:	f001 f847 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData9);
 8002316:	49b2      	ldr	r1, [pc, #712]	; (80025e0 <OTM8009A_Init+0x338>)
 8002318:	2000      	movs	r0, #0
 800231a:	f001 f843 	bl	80033a4 <DSI_IO_WriteCmd>

  /* P_DRV_M - 0xC0B4h - 181th parameter - Default 0x00 */
  /* -> Column inversion                                */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData10);
 800231e:	49b1      	ldr	r1, [pc, #708]	; (80025e4 <OTM8009A_Init+0x33c>)
 8002320:	2000      	movs	r0, #0
 8002322:	f001 f83f 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData11);
 8002326:	49b0      	ldr	r1, [pc, #704]	; (80025e8 <OTM8009A_Init+0x340>)
 8002328:	2000      	movs	r0, #0
 800232a:	f001 f83b 	bl	80033a4 <DSI_IO_WriteCmd>

  /* VCOMDC - 0xD900h - 1st parameter - Default 0x39h */
  /* VCOM Voltage settings                            */
  /* -> from -1.0000v downto -1.2625v                 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 800232e:	49a2      	ldr	r1, [pc, #648]	; (80025b8 <OTM8009A_Init+0x310>)
 8002330:	2000      	movs	r0, #0
 8002332:	f001 f837 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData12);
 8002336:	49ad      	ldr	r1, [pc, #692]	; (80025ec <OTM8009A_Init+0x344>)
 8002338:	2000      	movs	r0, #0
 800233a:	f001 f833 	bl	80033a4 <DSI_IO_WriteCmd>

  /* Oscillator adjustment for Idle/Normal mode (LPDT only) set to 65Hz (default is 60Hz) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 800233e:	49ac      	ldr	r1, [pc, #688]	; (80025f0 <OTM8009A_Init+0x348>)
 8002340:	2000      	movs	r0, #0
 8002342:	f001 f82f 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData14);
 8002346:	49ab      	ldr	r1, [pc, #684]	; (80025f4 <OTM8009A_Init+0x34c>)
 8002348:	2000      	movs	r0, #0
 800234a:	f001 f82b 	bl	80033a4 <DSI_IO_WriteCmd>

  /* Video mode internal */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData15);
 800234e:	49aa      	ldr	r1, [pc, #680]	; (80025f8 <OTM8009A_Init+0x350>)
 8002350:	2000      	movs	r0, #0
 8002352:	f001 f827 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData16);
 8002356:	49a9      	ldr	r1, [pc, #676]	; (80025fc <OTM8009A_Init+0x354>)
 8002358:	2000      	movs	r0, #0
 800235a:	f001 f823 	bl	80033a4 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 147h parameter - Default 0x00 */
  /* Set pump 4&5 x6                                     */
  /* -> ONLY VALID when PUMP4_EN_ASDM_HV = "0"           */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData17);
 800235e:	49a8      	ldr	r1, [pc, #672]	; (8002600 <OTM8009A_Init+0x358>)
 8002360:	2000      	movs	r0, #0
 8002362:	f001 f81f 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData18);
 8002366:	49a7      	ldr	r1, [pc, #668]	; (8002604 <OTM8009A_Init+0x35c>)
 8002368:	2000      	movs	r0, #0
 800236a:	f001 f81b 	bl	80033a4 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 150th parameter - Default 0x33h */
  /* Change pump4 clock ratio                              */
  /* -> from 1 line to 1/2 line                            */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData19);
 800236e:	49a6      	ldr	r1, [pc, #664]	; (8002608 <OTM8009A_Init+0x360>)
 8002370:	2000      	movs	r0, #0
 8002372:	f001 f817 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData9);
 8002376:	499a      	ldr	r1, [pc, #616]	; (80025e0 <OTM8009A_Init+0x338>)
 8002378:	2000      	movs	r0, #0
 800237a:	f001 f813 	bl	80033a4 <DSI_IO_WriteCmd>

  /* GVDD/NGVDD settings */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 800237e:	498e      	ldr	r1, [pc, #568]	; (80025b8 <OTM8009A_Init+0x310>)
 8002380:	2000      	movs	r0, #0
 8002382:	f001 f80f 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData5);
 8002386:	49a1      	ldr	r1, [pc, #644]	; (800260c <OTM8009A_Init+0x364>)
 8002388:	2002      	movs	r0, #2
 800238a:	f001 f80b 	bl	80033a4 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 149th parameter - Default 0x33h */
  /* Rewrite the default value !                           */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData20);
 800238e:	49a0      	ldr	r1, [pc, #640]	; (8002610 <OTM8009A_Init+0x368>)
 8002390:	2000      	movs	r0, #0
 8002392:	f001 f807 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData21);
 8002396:	499f      	ldr	r1, [pc, #636]	; (8002614 <OTM8009A_Init+0x36c>)
 8002398:	2000      	movs	r0, #0
 800239a:	f001 f803 	bl	80033a4 <DSI_IO_WriteCmd>

  /* Panel display timing Setting 3 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData22);
 800239e:	499e      	ldr	r1, [pc, #632]	; (8002618 <OTM8009A_Init+0x370>)
 80023a0:	2000      	movs	r0, #0
 80023a2:	f000 ffff 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData23);
 80023a6:	499d      	ldr	r1, [pc, #628]	; (800261c <OTM8009A_Init+0x374>)
 80023a8:	2000      	movs	r0, #0
 80023aa:	f000 fffb 	bl	80033a4 <DSI_IO_WriteCmd>

  /* Power control 1 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData24);
 80023ae:	499c      	ldr	r1, [pc, #624]	; (8002620 <OTM8009A_Init+0x378>)
 80023b0:	2000      	movs	r0, #0
 80023b2:	f000 fff7 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData25);
 80023b6:	499b      	ldr	r1, [pc, #620]	; (8002624 <OTM8009A_Init+0x37c>)
 80023b8:	2000      	movs	r0, #0
 80023ba:	f000 fff3 	bl	80033a4 <DSI_IO_WriteCmd>

  /* Source driver precharge */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 80023be:	498c      	ldr	r1, [pc, #560]	; (80025f0 <OTM8009A_Init+0x348>)
 80023c0:	2000      	movs	r0, #0
 80023c2:	f000 ffef 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData26);
 80023c6:	4998      	ldr	r1, [pc, #608]	; (8002628 <OTM8009A_Init+0x380>)
 80023c8:	2000      	movs	r0, #0
 80023ca:	f000 ffeb 	bl	80033a4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData15);
 80023ce:	498a      	ldr	r1, [pc, #552]	; (80025f8 <OTM8009A_Init+0x350>)
 80023d0:	2000      	movs	r0, #0
 80023d2:	f000 ffe7 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData27);
 80023d6:	4995      	ldr	r1, [pc, #596]	; (800262c <OTM8009A_Init+0x384>)
 80023d8:	2000      	movs	r0, #0
 80023da:	f000 ffe3 	bl	80033a4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData28);
 80023de:	4994      	ldr	r1, [pc, #592]	; (8002630 <OTM8009A_Init+0x388>)
 80023e0:	2000      	movs	r0, #0
 80023e2:	f000 ffdf 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData6);
 80023e6:	4993      	ldr	r1, [pc, #588]	; (8002634 <OTM8009A_Init+0x38c>)
 80023e8:	2002      	movs	r0, #2
 80023ea:	f000 ffdb 	bl	80033a4 <DSI_IO_WriteCmd>

  /* GOAVST */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 80023ee:	4974      	ldr	r1, [pc, #464]	; (80025c0 <OTM8009A_Init+0x318>)
 80023f0:	2000      	movs	r0, #0
 80023f2:	f000 ffd7 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 6, (uint8_t *)lcdRegData7);
 80023f6:	4990      	ldr	r1, [pc, #576]	; (8002638 <OTM8009A_Init+0x390>)
 80023f8:	2006      	movs	r0, #6
 80023fa:	f000 ffd3 	bl	80033a4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 80023fe:	498f      	ldr	r1, [pc, #572]	; (800263c <OTM8009A_Init+0x394>)
 8002400:	2000      	movs	r0, #0
 8002402:	f000 ffcf 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 14, (uint8_t *)lcdRegData8);
 8002406:	498e      	ldr	r1, [pc, #568]	; (8002640 <OTM8009A_Init+0x398>)
 8002408:	200e      	movs	r0, #14
 800240a:	f000 ffcb 	bl	80033a4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 800240e:	498d      	ldr	r1, [pc, #564]	; (8002644 <OTM8009A_Init+0x39c>)
 8002410:	2000      	movs	r0, #0
 8002412:	f000 ffc7 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 14, (uint8_t *)lcdRegData9);
 8002416:	498c      	ldr	r1, [pc, #560]	; (8002648 <OTM8009A_Init+0x3a0>)
 8002418:	200e      	movs	r0, #14
 800241a:	f000 ffc3 	bl	80033a4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 800241e:	498b      	ldr	r1, [pc, #556]	; (800264c <OTM8009A_Init+0x3a4>)
 8002420:	2000      	movs	r0, #0
 8002422:	f000 ffbf 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData10);
 8002426:	498a      	ldr	r1, [pc, #552]	; (8002650 <OTM8009A_Init+0x3a8>)
 8002428:	200a      	movs	r0, #10
 800242a:	f000 ffbb 	bl	80033a4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 800242e:	4989      	ldr	r1, [pc, #548]	; (8002654 <OTM8009A_Init+0x3ac>)
 8002430:	2000      	movs	r0, #0
 8002432:	f000 ffb7 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData46);
 8002436:	4988      	ldr	r1, [pc, #544]	; (8002658 <OTM8009A_Init+0x3b0>)
 8002438:	2000      	movs	r0, #0
 800243a:	f000 ffb3 	bl	80033a4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 800243e:	4960      	ldr	r1, [pc, #384]	; (80025c0 <OTM8009A_Init+0x318>)
 8002440:	2000      	movs	r0, #0
 8002442:	f000 ffaf 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData11);
 8002446:	4985      	ldr	r1, [pc, #532]	; (800265c <OTM8009A_Init+0x3b4>)
 8002448:	200a      	movs	r0, #10
 800244a:	f000 ffab 	bl	80033a4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData33);
 800244e:	4984      	ldr	r1, [pc, #528]	; (8002660 <OTM8009A_Init+0x3b8>)
 8002450:	2000      	movs	r0, #0
 8002452:	f000 ffa7 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData12);
 8002456:	4983      	ldr	r1, [pc, #524]	; (8002664 <OTM8009A_Init+0x3bc>)
 8002458:	200f      	movs	r0, #15
 800245a:	f000 ffa3 	bl	80033a4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 800245e:	4977      	ldr	r1, [pc, #476]	; (800263c <OTM8009A_Init+0x394>)
 8002460:	2000      	movs	r0, #0
 8002462:	f000 ff9f 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData13);
 8002466:	4980      	ldr	r1, [pc, #512]	; (8002668 <OTM8009A_Init+0x3c0>)
 8002468:	200f      	movs	r0, #15
 800246a:	f000 ff9b 	bl	80033a4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 800246e:	4975      	ldr	r1, [pc, #468]	; (8002644 <OTM8009A_Init+0x39c>)
 8002470:	2000      	movs	r0, #0
 8002472:	f000 ff97 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData14);
 8002476:	497d      	ldr	r1, [pc, #500]	; (800266c <OTM8009A_Init+0x3c4>)
 8002478:	200a      	movs	r0, #10
 800247a:	f000 ff93 	bl	80033a4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 800247e:	4973      	ldr	r1, [pc, #460]	; (800264c <OTM8009A_Init+0x3a4>)
 8002480:	2000      	movs	r0, #0
 8002482:	f000 ff8f 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData15);
 8002486:	497a      	ldr	r1, [pc, #488]	; (8002670 <OTM8009A_Init+0x3c8>)
 8002488:	200f      	movs	r0, #15
 800248a:	f000 ff8b 	bl	80033a4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 800248e:	4971      	ldr	r1, [pc, #452]	; (8002654 <OTM8009A_Init+0x3ac>)
 8002490:	2000      	movs	r0, #0
 8002492:	f000 ff87 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData16);
 8002496:	4977      	ldr	r1, [pc, #476]	; (8002674 <OTM8009A_Init+0x3cc>)
 8002498:	200f      	movs	r0, #15
 800249a:	f000 ff83 	bl	80033a4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData34);
 800249e:	4976      	ldr	r1, [pc, #472]	; (8002678 <OTM8009A_Init+0x3d0>)
 80024a0:	2000      	movs	r0, #0
 80024a2:	f000 ff7f 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData17);
 80024a6:	4975      	ldr	r1, [pc, #468]	; (800267c <OTM8009A_Init+0x3d4>)
 80024a8:	200a      	movs	r0, #10
 80024aa:	f000 ff7b 	bl	80033a4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData35);
 80024ae:	4974      	ldr	r1, [pc, #464]	; (8002680 <OTM8009A_Init+0x3d8>)
 80024b0:	2000      	movs	r0, #0
 80024b2:	f000 ff77 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData18);
 80024b6:	4973      	ldr	r1, [pc, #460]	; (8002684 <OTM8009A_Init+0x3dc>)
 80024b8:	200a      	movs	r0, #10
 80024ba:	f000 ff73 	bl	80033a4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 80024be:	4940      	ldr	r1, [pc, #256]	; (80025c0 <OTM8009A_Init+0x318>)
 80024c0:	2000      	movs	r0, #0
 80024c2:	f000 ff6f 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData19);
 80024c6:	4970      	ldr	r1, [pc, #448]	; (8002688 <OTM8009A_Init+0x3e0>)
 80024c8:	200a      	movs	r0, #10
 80024ca:	f000 ff6b 	bl	80033a4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData33);
 80024ce:	4964      	ldr	r1, [pc, #400]	; (8002660 <OTM8009A_Init+0x3b8>)
 80024d0:	2000      	movs	r0, #0
 80024d2:	f000 ff67 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData20);
 80024d6:	496d      	ldr	r1, [pc, #436]	; (800268c <OTM8009A_Init+0x3e4>)
 80024d8:	200f      	movs	r0, #15
 80024da:	f000 ff63 	bl	80033a4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 80024de:	4957      	ldr	r1, [pc, #348]	; (800263c <OTM8009A_Init+0x394>)
 80024e0:	2000      	movs	r0, #0
 80024e2:	f000 ff5f 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData21);
 80024e6:	496a      	ldr	r1, [pc, #424]	; (8002690 <OTM8009A_Init+0x3e8>)
 80024e8:	200f      	movs	r0, #15
 80024ea:	f000 ff5b 	bl	80033a4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 80024ee:	4955      	ldr	r1, [pc, #340]	; (8002644 <OTM8009A_Init+0x39c>)
 80024f0:	2000      	movs	r0, #0
 80024f2:	f000 ff57 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData22);
 80024f6:	4967      	ldr	r1, [pc, #412]	; (8002694 <OTM8009A_Init+0x3ec>)
 80024f8:	200a      	movs	r0, #10
 80024fa:	f000 ff53 	bl	80033a4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 80024fe:	4953      	ldr	r1, [pc, #332]	; (800264c <OTM8009A_Init+0x3a4>)
 8002500:	2000      	movs	r0, #0
 8002502:	f000 ff4f 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData23);
 8002506:	4964      	ldr	r1, [pc, #400]	; (8002698 <OTM8009A_Init+0x3f0>)
 8002508:	200f      	movs	r0, #15
 800250a:	f000 ff4b 	bl	80033a4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 800250e:	4951      	ldr	r1, [pc, #324]	; (8002654 <OTM8009A_Init+0x3ac>)
 8002510:	2000      	movs	r0, #0
 8002512:	f000 ff47 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData24);
 8002516:	4961      	ldr	r1, [pc, #388]	; (800269c <OTM8009A_Init+0x3f4>)
 8002518:	200f      	movs	r0, #15
 800251a:	f000 ff43 	bl	80033a4 <DSI_IO_WriteCmd>

  /////////////////////////////////////////////////////////////////////////////
  /* PWR_CTRL1 - 0xc580h - 130th parameter - default 0x00 */
  /* Pump 1 min and max DM                                */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 800251e:	4934      	ldr	r1, [pc, #208]	; (80025f0 <OTM8009A_Init+0x348>)
 8002520:	2000      	movs	r0, #0
 8002522:	f000 ff3f 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData47);
 8002526:	495e      	ldr	r1, [pc, #376]	; (80026a0 <OTM8009A_Init+0x3f8>)
 8002528:	2000      	movs	r0, #0
 800252a:	f000 ff3b 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData48);
 800252e:	495d      	ldr	r1, [pc, #372]	; (80026a4 <OTM8009A_Init+0x3fc>)
 8002530:	2000      	movs	r0, #0
 8002532:	f000 ff37 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData49);
 8002536:	495c      	ldr	r1, [pc, #368]	; (80026a8 <OTM8009A_Init+0x400>)
 8002538:	2000      	movs	r0, #0
 800253a:	f000 ff33 	bl	80033a4 <DSI_IO_WriteCmd>
  /////////////////////////////////////////////////////////////////////////////

  /* CABC LEDPWM frequency adjusted to 22,7kHz */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData50);
 800253e:	495b      	ldr	r1, [pc, #364]	; (80026ac <OTM8009A_Init+0x404>)
 8002540:	2000      	movs	r0, #0
 8002542:	f000 ff2f 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData51);
 8002546:	495a      	ldr	r1, [pc, #360]	; (80026b0 <OTM8009A_Init+0x408>)
 8002548:	2000      	movs	r0, #0
 800254a:	f000 ff2b 	bl	80033a4 <DSI_IO_WriteCmd>
  
  /* Exit CMD2 mode */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 800254e:	491a      	ldr	r1, [pc, #104]	; (80025b8 <OTM8009A_Init+0x310>)
 8002550:	2000      	movs	r0, #0
 8002552:	f000 ff27 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 3, (uint8_t *)lcdRegData25);
 8002556:	4957      	ldr	r1, [pc, #348]	; (80026b4 <OTM8009A_Init+0x40c>)
 8002558:	2003      	movs	r0, #3
 800255a:	f000 ff23 	bl	80033a4 <DSI_IO_WriteCmd>
  /*************************************************************************** */
  /* Standard DCS Initialization TO KEEP CAN BE DONE IN HSDT                   */
  /*************************************************************************** */

  /* NOP - goes back to DCS std command ? */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 800255e:	4916      	ldr	r1, [pc, #88]	; (80025b8 <OTM8009A_Init+0x310>)
 8002560:	2000      	movs	r0, #0
 8002562:	f000 ff1f 	bl	80033a4 <DSI_IO_WriteCmd>
          
  /* Gamma correction 2.2+ table (HSDT possible) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8002566:	4914      	ldr	r1, [pc, #80]	; (80025b8 <OTM8009A_Init+0x310>)
 8002568:	2000      	movs	r0, #0
 800256a:	f000 ff1b 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 16, (uint8_t *)lcdRegData3);
 800256e:	4952      	ldr	r1, [pc, #328]	; (80026b8 <OTM8009A_Init+0x410>)
 8002570:	2010      	movs	r0, #16
 8002572:	f000 ff17 	bl	80033a4 <DSI_IO_WriteCmd>
  
  /* Gamma correction 2.2- table (HSDT possible) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8002576:	4910      	ldr	r1, [pc, #64]	; (80025b8 <OTM8009A_Init+0x310>)
 8002578:	2000      	movs	r0, #0
 800257a:	f000 ff13 	bl	80033a4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 16, (uint8_t *)lcdRegData4);
 800257e:	494f      	ldr	r1, [pc, #316]	; (80026bc <OTM8009A_Init+0x414>)
 8002580:	2010      	movs	r0, #16
 8002582:	f000 ff0f 	bl	80033a4 <DSI_IO_WriteCmd>
          
  /* Send Sleep Out command to display : no parameter */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData36);
 8002586:	494e      	ldr	r1, [pc, #312]	; (80026c0 <OTM8009A_Init+0x418>)
 8002588:	2000      	movs	r0, #0
 800258a:	f000 ff0b 	bl	80033a4 <DSI_IO_WriteCmd>
  
  /* Wait for sleep out exit */
  OTM8009A_IO_Delay(120);
 800258e:	2078      	movs	r0, #120	; 0x78
 8002590:	f000 faa6 	bl	8002ae0 <OTM8009A_IO_Delay>

  switch(ColorCoding)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d008      	beq.n	80025ac <OTM8009A_Init+0x304>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2b02      	cmp	r3, #2
 800259e:	f040 8095 	bne.w	80026cc <OTM8009A_Init+0x424>
  {
  case OTM8009A_FORMAT_RBG565 :
    /* Set Pixel color format to RGB565 */
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData37);
 80025a2:	4948      	ldr	r1, [pc, #288]	; (80026c4 <OTM8009A_Init+0x41c>)
 80025a4:	2000      	movs	r0, #0
 80025a6:	f000 fefd 	bl	80033a4 <DSI_IO_WriteCmd>
    break;
 80025aa:	e090      	b.n	80026ce <OTM8009A_Init+0x426>
  case OTM8009A_FORMAT_RGB888 :
    /* Set Pixel color format to RGB888 */
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData38);
 80025ac:	4946      	ldr	r1, [pc, #280]	; (80026c8 <OTM8009A_Init+0x420>)
 80025ae:	2000      	movs	r0, #0
 80025b0:	f000 fef8 	bl	80033a4 <DSI_IO_WriteCmd>
    break;
 80025b4:	e08b      	b.n	80026ce <OTM8009A_Init+0x426>
 80025b6:	bf00      	nop
 80025b8:	0800e604 	.word	0x0800e604
 80025bc:	0800e4bc 	.word	0x0800e4bc
 80025c0:	0800e608 	.word	0x0800e608
 80025c4:	0800e4c0 	.word	0x0800e4c0
 80025c8:	0800e60c 	.word	0x0800e60c
 80025cc:	0800e610 	.word	0x0800e610
 80025d0:	0800e614 	.word	0x0800e614
 80025d4:	0800e618 	.word	0x0800e618
 80025d8:	0800e61c 	.word	0x0800e61c
 80025dc:	0800e620 	.word	0x0800e620
 80025e0:	0800e624 	.word	0x0800e624
 80025e4:	0800e628 	.word	0x0800e628
 80025e8:	0800e62c 	.word	0x0800e62c
 80025ec:	0800e630 	.word	0x0800e630
 80025f0:	0800e634 	.word	0x0800e634
 80025f4:	0800e638 	.word	0x0800e638
 80025f8:	0800e63c 	.word	0x0800e63c
 80025fc:	0800e640 	.word	0x0800e640
 8002600:	0800e644 	.word	0x0800e644
 8002604:	0800e648 	.word	0x0800e648
 8002608:	0800e64c 	.word	0x0800e64c
 800260c:	0800e4ec 	.word	0x0800e4ec
 8002610:	0800e650 	.word	0x0800e650
 8002614:	0800e654 	.word	0x0800e654
 8002618:	0800e658 	.word	0x0800e658
 800261c:	0800e65c 	.word	0x0800e65c
 8002620:	0800e660 	.word	0x0800e660
 8002624:	0800e664 	.word	0x0800e664
 8002628:	0800e668 	.word	0x0800e668
 800262c:	0800e66c 	.word	0x0800e66c
 8002630:	0800e670 	.word	0x0800e670
 8002634:	0800e4f0 	.word	0x0800e4f0
 8002638:	0800e4f4 	.word	0x0800e4f4
 800263c:	0800e674 	.word	0x0800e674
 8002640:	0800e4fc 	.word	0x0800e4fc
 8002644:	0800e678 	.word	0x0800e678
 8002648:	0800e50c 	.word	0x0800e50c
 800264c:	0800e67c 	.word	0x0800e67c
 8002650:	0800e51c 	.word	0x0800e51c
 8002654:	0800e680 	.word	0x0800e680
 8002658:	0800e6b8 	.word	0x0800e6b8
 800265c:	0800e528 	.word	0x0800e528
 8002660:	0800e684 	.word	0x0800e684
 8002664:	0800e534 	.word	0x0800e534
 8002668:	0800e544 	.word	0x0800e544
 800266c:	0800e554 	.word	0x0800e554
 8002670:	0800e560 	.word	0x0800e560
 8002674:	0800e570 	.word	0x0800e570
 8002678:	0800e688 	.word	0x0800e688
 800267c:	0800e580 	.word	0x0800e580
 8002680:	0800e68c 	.word	0x0800e68c
 8002684:	0800e58c 	.word	0x0800e58c
 8002688:	0800e598 	.word	0x0800e598
 800268c:	0800e5a4 	.word	0x0800e5a4
 8002690:	0800e5b4 	.word	0x0800e5b4
 8002694:	0800e5c4 	.word	0x0800e5c4
 8002698:	0800e5d0 	.word	0x0800e5d0
 800269c:	0800e5e0 	.word	0x0800e5e0
 80026a0:	0800e6bc 	.word	0x0800e6bc
 80026a4:	0800e6c0 	.word	0x0800e6c0
 80026a8:	0800e6c4 	.word	0x0800e6c4
 80026ac:	0800e6c8 	.word	0x0800e6c8
 80026b0:	0800e6cc 	.word	0x0800e6cc
 80026b4:	0800e5f0 	.word	0x0800e5f0
 80026b8:	0800e4c4 	.word	0x0800e4c4
 80026bc:	0800e4d8 	.word	0x0800e4d8
 80026c0:	0800e690 	.word	0x0800e690
 80026c4:	0800e694 	.word	0x0800e694
 80026c8:	0800e698 	.word	0x0800e698
  default :
    break;
 80026cc:	bf00      	nop
  }

  /* Send command to configure display in landscape orientation mode. By default
      the orientation mode is portrait  */
  if(orientation == OTM8009A_ORIENTATION_LANDSCAPE)
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d10b      	bne.n	80026ec <OTM8009A_Init+0x444>
  {
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData39);
 80026d4:	4916      	ldr	r1, [pc, #88]	; (8002730 <OTM8009A_Init+0x488>)
 80026d6:	2000      	movs	r0, #0
 80026d8:	f000 fe64 	bl	80033a4 <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd( 4, (uint8_t *)lcdRegData27);
 80026dc:	4915      	ldr	r1, [pc, #84]	; (8002734 <OTM8009A_Init+0x48c>)
 80026de:	2004      	movs	r0, #4
 80026e0:	f000 fe60 	bl	80033a4 <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd( 4, (uint8_t *)lcdRegData28);
 80026e4:	4914      	ldr	r1, [pc, #80]	; (8002738 <OTM8009A_Init+0x490>)
 80026e6:	2004      	movs	r0, #4
 80026e8:	f000 fe5c 	bl	80033a4 <DSI_IO_WriteCmd>
  }

  /** CABC : Content Adaptive Backlight Control section start >> */
  /* Note : defaut is 0 (lowest Brightness), 0xFF is highest Brightness, try 0x7F : intermediate value */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData40);
 80026ec:	4913      	ldr	r1, [pc, #76]	; (800273c <OTM8009A_Init+0x494>)
 80026ee:	2000      	movs	r0, #0
 80026f0:	f000 fe58 	bl	80033a4 <DSI_IO_WriteCmd>

  /* defaut is 0, try 0x2C - Brightness Control Block, Display Dimming & BackLight on */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData41);
 80026f4:	4912      	ldr	r1, [pc, #72]	; (8002740 <OTM8009A_Init+0x498>)
 80026f6:	2000      	movs	r0, #0
 80026f8:	f000 fe54 	bl	80033a4 <DSI_IO_WriteCmd>

  /* defaut is 0, try 0x02 - image Content based Adaptive Brightness [Still Picture] */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData42);
 80026fc:	4911      	ldr	r1, [pc, #68]	; (8002744 <OTM8009A_Init+0x49c>)
 80026fe:	2000      	movs	r0, #0
 8002700:	f000 fe50 	bl	80033a4 <DSI_IO_WriteCmd>

  /* defaut is 0 (lowest Brightness), 0xFF is highest Brightness */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData43);
 8002704:	4910      	ldr	r1, [pc, #64]	; (8002748 <OTM8009A_Init+0x4a0>)
 8002706:	2000      	movs	r0, #0
 8002708:	f000 fe4c 	bl	80033a4 <DSI_IO_WriteCmd>

  /** CABC : Content Adaptive Backlight Control section end << */

  /* Send Command Display On */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData44);
 800270c:	490f      	ldr	r1, [pc, #60]	; (800274c <OTM8009A_Init+0x4a4>)
 800270e:	2000      	movs	r0, #0
 8002710:	f000 fe48 	bl	80033a4 <DSI_IO_WriteCmd>

  /* NOP command */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8002714:	490e      	ldr	r1, [pc, #56]	; (8002750 <OTM8009A_Init+0x4a8>)
 8002716:	2000      	movs	r0, #0
 8002718:	f000 fe44 	bl	80033a4 <DSI_IO_WriteCmd>

  /* Send Command GRAM memory write (no parameters) : this initiates frame write via other DSI commands sent by */
  /* DSI host from LTDC incoming pixels in video mode */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData45);
 800271c:	490d      	ldr	r1, [pc, #52]	; (8002754 <OTM8009A_Init+0x4ac>)
 800271e:	2000      	movs	r0, #0
 8002720:	f000 fe40 	bl	80033a4 <DSI_IO_WriteCmd>

  return 0;
 8002724:	2300      	movs	r3, #0
}
 8002726:	4618      	mov	r0, r3
 8002728:	3708      	adds	r7, #8
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	0800e69c 	.word	0x0800e69c
 8002734:	0800e5f4 	.word	0x0800e5f4
 8002738:	0800e5fc 	.word	0x0800e5fc
 800273c:	0800e6a0 	.word	0x0800e6a0
 8002740:	0800e6a4 	.word	0x0800e6a4
 8002744:	0800e6a8 	.word	0x0800e6a8
 8002748:	0800e6ac 	.word	0x0800e6ac
 800274c:	0800e6b0 	.word	0x0800e6b0
 8002750:	0800e604 	.word	0x0800e604
 8002754:	0800e6b4 	.word	0x0800e6b4

08002758 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b08c      	sub	sp, #48	; 0x30
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	4a58      	ldr	r2, [pc, #352]	; (80028c4 <I2Cx_MspInit+0x16c>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d15b      	bne.n	8002820 <I2Cx_MspInit+0xc8>
  {
  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_AUDIO_I2Cx_SCL_GPIO_CLK_ENABLE();
 8002768:	4b57      	ldr	r3, [pc, #348]	; (80028c8 <I2Cx_MspInit+0x170>)
 800276a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276c:	4a56      	ldr	r2, [pc, #344]	; (80028c8 <I2Cx_MspInit+0x170>)
 800276e:	f043 0308 	orr.w	r3, r3, #8
 8002772:	6313      	str	r3, [r2, #48]	; 0x30
 8002774:	4b54      	ldr	r3, [pc, #336]	; (80028c8 <I2Cx_MspInit+0x170>)
 8002776:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002778:	f003 0308 	and.w	r3, r3, #8
 800277c:	61bb      	str	r3, [r7, #24]
 800277e:	69bb      	ldr	r3, [r7, #24]
  DISCOVERY_AUDIO_I2Cx_SDA_GPIO_CLK_ENABLE();
 8002780:	4b51      	ldr	r3, [pc, #324]	; (80028c8 <I2Cx_MspInit+0x170>)
 8002782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002784:	4a50      	ldr	r2, [pc, #320]	; (80028c8 <I2Cx_MspInit+0x170>)
 8002786:	f043 0302 	orr.w	r3, r3, #2
 800278a:	6313      	str	r3, [r2, #48]	; 0x30
 800278c:	4b4e      	ldr	r3, [pc, #312]	; (80028c8 <I2Cx_MspInit+0x170>)
 800278e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002790:	f003 0302 	and.w	r3, r3, #2
 8002794:	617b      	str	r3, [r7, #20]
 8002796:	697b      	ldr	r3, [r7, #20]
  /* Configure I2C Tx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8002798:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800279c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800279e:	2312      	movs	r3, #18
 80027a0:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80027a2:	2300      	movs	r3, #0
 80027a4:	627b      	str	r3, [r7, #36]	; 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80027a6:	2302      	movs	r3, #2
 80027a8:	62bb      	str	r3, [r7, #40]	; 0x28
  gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_AF;
 80027aa:	2304      	movs	r3, #4
 80027ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_GPIO_PORT, &gpio_init_structure);
 80027ae:	f107 031c 	add.w	r3, r7, #28
 80027b2:	4619      	mov	r1, r3
 80027b4:	4845      	ldr	r0, [pc, #276]	; (80028cc <I2Cx_MspInit+0x174>)
 80027b6:	f003 f8b9 	bl	800592c <HAL_GPIO_Init>

  /* Configure I2C Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 80027ba:	2380      	movs	r3, #128	; 0x80
 80027bc:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SDA_AF;
 80027be:	230b      	movs	r3, #11
 80027c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SDA_GPIO_PORT, &gpio_init_structure);
 80027c2:	f107 031c 	add.w	r3, r7, #28
 80027c6:	4619      	mov	r1, r3
 80027c8:	4841      	ldr	r0, [pc, #260]	; (80028d0 <I2Cx_MspInit+0x178>)
 80027ca:	f003 f8af 	bl	800592c <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 80027ce:	4b3e      	ldr	r3, [pc, #248]	; (80028c8 <I2Cx_MspInit+0x170>)
 80027d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d2:	4a3d      	ldr	r2, [pc, #244]	; (80028c8 <I2Cx_MspInit+0x170>)
 80027d4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80027d8:	6413      	str	r3, [r2, #64]	; 0x40
 80027da:	4b3b      	ldr	r3, [pc, #236]	; (80028c8 <I2Cx_MspInit+0x170>)
 80027dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027de:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80027e2:	613b      	str	r3, [r7, #16]
 80027e4:	693b      	ldr	r3, [r7, #16]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 80027e6:	4b38      	ldr	r3, [pc, #224]	; (80028c8 <I2Cx_MspInit+0x170>)
 80027e8:	6a1b      	ldr	r3, [r3, #32]
 80027ea:	4a37      	ldr	r2, [pc, #220]	; (80028c8 <I2Cx_MspInit+0x170>)
 80027ec:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80027f0:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 80027f2:	4b35      	ldr	r3, [pc, #212]	; (80028c8 <I2Cx_MspInit+0x170>)
 80027f4:	6a1b      	ldr	r3, [r3, #32]
 80027f6:	4a34      	ldr	r2, [pc, #208]	; (80028c8 <I2Cx_MspInit+0x170>)
 80027f8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80027fc:	6213      	str	r3, [r2, #32]

  /* Enable and set I2C1 Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 80027fe:	2200      	movs	r2, #0
 8002800:	210f      	movs	r1, #15
 8002802:	205f      	movs	r0, #95	; 0x5f
 8002804:	f001 fd2e 	bl	8004264 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 8002808:	205f      	movs	r0, #95	; 0x5f
 800280a:	f001 fd47 	bl	800429c <HAL_NVIC_EnableIRQ>

  /* Enable and set I2C1 Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 800280e:	2200      	movs	r2, #0
 8002810:	210f      	movs	r1, #15
 8002812:	2060      	movs	r0, #96	; 0x60
 8002814:	f001 fd26 	bl	8004264 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);    
 8002818:	2060      	movs	r0, #96	; 0x60
 800281a:	f001 fd3f 	bl	800429c <HAL_NVIC_EnableIRQ>

  /* Enable and set I2C1 Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
  HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 800281e:	e04d      	b.n	80028bc <I2Cx_MspInit+0x164>
  DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8002820:	4b29      	ldr	r3, [pc, #164]	; (80028c8 <I2Cx_MspInit+0x170>)
 8002822:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002824:	4a28      	ldr	r2, [pc, #160]	; (80028c8 <I2Cx_MspInit+0x170>)
 8002826:	f043 0302 	orr.w	r3, r3, #2
 800282a:	6313      	str	r3, [r2, #48]	; 0x30
 800282c:	4b26      	ldr	r3, [pc, #152]	; (80028c8 <I2Cx_MspInit+0x170>)
 800282e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002830:	f003 0302 	and.w	r3, r3, #2
 8002834:	60fb      	str	r3, [r7, #12]
 8002836:	68fb      	ldr	r3, [r7, #12]
  gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 8002838:	f44f 7380 	mov.w	r3, #256	; 0x100
 800283c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800283e:	2312      	movs	r3, #18
 8002840:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8002842:	2300      	movs	r3, #0
 8002844:	627b      	str	r3, [r7, #36]	; 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8002846:	2302      	movs	r3, #2
 8002848:	62bb      	str	r3, [r7, #40]	; 0x28
  gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 800284a:	2304      	movs	r3, #4
 800284c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800284e:	f107 031c 	add.w	r3, r7, #28
 8002852:	4619      	mov	r1, r3
 8002854:	481e      	ldr	r0, [pc, #120]	; (80028d0 <I2Cx_MspInit+0x178>)
 8002856:	f003 f869 	bl	800592c <HAL_GPIO_Init>
  gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 800285a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800285e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002860:	f107 031c 	add.w	r3, r7, #28
 8002864:	4619      	mov	r1, r3
 8002866:	481a      	ldr	r0, [pc, #104]	; (80028d0 <I2Cx_MspInit+0x178>)
 8002868:	f003 f860 	bl	800592c <HAL_GPIO_Init>
  DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 800286c:	4b16      	ldr	r3, [pc, #88]	; (80028c8 <I2Cx_MspInit+0x170>)
 800286e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002870:	4a15      	ldr	r2, [pc, #84]	; (80028c8 <I2Cx_MspInit+0x170>)
 8002872:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002876:	6413      	str	r3, [r2, #64]	; 0x40
 8002878:	4b13      	ldr	r3, [pc, #76]	; (80028c8 <I2Cx_MspInit+0x170>)
 800287a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800287c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002880:	60bb      	str	r3, [r7, #8]
 8002882:	68bb      	ldr	r3, [r7, #8]
  DISCOVERY_EXT_I2Cx_FORCE_RESET();
 8002884:	4b10      	ldr	r3, [pc, #64]	; (80028c8 <I2Cx_MspInit+0x170>)
 8002886:	6a1b      	ldr	r3, [r3, #32]
 8002888:	4a0f      	ldr	r2, [pc, #60]	; (80028c8 <I2Cx_MspInit+0x170>)
 800288a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800288e:	6213      	str	r3, [r2, #32]
  DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8002890:	4b0d      	ldr	r3, [pc, #52]	; (80028c8 <I2Cx_MspInit+0x170>)
 8002892:	6a1b      	ldr	r3, [r3, #32]
 8002894:	4a0c      	ldr	r2, [pc, #48]	; (80028c8 <I2Cx_MspInit+0x170>)
 8002896:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800289a:	6213      	str	r3, [r2, #32]
  HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 800289c:	2200      	movs	r2, #0
 800289e:	210f      	movs	r1, #15
 80028a0:	201f      	movs	r0, #31
 80028a2:	f001 fcdf 	bl	8004264 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 80028a6:	201f      	movs	r0, #31
 80028a8:	f001 fcf8 	bl	800429c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 80028ac:	2200      	movs	r2, #0
 80028ae:	210f      	movs	r1, #15
 80028b0:	2020      	movs	r0, #32
 80028b2:	f001 fcd7 	bl	8004264 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 80028b6:	2020      	movs	r0, #32
 80028b8:	f001 fcf0 	bl	800429c <HAL_NVIC_EnableIRQ>
}
 80028bc:	bf00      	nop
 80028be:	3730      	adds	r7, #48	; 0x30
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	20000820 	.word	0x20000820
 80028c8:	40023800 	.word	0x40023800
 80028cc:	40020c00 	.word	0x40020c00
 80028d0:	40020400 	.word	0x40020400

080028d4 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b082      	sub	sp, #8
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 80028dc:	6878      	ldr	r0, [r7, #4]
 80028de:	f003 fe09 	bl	80064f4 <HAL_I2C_GetState>
 80028e2:	4603      	mov	r3, r0
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d125      	bne.n	8002934 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	4a14      	ldr	r2, [pc, #80]	; (800293c <I2Cx_Init+0x68>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d103      	bne.n	80028f8 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	4a13      	ldr	r2, [pc, #76]	; (8002940 <I2Cx_Init+0x6c>)
 80028f4:	601a      	str	r2, [r3, #0]
 80028f6:	e002      	b.n	80028fe <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	4a12      	ldr	r2, [pc, #72]	; (8002944 <I2Cx_Init+0x70>)
 80028fc:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4a11      	ldr	r2, [pc, #68]	; (8002948 <I2Cx_Init+0x74>)
 8002902:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2200      	movs	r2, #0
 8002908:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2201      	movs	r2, #1
 800290e:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2200      	movs	r2, #0
 8002914:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2200      	movs	r2, #0
 800291a:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2200      	movs	r2, #0
 8002920:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2200      	movs	r2, #0
 8002926:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 8002928:	6878      	ldr	r0, [r7, #4]
 800292a:	f7ff ff15 	bl	8002758 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	f003 faf2 	bl	8005f18 <HAL_I2C_Init>
  }
}
 8002934:	bf00      	nop
 8002936:	3708      	adds	r7, #8
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}
 800293c:	20000820 	.word	0x20000820
 8002940:	40006000 	.word	0x40006000
 8002944:	40005400 	.word	0x40005400
 8002948:	40912732 	.word	0x40912732

0800294c <I2Cx_ReadMultiple>:
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b08a      	sub	sp, #40	; 0x28
 8002950:	af04      	add	r7, sp, #16
 8002952:	60f8      	str	r0, [r7, #12]
 8002954:	4608      	mov	r0, r1
 8002956:	4611      	mov	r1, r2
 8002958:	461a      	mov	r2, r3
 800295a:	4603      	mov	r3, r0
 800295c:	72fb      	strb	r3, [r7, #11]
 800295e:	460b      	mov	r3, r1
 8002960:	813b      	strh	r3, [r7, #8]
 8002962:	4613      	mov	r3, r2
 8002964:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002966:	2300      	movs	r3, #0
 8002968:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800296a:	7afb      	ldrb	r3, [r7, #11]
 800296c:	b299      	uxth	r1, r3
 800296e:	88f8      	ldrh	r0, [r7, #6]
 8002970:	893a      	ldrh	r2, [r7, #8]
 8002972:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002976:	9302      	str	r3, [sp, #8]
 8002978:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800297a:	9301      	str	r3, [sp, #4]
 800297c:	6a3b      	ldr	r3, [r7, #32]
 800297e:	9300      	str	r3, [sp, #0]
 8002980:	4603      	mov	r3, r0
 8002982:	68f8      	ldr	r0, [r7, #12]
 8002984:	f003 fc9c 	bl	80062c0 <HAL_I2C_Mem_Read>
 8002988:	4603      	mov	r3, r0
 800298a:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800298c:	7dfb      	ldrb	r3, [r7, #23]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d004      	beq.n	800299c <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occured */
    I2Cx_Error(i2c_handler, Addr);
 8002992:	7afb      	ldrb	r3, [r7, #11]
 8002994:	4619      	mov	r1, r3
 8002996:	68f8      	ldr	r0, [r7, #12]
 8002998:	f000 f832 	bl	8002a00 <I2Cx_Error>
  }
  return status;
 800299c:	7dfb      	ldrb	r3, [r7, #23]
}
 800299e:	4618      	mov	r0, r3
 80029a0:	3718      	adds	r7, #24
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}

080029a6 <I2Cx_WriteMultiple>:
  * @param  Buffer: The target register value to be written
  * @param  Length: buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80029a6:	b580      	push	{r7, lr}
 80029a8:	b08a      	sub	sp, #40	; 0x28
 80029aa:	af04      	add	r7, sp, #16
 80029ac:	60f8      	str	r0, [r7, #12]
 80029ae:	4608      	mov	r0, r1
 80029b0:	4611      	mov	r1, r2
 80029b2:	461a      	mov	r2, r3
 80029b4:	4603      	mov	r3, r0
 80029b6:	72fb      	strb	r3, [r7, #11]
 80029b8:	460b      	mov	r3, r1
 80029ba:	813b      	strh	r3, [r7, #8]
 80029bc:	4613      	mov	r3, r2
 80029be:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80029c0:	2300      	movs	r3, #0
 80029c2:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80029c4:	7afb      	ldrb	r3, [r7, #11]
 80029c6:	b299      	uxth	r1, r3
 80029c8:	88f8      	ldrh	r0, [r7, #6]
 80029ca:	893a      	ldrh	r2, [r7, #8]
 80029cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80029d0:	9302      	str	r3, [sp, #8]
 80029d2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80029d4:	9301      	str	r3, [sp, #4]
 80029d6:	6a3b      	ldr	r3, [r7, #32]
 80029d8:	9300      	str	r3, [sp, #0]
 80029da:	4603      	mov	r3, r0
 80029dc:	68f8      	ldr	r0, [r7, #12]
 80029de:	f003 fb5b 	bl	8006098 <HAL_I2C_Mem_Write>
 80029e2:	4603      	mov	r3, r0
 80029e4:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80029e6:	7dfb      	ldrb	r3, [r7, #23]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d004      	beq.n	80029f6 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 80029ec:	7afb      	ldrb	r3, [r7, #11]
 80029ee:	4619      	mov	r1, r3
 80029f0:	68f8      	ldr	r0, [r7, #12]
 80029f2:	f000 f805 	bl	8002a00 <I2Cx_Error>
  }
  return status;
 80029f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	3718      	adds	r7, #24
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}

08002a00 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b082      	sub	sp, #8
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
 8002a08:	460b      	mov	r3, r1
 8002a0a:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8002a0c:	6878      	ldr	r0, [r7, #4]
 8002a0e:	f003 fb13 	bl	8006038 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8002a12:	6878      	ldr	r0, [r7, #4]
 8002a14:	f7ff ff5e 	bl	80028d4 <I2Cx_Init>
}
 8002a18:	bf00      	nop
 8002a1a:	3708      	adds	r7, #8
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bd80      	pop	{r7, pc}

08002a20 <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8002a24:	4802      	ldr	r0, [pc, #8]	; (8002a30 <TS_IO_Init+0x10>)
 8002a26:	f7ff ff55 	bl	80028d4 <I2Cx_Init>
}
 8002a2a:	bf00      	nop
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	20000820 	.word	0x20000820

08002a34 <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b084      	sub	sp, #16
 8002a38:	af02      	add	r7, sp, #8
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	71fb      	strb	r3, [r7, #7]
 8002a3e:	460b      	mov	r3, r1
 8002a40:	71bb      	strb	r3, [r7, #6]
 8002a42:	4613      	mov	r3, r2
 8002a44:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8002a46:	79bb      	ldrb	r3, [r7, #6]
 8002a48:	b29a      	uxth	r2, r3
 8002a4a:	79f9      	ldrb	r1, [r7, #7]
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	9301      	str	r3, [sp, #4]
 8002a50:	1d7b      	adds	r3, r7, #5
 8002a52:	9300      	str	r3, [sp, #0]
 8002a54:	2301      	movs	r3, #1
 8002a56:	4803      	ldr	r0, [pc, #12]	; (8002a64 <TS_IO_Write+0x30>)
 8002a58:	f7ff ffa5 	bl	80029a6 <I2Cx_WriteMultiple>
}
 8002a5c:	bf00      	nop
 8002a5e:	3708      	adds	r7, #8
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}
 8002a64:	20000820 	.word	0x20000820

08002a68 <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b086      	sub	sp, #24
 8002a6c:	af02      	add	r7, sp, #8
 8002a6e:	4603      	mov	r3, r0
 8002a70:	460a      	mov	r2, r1
 8002a72:	71fb      	strb	r3, [r7, #7]
 8002a74:	4613      	mov	r3, r2
 8002a76:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8002a7c:	79bb      	ldrb	r3, [r7, #6]
 8002a7e:	b29a      	uxth	r2, r3
 8002a80:	79f9      	ldrb	r1, [r7, #7]
 8002a82:	2301      	movs	r3, #1
 8002a84:	9301      	str	r3, [sp, #4]
 8002a86:	f107 030f 	add.w	r3, r7, #15
 8002a8a:	9300      	str	r3, [sp, #0]
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	4804      	ldr	r0, [pc, #16]	; (8002aa0 <TS_IO_Read+0x38>)
 8002a90:	f7ff ff5c 	bl	800294c <I2Cx_ReadMultiple>

  return read_value;
 8002a94:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3710      	adds	r7, #16
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	20000820 	.word	0x20000820

08002aa4 <TS_IO_ReadMultiple>:
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval Number of read data
  */
uint16_t TS_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b084      	sub	sp, #16
 8002aa8:	af02      	add	r7, sp, #8
 8002aaa:	603a      	str	r2, [r7, #0]
 8002aac:	461a      	mov	r2, r3
 8002aae:	4603      	mov	r3, r0
 8002ab0:	71fb      	strb	r3, [r7, #7]
 8002ab2:	460b      	mov	r3, r1
 8002ab4:	71bb      	strb	r3, [r7, #6]
 8002ab6:	4613      	mov	r3, r2
 8002ab8:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8002aba:	79bb      	ldrb	r3, [r7, #6]
 8002abc:	b29a      	uxth	r2, r3
 8002abe:	79f9      	ldrb	r1, [r7, #7]
 8002ac0:	88bb      	ldrh	r3, [r7, #4]
 8002ac2:	9301      	str	r3, [sp, #4]
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	9300      	str	r3, [sp, #0]
 8002ac8:	2301      	movs	r3, #1
 8002aca:	4804      	ldr	r0, [pc, #16]	; (8002adc <TS_IO_ReadMultiple+0x38>)
 8002acc:	f7ff ff3e 	bl	800294c <I2Cx_ReadMultiple>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	b29b      	uxth	r3, r3
}
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	3708      	adds	r7, #8
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}
 8002adc:	20000820 	.word	0x20000820

08002ae0 <OTM8009A_IO_Delay>:
/**
  * @brief  OTM8009A delay
  * @param  Delay: Delay in ms
  */
void OTM8009A_IO_Delay(uint32_t Delay)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b082      	sub	sp, #8
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002ae8:	6878      	ldr	r0, [r7, #4]
 8002aea:	f001 f9bf 	bl	8003e6c <HAL_Delay>
}
 8002aee:	bf00      	nop
 8002af0:	3708      	adds	r7, #8
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}

08002af6 <BSP_LCD_Init>:
/**
  * @brief  Initializes the DSI LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{
 8002af6:	b580      	push	{r7, lr}
 8002af8:	af00      	add	r7, sp, #0
  return (BSP_LCD_InitEx(LCD_ORIENTATION_LANDSCAPE));
 8002afa:	2001      	movs	r0, #1
 8002afc:	f000 f804 	bl	8002b08 <BSP_LCD_InitEx>
 8002b00:	4603      	mov	r3, r0
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	bd80      	pop	{r7, pc}
	...

08002b08 <BSP_LCD_InitEx>:
  *     - OTM8009A LCD Display IC Driver ititialization
  * @param  orientation: LCD orientation, can be LCD_ORIENTATION_PORTRAIT or LCD_ORIENTATION_LANDSCAPE
  * @retval LCD state
  */
uint8_t BSP_LCD_InitEx(LCD_OrientationTypeDef orientation)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b090      	sub	sp, #64	; 0x40
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	4603      	mov	r3, r0
 8002b10:	71fb      	strb	r3, [r7, #7]
  DSI_PLLInitTypeDef dsiPllInit;
  static RCC_PeriphCLKInitTypeDef  PeriphClkInitStruct;
  uint32_t LcdClock  = 27429; /*!< LcdClk = 27429 kHz */
 8002b12:	f646 3325 	movw	r3, #27429	; 0x6b25
 8002b16:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint16_t read_id = 0;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	877b      	strh	r3, [r7, #58]	; 0x3a

  uint32_t laneByteClk_kHz = 0;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t                   HFP; /*!< Horizontal Front Porch time in units of lcdClk */
  uint32_t                   HACT; /*!< Horizontal Active time in units of lcdClk = imageSize X in pixels to display */

  /* Toggle Hardware Reset of the DSI LCD using
  * its XRES signal (active low) */
  BSP_LCD_Reset();
 8002b20:	f000 f936 	bl	8002d90 <BSP_LCD_Reset>

  /* Check the connected monitor */
  read_id = LCD_IO_GetID();
 8002b24:	f000 fc68 	bl	80033f8 <LCD_IO_GetID>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	877b      	strh	r3, [r7, #58]	; 0x3a
  else if(read_id != LCD_DSI_ID)
  {
    return LCD_ERROR;  
  }
#else
  if(read_id != LCD_DSI_ID)
 8002b2c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8002b2e:	2b11      	cmp	r3, #17
 8002b30:	d001      	beq.n	8002b36 <BSP_LCD_InitEx+0x2e>
  {
    return LCD_ERROR;  
 8002b32:	2301      	movs	r3, #1
 8002b34:	e113      	b.n	8002d5e <BSP_LCD_InitEx+0x256>
  * This will set IP blocks LTDC, DSI and DMA2D
  * - out of reset
  * - clocked
  * - NVIC IRQ related to IP blocks enabled
  */
  BSP_LCD_MspInit();
 8002b36:	f000 fc67 	bl	8003408 <BSP_LCD_MspInit>

/*************************DSI Initialization***********************************/  

  /* Base address of DSI Host/Wrapper registers to be set before calling De-Init */
  hdsi_discovery.Instance = DSI;
 8002b3a:	4b8b      	ldr	r3, [pc, #556]	; (8002d68 <BSP_LCD_InitEx+0x260>)
 8002b3c:	4a8b      	ldr	r2, [pc, #556]	; (8002d6c <BSP_LCD_InitEx+0x264>)
 8002b3e:	601a      	str	r2, [r3, #0]

  HAL_DSI_DeInit(&(hdsi_discovery));
 8002b40:	4889      	ldr	r0, [pc, #548]	; (8002d68 <BSP_LCD_InitEx+0x260>)
 8002b42:	f002 faa1 	bl	8005088 <HAL_DSI_DeInit>

  dsiPllInit.PLLNDIV  = 100;
 8002b46:	2364      	movs	r3, #100	; 0x64
 8002b48:	60bb      	str	r3, [r7, #8]
  dsiPllInit.PLLIDF   = DSI_PLL_IN_DIV5;
 8002b4a:	2305      	movs	r3, #5
 8002b4c:	60fb      	str	r3, [r7, #12]
  dsiPllInit.PLLODF  = DSI_PLL_OUT_DIV1;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	613b      	str	r3, [r7, #16]
  laneByteClk_kHz = 62500; /* 500 MHz / 8 = 62.5 MHz = 62500 kHz */
 8002b52:	f24f 4324 	movw	r3, #62500	; 0xf424
 8002b56:	637b      	str	r3, [r7, #52]	; 0x34

  /* Set number of Lanes */
  hdsi_discovery.Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 8002b58:	4b83      	ldr	r3, [pc, #524]	; (8002d68 <BSP_LCD_InitEx+0x260>)
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	60da      	str	r2, [r3, #12]

  /* TXEscapeCkdiv = f(LaneByteClk)/15.62 = 4 */
  hdsi_discovery.Init.TXEscapeCkdiv = laneByteClk_kHz/15620; 
 8002b5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b60:	089b      	lsrs	r3, r3, #2
 8002b62:	4a83      	ldr	r2, [pc, #524]	; (8002d70 <BSP_LCD_InitEx+0x268>)
 8002b64:	fba2 2303 	umull	r2, r3, r2, r3
 8002b68:	0a9b      	lsrs	r3, r3, #10
 8002b6a:	4a7f      	ldr	r2, [pc, #508]	; (8002d68 <BSP_LCD_InitEx+0x260>)
 8002b6c:	6093      	str	r3, [r2, #8]

  HAL_DSI_Init(&(hdsi_discovery), &(dsiPllInit));
 8002b6e:	f107 0308 	add.w	r3, r7, #8
 8002b72:	4619      	mov	r1, r3
 8002b74:	487c      	ldr	r0, [pc, #496]	; (8002d68 <BSP_LCD_InitEx+0x260>)
 8002b76:	f002 f96b 	bl	8004e50 <HAL_DSI_Init>

  /* Timing parameters for all Video modes
  * Set Timing parameters of LTDC depending on its chosen orientation
  */
  if(orientation == LCD_ORIENTATION_PORTRAIT)
 8002b7a:	79fb      	ldrb	r3, [r7, #7]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d108      	bne.n	8002b92 <BSP_LCD_InitEx+0x8a>
  {
    lcd_x_size = OTM8009A_480X800_WIDTH;  /* 480 */
 8002b80:	4b7c      	ldr	r3, [pc, #496]	; (8002d74 <BSP_LCD_InitEx+0x26c>)
 8002b82:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8002b86:	601a      	str	r2, [r3, #0]
    lcd_y_size = OTM8009A_480X800_HEIGHT; /* 800 */                                
 8002b88:	4b7b      	ldr	r3, [pc, #492]	; (8002d78 <BSP_LCD_InitEx+0x270>)
 8002b8a:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002b8e:	601a      	str	r2, [r3, #0]
 8002b90:	e007      	b.n	8002ba2 <BSP_LCD_InitEx+0x9a>
  }
  else
  {
    /* lcd_orientation == LCD_ORIENTATION_LANDSCAPE */
    lcd_x_size = OTM8009A_800X480_WIDTH;  /* 800 */
 8002b92:	4b78      	ldr	r3, [pc, #480]	; (8002d74 <BSP_LCD_InitEx+0x26c>)
 8002b94:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002b98:	601a      	str	r2, [r3, #0]
    lcd_y_size = OTM8009A_800X480_HEIGHT; /* 480 */                                
 8002b9a:	4b77      	ldr	r3, [pc, #476]	; (8002d78 <BSP_LCD_InitEx+0x270>)
 8002b9c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8002ba0:	601a      	str	r2, [r3, #0]
  }

  HACT = lcd_x_size;
 8002ba2:	4b74      	ldr	r3, [pc, #464]	; (8002d74 <BSP_LCD_InitEx+0x26c>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	633b      	str	r3, [r7, #48]	; 0x30
  VACT = lcd_y_size;
 8002ba8:	4b73      	ldr	r3, [pc, #460]	; (8002d78 <BSP_LCD_InitEx+0x270>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* The following values are same for portrait and landscape orientations */
  VSA  = OTM8009A_480X800_VSYNC;        /* 12  */
 8002bae:	2301      	movs	r3, #1
 8002bb0:	62bb      	str	r3, [r7, #40]	; 0x28
  VBP  = OTM8009A_480X800_VBP;          /* 12  */
 8002bb2:	230f      	movs	r3, #15
 8002bb4:	627b      	str	r3, [r7, #36]	; 0x24
  VFP  = OTM8009A_480X800_VFP;          /* 12  */
 8002bb6:	2310      	movs	r3, #16
 8002bb8:	623b      	str	r3, [r7, #32]
  HSA  = OTM8009A_480X800_HSYNC;        /* 63  */
 8002bba:	2302      	movs	r3, #2
 8002bbc:	61fb      	str	r3, [r7, #28]
  HBP  = OTM8009A_480X800_HBP;          /* 120 */
 8002bbe:	2322      	movs	r3, #34	; 0x22
 8002bc0:	61bb      	str	r3, [r7, #24]
  HFP  = OTM8009A_480X800_HFP;          /* 120 */   
 8002bc2:	2322      	movs	r3, #34	; 0x22
 8002bc4:	617b      	str	r3, [r7, #20]

  hdsivideo_handle.VirtualChannelID = LCD_OTM8009A_ID;
 8002bc6:	4b6d      	ldr	r3, [pc, #436]	; (8002d7c <BSP_LCD_InitEx+0x274>)
 8002bc8:	2200      	movs	r2, #0
 8002bca:	601a      	str	r2, [r3, #0]
  hdsivideo_handle.ColorCoding = LCD_DSI_PIXEL_DATA_FMT_RBG888;
 8002bcc:	4b6b      	ldr	r3, [pc, #428]	; (8002d7c <BSP_LCD_InitEx+0x274>)
 8002bce:	2205      	movs	r2, #5
 8002bd0:	605a      	str	r2, [r3, #4]
  hdsivideo_handle.VSPolarity = DSI_VSYNC_ACTIVE_HIGH;
 8002bd2:	4b6a      	ldr	r3, [pc, #424]	; (8002d7c <BSP_LCD_InitEx+0x274>)
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	621a      	str	r2, [r3, #32]
  hdsivideo_handle.HSPolarity = DSI_HSYNC_ACTIVE_HIGH;
 8002bd8:	4b68      	ldr	r3, [pc, #416]	; (8002d7c <BSP_LCD_InitEx+0x274>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	61da      	str	r2, [r3, #28]
  hdsivideo_handle.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;  
 8002bde:	4b67      	ldr	r3, [pc, #412]	; (8002d7c <BSP_LCD_InitEx+0x274>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	625a      	str	r2, [r3, #36]	; 0x24
  hdsivideo_handle.Mode = DSI_VID_MODE_BURST; /* Mode Video burst ie : one LgP per line */
 8002be4:	4b65      	ldr	r3, [pc, #404]	; (8002d7c <BSP_LCD_InitEx+0x274>)
 8002be6:	2202      	movs	r2, #2
 8002be8:	60da      	str	r2, [r3, #12]
  hdsivideo_handle.NullPacketSize = 0xFFF;
 8002bea:	4b64      	ldr	r3, [pc, #400]	; (8002d7c <BSP_LCD_InitEx+0x274>)
 8002bec:	f640 72ff 	movw	r2, #4095	; 0xfff
 8002bf0:	619a      	str	r2, [r3, #24]
  hdsivideo_handle.NumberOfChunks = 0;
 8002bf2:	4b62      	ldr	r3, [pc, #392]	; (8002d7c <BSP_LCD_InitEx+0x274>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	615a      	str	r2, [r3, #20]
  hdsivideo_handle.PacketSize                = HACT; /* Value depending on display orientation choice portrait/landscape */ 
 8002bf8:	4a60      	ldr	r2, [pc, #384]	; (8002d7c <BSP_LCD_InitEx+0x274>)
 8002bfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bfc:	6113      	str	r3, [r2, #16]
  hdsivideo_handle.HorizontalSyncActive      = (HSA * laneByteClk_kHz)/LcdClock;
 8002bfe:	69fb      	ldr	r3, [r7, #28]
 8002c00:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002c02:	fb03 f202 	mul.w	r2, r3, r2
 8002c06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c08:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c0c:	4a5b      	ldr	r2, [pc, #364]	; (8002d7c <BSP_LCD_InitEx+0x274>)
 8002c0e:	6293      	str	r3, [r2, #40]	; 0x28
  hdsivideo_handle.HorizontalBackPorch       = (HBP * laneByteClk_kHz)/LcdClock;
 8002c10:	69bb      	ldr	r3, [r7, #24]
 8002c12:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002c14:	fb03 f202 	mul.w	r2, r3, r2
 8002c18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c1e:	4a57      	ldr	r2, [pc, #348]	; (8002d7c <BSP_LCD_InitEx+0x274>)
 8002c20:	62d3      	str	r3, [r2, #44]	; 0x2c
  hdsivideo_handle.HorizontalLine            = ((HACT + HSA + HBP + HFP) * laneByteClk_kHz)/LcdClock; /* Value depending on display orientation choice portrait/landscape */
 8002c22:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c24:	69fb      	ldr	r3, [r7, #28]
 8002c26:	441a      	add	r2, r3
 8002c28:	69bb      	ldr	r3, [r7, #24]
 8002c2a:	441a      	add	r2, r3
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	4413      	add	r3, r2
 8002c30:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002c32:	fb03 f202 	mul.w	r2, r3, r2
 8002c36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c38:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c3c:	4a4f      	ldr	r2, [pc, #316]	; (8002d7c <BSP_LCD_InitEx+0x274>)
 8002c3e:	6313      	str	r3, [r2, #48]	; 0x30
  hdsivideo_handle.VerticalSyncActive        = VSA;
 8002c40:	4a4e      	ldr	r2, [pc, #312]	; (8002d7c <BSP_LCD_InitEx+0x274>)
 8002c42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c44:	6353      	str	r3, [r2, #52]	; 0x34
  hdsivideo_handle.VerticalBackPorch         = VBP;
 8002c46:	4a4d      	ldr	r2, [pc, #308]	; (8002d7c <BSP_LCD_InitEx+0x274>)
 8002c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c4a:	6393      	str	r3, [r2, #56]	; 0x38
  hdsivideo_handle.VerticalFrontPorch        = VFP;
 8002c4c:	4a4b      	ldr	r2, [pc, #300]	; (8002d7c <BSP_LCD_InitEx+0x274>)
 8002c4e:	6a3b      	ldr	r3, [r7, #32]
 8002c50:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsivideo_handle.VerticalActive            = VACT; /* Value depending on display orientation choice portrait/landscape */
 8002c52:	4a4a      	ldr	r2, [pc, #296]	; (8002d7c <BSP_LCD_InitEx+0x274>)
 8002c54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c56:	6413      	str	r3, [r2, #64]	; 0x40

  /* Enable or disable sending LP command while streaming is active in video mode */
  hdsivideo_handle.LPCommandEnable = DSI_LP_COMMAND_ENABLE; /* Enable sending commands in mode LP (Low Power) */
 8002c58:	4b48      	ldr	r3, [pc, #288]	; (8002d7c <BSP_LCD_InitEx+0x274>)
 8002c5a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002c5e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Largest packet size possible to transmit in LP mode in VSA, VBP, VFP regions */
  /* Only useful when sending LP packets is allowed while streaming is active in video mode */
  hdsivideo_handle.LPLargestPacketSize = 16;
 8002c60:	4b46      	ldr	r3, [pc, #280]	; (8002d7c <BSP_LCD_InitEx+0x274>)
 8002c62:	2210      	movs	r2, #16
 8002c64:	649a      	str	r2, [r3, #72]	; 0x48

  /* Largest packet size possible to transmit in LP mode in HFP region during VACT period */
  /* Only useful when sending LP packets is allowed while streaming is active in video mode */
  hdsivideo_handle.LPVACTLargestPacketSize = 0;
 8002c66:	4b45      	ldr	r3, [pc, #276]	; (8002d7c <BSP_LCD_InitEx+0x274>)
 8002c68:	2200      	movs	r2, #0
 8002c6a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Specify for each region of the video frame, if the transmission of command in LP mode is allowed in this region */
  /* while streaming is active in video mode                                                                         */
  hdsivideo_handle.LPHorizontalFrontPorchEnable = DSI_LP_HFP_ENABLE;   /* Allow sending LP commands during HFP period */
 8002c6c:	4b43      	ldr	r3, [pc, #268]	; (8002d7c <BSP_LCD_InitEx+0x274>)
 8002c6e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c72:	651a      	str	r2, [r3, #80]	; 0x50
  hdsivideo_handle.LPHorizontalBackPorchEnable  = DSI_LP_HBP_ENABLE;   /* Allow sending LP commands during HBP period */
 8002c74:	4b41      	ldr	r3, [pc, #260]	; (8002d7c <BSP_LCD_InitEx+0x274>)
 8002c76:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002c7a:	655a      	str	r2, [r3, #84]	; 0x54
  hdsivideo_handle.LPVerticalActiveEnable = DSI_LP_VACT_ENABLE;  /* Allow sending LP commands during VACT period */
 8002c7c:	4b3f      	ldr	r3, [pc, #252]	; (8002d7c <BSP_LCD_InitEx+0x274>)
 8002c7e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002c82:	659a      	str	r2, [r3, #88]	; 0x58
  hdsivideo_handle.LPVerticalFrontPorchEnable = DSI_LP_VFP_ENABLE;   /* Allow sending LP commands during VFP period */
 8002c84:	4b3d      	ldr	r3, [pc, #244]	; (8002d7c <BSP_LCD_InitEx+0x274>)
 8002c86:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c8a:	65da      	str	r2, [r3, #92]	; 0x5c
  hdsivideo_handle.LPVerticalBackPorchEnable = DSI_LP_VBP_ENABLE;   /* Allow sending LP commands during VBP period */
 8002c8c:	4b3b      	ldr	r3, [pc, #236]	; (8002d7c <BSP_LCD_InitEx+0x274>)
 8002c8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c92:	661a      	str	r2, [r3, #96]	; 0x60
  hdsivideo_handle.LPVerticalSyncActiveEnable = DSI_LP_VSYNC_ENABLE; /* Allow sending LP commands during VSync = VSA period */
 8002c94:	4b39      	ldr	r3, [pc, #228]	; (8002d7c <BSP_LCD_InitEx+0x274>)
 8002c96:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c9a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Configure DSI Video mode timings with settings set above */
  HAL_DSI_ConfigVideoMode(&(hdsi_discovery), &(hdsivideo_handle));
 8002c9c:	4937      	ldr	r1, [pc, #220]	; (8002d7c <BSP_LCD_InitEx+0x274>)
 8002c9e:	4832      	ldr	r0, [pc, #200]	; (8002d68 <BSP_LCD_InitEx+0x260>)
 8002ca0:	f002 fb4e 	bl	8005340 <HAL_DSI_ConfigVideoMode>
  
  
/************************LTDC Initialization***********************************/  

  /* Timing Configuration */    
  hltdc_discovery.Init.HorizontalSync = (HSA - 1);
 8002ca4:	69fb      	ldr	r3, [r7, #28]
 8002ca6:	3b01      	subs	r3, #1
 8002ca8:	4a35      	ldr	r2, [pc, #212]	; (8002d80 <BSP_LCD_InitEx+0x278>)
 8002caa:	6153      	str	r3, [r2, #20]
  hltdc_discovery.Init.AccumulatedHBP = (HSA + HBP - 1);
 8002cac:	69fa      	ldr	r2, [r7, #28]
 8002cae:	69bb      	ldr	r3, [r7, #24]
 8002cb0:	4413      	add	r3, r2
 8002cb2:	3b01      	subs	r3, #1
 8002cb4:	4a32      	ldr	r2, [pc, #200]	; (8002d80 <BSP_LCD_InitEx+0x278>)
 8002cb6:	61d3      	str	r3, [r2, #28]
  hltdc_discovery.Init.AccumulatedActiveW = (lcd_x_size + HSA + HBP - 1);
 8002cb8:	4b2e      	ldr	r3, [pc, #184]	; (8002d74 <BSP_LCD_InitEx+0x26c>)
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	69fb      	ldr	r3, [r7, #28]
 8002cbe:	441a      	add	r2, r3
 8002cc0:	69bb      	ldr	r3, [r7, #24]
 8002cc2:	4413      	add	r3, r2
 8002cc4:	3b01      	subs	r3, #1
 8002cc6:	4a2e      	ldr	r2, [pc, #184]	; (8002d80 <BSP_LCD_InitEx+0x278>)
 8002cc8:	6253      	str	r3, [r2, #36]	; 0x24
  hltdc_discovery.Init.TotalWidth = (lcd_x_size + HSA + HBP + HFP - 1);
 8002cca:	4b2a      	ldr	r3, [pc, #168]	; (8002d74 <BSP_LCD_InitEx+0x26c>)
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	69fb      	ldr	r3, [r7, #28]
 8002cd0:	441a      	add	r2, r3
 8002cd2:	69bb      	ldr	r3, [r7, #24]
 8002cd4:	441a      	add	r2, r3
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	4413      	add	r3, r2
 8002cda:	3b01      	subs	r3, #1
 8002cdc:	4a28      	ldr	r2, [pc, #160]	; (8002d80 <BSP_LCD_InitEx+0x278>)
 8002cde:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Initialize the LCD pixel width and pixel height */
  hltdc_discovery.LayerCfg->ImageWidth  = lcd_x_size;
 8002ce0:	4b24      	ldr	r3, [pc, #144]	; (8002d74 <BSP_LCD_InitEx+0x26c>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a26      	ldr	r2, [pc, #152]	; (8002d80 <BSP_LCD_InitEx+0x278>)
 8002ce6:	6613      	str	r3, [r2, #96]	; 0x60
  hltdc_discovery.LayerCfg->ImageHeight = lcd_y_size;   
 8002ce8:	4b23      	ldr	r3, [pc, #140]	; (8002d78 <BSP_LCD_InitEx+0x270>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a24      	ldr	r2, [pc, #144]	; (8002d80 <BSP_LCD_InitEx+0x278>)
 8002cee:	6653      	str	r3, [r2, #100]	; 0x64
    * PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz 
    * PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 384 Mhz 
    * PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 384 MHz / 7 = 54.85 MHz 
    * LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_2 = 54.85 MHz / 2 = 27.429 MHz 
    */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8002cf0:	4b24      	ldr	r3, [pc, #144]	; (8002d84 <BSP_LCD_InitEx+0x27c>)
 8002cf2:	2208      	movs	r2, #8
 8002cf4:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8002cf6:	4b23      	ldr	r3, [pc, #140]	; (8002d84 <BSP_LCD_InitEx+0x27c>)
 8002cf8:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8002cfc:	615a      	str	r2, [r3, #20]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 7;
 8002cfe:	4b21      	ldr	r3, [pc, #132]	; (8002d84 <BSP_LCD_InitEx+0x27c>)
 8002d00:	2207      	movs	r2, #7
 8002d02:	61da      	str	r2, [r3, #28]
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8002d04:	4b1f      	ldr	r3, [pc, #124]	; (8002d84 <BSP_LCD_InitEx+0x27c>)
 8002d06:	2200      	movs	r2, #0
 8002d08:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8002d0a:	481e      	ldr	r0, [pc, #120]	; (8002d84 <BSP_LCD_InitEx+0x27c>)
 8002d0c:	f005 ff04 	bl	8008b18 <HAL_RCCEx_PeriphCLKConfig>

  /* Background value */
  hltdc_discovery.Init.Backcolor.Blue = 0;
 8002d10:	4b1b      	ldr	r3, [pc, #108]	; (8002d80 <BSP_LCD_InitEx+0x278>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc_discovery.Init.Backcolor.Green = 0;
 8002d18:	4b19      	ldr	r3, [pc, #100]	; (8002d80 <BSP_LCD_InitEx+0x278>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc_discovery.Init.Backcolor.Red = 0;
 8002d20:	4b17      	ldr	r3, [pc, #92]	; (8002d80 <BSP_LCD_InitEx+0x278>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  hltdc_discovery.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002d28:	4b15      	ldr	r3, [pc, #84]	; (8002d80 <BSP_LCD_InitEx+0x278>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	611a      	str	r2, [r3, #16]
  hltdc_discovery.Instance = LTDC;
 8002d2e:	4b14      	ldr	r3, [pc, #80]	; (8002d80 <BSP_LCD_InitEx+0x278>)
 8002d30:	4a15      	ldr	r2, [pc, #84]	; (8002d88 <BSP_LCD_InitEx+0x280>)
 8002d32:	601a      	str	r2, [r3, #0]

  /* Get LTDC Configuration from DSI Configuration */
  HAL_LTDC_StructInitFromVideoConfig(&(hltdc_discovery), &(hdsivideo_handle));
 8002d34:	4911      	ldr	r1, [pc, #68]	; (8002d7c <BSP_LCD_InitEx+0x274>)
 8002d36:	4812      	ldr	r0, [pc, #72]	; (8002d80 <BSP_LCD_InitEx+0x278>)
 8002d38:	f004 f9ee 	bl	8007118 <HAL_LTDCEx_StructInitFromVideoConfig>

  /* Initialize the LTDC */  
  HAL_LTDC_Init(&hltdc_discovery);
 8002d3c:	4810      	ldr	r0, [pc, #64]	; (8002d80 <BSP_LCD_InitEx+0x278>)
 8002d3e:	f003 fe81 	bl	8006a44 <HAL_LTDC_Init>

  /* Enable the DSI host and wrapper after the LTDC initialization
     To avoid any synchronization issue, the DSI shall be started after enabling the LTDC */
  HAL_DSI_Start(&hdsi_discovery);
 8002d42:	4809      	ldr	r0, [pc, #36]	; (8002d68 <BSP_LCD_InitEx+0x260>)
 8002d44:	f002 fcfc 	bl	8005740 <HAL_DSI_Start>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 8002d48:	f000 fcde 	bl	8003708 <BSP_SDRAM_Init>
#endif /* DATA_IN_ExtSDRAM */

  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8002d4c:	480f      	ldr	r0, [pc, #60]	; (8002d8c <BSP_LCD_InitEx+0x284>)
 8002d4e:	f000 f901 	bl	8002f54 <BSP_LCD_SetFont>
/***********************OTM8009A Initialization********************************/ 

  /* Initialize the OTM8009A LCD Display IC Driver (KoD LCD IC Driver)
  *  depending on configuration set in 'hdsivideo_handle'.
  */
  OTM8009A_Init(OTM8009A_FORMAT_RGB888, orientation);
 8002d52:	79fb      	ldrb	r3, [r7, #7]
 8002d54:	4619      	mov	r1, r3
 8002d56:	2000      	movs	r0, #0
 8002d58:	f7ff faa6 	bl	80022a8 <OTM8009A_Init>

/***********************End OTM8009A Initialization****************************/ 

  return LCD_OK; 
 8002d5c:	2300      	movs	r3, #0
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3740      	adds	r7, #64	; 0x40
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	200009e0 	.word	0x200009e0
 8002d6c:	40016c00 	.word	0x40016c00
 8002d70:	43215e57 	.word	0x43215e57
 8002d74:	2000003c 	.word	0x2000003c
 8002d78:	20000040 	.word	0x20000040
 8002d7c:	20000874 	.word	0x20000874
 8002d80:	20000938 	.word	0x20000938
 8002d84:	20000a18 	.word	0x20000a18
 8002d88:	40016800 	.word	0x40016800
 8002d8c:	20000034 	.word	0x20000034

08002d90 <BSP_LCD_Reset>:
  * @brief  BSP LCD Reset
  *         Hw reset the LCD DSI activating its XRES signal (active low for some time)
  *         and desactivating it later.
  */
void BSP_LCD_Reset(void)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b086      	sub	sp, #24
 8002d94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure;

  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8002d96:	4b18      	ldr	r3, [pc, #96]	; (8002df8 <BSP_LCD_Reset+0x68>)
 8002d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d9a:	4a17      	ldr	r2, [pc, #92]	; (8002df8 <BSP_LCD_Reset+0x68>)
 8002d9c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002da0:	6313      	str	r3, [r2, #48]	; 0x30
 8002da2:	4b15      	ldr	r3, [pc, #84]	; (8002df8 <BSP_LCD_Reset+0x68>)
 8002da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002daa:	603b      	str	r3, [r7, #0]
 8002dac:	683b      	ldr	r3, [r7, #0]

    /* Configure the GPIO on PJ15 */
    gpio_init_structure.Pin   = GPIO_PIN_15;
 8002dae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002db2:	607b      	str	r3, [r7, #4]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8002db4:	2301      	movs	r3, #1
 8002db6:	60bb      	str	r3, [r7, #8]
    gpio_init_structure.Pull  = GPIO_PULLUP;
 8002db8:	2301      	movs	r3, #1
 8002dba:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8002dbc:	2303      	movs	r3, #3
 8002dbe:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(GPIOJ, &gpio_init_structure);
 8002dc0:	1d3b      	adds	r3, r7, #4
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	480d      	ldr	r0, [pc, #52]	; (8002dfc <BSP_LCD_Reset+0x6c>)
 8002dc6:	f002 fdb1 	bl	800592c <HAL_GPIO_Init>

    /* Activate XRES active low */
    HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_15, GPIO_PIN_RESET);
 8002dca:	2200      	movs	r2, #0
 8002dcc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002dd0:	480a      	ldr	r0, [pc, #40]	; (8002dfc <BSP_LCD_Reset+0x6c>)
 8002dd2:	f003 f863 	bl	8005e9c <HAL_GPIO_WritePin>

    HAL_Delay(20); /* wait 20 ms */
 8002dd6:	2014      	movs	r0, #20
 8002dd8:	f001 f848 	bl	8003e6c <HAL_Delay>

    /* Desactivate XRES */
    HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_15, GPIO_PIN_SET);
 8002ddc:	2201      	movs	r2, #1
 8002dde:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002de2:	4806      	ldr	r0, [pc, #24]	; (8002dfc <BSP_LCD_Reset+0x6c>)
 8002de4:	f003 f85a 	bl	8005e9c <HAL_GPIO_WritePin>
    
    /* Wait for 10ms after releasing XRES before sending commands */
    HAL_Delay(10);
 8002de8:	200a      	movs	r0, #10
 8002dea:	f001 f83f 	bl	8003e6c <HAL_Delay>
}
 8002dee:	bf00      	nop
 8002df0:	3718      	adds	r7, #24
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}
 8002df6:	bf00      	nop
 8002df8:	40023800 	.word	0x40023800
 8002dfc:	40022400 	.word	0x40022400

08002e00 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8002e00:	b480      	push	{r7}
 8002e02:	af00      	add	r7, sp, #0
  return (lcd_x_size);
 8002e04:	4b03      	ldr	r3, [pc, #12]	; (8002e14 <BSP_LCD_GetXSize+0x14>)
 8002e06:	681b      	ldr	r3, [r3, #0]
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr
 8002e12:	bf00      	nop
 8002e14:	2000003c 	.word	0x2000003c

08002e18 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	af00      	add	r7, sp, #0
  return (lcd_y_size);
 8002e1c:	4b03      	ldr	r3, [pc, #12]	; (8002e2c <BSP_LCD_GetYSize+0x14>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr
 8002e2a:	bf00      	nop
 8002e2c:	20000040 	.word	0x20000040

08002e30 <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b090      	sub	sp, #64	; 0x40
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	4603      	mov	r3, r0
 8002e38:	6039      	str	r1, [r7, #0]
 8002e3a:	80fb      	strh	r3, [r7, #6]
    LCD_LayerCfgTypeDef  Layercfg;

  /* Layer Init */
  Layercfg.WindowX0 = 0;
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8002e40:	f7ff ffde 	bl	8002e00 <BSP_LCD_GetXSize>
 8002e44:	4603      	mov	r3, r0
 8002e46:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8002e4c:	f7ff ffe4 	bl	8002e18 <BSP_LCD_GetYSize>
 8002e50:	4603      	mov	r3, r0
 8002e52:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002e54:	2300      	movs	r3, #0
 8002e56:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 8002e5c:	23ff      	movs	r3, #255	; 0xff
 8002e5e:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8002e60:	2300      	movs	r3, #0
 8002e62:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 8002e64:	2300      	movs	r3, #0
 8002e66:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 8002e70:	2300      	movs	r3, #0
 8002e72:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8002e76:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002e7a:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002e7c:	2307      	movs	r3, #7
 8002e7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8002e80:	f7ff ffbe 	bl	8002e00 <BSP_LCD_GetXSize>
 8002e84:	4603      	mov	r3, r0
 8002e86:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8002e88:	f7ff ffc6 	bl	8002e18 <BSP_LCD_GetYSize>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&hltdc_discovery, &Layercfg, LayerIndex); 
 8002e90:	88fa      	ldrh	r2, [r7, #6]
 8002e92:	f107 030c 	add.w	r3, r7, #12
 8002e96:	4619      	mov	r1, r3
 8002e98:	4812      	ldr	r0, [pc, #72]	; (8002ee4 <BSP_LCD_LayerDefaultInit+0xb4>)
 8002e9a:	f003 ff65 	bl	8006d68 <HAL_LTDC_ConfigLayer>
  
  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8002e9e:	88fa      	ldrh	r2, [r7, #6]
 8002ea0:	4911      	ldr	r1, [pc, #68]	; (8002ee8 <BSP_LCD_LayerDefaultInit+0xb8>)
 8002ea2:	4613      	mov	r3, r2
 8002ea4:	005b      	lsls	r3, r3, #1
 8002ea6:	4413      	add	r3, r2
 8002ea8:	009b      	lsls	r3, r3, #2
 8002eaa:	440b      	add	r3, r1
 8002eac:	3304      	adds	r3, #4
 8002eae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002eb2:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8002eb4:	88fa      	ldrh	r2, [r7, #6]
 8002eb6:	490c      	ldr	r1, [pc, #48]	; (8002ee8 <BSP_LCD_LayerDefaultInit+0xb8>)
 8002eb8:	4613      	mov	r3, r2
 8002eba:	005b      	lsls	r3, r3, #1
 8002ebc:	4413      	add	r3, r2
 8002ebe:	009b      	lsls	r3, r3, #2
 8002ec0:	440b      	add	r3, r1
 8002ec2:	3308      	adds	r3, #8
 8002ec4:	4a09      	ldr	r2, [pc, #36]	; (8002eec <BSP_LCD_LayerDefaultInit+0xbc>)
 8002ec6:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK;
 8002ec8:	88fa      	ldrh	r2, [r7, #6]
 8002eca:	4907      	ldr	r1, [pc, #28]	; (8002ee8 <BSP_LCD_LayerDefaultInit+0xb8>)
 8002ecc:	4613      	mov	r3, r2
 8002ece:	005b      	lsls	r3, r3, #1
 8002ed0:	4413      	add	r3, r2
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	440b      	add	r3, r1
 8002ed6:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8002eda:	601a      	str	r2, [r3, #0]
}
 8002edc:	bf00      	nop
 8002ede:	3740      	adds	r7, #64	; 0x40
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	20000938 	.word	0x20000938
 8002ee8:	20000a00 	.word	0x20000a00
 8002eec:	20000034 	.word	0x20000034

08002ef0 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b083      	sub	sp, #12
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8002ef8:	4b07      	ldr	r3, [pc, #28]	; (8002f18 <BSP_LCD_SetTextColor+0x28>)
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	4907      	ldr	r1, [pc, #28]	; (8002f1c <BSP_LCD_SetTextColor+0x2c>)
 8002efe:	4613      	mov	r3, r2
 8002f00:	005b      	lsls	r3, r3, #1
 8002f02:	4413      	add	r3, r2
 8002f04:	009b      	lsls	r3, r3, #2
 8002f06:	440b      	add	r3, r1
 8002f08:	687a      	ldr	r2, [r7, #4]
 8002f0a:	601a      	str	r2, [r3, #0]
}
 8002f0c:	bf00      	nop
 8002f0e:	370c      	adds	r7, #12
 8002f10:	46bd      	mov	sp, r7
 8002f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f16:	4770      	bx	lr
 8002f18:	200009fc 	.word	0x200009fc
 8002f1c:	20000a00 	.word	0x20000a00

08002f20 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b083      	sub	sp, #12
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8002f28:	4b08      	ldr	r3, [pc, #32]	; (8002f4c <BSP_LCD_SetBackColor+0x2c>)
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	4908      	ldr	r1, [pc, #32]	; (8002f50 <BSP_LCD_SetBackColor+0x30>)
 8002f2e:	4613      	mov	r3, r2
 8002f30:	005b      	lsls	r3, r3, #1
 8002f32:	4413      	add	r3, r2
 8002f34:	009b      	lsls	r3, r3, #2
 8002f36:	440b      	add	r3, r1
 8002f38:	3304      	adds	r3, #4
 8002f3a:	687a      	ldr	r2, [r7, #4]
 8002f3c:	601a      	str	r2, [r3, #0]
}
 8002f3e:	bf00      	nop
 8002f40:	370c      	adds	r7, #12
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr
 8002f4a:	bf00      	nop
 8002f4c:	200009fc 	.word	0x200009fc
 8002f50:	20000a00 	.word	0x20000a00

08002f54 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b083      	sub	sp, #12
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 8002f5c:	4b08      	ldr	r3, [pc, #32]	; (8002f80 <BSP_LCD_SetFont+0x2c>)
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	4908      	ldr	r1, [pc, #32]	; (8002f84 <BSP_LCD_SetFont+0x30>)
 8002f62:	4613      	mov	r3, r2
 8002f64:	005b      	lsls	r3, r3, #1
 8002f66:	4413      	add	r3, r2
 8002f68:	009b      	lsls	r3, r3, #2
 8002f6a:	440b      	add	r3, r1
 8002f6c:	3308      	adds	r3, #8
 8002f6e:	687a      	ldr	r2, [r7, #4]
 8002f70:	601a      	str	r2, [r3, #0]
}
 8002f72:	bf00      	nop
 8002f74:	370c      	adds	r7, #12
 8002f76:	46bd      	mov	sp, r7
 8002f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7c:	4770      	bx	lr
 8002f7e:	bf00      	nop
 8002f80:	200009fc 	.word	0x200009fc
 8002f84:	20000a00 	.word	0x20000a00

08002f88 <BSP_LCD_Clear>:
/**
  * @brief  Clears the whole currently active layer of LTDC.
  * @param  Color: Color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{
 8002f88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f8a:	b085      	sub	sp, #20
 8002f8c:	af02      	add	r7, sp, #8
 8002f8e:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8002f90:	4b0f      	ldr	r3, [pc, #60]	; (8002fd0 <BSP_LCD_Clear+0x48>)
 8002f92:	681c      	ldr	r4, [r3, #0]
 8002f94:	4b0e      	ldr	r3, [pc, #56]	; (8002fd0 <BSP_LCD_Clear+0x48>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a0e      	ldr	r2, [pc, #56]	; (8002fd4 <BSP_LCD_Clear+0x4c>)
 8002f9a:	2134      	movs	r1, #52	; 0x34
 8002f9c:	fb01 f303 	mul.w	r3, r1, r3
 8002fa0:	4413      	add	r3, r2
 8002fa2:	335c      	adds	r3, #92	; 0x5c
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	461e      	mov	r6, r3
 8002fa8:	f7ff ff2a 	bl	8002e00 <BSP_LCD_GetXSize>
 8002fac:	4605      	mov	r5, r0
 8002fae:	f7ff ff33 	bl	8002e18 <BSP_LCD_GetYSize>
 8002fb2:	4602      	mov	r2, r0
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	9301      	str	r3, [sp, #4]
 8002fb8:	2300      	movs	r3, #0
 8002fba:	9300      	str	r3, [sp, #0]
 8002fbc:	4613      	mov	r3, r2
 8002fbe:	462a      	mov	r2, r5
 8002fc0:	4631      	mov	r1, r6
 8002fc2:	4620      	mov	r0, r4
 8002fc4:	f000 fb68 	bl	8003698 <LL_FillBuffer>
}
 8002fc8:	bf00      	nop
 8002fca:	370c      	adds	r7, #12
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002fd0:	200009fc 	.word	0x200009fc
 8002fd4:	20000938 	.word	0x20000938

08002fd8 <BSP_LCD_DisplayChar>:
  * @param  Ypos: Line where to display the character shape.
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8002fd8:	b590      	push	{r4, r7, lr}
 8002fda:	b083      	sub	sp, #12
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	4603      	mov	r3, r0
 8002fe0:	80fb      	strh	r3, [r7, #6]
 8002fe2:	460b      	mov	r3, r1
 8002fe4:	80bb      	strh	r3, [r7, #4]
 8002fe6:	4613      	mov	r3, r2
 8002fe8:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002fea:	4b1b      	ldr	r3, [pc, #108]	; (8003058 <BSP_LCD_DisplayChar+0x80>)
 8002fec:	681a      	ldr	r2, [r3, #0]
 8002fee:	491b      	ldr	r1, [pc, #108]	; (800305c <BSP_LCD_DisplayChar+0x84>)
 8002ff0:	4613      	mov	r3, r2
 8002ff2:	005b      	lsls	r3, r3, #1
 8002ff4:	4413      	add	r3, r2
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	440b      	add	r3, r1
 8002ffa:	3308      	adds	r3, #8
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	6819      	ldr	r1, [r3, #0]
 8003000:	78fb      	ldrb	r3, [r7, #3]
 8003002:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8003006:	4b14      	ldr	r3, [pc, #80]	; (8003058 <BSP_LCD_DisplayChar+0x80>)
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	4c14      	ldr	r4, [pc, #80]	; (800305c <BSP_LCD_DisplayChar+0x84>)
 800300c:	4613      	mov	r3, r2
 800300e:	005b      	lsls	r3, r3, #1
 8003010:	4413      	add	r3, r2
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	4423      	add	r3, r4
 8003016:	3308      	adds	r3, #8
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 800301c:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8003020:	4b0d      	ldr	r3, [pc, #52]	; (8003058 <BSP_LCD_DisplayChar+0x80>)
 8003022:	681a      	ldr	r2, [r3, #0]
 8003024:	4c0d      	ldr	r4, [pc, #52]	; (800305c <BSP_LCD_DisplayChar+0x84>)
 8003026:	4613      	mov	r3, r2
 8003028:	005b      	lsls	r3, r3, #1
 800302a:	4413      	add	r3, r2
 800302c:	009b      	lsls	r3, r3, #2
 800302e:	4423      	add	r3, r4
 8003030:	3308      	adds	r3, #8
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	889b      	ldrh	r3, [r3, #4]
 8003036:	3307      	adds	r3, #7
 8003038:	2b00      	cmp	r3, #0
 800303a:	da00      	bge.n	800303e <BSP_LCD_DisplayChar+0x66>
 800303c:	3307      	adds	r3, #7
 800303e:	10db      	asrs	r3, r3, #3
 8003040:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8003044:	18ca      	adds	r2, r1, r3
 8003046:	88b9      	ldrh	r1, [r7, #4]
 8003048:	88fb      	ldrh	r3, [r7, #6]
 800304a:	4618      	mov	r0, r3
 800304c:	f000 fa6c 	bl	8003528 <DrawChar>
}
 8003050:	bf00      	nop
 8003052:	370c      	adds	r7, #12
 8003054:	46bd      	mov	sp, r7
 8003056:	bd90      	pop	{r4, r7, pc}
 8003058:	200009fc 	.word	0x200009fc
 800305c:	20000a00 	.word	0x20000a00

08003060 <BSP_LCD_DisplayStringAt>:
  *            @arg  CENTER_MODE
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 8003060:	b5b0      	push	{r4, r5, r7, lr}
 8003062:	b088      	sub	sp, #32
 8003064:	af00      	add	r7, sp, #0
 8003066:	60ba      	str	r2, [r7, #8]
 8003068:	461a      	mov	r2, r3
 800306a:	4603      	mov	r3, r0
 800306c:	81fb      	strh	r3, [r7, #14]
 800306e:	460b      	mov	r3, r1
 8003070:	81bb      	strh	r3, [r7, #12]
 8003072:	4613      	mov	r3, r2
 8003074:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 8003076:	2301      	movs	r3, #1
 8003078:	83fb      	strh	r3, [r7, #30]
 800307a:	2300      	movs	r3, #0
 800307c:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0;
 800307e:	2300      	movs	r3, #0
 8003080:	61bb      	str	r3, [r7, #24]
 8003082:	2300      	movs	r3, #0
 8003084:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	617b      	str	r3, [r7, #20]

  /* Get the text size */
  while (*ptr++) size ++ ;
 800308a:	e002      	b.n	8003092 <BSP_LCD_DisplayStringAt+0x32>
 800308c:	69bb      	ldr	r3, [r7, #24]
 800308e:	3301      	adds	r3, #1
 8003090:	61bb      	str	r3, [r7, #24]
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	1c5a      	adds	r2, r3, #1
 8003096:	617a      	str	r2, [r7, #20]
 8003098:	781b      	ldrb	r3, [r3, #0]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d1f6      	bne.n	800308c <BSP_LCD_DisplayStringAt+0x2c>

  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 800309e:	f7ff feaf 	bl	8002e00 <BSP_LCD_GetXSize>
 80030a2:	4601      	mov	r1, r0
 80030a4:	4b50      	ldr	r3, [pc, #320]	; (80031e8 <BSP_LCD_DisplayStringAt+0x188>)
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	4850      	ldr	r0, [pc, #320]	; (80031ec <BSP_LCD_DisplayStringAt+0x18c>)
 80030aa:	4613      	mov	r3, r2
 80030ac:	005b      	lsls	r3, r3, #1
 80030ae:	4413      	add	r3, r2
 80030b0:	009b      	lsls	r3, r3, #2
 80030b2:	4403      	add	r3, r0
 80030b4:	3308      	adds	r3, #8
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	889b      	ldrh	r3, [r3, #4]
 80030ba:	fbb1 f3f3 	udiv	r3, r1, r3
 80030be:	613b      	str	r3, [r7, #16]

  switch (Mode)
 80030c0:	79fb      	ldrb	r3, [r7, #7]
 80030c2:	2b03      	cmp	r3, #3
 80030c4:	d01c      	beq.n	8003100 <BSP_LCD_DisplayStringAt+0xa0>
 80030c6:	2b03      	cmp	r3, #3
 80030c8:	dc33      	bgt.n	8003132 <BSP_LCD_DisplayStringAt+0xd2>
 80030ca:	2b01      	cmp	r3, #1
 80030cc:	d002      	beq.n	80030d4 <BSP_LCD_DisplayStringAt+0x74>
 80030ce:	2b02      	cmp	r3, #2
 80030d0:	d019      	beq.n	8003106 <BSP_LCD_DisplayStringAt+0xa6>
 80030d2:	e02e      	b.n	8003132 <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 80030d4:	693a      	ldr	r2, [r7, #16]
 80030d6:	69bb      	ldr	r3, [r7, #24]
 80030d8:	1ad1      	subs	r1, r2, r3
 80030da:	4b43      	ldr	r3, [pc, #268]	; (80031e8 <BSP_LCD_DisplayStringAt+0x188>)
 80030dc:	681a      	ldr	r2, [r3, #0]
 80030de:	4843      	ldr	r0, [pc, #268]	; (80031ec <BSP_LCD_DisplayStringAt+0x18c>)
 80030e0:	4613      	mov	r3, r2
 80030e2:	005b      	lsls	r3, r3, #1
 80030e4:	4413      	add	r3, r2
 80030e6:	009b      	lsls	r3, r3, #2
 80030e8:	4403      	add	r3, r0
 80030ea:	3308      	adds	r3, #8
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	889b      	ldrh	r3, [r3, #4]
 80030f0:	fb01 f303 	mul.w	r3, r1, r3
 80030f4:	085b      	lsrs	r3, r3, #1
 80030f6:	b29a      	uxth	r2, r3
 80030f8:	89fb      	ldrh	r3, [r7, #14]
 80030fa:	4413      	add	r3, r2
 80030fc:	83fb      	strh	r3, [r7, #30]
      break;
 80030fe:	e01b      	b.n	8003138 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      refcolumn = Xpos;
 8003100:	89fb      	ldrh	r3, [r7, #14]
 8003102:	83fb      	strh	r3, [r7, #30]
      break;
 8003104:	e018      	b.n	8003138 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      refcolumn = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8003106:	693a      	ldr	r2, [r7, #16]
 8003108:	69bb      	ldr	r3, [r7, #24]
 800310a:	1ad3      	subs	r3, r2, r3
 800310c:	b299      	uxth	r1, r3
 800310e:	4b36      	ldr	r3, [pc, #216]	; (80031e8 <BSP_LCD_DisplayStringAt+0x188>)
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	4836      	ldr	r0, [pc, #216]	; (80031ec <BSP_LCD_DisplayStringAt+0x18c>)
 8003114:	4613      	mov	r3, r2
 8003116:	005b      	lsls	r3, r3, #1
 8003118:	4413      	add	r3, r2
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	4403      	add	r3, r0
 800311e:	3308      	adds	r3, #8
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	889b      	ldrh	r3, [r3, #4]
 8003124:	fb11 f303 	smulbb	r3, r1, r3
 8003128:	b29a      	uxth	r2, r3
 800312a:	89fb      	ldrh	r3, [r7, #14]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	83fb      	strh	r3, [r7, #30]
      break;
 8003130:	e002      	b.n	8003138 <BSP_LCD_DisplayStringAt+0xd8>
    }
  default:
    {
      refcolumn = Xpos;
 8003132:	89fb      	ldrh	r3, [r7, #14]
 8003134:	83fb      	strh	r3, [r7, #30]
      break;
 8003136:	bf00      	nop
    }
  }

  /* Check that the Start column is located in the screen */
  if ((refcolumn < 1) || (refcolumn >= 0x8000))
 8003138:	8bfb      	ldrh	r3, [r7, #30]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d003      	beq.n	8003146 <BSP_LCD_DisplayStringAt+0xe6>
 800313e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8003142:	2b00      	cmp	r3, #0
 8003144:	da1d      	bge.n	8003182 <BSP_LCD_DisplayStringAt+0x122>
  {
    refcolumn = 1;
 8003146:	2301      	movs	r3, #1
 8003148:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 800314a:	e01a      	b.n	8003182 <BSP_LCD_DisplayStringAt+0x122>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Ypos, *Text);
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	781a      	ldrb	r2, [r3, #0]
 8003150:	89b9      	ldrh	r1, [r7, #12]
 8003152:	8bfb      	ldrh	r3, [r7, #30]
 8003154:	4618      	mov	r0, r3
 8003156:	f7ff ff3f 	bl	8002fd8 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 800315a:	4b23      	ldr	r3, [pc, #140]	; (80031e8 <BSP_LCD_DisplayStringAt+0x188>)
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	4923      	ldr	r1, [pc, #140]	; (80031ec <BSP_LCD_DisplayStringAt+0x18c>)
 8003160:	4613      	mov	r3, r2
 8003162:	005b      	lsls	r3, r3, #1
 8003164:	4413      	add	r3, r2
 8003166:	009b      	lsls	r3, r3, #2
 8003168:	440b      	add	r3, r1
 800316a:	3308      	adds	r3, #8
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	889a      	ldrh	r2, [r3, #4]
 8003170:	8bfb      	ldrh	r3, [r7, #30]
 8003172:	4413      	add	r3, r2
 8003174:	83fb      	strh	r3, [r7, #30]

    /* Point on the next character */
    Text++;
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	3301      	adds	r3, #1
 800317a:	60bb      	str	r3, [r7, #8]
    i++;
 800317c:	8bbb      	ldrh	r3, [r7, #28]
 800317e:	3301      	adds	r3, #1
 8003180:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	781b      	ldrb	r3, [r3, #0]
 8003186:	2b00      	cmp	r3, #0
 8003188:	bf14      	ite	ne
 800318a:	2301      	movne	r3, #1
 800318c:	2300      	moveq	r3, #0
 800318e:	b2dc      	uxtb	r4, r3
 8003190:	f7ff fe36 	bl	8002e00 <BSP_LCD_GetXSize>
 8003194:	8bb9      	ldrh	r1, [r7, #28]
 8003196:	4b14      	ldr	r3, [pc, #80]	; (80031e8 <BSP_LCD_DisplayStringAt+0x188>)
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	4d14      	ldr	r5, [pc, #80]	; (80031ec <BSP_LCD_DisplayStringAt+0x18c>)
 800319c:	4613      	mov	r3, r2
 800319e:	005b      	lsls	r3, r3, #1
 80031a0:	4413      	add	r3, r2
 80031a2:	009b      	lsls	r3, r3, #2
 80031a4:	442b      	add	r3, r5
 80031a6:	3308      	adds	r3, #8
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	889b      	ldrh	r3, [r3, #4]
 80031ac:	fb01 f303 	mul.w	r3, r1, r3
 80031b0:	1ac3      	subs	r3, r0, r3
 80031b2:	b299      	uxth	r1, r3
 80031b4:	4b0c      	ldr	r3, [pc, #48]	; (80031e8 <BSP_LCD_DisplayStringAt+0x188>)
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	480c      	ldr	r0, [pc, #48]	; (80031ec <BSP_LCD_DisplayStringAt+0x18c>)
 80031ba:	4613      	mov	r3, r2
 80031bc:	005b      	lsls	r3, r3, #1
 80031be:	4413      	add	r3, r2
 80031c0:	009b      	lsls	r3, r3, #2
 80031c2:	4403      	add	r3, r0
 80031c4:	3308      	adds	r3, #8
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	889b      	ldrh	r3, [r3, #4]
 80031ca:	4299      	cmp	r1, r3
 80031cc:	bf2c      	ite	cs
 80031ce:	2301      	movcs	r3, #1
 80031d0:	2300      	movcc	r3, #0
 80031d2:	b2db      	uxtb	r3, r3
 80031d4:	4023      	ands	r3, r4
 80031d6:	b2db      	uxtb	r3, r3
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d1b7      	bne.n	800314c <BSP_LCD_DisplayStringAt+0xec>
  }

}
 80031dc:	bf00      	nop
 80031de:	bf00      	nop
 80031e0:	3720      	adds	r7, #32
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bdb0      	pop	{r4, r5, r7, pc}
 80031e6:	bf00      	nop
 80031e8:	200009fc 	.word	0x200009fc
 80031ec:	20000a00 	.word	0x20000a00

080031f0 <BSP_LCD_DrawHLine>:
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  Length: Line length
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80031f0:	b5b0      	push	{r4, r5, r7, lr}
 80031f2:	b086      	sub	sp, #24
 80031f4:	af02      	add	r7, sp, #8
 80031f6:	4603      	mov	r3, r0
 80031f8:	80fb      	strh	r3, [r7, #6]
 80031fa:	460b      	mov	r3, r1
 80031fc:	80bb      	strh	r3, [r7, #4]
 80031fe:	4613      	mov	r3, r2
 8003200:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 8003202:	2300      	movs	r3, #0
 8003204:	60fb      	str	r3, [r7, #12]

  /* Get the line address */
  Xaddress = (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8003206:	4b16      	ldr	r3, [pc, #88]	; (8003260 <BSP_LCD_DrawHLine+0x70>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a16      	ldr	r2, [pc, #88]	; (8003264 <BSP_LCD_DrawHLine+0x74>)
 800320c:	2134      	movs	r1, #52	; 0x34
 800320e:	fb01 f303 	mul.w	r3, r1, r3
 8003212:	4413      	add	r3, r2
 8003214:	335c      	adds	r3, #92	; 0x5c
 8003216:	681c      	ldr	r4, [r3, #0]
 8003218:	f7ff fdf2 	bl	8002e00 <BSP_LCD_GetXSize>
 800321c:	4602      	mov	r2, r0
 800321e:	88bb      	ldrh	r3, [r7, #4]
 8003220:	fb03 f202 	mul.w	r2, r3, r2
 8003224:	88fb      	ldrh	r3, [r7, #6]
 8003226:	4413      	add	r3, r2
 8003228:	009b      	lsls	r3, r3, #2
 800322a:	4423      	add	r3, r4
 800322c:	60fb      	str	r3, [r7, #12]

  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 800322e:	4b0c      	ldr	r3, [pc, #48]	; (8003260 <BSP_LCD_DrawHLine+0x70>)
 8003230:	6818      	ldr	r0, [r3, #0]
 8003232:	68f9      	ldr	r1, [r7, #12]
 8003234:	887c      	ldrh	r4, [r7, #2]
 8003236:	4b0a      	ldr	r3, [pc, #40]	; (8003260 <BSP_LCD_DrawHLine+0x70>)
 8003238:	681a      	ldr	r2, [r3, #0]
 800323a:	4d0b      	ldr	r5, [pc, #44]	; (8003268 <BSP_LCD_DrawHLine+0x78>)
 800323c:	4613      	mov	r3, r2
 800323e:	005b      	lsls	r3, r3, #1
 8003240:	4413      	add	r3, r2
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	442b      	add	r3, r5
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	9301      	str	r3, [sp, #4]
 800324a:	2300      	movs	r3, #0
 800324c:	9300      	str	r3, [sp, #0]
 800324e:	2301      	movs	r3, #1
 8003250:	4622      	mov	r2, r4
 8003252:	f000 fa21 	bl	8003698 <LL_FillBuffer>
}
 8003256:	bf00      	nop
 8003258:	3710      	adds	r7, #16
 800325a:	46bd      	mov	sp, r7
 800325c:	bdb0      	pop	{r4, r5, r7, pc}
 800325e:	bf00      	nop
 8003260:	200009fc 	.word	0x200009fc
 8003264:	20000938 	.word	0x20000938
 8003268:	20000a00 	.word	0x20000a00

0800326c <BSP_LCD_DrawVLine>:
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  Length: Line length
  */
void BSP_LCD_DrawVLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 800326c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800326e:	b087      	sub	sp, #28
 8003270:	af02      	add	r7, sp, #8
 8003272:	4603      	mov	r3, r0
 8003274:	80fb      	strh	r3, [r7, #6]
 8003276:	460b      	mov	r3, r1
 8003278:	80bb      	strh	r3, [r7, #4]
 800327a:	4613      	mov	r3, r2
 800327c:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 800327e:	2300      	movs	r3, #0
 8003280:	60fb      	str	r3, [r7, #12]

  /* Get the line address */
  Xaddress = (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8003282:	4b18      	ldr	r3, [pc, #96]	; (80032e4 <BSP_LCD_DrawVLine+0x78>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	4a18      	ldr	r2, [pc, #96]	; (80032e8 <BSP_LCD_DrawVLine+0x7c>)
 8003288:	2134      	movs	r1, #52	; 0x34
 800328a:	fb01 f303 	mul.w	r3, r1, r3
 800328e:	4413      	add	r3, r2
 8003290:	335c      	adds	r3, #92	; 0x5c
 8003292:	681c      	ldr	r4, [r3, #0]
 8003294:	f7ff fdb4 	bl	8002e00 <BSP_LCD_GetXSize>
 8003298:	4602      	mov	r2, r0
 800329a:	88bb      	ldrh	r3, [r7, #4]
 800329c:	fb03 f202 	mul.w	r2, r3, r2
 80032a0:	88fb      	ldrh	r3, [r7, #6]
 80032a2:	4413      	add	r3, r2
 80032a4:	009b      	lsls	r3, r3, #2
 80032a6:	4423      	add	r3, r4
 80032a8:	60fb      	str	r3, [r7, #12]

  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, 1, Length, (BSP_LCD_GetXSize() - 1), DrawProp[ActiveLayer].TextColor);
 80032aa:	4b0e      	ldr	r3, [pc, #56]	; (80032e4 <BSP_LCD_DrawVLine+0x78>)
 80032ac:	681c      	ldr	r4, [r3, #0]
 80032ae:	68fd      	ldr	r5, [r7, #12]
 80032b0:	887e      	ldrh	r6, [r7, #2]
 80032b2:	f7ff fda5 	bl	8002e00 <BSP_LCD_GetXSize>
 80032b6:	4603      	mov	r3, r0
 80032b8:	1e59      	subs	r1, r3, #1
 80032ba:	4b0a      	ldr	r3, [pc, #40]	; (80032e4 <BSP_LCD_DrawVLine+0x78>)
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	480b      	ldr	r0, [pc, #44]	; (80032ec <BSP_LCD_DrawVLine+0x80>)
 80032c0:	4613      	mov	r3, r2
 80032c2:	005b      	lsls	r3, r3, #1
 80032c4:	4413      	add	r3, r2
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	4403      	add	r3, r0
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	9301      	str	r3, [sp, #4]
 80032ce:	9100      	str	r1, [sp, #0]
 80032d0:	4633      	mov	r3, r6
 80032d2:	2201      	movs	r2, #1
 80032d4:	4629      	mov	r1, r5
 80032d6:	4620      	mov	r0, r4
 80032d8:	f000 f9de 	bl	8003698 <LL_FillBuffer>
}
 80032dc:	bf00      	nop
 80032de:	3714      	adds	r7, #20
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80032e4:	200009fc 	.word	0x200009fc
 80032e8:	20000938 	.word	0x20000938
 80032ec:	20000a00 	.word	0x20000a00

080032f0 <BSP_LCD_FillRect>:
  * @param  Ypos: Y position
  * @param  Width: Rectangle width
  * @param  Height: Rectangle height
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 80032f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032f4:	b086      	sub	sp, #24
 80032f6:	af02      	add	r7, sp, #8
 80032f8:	4604      	mov	r4, r0
 80032fa:	4608      	mov	r0, r1
 80032fc:	4611      	mov	r1, r2
 80032fe:	461a      	mov	r2, r3
 8003300:	4623      	mov	r3, r4
 8003302:	80fb      	strh	r3, [r7, #6]
 8003304:	4603      	mov	r3, r0
 8003306:	80bb      	strh	r3, [r7, #4]
 8003308:	460b      	mov	r3, r1
 800330a:	807b      	strh	r3, [r7, #2]
 800330c:	4613      	mov	r3, r2
 800330e:	803b      	strh	r3, [r7, #0]
  uint32_t  Xaddress = 0;
 8003310:	2300      	movs	r3, #0
 8003312:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8003314:	4b20      	ldr	r3, [pc, #128]	; (8003398 <BSP_LCD_FillRect+0xa8>)
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	4920      	ldr	r1, [pc, #128]	; (800339c <BSP_LCD_FillRect+0xac>)
 800331a:	4613      	mov	r3, r2
 800331c:	005b      	lsls	r3, r3, #1
 800331e:	4413      	add	r3, r2
 8003320:	009b      	lsls	r3, r3, #2
 8003322:	440b      	add	r3, r1
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4618      	mov	r0, r3
 8003328:	f7ff fde2 	bl	8002ef0 <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */
  Xaddress = (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 800332c:	4b1a      	ldr	r3, [pc, #104]	; (8003398 <BSP_LCD_FillRect+0xa8>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a1b      	ldr	r2, [pc, #108]	; (80033a0 <BSP_LCD_FillRect+0xb0>)
 8003332:	2134      	movs	r1, #52	; 0x34
 8003334:	fb01 f303 	mul.w	r3, r1, r3
 8003338:	4413      	add	r3, r2
 800333a:	335c      	adds	r3, #92	; 0x5c
 800333c:	681c      	ldr	r4, [r3, #0]
 800333e:	f7ff fd5f 	bl	8002e00 <BSP_LCD_GetXSize>
 8003342:	4602      	mov	r2, r0
 8003344:	88bb      	ldrh	r3, [r7, #4]
 8003346:	fb03 f202 	mul.w	r2, r3, r2
 800334a:	88fb      	ldrh	r3, [r7, #6]
 800334c:	4413      	add	r3, r2
 800334e:	009b      	lsls	r3, r3, #2
 8003350:	4423      	add	r3, r4
 8003352:	60fb      	str	r3, [r7, #12]

  /* Fill the rectangle */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 8003354:	4b10      	ldr	r3, [pc, #64]	; (8003398 <BSP_LCD_FillRect+0xa8>)
 8003356:	681c      	ldr	r4, [r3, #0]
 8003358:	68fd      	ldr	r5, [r7, #12]
 800335a:	887e      	ldrh	r6, [r7, #2]
 800335c:	f8b7 8000 	ldrh.w	r8, [r7]
 8003360:	f7ff fd4e 	bl	8002e00 <BSP_LCD_GetXSize>
 8003364:	4602      	mov	r2, r0
 8003366:	887b      	ldrh	r3, [r7, #2]
 8003368:	1ad1      	subs	r1, r2, r3
 800336a:	4b0b      	ldr	r3, [pc, #44]	; (8003398 <BSP_LCD_FillRect+0xa8>)
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	480b      	ldr	r0, [pc, #44]	; (800339c <BSP_LCD_FillRect+0xac>)
 8003370:	4613      	mov	r3, r2
 8003372:	005b      	lsls	r3, r3, #1
 8003374:	4413      	add	r3, r2
 8003376:	009b      	lsls	r3, r3, #2
 8003378:	4403      	add	r3, r0
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	9301      	str	r3, [sp, #4]
 800337e:	9100      	str	r1, [sp, #0]
 8003380:	4643      	mov	r3, r8
 8003382:	4632      	mov	r2, r6
 8003384:	4629      	mov	r1, r5
 8003386:	4620      	mov	r0, r4
 8003388:	f000 f986 	bl	8003698 <LL_FillBuffer>
}
 800338c:	bf00      	nop
 800338e:	3710      	adds	r7, #16
 8003390:	46bd      	mov	sp, r7
 8003392:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003396:	bf00      	nop
 8003398:	200009fc 	.word	0x200009fc
 800339c:	20000a00 	.word	0x20000a00
 80033a0:	20000938 	.word	0x20000938

080033a4 <DSI_IO_WriteCmd>:
  *                 If inferior to 2, a long write command is performed else short.
  * @param  pParams: Pointer to parameter values table.
  * @retval HAL status
  */
void DSI_IO_WriteCmd(uint32_t NbrParams, uint8_t *pParams)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b084      	sub	sp, #16
 80033a8:	af02      	add	r7, sp, #8
 80033aa:	6078      	str	r0, [r7, #4]
 80033ac:	6039      	str	r1, [r7, #0]
  if(NbrParams <= 1)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	d80d      	bhi.n	80033d0 <DSI_IO_WriteCmd+0x2c>
  {
   HAL_DSI_ShortWrite(&hdsi_discovery, LCD_OTM8009A_ID, DSI_DCS_SHORT_PKT_WRITE_P1, pParams[0], pParams[1]); 
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	781b      	ldrb	r3, [r3, #0]
 80033b8:	461a      	mov	r2, r3
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	3301      	adds	r3, #1
 80033be:	781b      	ldrb	r3, [r3, #0]
 80033c0:	9300      	str	r3, [sp, #0]
 80033c2:	4613      	mov	r3, r2
 80033c4:	2215      	movs	r2, #21
 80033c6:	2100      	movs	r1, #0
 80033c8:	480a      	ldr	r0, [pc, #40]	; (80033f4 <DSI_IO_WriteCmd+0x50>)
 80033ca:	f002 f9f5 	bl	80057b8 <HAL_DSI_ShortWrite>
  }
  else
  {
   HAL_DSI_LongWrite(&hdsi_discovery,  LCD_OTM8009A_ID, DSI_DCS_LONG_PKT_WRITE, NbrParams, pParams[NbrParams], pParams); 
  } 
}
 80033ce:	e00d      	b.n	80033ec <DSI_IO_WriteCmd+0x48>
   HAL_DSI_LongWrite(&hdsi_discovery,  LCD_OTM8009A_ID, DSI_DCS_LONG_PKT_WRITE, NbrParams, pParams[NbrParams], pParams); 
 80033d0:	683a      	ldr	r2, [r7, #0]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	4413      	add	r3, r2
 80033d6:	781b      	ldrb	r3, [r3, #0]
 80033d8:	461a      	mov	r2, r3
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	9301      	str	r3, [sp, #4]
 80033de:	9200      	str	r2, [sp, #0]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2239      	movs	r2, #57	; 0x39
 80033e4:	2100      	movs	r1, #0
 80033e6:	4803      	ldr	r0, [pc, #12]	; (80033f4 <DSI_IO_WriteCmd+0x50>)
 80033e8:	f002 fa08 	bl	80057fc <HAL_DSI_LongWrite>
}
 80033ec:	bf00      	nop
 80033ee:	3708      	adds	r7, #8
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd80      	pop	{r7, pc}
 80033f4:	200009e0 	.word	0x200009e0

080033f8 <LCD_IO_GetID>:
  * @brief  Returns the ID of connected screen by checking the HDMI
  *        (adv7533 component) ID or LCD DSI (via TS ID) ID.
  * @retval LCD ID
  */
static uint16_t LCD_IO_GetID(void)
{ 
 80033f8:	b480      	push	{r7}
 80033fa:	af00      	add	r7, sp, #0
  else
  {
    return 0;
  }
#else 
  return LCD_DSI_ID; 
 80033fc:	2311      	movs	r3, #17
#endif /* USE_LCD_HDMI */
}
 80033fe:	4618      	mov	r0, r3
 8003400:	46bd      	mov	sp, r7
 8003402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003406:	4770      	bx	lr

08003408 <BSP_LCD_MspInit>:
/**
  * @brief  Initialize the BSP LCD Msp.
  * Application can surcharge if needed this function implementation
  */
__weak void BSP_LCD_MspInit(void)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b084      	sub	sp, #16
 800340c:	af00      	add	r7, sp, #0
  /** @brief Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 800340e:	4b32      	ldr	r3, [pc, #200]	; (80034d8 <BSP_LCD_MspInit+0xd0>)
 8003410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003412:	4a31      	ldr	r2, [pc, #196]	; (80034d8 <BSP_LCD_MspInit+0xd0>)
 8003414:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003418:	6453      	str	r3, [r2, #68]	; 0x44
 800341a:	4b2f      	ldr	r3, [pc, #188]	; (80034d8 <BSP_LCD_MspInit+0xd0>)
 800341c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800341e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003422:	60fb      	str	r3, [r7, #12]
 8003424:	68fb      	ldr	r3, [r7, #12]

  /** @brief Toggle Sw reset of LTDC IP */
  __HAL_RCC_LTDC_FORCE_RESET();
 8003426:	4b2c      	ldr	r3, [pc, #176]	; (80034d8 <BSP_LCD_MspInit+0xd0>)
 8003428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800342a:	4a2b      	ldr	r2, [pc, #172]	; (80034d8 <BSP_LCD_MspInit+0xd0>)
 800342c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003430:	6253      	str	r3, [r2, #36]	; 0x24
  __HAL_RCC_LTDC_RELEASE_RESET();
 8003432:	4b29      	ldr	r3, [pc, #164]	; (80034d8 <BSP_LCD_MspInit+0xd0>)
 8003434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003436:	4a28      	ldr	r2, [pc, #160]	; (80034d8 <BSP_LCD_MspInit+0xd0>)
 8003438:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800343c:	6253      	str	r3, [r2, #36]	; 0x24

  /** @brief Enable the DMA2D clock */
  __HAL_RCC_DMA2D_CLK_ENABLE();
 800343e:	4b26      	ldr	r3, [pc, #152]	; (80034d8 <BSP_LCD_MspInit+0xd0>)
 8003440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003442:	4a25      	ldr	r2, [pc, #148]	; (80034d8 <BSP_LCD_MspInit+0xd0>)
 8003444:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003448:	6313      	str	r3, [r2, #48]	; 0x30
 800344a:	4b23      	ldr	r3, [pc, #140]	; (80034d8 <BSP_LCD_MspInit+0xd0>)
 800344c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800344e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003452:	60bb      	str	r3, [r7, #8]
 8003454:	68bb      	ldr	r3, [r7, #8]

  /** @brief Toggle Sw reset of DMA2D IP */
  __HAL_RCC_DMA2D_FORCE_RESET();
 8003456:	4b20      	ldr	r3, [pc, #128]	; (80034d8 <BSP_LCD_MspInit+0xd0>)
 8003458:	691b      	ldr	r3, [r3, #16]
 800345a:	4a1f      	ldr	r2, [pc, #124]	; (80034d8 <BSP_LCD_MspInit+0xd0>)
 800345c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003460:	6113      	str	r3, [r2, #16]
  __HAL_RCC_DMA2D_RELEASE_RESET();
 8003462:	4b1d      	ldr	r3, [pc, #116]	; (80034d8 <BSP_LCD_MspInit+0xd0>)
 8003464:	691b      	ldr	r3, [r3, #16]
 8003466:	4a1c      	ldr	r2, [pc, #112]	; (80034d8 <BSP_LCD_MspInit+0xd0>)
 8003468:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800346c:	6113      	str	r3, [r2, #16]

  /** @brief Enable DSI Host and wrapper clocks */
  __HAL_RCC_DSI_CLK_ENABLE();
 800346e:	4b1a      	ldr	r3, [pc, #104]	; (80034d8 <BSP_LCD_MspInit+0xd0>)
 8003470:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003472:	4a19      	ldr	r2, [pc, #100]	; (80034d8 <BSP_LCD_MspInit+0xd0>)
 8003474:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003478:	6453      	str	r3, [r2, #68]	; 0x44
 800347a:	4b17      	ldr	r3, [pc, #92]	; (80034d8 <BSP_LCD_MspInit+0xd0>)
 800347c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800347e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003482:	607b      	str	r3, [r7, #4]
 8003484:	687b      	ldr	r3, [r7, #4]

  /** @brief Soft Reset the DSI Host and wrapper */
  __HAL_RCC_DSI_FORCE_RESET();
 8003486:	4b14      	ldr	r3, [pc, #80]	; (80034d8 <BSP_LCD_MspInit+0xd0>)
 8003488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800348a:	4a13      	ldr	r2, [pc, #76]	; (80034d8 <BSP_LCD_MspInit+0xd0>)
 800348c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003490:	6253      	str	r3, [r2, #36]	; 0x24
  __HAL_RCC_DSI_RELEASE_RESET();
 8003492:	4b11      	ldr	r3, [pc, #68]	; (80034d8 <BSP_LCD_MspInit+0xd0>)
 8003494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003496:	4a10      	ldr	r2, [pc, #64]	; (80034d8 <BSP_LCD_MspInit+0xd0>)
 8003498:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 800349c:	6253      	str	r3, [r2, #36]	; 0x24

  /** @brief NVIC configuration for LTDC interrupt that is now enabled */
  HAL_NVIC_SetPriority(LTDC_IRQn, 3, 0);
 800349e:	2200      	movs	r2, #0
 80034a0:	2103      	movs	r1, #3
 80034a2:	2058      	movs	r0, #88	; 0x58
 80034a4:	f000 fede 	bl	8004264 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(LTDC_IRQn);
 80034a8:	2058      	movs	r0, #88	; 0x58
 80034aa:	f000 fef7 	bl	800429c <HAL_NVIC_EnableIRQ>

  /** @brief NVIC configuration for DMA2D interrupt that is now enabled */
  HAL_NVIC_SetPriority(DMA2D_IRQn, 3, 0);
 80034ae:	2200      	movs	r2, #0
 80034b0:	2103      	movs	r1, #3
 80034b2:	205a      	movs	r0, #90	; 0x5a
 80034b4:	f000 fed6 	bl	8004264 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 80034b8:	205a      	movs	r0, #90	; 0x5a
 80034ba:	f000 feef 	bl	800429c <HAL_NVIC_EnableIRQ>

  /** @brief NVIC configuration for DSI interrupt that is now enabled */
  HAL_NVIC_SetPriority(DSI_IRQn, 3, 0);
 80034be:	2200      	movs	r2, #0
 80034c0:	2103      	movs	r1, #3
 80034c2:	2062      	movs	r0, #98	; 0x62
 80034c4:	f000 fece 	bl	8004264 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DSI_IRQn);
 80034c8:	2062      	movs	r0, #98	; 0x62
 80034ca:	f000 fee7 	bl	800429c <HAL_NVIC_EnableIRQ>
}
 80034ce:	bf00      	nop
 80034d0:	3710      	adds	r7, #16
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}
 80034d6:	bf00      	nop
 80034d8:	40023800 	.word	0x40023800

080034dc <BSP_LCD_DrawPixel>:
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 80034dc:	b5b0      	push	{r4, r5, r7, lr}
 80034de:	b082      	sub	sp, #8
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	4603      	mov	r3, r0
 80034e4:	603a      	str	r2, [r7, #0]
 80034e6:	80fb      	strh	r3, [r7, #6]
 80034e8:	460b      	mov	r3, r1
 80034ea:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80034ec:	4b0c      	ldr	r3, [pc, #48]	; (8003520 <BSP_LCD_DrawPixel+0x44>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a0c      	ldr	r2, [pc, #48]	; (8003524 <BSP_LCD_DrawPixel+0x48>)
 80034f2:	2134      	movs	r1, #52	; 0x34
 80034f4:	fb01 f303 	mul.w	r3, r1, r3
 80034f8:	4413      	add	r3, r2
 80034fa:	335c      	adds	r3, #92	; 0x5c
 80034fc:	681c      	ldr	r4, [r3, #0]
 80034fe:	88bd      	ldrh	r5, [r7, #4]
 8003500:	f7ff fc7e 	bl	8002e00 <BSP_LCD_GetXSize>
 8003504:	4603      	mov	r3, r0
 8003506:	fb03 f205 	mul.w	r2, r3, r5
 800350a:	88fb      	ldrh	r3, [r7, #6]
 800350c:	4413      	add	r3, r2
 800350e:	009b      	lsls	r3, r3, #2
 8003510:	4423      	add	r3, r4
 8003512:	461a      	mov	r2, r3
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	6013      	str	r3, [r2, #0]
}
 8003518:	bf00      	nop
 800351a:	3708      	adds	r7, #8
 800351c:	46bd      	mov	sp, r7
 800351e:	bdb0      	pop	{r4, r5, r7, pc}
 8003520:	200009fc 	.word	0x200009fc
 8003524:	20000938 	.word	0x20000938

08003528 <DrawChar>:
  * @param  Xpos: Line where to display the character shape
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b088      	sub	sp, #32
 800352c:	af00      	add	r7, sp, #0
 800352e:	4603      	mov	r3, r0
 8003530:	603a      	str	r2, [r7, #0]
 8003532:	80fb      	strh	r3, [r7, #6]
 8003534:	460b      	mov	r3, r1
 8003536:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8003538:	2300      	movs	r3, #0
 800353a:	61fb      	str	r3, [r7, #28]
 800353c:	2300      	movs	r3, #0
 800353e:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;

  height = DrawProp[ActiveLayer].pFont->Height;
 8003540:	4b53      	ldr	r3, [pc, #332]	; (8003690 <DrawChar+0x168>)
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	4953      	ldr	r1, [pc, #332]	; (8003694 <DrawChar+0x16c>)
 8003546:	4613      	mov	r3, r2
 8003548:	005b      	lsls	r3, r3, #1
 800354a:	4413      	add	r3, r2
 800354c:	009b      	lsls	r3, r3, #2
 800354e:	440b      	add	r3, r1
 8003550:	3308      	adds	r3, #8
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	88db      	ldrh	r3, [r3, #6]
 8003556:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8003558:	4b4d      	ldr	r3, [pc, #308]	; (8003690 <DrawChar+0x168>)
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	494d      	ldr	r1, [pc, #308]	; (8003694 <DrawChar+0x16c>)
 800355e:	4613      	mov	r3, r2
 8003560:	005b      	lsls	r3, r3, #1
 8003562:	4413      	add	r3, r2
 8003564:	009b      	lsls	r3, r3, #2
 8003566:	440b      	add	r3, r1
 8003568:	3308      	adds	r3, #8
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	889b      	ldrh	r3, [r3, #4]
 800356e:	823b      	strh	r3, [r7, #16]

  offset =  8 *((width + 7)/8) -  width ;
 8003570:	8a3b      	ldrh	r3, [r7, #16]
 8003572:	3307      	adds	r3, #7
 8003574:	2b00      	cmp	r3, #0
 8003576:	da00      	bge.n	800357a <DrawChar+0x52>
 8003578:	3307      	adds	r3, #7
 800357a:	10db      	asrs	r3, r3, #3
 800357c:	b2db      	uxtb	r3, r3
 800357e:	00db      	lsls	r3, r3, #3
 8003580:	b2da      	uxtb	r2, r3
 8003582:	8a3b      	ldrh	r3, [r7, #16]
 8003584:	b2db      	uxtb	r3, r3
 8003586:	1ad3      	subs	r3, r2, r3
 8003588:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 800358a:	2300      	movs	r3, #0
 800358c:	61fb      	str	r3, [r7, #28]
 800358e:	e076      	b.n	800367e <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8003590:	8a3b      	ldrh	r3, [r7, #16]
 8003592:	3307      	adds	r3, #7
 8003594:	2b00      	cmp	r3, #0
 8003596:	da00      	bge.n	800359a <DrawChar+0x72>
 8003598:	3307      	adds	r3, #7
 800359a:	10db      	asrs	r3, r3, #3
 800359c:	461a      	mov	r2, r3
 800359e:	69fb      	ldr	r3, [r7, #28]
 80035a0:	fb02 f303 	mul.w	r3, r2, r3
 80035a4:	683a      	ldr	r2, [r7, #0]
 80035a6:	4413      	add	r3, r2
 80035a8:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 80035aa:	8a3b      	ldrh	r3, [r7, #16]
 80035ac:	3307      	adds	r3, #7
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	da00      	bge.n	80035b4 <DrawChar+0x8c>
 80035b2:	3307      	adds	r3, #7
 80035b4:	10db      	asrs	r3, r3, #3
 80035b6:	2b01      	cmp	r3, #1
 80035b8:	d002      	beq.n	80035c0 <DrawChar+0x98>
 80035ba:	2b02      	cmp	r3, #2
 80035bc:	d004      	beq.n	80035c8 <DrawChar+0xa0>
 80035be:	e00c      	b.n	80035da <DrawChar+0xb2>
    {

    case 1:
      line =  pchar[0];
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	781b      	ldrb	r3, [r3, #0]
 80035c4:	617b      	str	r3, [r7, #20]
      break;
 80035c6:	e016      	b.n	80035f6 <DrawChar+0xce>

    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	781b      	ldrb	r3, [r3, #0]
 80035cc:	021b      	lsls	r3, r3, #8
 80035ce:	68ba      	ldr	r2, [r7, #8]
 80035d0:	3201      	adds	r2, #1
 80035d2:	7812      	ldrb	r2, [r2, #0]
 80035d4:	4313      	orrs	r3, r2
 80035d6:	617b      	str	r3, [r7, #20]
      break;
 80035d8:	e00d      	b.n	80035f6 <DrawChar+0xce>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	781b      	ldrb	r3, [r3, #0]
 80035de:	041a      	lsls	r2, r3, #16
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	3301      	adds	r3, #1
 80035e4:	781b      	ldrb	r3, [r3, #0]
 80035e6:	021b      	lsls	r3, r3, #8
 80035e8:	4313      	orrs	r3, r2
 80035ea:	68ba      	ldr	r2, [r7, #8]
 80035ec:	3202      	adds	r2, #2
 80035ee:	7812      	ldrb	r2, [r2, #0]
 80035f0:	4313      	orrs	r3, r2
 80035f2:	617b      	str	r3, [r7, #20]
      break;
 80035f4:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 80035f6:	2300      	movs	r3, #0
 80035f8:	61bb      	str	r3, [r7, #24]
 80035fa:	e036      	b.n	800366a <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1)))
 80035fc:	8a3a      	ldrh	r2, [r7, #16]
 80035fe:	69bb      	ldr	r3, [r7, #24]
 8003600:	1ad2      	subs	r2, r2, r3
 8003602:	7bfb      	ldrb	r3, [r7, #15]
 8003604:	4413      	add	r3, r2
 8003606:	3b01      	subs	r3, #1
 8003608:	2201      	movs	r2, #1
 800360a:	fa02 f303 	lsl.w	r3, r2, r3
 800360e:	461a      	mov	r2, r3
 8003610:	697b      	ldr	r3, [r7, #20]
 8003612:	4013      	ands	r3, r2
 8003614:	2b00      	cmp	r3, #0
 8003616:	d012      	beq.n	800363e <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8003618:	69bb      	ldr	r3, [r7, #24]
 800361a:	b29a      	uxth	r2, r3
 800361c:	88fb      	ldrh	r3, [r7, #6]
 800361e:	4413      	add	r3, r2
 8003620:	b298      	uxth	r0, r3
 8003622:	4b1b      	ldr	r3, [pc, #108]	; (8003690 <DrawChar+0x168>)
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	491b      	ldr	r1, [pc, #108]	; (8003694 <DrawChar+0x16c>)
 8003628:	4613      	mov	r3, r2
 800362a:	005b      	lsls	r3, r3, #1
 800362c:	4413      	add	r3, r2
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	440b      	add	r3, r1
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	88bb      	ldrh	r3, [r7, #4]
 8003636:	4619      	mov	r1, r3
 8003638:	f7ff ff50 	bl	80034dc <BSP_LCD_DrawPixel>
 800363c:	e012      	b.n	8003664 <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 800363e:	69bb      	ldr	r3, [r7, #24]
 8003640:	b29a      	uxth	r2, r3
 8003642:	88fb      	ldrh	r3, [r7, #6]
 8003644:	4413      	add	r3, r2
 8003646:	b298      	uxth	r0, r3
 8003648:	4b11      	ldr	r3, [pc, #68]	; (8003690 <DrawChar+0x168>)
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	4911      	ldr	r1, [pc, #68]	; (8003694 <DrawChar+0x16c>)
 800364e:	4613      	mov	r3, r2
 8003650:	005b      	lsls	r3, r3, #1
 8003652:	4413      	add	r3, r2
 8003654:	009b      	lsls	r3, r3, #2
 8003656:	440b      	add	r3, r1
 8003658:	3304      	adds	r3, #4
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	88bb      	ldrh	r3, [r7, #4]
 800365e:	4619      	mov	r1, r3
 8003660:	f7ff ff3c 	bl	80034dc <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8003664:	69bb      	ldr	r3, [r7, #24]
 8003666:	3301      	adds	r3, #1
 8003668:	61bb      	str	r3, [r7, #24]
 800366a:	8a3b      	ldrh	r3, [r7, #16]
 800366c:	69ba      	ldr	r2, [r7, #24]
 800366e:	429a      	cmp	r2, r3
 8003670:	d3c4      	bcc.n	80035fc <DrawChar+0xd4>
      }
    }
    Ypos++;
 8003672:	88bb      	ldrh	r3, [r7, #4]
 8003674:	3301      	adds	r3, #1
 8003676:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8003678:	69fb      	ldr	r3, [r7, #28]
 800367a:	3301      	adds	r3, #1
 800367c:	61fb      	str	r3, [r7, #28]
 800367e:	8a7b      	ldrh	r3, [r7, #18]
 8003680:	69fa      	ldr	r2, [r7, #28]
 8003682:	429a      	cmp	r2, r3
 8003684:	d384      	bcc.n	8003590 <DrawChar+0x68>
  }
}
 8003686:	bf00      	nop
 8003688:	bf00      	nop
 800368a:	3720      	adds	r7, #32
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}
 8003690:	200009fc 	.word	0x200009fc
 8003694:	20000a00 	.word	0x20000a00

08003698 <LL_FillBuffer>:
  * @param  ySize: Buffer height
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b086      	sub	sp, #24
 800369c:	af02      	add	r7, sp, #8
 800369e:	60f8      	str	r0, [r7, #12]
 80036a0:	60b9      	str	r1, [r7, #8]
 80036a2:	607a      	str	r2, [r7, #4]
 80036a4:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */
  hdma2d_discovery.Init.Mode         = DMA2D_R2M;
 80036a6:	4b16      	ldr	r3, [pc, #88]	; (8003700 <LL_FillBuffer+0x68>)
 80036a8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80036ac:	605a      	str	r2, [r3, #4]
  hdma2d_discovery.Init.ColorMode    = DMA2D_OUTPUT_ARGB8888;
 80036ae:	4b14      	ldr	r3, [pc, #80]	; (8003700 <LL_FillBuffer+0x68>)
 80036b0:	2200      	movs	r2, #0
 80036b2:	609a      	str	r2, [r3, #8]
  hdma2d_discovery.Init.OutputOffset = OffLine;
 80036b4:	4a12      	ldr	r2, [pc, #72]	; (8003700 <LL_FillBuffer+0x68>)
 80036b6:	69bb      	ldr	r3, [r7, #24]
 80036b8:	60d3      	str	r3, [r2, #12]

  hdma2d_discovery.Instance = DMA2D;
 80036ba:	4b11      	ldr	r3, [pc, #68]	; (8003700 <LL_FillBuffer+0x68>)
 80036bc:	4a11      	ldr	r2, [pc, #68]	; (8003704 <LL_FillBuffer+0x6c>)
 80036be:	601a      	str	r2, [r3, #0]

  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hdma2d_discovery) == HAL_OK)
 80036c0:	480f      	ldr	r0, [pc, #60]	; (8003700 <LL_FillBuffer+0x68>)
 80036c2:	f000 ffc5 	bl	8004650 <HAL_DMA2D_Init>
 80036c6:	4603      	mov	r3, r0
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d115      	bne.n	80036f8 <LL_FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&hdma2d_discovery, LayerIndex) == HAL_OK)
 80036cc:	68f9      	ldr	r1, [r7, #12]
 80036ce:	480c      	ldr	r0, [pc, #48]	; (8003700 <LL_FillBuffer+0x68>)
 80036d0:	f001 fa3c 	bl	8004b4c <HAL_DMA2D_ConfigLayer>
 80036d4:	4603      	mov	r3, r0
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d10e      	bne.n	80036f8 <LL_FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&hdma2d_discovery, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 80036da:	68ba      	ldr	r2, [r7, #8]
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	9300      	str	r3, [sp, #0]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	69f9      	ldr	r1, [r7, #28]
 80036e4:	4806      	ldr	r0, [pc, #24]	; (8003700 <LL_FillBuffer+0x68>)
 80036e6:	f001 f80d 	bl	8004704 <HAL_DMA2D_Start>
 80036ea:	4603      	mov	r3, r0
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d103      	bne.n	80036f8 <LL_FillBuffer+0x60>
      {
        /* Polling For DMA transfer */
        HAL_DMA2D_PollForTransfer(&hdma2d_discovery, 10);
 80036f0:	210a      	movs	r1, #10
 80036f2:	4803      	ldr	r0, [pc, #12]	; (8003700 <LL_FillBuffer+0x68>)
 80036f4:	f001 f831 	bl	800475a <HAL_DMA2D_PollForTransfer>
      }
    }
  }
}
 80036f8:	bf00      	nop
 80036fa:	3710      	adds	r7, #16
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}
 8003700:	200008e0 	.word	0x200008e0
 8003704:	4002b000 	.word	0x4002b000

08003708 <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 8003708:	b580      	push	{r7, lr}
 800370a:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 800370c:	4b29      	ldr	r3, [pc, #164]	; (80037b4 <BSP_SDRAM_Init+0xac>)
 800370e:	4a2a      	ldr	r2, [pc, #168]	; (80037b8 <BSP_SDRAM_Init+0xb0>)
 8003710:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SDRAM clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 8003712:	4b2a      	ldr	r3, [pc, #168]	; (80037bc <BSP_SDRAM_Init+0xb4>)
 8003714:	2202      	movs	r2, #2
 8003716:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 8003718:	4b28      	ldr	r3, [pc, #160]	; (80037bc <BSP_SDRAM_Init+0xb4>)
 800371a:	2207      	movs	r2, #7
 800371c:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 800371e:	4b27      	ldr	r3, [pc, #156]	; (80037bc <BSP_SDRAM_Init+0xb4>)
 8003720:	2204      	movs	r2, #4
 8003722:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 8003724:	4b25      	ldr	r3, [pc, #148]	; (80037bc <BSP_SDRAM_Init+0xb4>)
 8003726:	2207      	movs	r2, #7
 8003728:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 800372a:	4b24      	ldr	r3, [pc, #144]	; (80037bc <BSP_SDRAM_Init+0xb4>)
 800372c:	2202      	movs	r2, #2
 800372e:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 8003730:	4b22      	ldr	r3, [pc, #136]	; (80037bc <BSP_SDRAM_Init+0xb4>)
 8003732:	2202      	movs	r2, #2
 8003734:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 8003736:	4b21      	ldr	r3, [pc, #132]	; (80037bc <BSP_SDRAM_Init+0xb4>)
 8003738:	2202      	movs	r2, #2
 800373a:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 800373c:	4b1d      	ldr	r3, [pc, #116]	; (80037b4 <BSP_SDRAM_Init+0xac>)
 800373e:	2200      	movs	r2, #0
 8003740:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8003742:	4b1c      	ldr	r3, [pc, #112]	; (80037b4 <BSP_SDRAM_Init+0xac>)
 8003744:	2200      	movs	r2, #0
 8003746:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8003748:	4b1a      	ldr	r3, [pc, #104]	; (80037b4 <BSP_SDRAM_Init+0xac>)
 800374a:	2204      	movs	r2, #4
 800374c:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 800374e:	4b19      	ldr	r3, [pc, #100]	; (80037b4 <BSP_SDRAM_Init+0xac>)
 8003750:	2220      	movs	r2, #32
 8003752:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8003754:	4b17      	ldr	r3, [pc, #92]	; (80037b4 <BSP_SDRAM_Init+0xac>)
 8003756:	2240      	movs	r2, #64	; 0x40
 8003758:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_3;
 800375a:	4b16      	ldr	r3, [pc, #88]	; (80037b4 <BSP_SDRAM_Init+0xac>)
 800375c:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8003760:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8003762:	4b14      	ldr	r3, [pc, #80]	; (80037b4 <BSP_SDRAM_Init+0xac>)
 8003764:	2200      	movs	r2, #0
 8003766:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8003768:	4b12      	ldr	r3, [pc, #72]	; (80037b4 <BSP_SDRAM_Init+0xac>)
 800376a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800376e:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8003770:	4b10      	ldr	r3, [pc, #64]	; (80037b4 <BSP_SDRAM_Init+0xac>)
 8003772:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003776:	625a      	str	r2, [r3, #36]	; 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8003778:	4b0e      	ldr	r3, [pc, #56]	; (80037b4 <BSP_SDRAM_Init+0xac>)
 800377a:	2200      	movs	r2, #0
 800377c:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 800377e:	2100      	movs	r1, #0
 8003780:	480c      	ldr	r0, [pc, #48]	; (80037b4 <BSP_SDRAM_Init+0xac>)
 8003782:	f000 f87f 	bl	8003884 <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 8003786:	490d      	ldr	r1, [pc, #52]	; (80037bc <BSP_SDRAM_Init+0xb4>)
 8003788:	480a      	ldr	r0, [pc, #40]	; (80037b4 <BSP_SDRAM_Init+0xac>)
 800378a:	f005 fded 	bl	8009368 <HAL_SDRAM_Init>
 800378e:	4603      	mov	r3, r0
 8003790:	2b00      	cmp	r3, #0
 8003792:	d003      	beq.n	800379c <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8003794:	4b0a      	ldr	r3, [pc, #40]	; (80037c0 <BSP_SDRAM_Init+0xb8>)
 8003796:	2201      	movs	r2, #1
 8003798:	701a      	strb	r2, [r3, #0]
 800379a:	e002      	b.n	80037a2 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 800379c:	4b08      	ldr	r3, [pc, #32]	; (80037c0 <BSP_SDRAM_Init+0xb8>)
 800379e:	2200      	movs	r2, #0
 80037a0:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 80037a2:	f240 6003 	movw	r0, #1539	; 0x603
 80037a6:	f000 f80d 	bl	80037c4 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 80037aa:	4b05      	ldr	r3, [pc, #20]	; (80037c0 <BSP_SDRAM_Init+0xb8>)
 80037ac:	781b      	ldrb	r3, [r3, #0]
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	bf00      	nop
 80037b4:	20000aa8 	.word	0x20000aa8
 80037b8:	a0000140 	.word	0xa0000140
 80037bc:	20000adc 	.word	0x20000adc
 80037c0:	20000044 	.word	0x20000044

080037c4 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b084      	sub	sp, #16
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 80037cc:	2300      	movs	r3, #0
 80037ce:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 80037d0:	4b2a      	ldr	r3, [pc, #168]	; (800387c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80037d2:	2201      	movs	r2, #1
 80037d4:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80037d6:	4b29      	ldr	r3, [pc, #164]	; (800387c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80037d8:	2210      	movs	r2, #16
 80037da:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80037dc:	4b27      	ldr	r3, [pc, #156]	; (800387c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80037de:	2201      	movs	r2, #1
 80037e0:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80037e2:	4b26      	ldr	r3, [pc, #152]	; (800387c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80037e4:	2200      	movs	r2, #0
 80037e6:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80037e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80037ec:	4923      	ldr	r1, [pc, #140]	; (800387c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80037ee:	4824      	ldr	r0, [pc, #144]	; (8003880 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80037f0:	f005 fdee 	bl	80093d0 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 80037f4:	2001      	movs	r0, #1
 80037f6:	f000 fb39 	bl	8003e6c <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 80037fa:	4b20      	ldr	r3, [pc, #128]	; (800387c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80037fc:	2202      	movs	r2, #2
 80037fe:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003800:	4b1e      	ldr	r3, [pc, #120]	; (800387c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003802:	2210      	movs	r2, #16
 8003804:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8003806:	4b1d      	ldr	r3, [pc, #116]	; (800387c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003808:	2201      	movs	r2, #1
 800380a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 800380c:	4b1b      	ldr	r3, [pc, #108]	; (800387c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800380e:	2200      	movs	r2, #0
 8003810:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 8003812:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003816:	4919      	ldr	r1, [pc, #100]	; (800387c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003818:	4819      	ldr	r0, [pc, #100]	; (8003880 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800381a:	f005 fdd9 	bl	80093d0 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 800381e:	4b17      	ldr	r3, [pc, #92]	; (800387c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003820:	2203      	movs	r2, #3
 8003822:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003824:	4b15      	ldr	r3, [pc, #84]	; (800387c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003826:	2210      	movs	r2, #16
 8003828:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 800382a:	4b14      	ldr	r3, [pc, #80]	; (800387c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800382c:	2208      	movs	r2, #8
 800382e:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8003830:	4b12      	ldr	r3, [pc, #72]	; (800387c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003832:	2200      	movs	r2, #0
 8003834:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8003836:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800383a:	4910      	ldr	r1, [pc, #64]	; (800387c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800383c:	4810      	ldr	r0, [pc, #64]	; (8003880 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800383e:	f005 fdc7 	bl	80093d0 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 8003842:	f44f 730c 	mov.w	r3, #560	; 0x230
 8003846:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_3           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8003848:	4b0c      	ldr	r3, [pc, #48]	; (800387c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800384a:	2204      	movs	r2, #4
 800384c:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 800384e:	4b0b      	ldr	r3, [pc, #44]	; (800387c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003850:	2210      	movs	r2, #16
 8003852:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8003854:	4b09      	ldr	r3, [pc, #36]	; (800387c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003856:	2201      	movs	r2, #1
 8003858:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	4a07      	ldr	r2, [pc, #28]	; (800387c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800385e:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8003860:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003864:	4905      	ldr	r1, [pc, #20]	; (800387c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003866:	4806      	ldr	r0, [pc, #24]	; (8003880 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003868:	f005 fdb2 	bl	80093d0 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 800386c:	6879      	ldr	r1, [r7, #4]
 800386e:	4804      	ldr	r0, [pc, #16]	; (8003880 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003870:	f005 fde3 	bl	800943a <HAL_SDRAM_ProgramRefreshRate>
}
 8003874:	bf00      	nop
 8003876:	3710      	adds	r7, #16
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}
 800387c:	20000af8 	.word	0x20000af8
 8003880:	20000aa8 	.word	0x20000aa8

08003884 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params  
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 8003884:	b580      	push	{r7, lr}
 8003886:	b090      	sub	sp, #64	; 0x40
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
 800388c:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 800388e:	4b71      	ldr	r3, [pc, #452]	; (8003a54 <BSP_SDRAM_MspInit+0x1d0>)
 8003890:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003892:	4a70      	ldr	r2, [pc, #448]	; (8003a54 <BSP_SDRAM_MspInit+0x1d0>)
 8003894:	f043 0301 	orr.w	r3, r3, #1
 8003898:	6393      	str	r3, [r2, #56]	; 0x38
 800389a:	4b6e      	ldr	r3, [pc, #440]	; (8003a54 <BSP_SDRAM_MspInit+0x1d0>)
 800389c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800389e:	f003 0301 	and.w	r3, r3, #1
 80038a2:	62bb      	str	r3, [r7, #40]	; 0x28
 80038a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 80038a6:	4b6b      	ldr	r3, [pc, #428]	; (8003a54 <BSP_SDRAM_MspInit+0x1d0>)
 80038a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038aa:	4a6a      	ldr	r2, [pc, #424]	; (8003a54 <BSP_SDRAM_MspInit+0x1d0>)
 80038ac:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80038b0:	6313      	str	r3, [r2, #48]	; 0x30
 80038b2:	4b68      	ldr	r3, [pc, #416]	; (8003a54 <BSP_SDRAM_MspInit+0x1d0>)
 80038b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038ba:	627b      	str	r3, [r7, #36]	; 0x24
 80038bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80038be:	4b65      	ldr	r3, [pc, #404]	; (8003a54 <BSP_SDRAM_MspInit+0x1d0>)
 80038c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038c2:	4a64      	ldr	r2, [pc, #400]	; (8003a54 <BSP_SDRAM_MspInit+0x1d0>)
 80038c4:	f043 0308 	orr.w	r3, r3, #8
 80038c8:	6313      	str	r3, [r2, #48]	; 0x30
 80038ca:	4b62      	ldr	r3, [pc, #392]	; (8003a54 <BSP_SDRAM_MspInit+0x1d0>)
 80038cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ce:	f003 0308 	and.w	r3, r3, #8
 80038d2:	623b      	str	r3, [r7, #32]
 80038d4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80038d6:	4b5f      	ldr	r3, [pc, #380]	; (8003a54 <BSP_SDRAM_MspInit+0x1d0>)
 80038d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038da:	4a5e      	ldr	r2, [pc, #376]	; (8003a54 <BSP_SDRAM_MspInit+0x1d0>)
 80038dc:	f043 0310 	orr.w	r3, r3, #16
 80038e0:	6313      	str	r3, [r2, #48]	; 0x30
 80038e2:	4b5c      	ldr	r3, [pc, #368]	; (8003a54 <BSP_SDRAM_MspInit+0x1d0>)
 80038e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038e6:	f003 0310 	and.w	r3, r3, #16
 80038ea:	61fb      	str	r3, [r7, #28]
 80038ec:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80038ee:	4b59      	ldr	r3, [pc, #356]	; (8003a54 <BSP_SDRAM_MspInit+0x1d0>)
 80038f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038f2:	4a58      	ldr	r2, [pc, #352]	; (8003a54 <BSP_SDRAM_MspInit+0x1d0>)
 80038f4:	f043 0320 	orr.w	r3, r3, #32
 80038f8:	6313      	str	r3, [r2, #48]	; 0x30
 80038fa:	4b56      	ldr	r3, [pc, #344]	; (8003a54 <BSP_SDRAM_MspInit+0x1d0>)
 80038fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038fe:	f003 0320 	and.w	r3, r3, #32
 8003902:	61bb      	str	r3, [r7, #24]
 8003904:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003906:	4b53      	ldr	r3, [pc, #332]	; (8003a54 <BSP_SDRAM_MspInit+0x1d0>)
 8003908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800390a:	4a52      	ldr	r2, [pc, #328]	; (8003a54 <BSP_SDRAM_MspInit+0x1d0>)
 800390c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003910:	6313      	str	r3, [r2, #48]	; 0x30
 8003912:	4b50      	ldr	r3, [pc, #320]	; (8003a54 <BSP_SDRAM_MspInit+0x1d0>)
 8003914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003916:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800391a:	617b      	str	r3, [r7, #20]
 800391c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800391e:	4b4d      	ldr	r3, [pc, #308]	; (8003a54 <BSP_SDRAM_MspInit+0x1d0>)
 8003920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003922:	4a4c      	ldr	r2, [pc, #304]	; (8003a54 <BSP_SDRAM_MspInit+0x1d0>)
 8003924:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003928:	6313      	str	r3, [r2, #48]	; 0x30
 800392a:	4b4a      	ldr	r3, [pc, #296]	; (8003a54 <BSP_SDRAM_MspInit+0x1d0>)
 800392c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800392e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003932:	613b      	str	r3, [r7, #16]
 8003934:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8003936:	4b47      	ldr	r3, [pc, #284]	; (8003a54 <BSP_SDRAM_MspInit+0x1d0>)
 8003938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800393a:	4a46      	ldr	r2, [pc, #280]	; (8003a54 <BSP_SDRAM_MspInit+0x1d0>)
 800393c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003940:	6313      	str	r3, [r2, #48]	; 0x30
 8003942:	4b44      	ldr	r3, [pc, #272]	; (8003a54 <BSP_SDRAM_MspInit+0x1d0>)
 8003944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003946:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800394a:	60fb      	str	r3, [r7, #12]
 800394c:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800394e:	2302      	movs	r3, #2
 8003950:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8003952:	2301      	movs	r3, #1
 8003954:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_HIGH;
 8003956:	2303      	movs	r3, #3
 8003958:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 800395a:	230c      	movs	r3, #12
 800395c:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8| GPIO_PIN_9 | GPIO_PIN_10 |\
 800395e:	f24c 7303 	movw	r3, #50947	; 0xc703
 8003962:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_14 | GPIO_PIN_15;
 
   
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8003964:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003968:	4619      	mov	r1, r3
 800396a:	483b      	ldr	r0, [pc, #236]	; (8003a58 <BSP_SDRAM_MspInit+0x1d4>)
 800396c:	f001 ffde 	bl	800592c <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8003970:	f64f 7383 	movw	r3, #65411	; 0xff83
 8003974:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
      
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8003976:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800397a:	4619      	mov	r1, r3
 800397c:	4837      	ldr	r0, [pc, #220]	; (8003a5c <BSP_SDRAM_MspInit+0x1d8>)
 800397e:	f001 ffd5 	bl	800592c <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8003982:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8003986:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
    
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8003988:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800398c:	4619      	mov	r1, r3
 800398e:	4834      	ldr	r0, [pc, #208]	; (8003a60 <BSP_SDRAM_MspInit+0x1dc>)
 8003990:	f001 ffcc 	bl	800592c <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4|\
 8003994:	f248 1337 	movw	r3, #33079	; 0x8137
 8003998:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 800399a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800399e:	4619      	mov	r1, r3
 80039a0:	4830      	ldr	r0, [pc, #192]	; (8003a64 <BSP_SDRAM_MspInit+0x1e0>)
 80039a2:	f001 ffc3 	bl	800592c <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_9 |\
 80039a6:	f64f 732c 	movw	r3, #65324	; 0xff2c
 80039aa:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 80039ac:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80039b0:	4619      	mov	r1, r3
 80039b2:	482d      	ldr	r0, [pc, #180]	; (8003a68 <BSP_SDRAM_MspInit+0x1e4>)
 80039b4:	f001 ffba 	bl	800592c <HAL_GPIO_Init>
  
  /* GPIOI configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 |\
 80039b8:	f240 63ff 	movw	r3, #1791	; 0x6ff
 80039bc:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_9 | GPIO_PIN_10;
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);  
 80039be:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80039c2:	4619      	mov	r1, r3
 80039c4:	4829      	ldr	r0, [pc, #164]	; (8003a6c <BSP_SDRAM_MspInit+0x1e8>)
 80039c6:	f001 ffb1 	bl	800592c <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 80039ca:	4b29      	ldr	r3, [pc, #164]	; (8003a70 <BSP_SDRAM_MspInit+0x1ec>)
 80039cc:	2200      	movs	r2, #0
 80039ce:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 80039d0:	4b27      	ldr	r3, [pc, #156]	; (8003a70 <BSP_SDRAM_MspInit+0x1ec>)
 80039d2:	2280      	movs	r2, #128	; 0x80
 80039d4:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 80039d6:	4b26      	ldr	r3, [pc, #152]	; (8003a70 <BSP_SDRAM_MspInit+0x1ec>)
 80039d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039dc:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 80039de:	4b24      	ldr	r3, [pc, #144]	; (8003a70 <BSP_SDRAM_MspInit+0x1ec>)
 80039e0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80039e4:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80039e6:	4b22      	ldr	r3, [pc, #136]	; (8003a70 <BSP_SDRAM_MspInit+0x1ec>)
 80039e8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80039ec:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 80039ee:	4b20      	ldr	r3, [pc, #128]	; (8003a70 <BSP_SDRAM_MspInit+0x1ec>)
 80039f0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80039f4:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 80039f6:	4b1e      	ldr	r3, [pc, #120]	; (8003a70 <BSP_SDRAM_MspInit+0x1ec>)
 80039f8:	2200      	movs	r2, #0
 80039fa:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 80039fc:	4b1c      	ldr	r3, [pc, #112]	; (8003a70 <BSP_SDRAM_MspInit+0x1ec>)
 80039fe:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003a02:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 8003a04:	4b1a      	ldr	r3, [pc, #104]	; (8003a70 <BSP_SDRAM_MspInit+0x1ec>)
 8003a06:	2200      	movs	r2, #0
 8003a08:	625a      	str	r2, [r3, #36]	; 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8003a0a:	4b19      	ldr	r3, [pc, #100]	; (8003a70 <BSP_SDRAM_MspInit+0x1ec>)
 8003a0c:	2203      	movs	r2, #3
 8003a0e:	629a      	str	r2, [r3, #40]	; 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8003a10:	4b17      	ldr	r3, [pc, #92]	; (8003a70 <BSP_SDRAM_MspInit+0x1ec>)
 8003a12:	2200      	movs	r2, #0
 8003a14:	62da      	str	r2, [r3, #44]	; 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8003a16:	4b16      	ldr	r3, [pc, #88]	; (8003a70 <BSP_SDRAM_MspInit+0x1ec>)
 8003a18:	2200      	movs	r2, #0
 8003a1a:	631a      	str	r2, [r3, #48]	; 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 8003a1c:	4b14      	ldr	r3, [pc, #80]	; (8003a70 <BSP_SDRAM_MspInit+0x1ec>)
 8003a1e:	4a15      	ldr	r2, [pc, #84]	; (8003a74 <BSP_SDRAM_MspInit+0x1f0>)
 8003a20:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	4a12      	ldr	r2, [pc, #72]	; (8003a70 <BSP_SDRAM_MspInit+0x1ec>)
 8003a26:	631a      	str	r2, [r3, #48]	; 0x30
 8003a28:	4a11      	ldr	r2, [pc, #68]	; (8003a70 <BSP_SDRAM_MspInit+0x1ec>)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 8003a2e:	4810      	ldr	r0, [pc, #64]	; (8003a70 <BSP_SDRAM_MspInit+0x1ec>)
 8003a30:	f000 fcfe 	bl	8004430 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 8003a34:	480e      	ldr	r0, [pc, #56]	; (8003a70 <BSP_SDRAM_MspInit+0x1ec>)
 8003a36:	f000 fc4d 	bl	80042d4 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	210f      	movs	r1, #15
 8003a3e:	2038      	movs	r0, #56	; 0x38
 8003a40:	f000 fc10 	bl	8004264 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8003a44:	2038      	movs	r0, #56	; 0x38
 8003a46:	f000 fc29 	bl	800429c <HAL_NVIC_EnableIRQ>
}
 8003a4a:	bf00      	nop
 8003a4c:	3740      	adds	r7, #64	; 0x40
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}
 8003a52:	bf00      	nop
 8003a54:	40023800 	.word	0x40023800
 8003a58:	40020c00 	.word	0x40020c00
 8003a5c:	40021000 	.word	0x40021000
 8003a60:	40021400 	.word	0x40021400
 8003a64:	40021800 	.word	0x40021800
 8003a68:	40021c00 	.word	0x40021c00
 8003a6c:	40022000 	.word	0x40022000
 8003a70:	20000b08 	.word	0x20000b08
 8003a74:	40026410 	.word	0x40026410

08003a78 <BSP_TS_Init>:
  * @param  ts_SizeX : Maximum X size of the TS area on LCD
  * @param  ts_SizeY : Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b084      	sub	sp, #16
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	4603      	mov	r3, r0
 8003a80:	460a      	mov	r2, r1
 8003a82:	80fb      	strh	r3, [r7, #6]
 8003a84:	4613      	mov	r3, r2
 8003a86:	80bb      	strh	r3, [r7, #4]
  uint8_t ts_status = TS_OK;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	73fb      	strb	r3, [r7, #15]
  uint8_t ts_id1, ts_id2 = 0;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	73bb      	strb	r3, [r7, #14]
  /* Note : I2C_Address is un-initialized here, but is not used at all in init function */
  /* but the prototype of Init() is like that in template and should be respected       */

  /* Initialize the communication channel to sensor (I2C) if necessary */
  /* that is initialization is done only once after a power up         */
  ft6x06_ts_drv.Init(I2C_Address);
 8003a90:	4b25      	ldr	r3, [pc, #148]	; (8003b28 <BSP_TS_Init+0xb0>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a25      	ldr	r2, [pc, #148]	; (8003b2c <BSP_TS_Init+0xb4>)
 8003a96:	7812      	ldrb	r2, [r2, #0]
 8003a98:	b292      	uxth	r2, r2
 8003a9a:	4610      	mov	r0, r2
 8003a9c:	4798      	blx	r3

  ts_id1 = ft6x06_ts_drv.ReadID(TS_I2C_ADDRESS);
 8003a9e:	4b22      	ldr	r3, [pc, #136]	; (8003b28 <BSP_TS_Init+0xb0>)
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	2054      	movs	r0, #84	; 0x54
 8003aa4:	4798      	blx	r3
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	737b      	strb	r3, [r7, #13]
  if(ts_id1 != FT6206_ID_VALUE)
 8003aaa:	7b7b      	ldrb	r3, [r7, #13]
 8003aac:	2b11      	cmp	r3, #17
 8003aae:	d009      	beq.n	8003ac4 <BSP_TS_Init+0x4c>
  {
    ts_id2 = ft6x06_ts_drv.ReadID(TS_I2C_ADDRESS_A02);
 8003ab0:	4b1d      	ldr	r3, [pc, #116]	; (8003b28 <BSP_TS_Init+0xb0>)
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	2070      	movs	r0, #112	; 0x70
 8003ab6:	4798      	blx	r3
 8003ab8:	4603      	mov	r3, r0
 8003aba:	73bb      	strb	r3, [r7, #14]
    I2C_Address    = TS_I2C_ADDRESS_A02;    
 8003abc:	4b1b      	ldr	r3, [pc, #108]	; (8003b2c <BSP_TS_Init+0xb4>)
 8003abe:	2270      	movs	r2, #112	; 0x70
 8003ac0:	701a      	strb	r2, [r3, #0]
 8003ac2:	e002      	b.n	8003aca <BSP_TS_Init+0x52>
  }
  else
  {
    I2C_Address    = TS_I2C_ADDRESS;    
 8003ac4:	4b19      	ldr	r3, [pc, #100]	; (8003b2c <BSP_TS_Init+0xb4>)
 8003ac6:	2254      	movs	r2, #84	; 0x54
 8003ac8:	701a      	strb	r2, [r3, #0]
  }
  
  /* Scan FT6xx6 TouchScreen IC controller ID register by I2C Read       */
  /* Verify this is a FT6206 or FT6336G, otherwise this is an error case */
  if((ts_id1 == FT6206_ID_VALUE) || (ts_id2 == FT6206_ID_VALUE))
 8003aca:	7b7b      	ldrb	r3, [r7, #13]
 8003acc:	2b11      	cmp	r3, #17
 8003ace:	d002      	beq.n	8003ad6 <BSP_TS_Init+0x5e>
 8003ad0:	7bbb      	ldrb	r3, [r7, #14]
 8003ad2:	2b11      	cmp	r3, #17
 8003ad4:	d121      	bne.n	8003b1a <BSP_TS_Init+0xa2>
  {
    /* Found FT6206 : Initialize the TS driver structure */
    ts_driver = &ft6x06_ts_drv;
 8003ad6:	4b16      	ldr	r3, [pc, #88]	; (8003b30 <BSP_TS_Init+0xb8>)
 8003ad8:	4a13      	ldr	r2, [pc, #76]	; (8003b28 <BSP_TS_Init+0xb0>)
 8003ada:	601a      	str	r2, [r3, #0]

    /* Get LCD chosen orientation */
    if(ts_SizeX < ts_SizeY)
 8003adc:	88fa      	ldrh	r2, [r7, #6]
 8003ade:	88bb      	ldrh	r3, [r7, #4]
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d203      	bcs.n	8003aec <BSP_TS_Init+0x74>
    {
      ts_orientation = TS_SWAP_NONE;                
 8003ae4:	4b13      	ldr	r3, [pc, #76]	; (8003b34 <BSP_TS_Init+0xbc>)
 8003ae6:	2201      	movs	r2, #1
 8003ae8:	701a      	strb	r2, [r3, #0]
 8003aea:	e002      	b.n	8003af2 <BSP_TS_Init+0x7a>
    }
    else
    {
      ts_orientation = TS_SWAP_XY | TS_SWAP_Y;                 
 8003aec:	4b11      	ldr	r3, [pc, #68]	; (8003b34 <BSP_TS_Init+0xbc>)
 8003aee:	220c      	movs	r2, #12
 8003af0:	701a      	strb	r2, [r3, #0]
    }

    if(ts_status == TS_OK)
 8003af2:	7bfb      	ldrb	r3, [r7, #15]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d112      	bne.n	8003b1e <BSP_TS_Init+0xa6>
    {
      /* Software reset the TouchScreen */
      ts_driver->Reset(I2C_Address);
 8003af8:	4b0d      	ldr	r3, [pc, #52]	; (8003b30 <BSP_TS_Init+0xb8>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	4a0b      	ldr	r2, [pc, #44]	; (8003b2c <BSP_TS_Init+0xb4>)
 8003b00:	7812      	ldrb	r2, [r2, #0]
 8003b02:	b292      	uxth	r2, r2
 8003b04:	4610      	mov	r0, r2
 8003b06:	4798      	blx	r3

      /* Calibrate, Configure and Start the TouchScreen driver */
      ts_driver->Start(I2C_Address);
 8003b08:	4b09      	ldr	r3, [pc, #36]	; (8003b30 <BSP_TS_Init+0xb8>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	68db      	ldr	r3, [r3, #12]
 8003b0e:	4a07      	ldr	r2, [pc, #28]	; (8003b2c <BSP_TS_Init+0xb4>)
 8003b10:	7812      	ldrb	r2, [r2, #0]
 8003b12:	b292      	uxth	r2, r2
 8003b14:	4610      	mov	r0, r2
 8003b16:	4798      	blx	r3
    if(ts_status == TS_OK)
 8003b18:	e001      	b.n	8003b1e <BSP_TS_Init+0xa6>

    } /* of if(ts_status == TS_OK) */
  }
  else
  {
    ts_status = TS_DEVICE_NOT_FOUND;
 8003b1a:	2303      	movs	r3, #3
 8003b1c:	73fb      	strb	r3, [r7, #15]
  }

  return (ts_status);
 8003b1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	3710      	adds	r7, #16
 8003b24:	46bd      	mov	sp, r7
 8003b26:	bd80      	pop	{r7, pc}
 8003b28:	2000000c 	.word	0x2000000c
 8003b2c:	20000b6d 	.word	0x20000b6d
 8003b30:	20000b68 	.word	0x20000b68
 8003b34:	20000b6c 	.word	0x20000b6c

08003b38 <BSP_TS_ITConfig>:
/**
  * @brief  Configures and enables the touch screen interrupts.
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_ITConfig(void)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b086      	sub	sp, #24
 8003b3c:	af00      	add	r7, sp, #0
  uint8_t ts_status = TS_OK;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	75fb      	strb	r3, [r7, #23]
  GPIO_InitTypeDef gpio_init_structure;

  /* Msp Init of GPIO used for TS_INT pin coming from TouchScreen driver IC FT6x06 */
  /* When touchscreen is operated in interrupt mode */
  BSP_TS_INT_MspInit();
 8003b42:	f000 f93f 	bl	8003dc4 <BSP_TS_INT_MspInit>

  /* Configure Interrupt mode for TS_INT pin falling edge : when a new touch is available */
  /* TS_INT pin is active on low level on new touch available */
  gpio_init_structure.Pin = TS_INT_PIN;
 8003b46:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003b4a:	603b      	str	r3, [r7, #0]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8003b50:	2302      	movs	r3, #2
 8003b52:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 8003b54:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8003b58:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(TS_INT_GPIO_PORT, &gpio_init_structure);
 8003b5a:	463b      	mov	r3, r7
 8003b5c:	4619      	mov	r1, r3
 8003b5e:	480c      	ldr	r0, [pc, #48]	; (8003b90 <BSP_TS_ITConfig+0x58>)
 8003b60:	f001 fee4 	bl	800592c <HAL_GPIO_Init>

  /* Enable and set the TS_INT EXTI Interrupt to an intermediate priority */
  HAL_NVIC_SetPriority((IRQn_Type)(TS_INT_EXTI_IRQn), 0x0F, 0x00);
 8003b64:	2200      	movs	r2, #0
 8003b66:	210f      	movs	r1, #15
 8003b68:	2028      	movs	r0, #40	; 0x28
 8003b6a:	f000 fb7b 	bl	8004264 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(TS_INT_EXTI_IRQn));
 8003b6e:	2028      	movs	r0, #40	; 0x28
 8003b70:	f000 fb94 	bl	800429c <HAL_NVIC_EnableIRQ>

  /* Enable the TS in interrupt mode */
  /* In that case the INT output of FT6206 when new touch is available */
  /* is active on low level and directed on EXTI */
  ts_driver->EnableIT(I2C_Address);
 8003b74:	4b07      	ldr	r3, [pc, #28]	; (8003b94 <BSP_TS_ITConfig+0x5c>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	699b      	ldr	r3, [r3, #24]
 8003b7a:	4a07      	ldr	r2, [pc, #28]	; (8003b98 <BSP_TS_ITConfig+0x60>)
 8003b7c:	7812      	ldrb	r2, [r2, #0]
 8003b7e:	b292      	uxth	r2, r2
 8003b80:	4610      	mov	r0, r2
 8003b82:	4798      	blx	r3

  return (ts_status);
 8003b84:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b86:	4618      	mov	r0, r3
 8003b88:	3718      	adds	r7, #24
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}
 8003b8e:	bf00      	nop
 8003b90:	40022000 	.word	0x40022000
 8003b94:	20000b68 	.word	0x20000b68
 8003b98:	20000b6d 	.word	0x20000b6d

08003b9c <BSP_TS_GetState>:
  * @brief  Returns status and positions of the touch screen.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_GetState(TS_StateTypeDef *TS_State)
{
 8003b9c:	b590      	push	{r4, r7, lr}
 8003b9e:	b089      	sub	sp, #36	; 0x24
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
  static uint32_t _x[TS_MAX_NB_TOUCH] = {0, 0};
  static uint32_t _y[TS_MAX_NB_TOUCH] = {0, 0};
  uint8_t ts_status = TS_OK;
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	76fb      	strb	r3, [r7, #27]
  uint32_t area = 0;
  uint32_t event = 0;
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  /* Check and update the number of touches active detected */
  TS_State->touchDetected = ts_driver->DetectTouch(I2C_Address);
 8003ba8:	4b81      	ldr	r3, [pc, #516]	; (8003db0 <BSP_TS_GetState+0x214>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	691b      	ldr	r3, [r3, #16]
 8003bae:	4a81      	ldr	r2, [pc, #516]	; (8003db4 <BSP_TS_GetState+0x218>)
 8003bb0:	7812      	ldrb	r2, [r2, #0]
 8003bb2:	b292      	uxth	r2, r2
 8003bb4:	4610      	mov	r0, r2
 8003bb6:	4798      	blx	r3
 8003bb8:	4603      	mov	r3, r0
 8003bba:	461a      	mov	r2, r3
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	701a      	strb	r2, [r3, #0]
  if(TS_State->touchDetected)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	781b      	ldrb	r3, [r3, #0]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	f000 80ee 	beq.w	8003da6 <BSP_TS_GetState+0x20a>
  {
    for(index=0; index < TS_State->touchDetected; index++)
 8003bca:	2300      	movs	r3, #0
 8003bcc:	61fb      	str	r3, [r7, #28]
 8003bce:	e0e3      	b.n	8003d98 <BSP_TS_GetState+0x1fc>
    {
      /* Get each touch coordinates */
      ts_driver->GetXY(I2C_Address, &(Raw_x[index]), &(Raw_y[index]));
 8003bd0:	4b77      	ldr	r3, [pc, #476]	; (8003db0 <BSP_TS_GetState+0x214>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	695b      	ldr	r3, [r3, #20]
 8003bd6:	4a77      	ldr	r2, [pc, #476]	; (8003db4 <BSP_TS_GetState+0x218>)
 8003bd8:	7812      	ldrb	r2, [r2, #0]
 8003bda:	b290      	uxth	r0, r2
 8003bdc:	f107 0110 	add.w	r1, r7, #16
 8003be0:	69fa      	ldr	r2, [r7, #28]
 8003be2:	0052      	lsls	r2, r2, #1
 8003be4:	188c      	adds	r4, r1, r2
 8003be6:	f107 010c 	add.w	r1, r7, #12
 8003bea:	69fa      	ldr	r2, [r7, #28]
 8003bec:	0052      	lsls	r2, r2, #1
 8003bee:	440a      	add	r2, r1
 8003bf0:	4621      	mov	r1, r4
 8003bf2:	4798      	blx	r3

      if(ts_orientation & TS_SWAP_XY)
 8003bf4:	4b70      	ldr	r3, [pc, #448]	; (8003db8 <BSP_TS_GetState+0x21c>)
 8003bf6:	781b      	ldrb	r3, [r3, #0]
 8003bf8:	f003 0308 	and.w	r3, r3, #8
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d019      	beq.n	8003c34 <BSP_TS_GetState+0x98>
      {
        tmp = Raw_x[index];
 8003c00:	69fb      	ldr	r3, [r7, #28]
 8003c02:	005b      	lsls	r3, r3, #1
 8003c04:	3320      	adds	r3, #32
 8003c06:	443b      	add	r3, r7
 8003c08:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8003c0c:	833b      	strh	r3, [r7, #24]
        Raw_x[index] = Raw_y[index]; 
 8003c0e:	69fb      	ldr	r3, [r7, #28]
 8003c10:	005b      	lsls	r3, r3, #1
 8003c12:	3320      	adds	r3, #32
 8003c14:	443b      	add	r3, r7
 8003c16:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 8003c1a:	69fb      	ldr	r3, [r7, #28]
 8003c1c:	005b      	lsls	r3, r3, #1
 8003c1e:	3320      	adds	r3, #32
 8003c20:	443b      	add	r3, r7
 8003c22:	f823 2c10 	strh.w	r2, [r3, #-16]
        Raw_y[index] = tmp;
 8003c26:	69fb      	ldr	r3, [r7, #28]
 8003c28:	005b      	lsls	r3, r3, #1
 8003c2a:	3320      	adds	r3, #32
 8003c2c:	443b      	add	r3, r7
 8003c2e:	8b3a      	ldrh	r2, [r7, #24]
 8003c30:	f823 2c14 	strh.w	r2, [r3, #-20]
      }
      
      if(ts_orientation & TS_SWAP_X)
 8003c34:	4b60      	ldr	r3, [pc, #384]	; (8003db8 <BSP_TS_GetState+0x21c>)
 8003c36:	781b      	ldrb	r3, [r3, #0]
 8003c38:	f003 0302 	and.w	r3, r3, #2
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d00f      	beq.n	8003c60 <BSP_TS_GetState+0xc4>
      {
        Raw_x[index] = FT_6206_MAX_WIDTH - 1 - Raw_x[index];
 8003c40:	69fb      	ldr	r3, [r7, #28]
 8003c42:	005b      	lsls	r3, r3, #1
 8003c44:	3320      	adds	r3, #32
 8003c46:	443b      	add	r3, r7
 8003c48:	f833 2c10 	ldrh.w	r2, [r3, #-16]
 8003c4c:	f240 331f 	movw	r3, #799	; 0x31f
 8003c50:	1a9b      	subs	r3, r3, r2
 8003c52:	b29a      	uxth	r2, r3
 8003c54:	69fb      	ldr	r3, [r7, #28]
 8003c56:	005b      	lsls	r3, r3, #1
 8003c58:	3320      	adds	r3, #32
 8003c5a:	443b      	add	r3, r7
 8003c5c:	f823 2c10 	strh.w	r2, [r3, #-16]
      }

      if(ts_orientation & TS_SWAP_Y)
 8003c60:	4b55      	ldr	r3, [pc, #340]	; (8003db8 <BSP_TS_GetState+0x21c>)
 8003c62:	781b      	ldrb	r3, [r3, #0]
 8003c64:	f003 0304 	and.w	r3, r3, #4
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d00f      	beq.n	8003c8c <BSP_TS_GetState+0xf0>
      {
        Raw_y[index] = FT_6206_MAX_HEIGHT - 1 - Raw_y[index];
 8003c6c:	69fb      	ldr	r3, [r7, #28]
 8003c6e:	005b      	lsls	r3, r3, #1
 8003c70:	3320      	adds	r3, #32
 8003c72:	443b      	add	r3, r7
 8003c74:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 8003c78:	f240 13df 	movw	r3, #479	; 0x1df
 8003c7c:	1a9b      	subs	r3, r3, r2
 8003c7e:	b29a      	uxth	r2, r3
 8003c80:	69fb      	ldr	r3, [r7, #28]
 8003c82:	005b      	lsls	r3, r3, #1
 8003c84:	3320      	adds	r3, #32
 8003c86:	443b      	add	r3, r7
 8003c88:	f823 2c14 	strh.w	r2, [r3, #-20]
      }
            
      xDiff = Raw_x[index] > _x[index]? (Raw_x[index] - _x[index]): (_x[index] - Raw_x[index]);
 8003c8c:	69fb      	ldr	r3, [r7, #28]
 8003c8e:	005b      	lsls	r3, r3, #1
 8003c90:	3320      	adds	r3, #32
 8003c92:	443b      	add	r3, r7
 8003c94:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8003c98:	4619      	mov	r1, r3
 8003c9a:	4a48      	ldr	r2, [pc, #288]	; (8003dbc <BSP_TS_GetState+0x220>)
 8003c9c:	69fb      	ldr	r3, [r7, #28]
 8003c9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ca2:	4299      	cmp	r1, r3
 8003ca4:	d90d      	bls.n	8003cc2 <BSP_TS_GetState+0x126>
 8003ca6:	69fb      	ldr	r3, [r7, #28]
 8003ca8:	005b      	lsls	r3, r3, #1
 8003caa:	3320      	adds	r3, #32
 8003cac:	443b      	add	r3, r7
 8003cae:	f833 2c10 	ldrh.w	r2, [r3, #-16]
 8003cb2:	4942      	ldr	r1, [pc, #264]	; (8003dbc <BSP_TS_GetState+0x220>)
 8003cb4:	69fb      	ldr	r3, [r7, #28]
 8003cb6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003cba:	b29b      	uxth	r3, r3
 8003cbc:	1ad3      	subs	r3, r2, r3
 8003cbe:	b29b      	uxth	r3, r3
 8003cc0:	e00c      	b.n	8003cdc <BSP_TS_GetState+0x140>
 8003cc2:	4a3e      	ldr	r2, [pc, #248]	; (8003dbc <BSP_TS_GetState+0x220>)
 8003cc4:	69fb      	ldr	r3, [r7, #28]
 8003cc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cca:	b29a      	uxth	r2, r3
 8003ccc:	69fb      	ldr	r3, [r7, #28]
 8003cce:	005b      	lsls	r3, r3, #1
 8003cd0:	3320      	adds	r3, #32
 8003cd2:	443b      	add	r3, r7
 8003cd4:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8003cd8:	1ad3      	subs	r3, r2, r3
 8003cda:	b29b      	uxth	r3, r3
 8003cdc:	82fb      	strh	r3, [r7, #22]
      yDiff = Raw_y[index] > _y[index]? (Raw_y[index] - _y[index]): (_y[index] - Raw_y[index]);
 8003cde:	69fb      	ldr	r3, [r7, #28]
 8003ce0:	005b      	lsls	r3, r3, #1
 8003ce2:	3320      	adds	r3, #32
 8003ce4:	443b      	add	r3, r7
 8003ce6:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8003cea:	4619      	mov	r1, r3
 8003cec:	4a34      	ldr	r2, [pc, #208]	; (8003dc0 <BSP_TS_GetState+0x224>)
 8003cee:	69fb      	ldr	r3, [r7, #28]
 8003cf0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cf4:	4299      	cmp	r1, r3
 8003cf6:	d90d      	bls.n	8003d14 <BSP_TS_GetState+0x178>
 8003cf8:	69fb      	ldr	r3, [r7, #28]
 8003cfa:	005b      	lsls	r3, r3, #1
 8003cfc:	3320      	adds	r3, #32
 8003cfe:	443b      	add	r3, r7
 8003d00:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 8003d04:	492e      	ldr	r1, [pc, #184]	; (8003dc0 <BSP_TS_GetState+0x224>)
 8003d06:	69fb      	ldr	r3, [r7, #28]
 8003d08:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003d0c:	b29b      	uxth	r3, r3
 8003d0e:	1ad3      	subs	r3, r2, r3
 8003d10:	b29b      	uxth	r3, r3
 8003d12:	e00c      	b.n	8003d2e <BSP_TS_GetState+0x192>
 8003d14:	4a2a      	ldr	r2, [pc, #168]	; (8003dc0 <BSP_TS_GetState+0x224>)
 8003d16:	69fb      	ldr	r3, [r7, #28]
 8003d18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d1c:	b29a      	uxth	r2, r3
 8003d1e:	69fb      	ldr	r3, [r7, #28]
 8003d20:	005b      	lsls	r3, r3, #1
 8003d22:	3320      	adds	r3, #32
 8003d24:	443b      	add	r3, r7
 8003d26:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8003d2a:	1ad3      	subs	r3, r2, r3
 8003d2c:	b29b      	uxth	r3, r3
 8003d2e:	82bb      	strh	r3, [r7, #20]

      if ((xDiff + yDiff) > 5)
 8003d30:	8afa      	ldrh	r2, [r7, #22]
 8003d32:	8abb      	ldrh	r3, [r7, #20]
 8003d34:	4413      	add	r3, r2
 8003d36:	2b05      	cmp	r3, #5
 8003d38:	dd15      	ble.n	8003d66 <BSP_TS_GetState+0x1ca>
      {
        _x[index] = Raw_x[index];
 8003d3a:	69fb      	ldr	r3, [r7, #28]
 8003d3c:	005b      	lsls	r3, r3, #1
 8003d3e:	3320      	adds	r3, #32
 8003d40:	443b      	add	r3, r7
 8003d42:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8003d46:	4619      	mov	r1, r3
 8003d48:	4a1c      	ldr	r2, [pc, #112]	; (8003dbc <BSP_TS_GetState+0x220>)
 8003d4a:	69fb      	ldr	r3, [r7, #28]
 8003d4c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        _y[index] = Raw_y[index];
 8003d50:	69fb      	ldr	r3, [r7, #28]
 8003d52:	005b      	lsls	r3, r3, #1
 8003d54:	3320      	adds	r3, #32
 8003d56:	443b      	add	r3, r7
 8003d58:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8003d5c:	4619      	mov	r1, r3
 8003d5e:	4a18      	ldr	r2, [pc, #96]	; (8003dc0 <BSP_TS_GetState+0x224>)
 8003d60:	69fb      	ldr	r3, [r7, #28]
 8003d62:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      }


      TS_State->touchX[index] = _x[index];
 8003d66:	4a15      	ldr	r2, [pc, #84]	; (8003dbc <BSP_TS_GetState+0x220>)
 8003d68:	69fb      	ldr	r3, [r7, #28]
 8003d6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d6e:	b299      	uxth	r1, r3
 8003d70:	687a      	ldr	r2, [r7, #4]
 8003d72:	69fb      	ldr	r3, [r7, #28]
 8003d74:	005b      	lsls	r3, r3, #1
 8003d76:	4413      	add	r3, r2
 8003d78:	460a      	mov	r2, r1
 8003d7a:	805a      	strh	r2, [r3, #2]
      TS_State->touchY[index] = _y[index];
 8003d7c:	4a10      	ldr	r2, [pc, #64]	; (8003dc0 <BSP_TS_GetState+0x224>)
 8003d7e:	69fb      	ldr	r3, [r7, #28]
 8003d80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d84:	b299      	uxth	r1, r3
 8003d86:	687a      	ldr	r2, [r7, #4]
 8003d88:	69fb      	ldr	r3, [r7, #28]
 8003d8a:	005b      	lsls	r3, r3, #1
 8003d8c:	4413      	add	r3, r2
 8003d8e:	460a      	mov	r2, r1
 8003d90:	80da      	strh	r2, [r3, #6]
    for(index=0; index < TS_State->touchDetected; index++)
 8003d92:	69fb      	ldr	r3, [r7, #28]
 8003d94:	3301      	adds	r3, #1
 8003d96:	61fb      	str	r3, [r7, #28]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	781b      	ldrb	r3, [r3, #0]
 8003d9c:	461a      	mov	r2, r3
 8003d9e:	69fb      	ldr	r3, [r7, #28]
 8003da0:	4293      	cmp	r3, r2
 8003da2:	f4ff af15 	bcc.w	8003bd0 <BSP_TS_GetState+0x34>
    ts_status = BSP_TS_Get_GestureId(TS_State);
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  } /* end of if(TS_State->touchDetected != 0) */

  return (ts_status);
 8003da6:	7efb      	ldrb	r3, [r7, #27]
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	3724      	adds	r7, #36	; 0x24
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd90      	pop	{r4, r7, pc}
 8003db0:	20000b68 	.word	0x20000b68
 8003db4:	20000b6d 	.word	0x20000b6d
 8003db8:	20000b6c 	.word	0x20000b6c
 8003dbc:	20000b70 	.word	0x20000b70
 8003dc0:	20000b78 	.word	0x20000b78

08003dc4 <BSP_TS_INT_MspInit>:
/**
  * @brief  Initializes the TS_INT pin MSP.
  * @retval None
  */
__weak void BSP_TS_INT_MspInit(void)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b086      	sub	sp, #24
 8003dc8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure;

  TS_INT_GPIO_CLK_ENABLE();
 8003dca:	4b0f      	ldr	r3, [pc, #60]	; (8003e08 <BSP_TS_INT_MspInit+0x44>)
 8003dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dce:	4a0e      	ldr	r2, [pc, #56]	; (8003e08 <BSP_TS_INT_MspInit+0x44>)
 8003dd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003dd4:	6313      	str	r3, [r2, #48]	; 0x30
 8003dd6:	4b0c      	ldr	r3, [pc, #48]	; (8003e08 <BSP_TS_INT_MspInit+0x44>)
 8003dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dde:	603b      	str	r3, [r7, #0]
 8003de0:	683b      	ldr	r3, [r7, #0]

  /* GPIO configuration in input for TouchScreen interrupt signal on TS_INT pin */
  gpio_init_structure.Pin       = TS_INT_PIN;
 8003de2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003de6:	607b      	str	r3, [r7, #4]

  gpio_init_structure.Mode      = GPIO_MODE_INPUT;
 8003de8:	2300      	movs	r3, #0
 8003dea:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8003dec:	2301      	movs	r3, #1
 8003dee:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed     = GPIO_SPEED_HIGH;
 8003df0:	2303      	movs	r3, #3
 8003df2:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(TS_INT_GPIO_PORT, &gpio_init_structure);
 8003df4:	1d3b      	adds	r3, r7, #4
 8003df6:	4619      	mov	r1, r3
 8003df8:	4804      	ldr	r0, [pc, #16]	; (8003e0c <BSP_TS_INT_MspInit+0x48>)
 8003dfa:	f001 fd97 	bl	800592c <HAL_GPIO_Init>
}
 8003dfe:	bf00      	nop
 8003e00:	3718      	adds	r7, #24
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}
 8003e06:	bf00      	nop
 8003e08:	40023800 	.word	0x40023800
 8003e0c:	40022000 	.word	0x40022000

08003e10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003e14:	2003      	movs	r0, #3
 8003e16:	f000 fa1a 	bl	800424e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003e1a:	2000      	movs	r0, #0
 8003e1c:	f7fd ff8c 	bl	8001d38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003e20:	f7fd fcc0 	bl	80017a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003e24:	2300      	movs	r3, #0
}
 8003e26:	4618      	mov	r0, r3
 8003e28:	bd80      	pop	{r7, pc}
	...

08003e2c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003e30:	4b06      	ldr	r3, [pc, #24]	; (8003e4c <HAL_IncTick+0x20>)
 8003e32:	781b      	ldrb	r3, [r3, #0]
 8003e34:	461a      	mov	r2, r3
 8003e36:	4b06      	ldr	r3, [pc, #24]	; (8003e50 <HAL_IncTick+0x24>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4413      	add	r3, r2
 8003e3c:	4a04      	ldr	r2, [pc, #16]	; (8003e50 <HAL_IncTick+0x24>)
 8003e3e:	6013      	str	r3, [r2, #0]
}
 8003e40:	bf00      	nop
 8003e42:	46bd      	mov	sp, r7
 8003e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e48:	4770      	bx	lr
 8003e4a:	bf00      	nop
 8003e4c:	2000004c 	.word	0x2000004c
 8003e50:	20000b80 	.word	0x20000b80

08003e54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003e54:	b480      	push	{r7}
 8003e56:	af00      	add	r7, sp, #0
  return uwTick;
 8003e58:	4b03      	ldr	r3, [pc, #12]	; (8003e68 <HAL_GetTick+0x14>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
}
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e64:	4770      	bx	lr
 8003e66:	bf00      	nop
 8003e68:	20000b80 	.word	0x20000b80

08003e6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b084      	sub	sp, #16
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003e74:	f7ff ffee 	bl	8003e54 <HAL_GetTick>
 8003e78:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e84:	d005      	beq.n	8003e92 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003e86:	4b0a      	ldr	r3, [pc, #40]	; (8003eb0 <HAL_Delay+0x44>)
 8003e88:	781b      	ldrb	r3, [r3, #0]
 8003e8a:	461a      	mov	r2, r3
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	4413      	add	r3, r2
 8003e90:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003e92:	bf00      	nop
 8003e94:	f7ff ffde 	bl	8003e54 <HAL_GetTick>
 8003e98:	4602      	mov	r2, r0
 8003e9a:	68bb      	ldr	r3, [r7, #8]
 8003e9c:	1ad3      	subs	r3, r2, r3
 8003e9e:	68fa      	ldr	r2, [r7, #12]
 8003ea0:	429a      	cmp	r2, r3
 8003ea2:	d8f7      	bhi.n	8003e94 <HAL_Delay+0x28>
  {
  }
}
 8003ea4:	bf00      	nop
 8003ea6:	bf00      	nop
 8003ea8:	3710      	adds	r7, #16
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	2000004c 	.word	0x2000004c

08003eb4 <HAL_CEC_IRQHandler>:
  * @brief This function handles CEC interrupt requests.
  * @param hcec CEC handle
  * @retval None
  */
void HAL_CEC_IRQHandler(CEC_HandleTypeDef *hcec)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b084      	sub	sp, #16
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]

  /* save interrupts register for further error or interrupts handling purposes */
  uint32_t itflag;
  itflag = hcec->Instance->ISR;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	691b      	ldr	r3, [r3, #16]
 8003ec2:	60fb      	str	r3, [r7, #12]


  /* ----------------------------Arbitration Lost Management----------------------------------*/
  /* CEC TX arbitration error interrupt occurred --------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, CEC_FLAG_ARBLST))
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d00a      	beq.n	8003ee4 <HAL_CEC_IRQHandler+0x30>
  {
    hcec->ErrorCode = HAL_CEC_ERROR_ARBLST;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2280      	movs	r2, #128	; 0x80
 8003ed2:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_ARBLST);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	691a      	ldr	r2, [r3, #16]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003ee2:	611a      	str	r2, [r3, #16]
  }

  /* ----------------------------Rx Management----------------------------------*/
  /* CEC RX byte received interrupt  ---------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, CEC_FLAG_RXBR))
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	f003 0301 	and.w	r3, r3, #1
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d01c      	beq.n	8003f28 <HAL_CEC_IRQHandler+0x74>
  {
    /* reception is starting */
    hcec->RxState = HAL_CEC_STATE_BUSY_RX;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2222      	movs	r2, #34	; 0x22
 8003ef2:	63da      	str	r2, [r3, #60]	; 0x3c
    hcec->RxXferSize++;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003ef8:	3301      	adds	r3, #1
 8003efa:	b29a      	uxth	r2, r3
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	865a      	strh	r2, [r3, #50]	; 0x32
    /* read received byte */
    *hcec->Init.RxBuffer = (uint8_t) hcec->Instance->RXDR;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	68da      	ldr	r2, [r3, #12]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f0a:	b2d2      	uxtb	r2, r2
 8003f0c:	701a      	strb	r2, [r3, #0]
    hcec->Init.RxBuffer++;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f12:	1c5a      	adds	r2, r3, #1
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	629a      	str	r2, [r3, #40]	; 0x28
    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_RXBR);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	691a      	ldr	r2, [r3, #16]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f042 0201 	orr.w	r2, r2, #1
 8003f26:	611a      	str	r2, [r3, #16]
  }

  /* CEC RX end received interrupt  ---------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, CEC_FLAG_RXEND))
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	f003 0302 	and.w	r3, r3, #2
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d01e      	beq.n	8003f70 <HAL_CEC_IRQHandler+0xbc>
  {
    /* clear IT */
    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_RXEND);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	691a      	ldr	r2, [r3, #16]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f042 0202 	orr.w	r2, r2, #2
 8003f40:	611a      	str	r2, [r3, #16]

    /* Rx process is completed, restore hcec->RxState to Ready */
    hcec->RxState = HAL_CEC_STATE_READY;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2220      	movs	r2, #32
 8003f46:	63da      	str	r2, [r3, #60]	; 0x3c
    hcec->ErrorCode = HAL_CEC_ERROR_NONE;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	641a      	str	r2, [r3, #64]	; 0x40
    hcec->Init.RxBuffer -= hcec->RxXferSize;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003f56:	425b      	negs	r3, r3
 8003f58:	441a      	add	r2, r3
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	629a      	str	r2, [r3, #40]	; 0x28
#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1U)
    hcec->RxCpltCallback(hcec, hcec->RxXferSize);
#else
    HAL_CEC_RxCpltCallback(hcec, hcec->RxXferSize);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003f62:	4619      	mov	r1, r3
 8003f64:	6878      	ldr	r0, [r7, #4]
 8003f66:	f000 f88b 	bl	8004080 <HAL_CEC_RxCpltCallback>
#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */
    hcec->RxXferSize = 0U;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	865a      	strh	r2, [r3, #50]	; 0x32
  }

  /* ----------------------------Tx Management----------------------------------*/
  /* CEC TX byte request interrupt ------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, CEC_FLAG_TXBR))
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d024      	beq.n	8003fc4 <HAL_CEC_IRQHandler+0x110>
  {
    --hcec->TxXferCount;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8003f7e:	3b01      	subs	r3, #1
 8003f80:	b29a      	uxth	r2, r3
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	861a      	strh	r2, [r3, #48]	; 0x30
    if (hcec->TxXferCount == 0U)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d107      	bne.n	8003f9e <HAL_CEC_IRQHandler+0xea>
    {
      /* if this is the last byte transmission, set TX End of Message (TXEOM) bit */
      __HAL_CEC_LAST_BYTE_TX_SET(hcec);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f042 0204 	orr.w	r2, r2, #4
 8003f9c:	601a      	str	r2, [r3, #0]
    }
    /* In all cases transmit the byte */
    hcec->Instance->TXDR = (uint8_t)*hcec->pTxBuffPtr;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fa2:	781a      	ldrb	r2, [r3, #0]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	609a      	str	r2, [r3, #8]
    hcec->pTxBuffPtr++;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fae:	1c5a      	adds	r2, r3, #1
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	62da      	str	r2, [r3, #44]	; 0x2c
    /* clear Tx-Byte request flag */
    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_TXBR);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	691a      	ldr	r2, [r3, #16]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003fc2:	611a      	str	r2, [r3, #16]
  }

  /* CEC TX end interrupt ------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, CEC_FLAG_TXEND))
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d014      	beq.n	8003ff8 <HAL_CEC_IRQHandler+0x144>
  {
    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_TXEND);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	691a      	ldr	r2, [r3, #16]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fdc:	611a      	str	r2, [r3, #16]

    /* Tx process is ended, restore hcec->gState to Ready */
    hcec->gState = HAL_CEC_STATE_READY;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2220      	movs	r2, #32
 8003fe2:	639a      	str	r2, [r3, #56]	; 0x38
    /* Call the Process Unlocked before calling the Tx call back API to give the possibility to
    start again the Transmission under the Tx call back API */
    __HAL_UNLOCK(hcec);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hcec->ErrorCode = HAL_CEC_ERROR_NONE;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1U)
    hcec->TxCpltCallback(hcec);
#else
    HAL_CEC_TxCpltCallback(hcec);
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f000 f83a 	bl	800406c <HAL_CEC_TxCpltCallback>
#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */
  }

  /* ----------------------------Rx/Tx Error Management----------------------------------*/
  if ((itflag & (CEC_ISR_RXOVR | CEC_ISR_BRE | CEC_ISR_SBPE | CEC_ISR_LBPE | CEC_ISR_RXACKE | CEC_ISR_TXUDR |
 8003ff8:	68fa      	ldr	r2, [r7, #12]
 8003ffa:	f641 437c 	movw	r3, #7292	; 0x1c7c
 8003ffe:	4013      	ands	r3, r2
 8004000:	2b00      	cmp	r3, #0
 8004002:	d02f      	beq.n	8004064 <HAL_CEC_IRQHandler+0x1b0>
              CEC_ISR_TXERR | CEC_ISR_TXACKE)) != 0U)
  {
    hcec->ErrorCode = itflag;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	68fa      	ldr	r2, [r7, #12]
 8004008:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_CEC_CLEAR_FLAG(hcec, HAL_CEC_ERROR_RXOVR | HAL_CEC_ERROR_BRE | CEC_FLAG_LBPE | CEC_FLAG_SBPE |
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	6919      	ldr	r1, [r3, #16]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681a      	ldr	r2, [r3, #0]
 8004014:	f641 437c 	movw	r3, #7292	; 0x1c7c
 8004018:	430b      	orrs	r3, r1
 800401a:	6113      	str	r3, [r2, #16]
                         HAL_CEC_ERROR_RXACKE | HAL_CEC_ERROR_TXUDR | HAL_CEC_ERROR_TXERR | HAL_CEC_ERROR_TXACKE);


    if ((itflag & (CEC_ISR_RXOVR | CEC_ISR_BRE | CEC_ISR_SBPE | CEC_ISR_LBPE | CEC_ISR_RXACKE)) != 0U)
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 8004022:	2b00      	cmp	r3, #0
 8004024:	d00e      	beq.n	8004044 <HAL_CEC_IRQHandler+0x190>
    {
      hcec->Init.RxBuffer -= hcec->RxXferSize;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800402e:	425b      	negs	r3, r3
 8004030:	441a      	add	r2, r3
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	629a      	str	r2, [r3, #40]	; 0x28
      hcec->RxXferSize = 0U;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2200      	movs	r2, #0
 800403a:	865a      	strh	r2, [r3, #50]	; 0x32
      hcec->RxState = HAL_CEC_STATE_READY;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2220      	movs	r2, #32
 8004040:	63da      	str	r2, [r3, #60]	; 0x3c
 8004042:	e00c      	b.n	800405e <HAL_CEC_IRQHandler+0x1aa>
    }
    else if (((itflag & CEC_ISR_ARBLST) == 0U) && ((itflag & (CEC_ISR_TXUDR | CEC_ISR_TXERR | CEC_ISR_TXACKE)) != 0U))
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800404a:	2b00      	cmp	r3, #0
 800404c:	d107      	bne.n	800405e <HAL_CEC_IRQHandler+0x1aa>
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8004054:	2b00      	cmp	r3, #0
 8004056:	d002      	beq.n	800405e <HAL_CEC_IRQHandler+0x1aa>
    {
      /* Set the CEC state ready to be able to start again the process */
      hcec->gState = HAL_CEC_STATE_READY;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2220      	movs	r2, #32
 800405c:	639a      	str	r2, [r3, #56]	; 0x38
    }
#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1U)
    hcec->ErrorCallback(hcec);
#else
    /* Error  Call Back */
    HAL_CEC_ErrorCallback(hcec);
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	f000 f819 	bl	8004096 <HAL_CEC_ErrorCallback>
  }
  else
  {
    /* Nothing todo*/
  }
}
 8004064:	bf00      	nop
 8004066:	3710      	adds	r7, #16
 8004068:	46bd      	mov	sp, r7
 800406a:	bd80      	pop	{r7, pc}

0800406c <HAL_CEC_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hcec CEC handle
  * @retval None
  */
__weak void HAL_CEC_TxCpltCallback(CEC_HandleTypeDef *hcec)
{
 800406c:	b480      	push	{r7}
 800406e:	b083      	sub	sp, #12
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hcec);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_CEC_TxCpltCallback can be implemented in the user file
   */
}
 8004074:	bf00      	nop
 8004076:	370c      	adds	r7, #12
 8004078:	46bd      	mov	sp, r7
 800407a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407e:	4770      	bx	lr

08004080 <HAL_CEC_RxCpltCallback>:
  * @param hcec CEC handle
  * @param RxFrameSize Size of frame
  * @retval None
  */
__weak void HAL_CEC_RxCpltCallback(CEC_HandleTypeDef *hcec, uint32_t RxFrameSize)
{
 8004080:	b480      	push	{r7}
 8004082:	b083      	sub	sp, #12
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
 8004088:	6039      	str	r1, [r7, #0]
  UNUSED(hcec);
  UNUSED(RxFrameSize);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_CEC_RxCpltCallback can be implemented in the user file
   */
}
 800408a:	bf00      	nop
 800408c:	370c      	adds	r7, #12
 800408e:	46bd      	mov	sp, r7
 8004090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004094:	4770      	bx	lr

08004096 <HAL_CEC_ErrorCallback>:
  * @brief CEC error callbacks
  * @param hcec CEC handle
  * @retval None
  */
__weak void HAL_CEC_ErrorCallback(CEC_HandleTypeDef *hcec)
{
 8004096:	b480      	push	{r7}
 8004098:	b083      	sub	sp, #12
 800409a:	af00      	add	r7, sp, #0
 800409c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hcec);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_CEC_ErrorCallback can be implemented in the user file
   */
}
 800409e:	bf00      	nop
 80040a0:	370c      	adds	r7, #12
 80040a2:	46bd      	mov	sp, r7
 80040a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a8:	4770      	bx	lr
	...

080040ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b085      	sub	sp, #20
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	f003 0307 	and.w	r3, r3, #7
 80040ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80040bc:	4b0b      	ldr	r3, [pc, #44]	; (80040ec <__NVIC_SetPriorityGrouping+0x40>)
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80040c2:	68ba      	ldr	r2, [r7, #8]
 80040c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80040c8:	4013      	ands	r3, r2
 80040ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80040d4:	4b06      	ldr	r3, [pc, #24]	; (80040f0 <__NVIC_SetPriorityGrouping+0x44>)
 80040d6:	4313      	orrs	r3, r2
 80040d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80040da:	4a04      	ldr	r2, [pc, #16]	; (80040ec <__NVIC_SetPriorityGrouping+0x40>)
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	60d3      	str	r3, [r2, #12]
}
 80040e0:	bf00      	nop
 80040e2:	3714      	adds	r7, #20
 80040e4:	46bd      	mov	sp, r7
 80040e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ea:	4770      	bx	lr
 80040ec:	e000ed00 	.word	0xe000ed00
 80040f0:	05fa0000 	.word	0x05fa0000

080040f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80040f4:	b480      	push	{r7}
 80040f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80040f8:	4b04      	ldr	r3, [pc, #16]	; (800410c <__NVIC_GetPriorityGrouping+0x18>)
 80040fa:	68db      	ldr	r3, [r3, #12]
 80040fc:	0a1b      	lsrs	r3, r3, #8
 80040fe:	f003 0307 	and.w	r3, r3, #7
}
 8004102:	4618      	mov	r0, r3
 8004104:	46bd      	mov	sp, r7
 8004106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410a:	4770      	bx	lr
 800410c:	e000ed00 	.word	0xe000ed00

08004110 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004110:	b480      	push	{r7}
 8004112:	b083      	sub	sp, #12
 8004114:	af00      	add	r7, sp, #0
 8004116:	4603      	mov	r3, r0
 8004118:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800411a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800411e:	2b00      	cmp	r3, #0
 8004120:	db0b      	blt.n	800413a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004122:	79fb      	ldrb	r3, [r7, #7]
 8004124:	f003 021f 	and.w	r2, r3, #31
 8004128:	4907      	ldr	r1, [pc, #28]	; (8004148 <__NVIC_EnableIRQ+0x38>)
 800412a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800412e:	095b      	lsrs	r3, r3, #5
 8004130:	2001      	movs	r0, #1
 8004132:	fa00 f202 	lsl.w	r2, r0, r2
 8004136:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800413a:	bf00      	nop
 800413c:	370c      	adds	r7, #12
 800413e:	46bd      	mov	sp, r7
 8004140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004144:	4770      	bx	lr
 8004146:	bf00      	nop
 8004148:	e000e100 	.word	0xe000e100

0800414c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800414c:	b480      	push	{r7}
 800414e:	b083      	sub	sp, #12
 8004150:	af00      	add	r7, sp, #0
 8004152:	4603      	mov	r3, r0
 8004154:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004156:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800415a:	2b00      	cmp	r3, #0
 800415c:	db12      	blt.n	8004184 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800415e:	79fb      	ldrb	r3, [r7, #7]
 8004160:	f003 021f 	and.w	r2, r3, #31
 8004164:	490a      	ldr	r1, [pc, #40]	; (8004190 <__NVIC_DisableIRQ+0x44>)
 8004166:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800416a:	095b      	lsrs	r3, r3, #5
 800416c:	2001      	movs	r0, #1
 800416e:	fa00 f202 	lsl.w	r2, r0, r2
 8004172:	3320      	adds	r3, #32
 8004174:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004178:	f3bf 8f4f 	dsb	sy
}
 800417c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800417e:	f3bf 8f6f 	isb	sy
}
 8004182:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004184:	bf00      	nop
 8004186:	370c      	adds	r7, #12
 8004188:	46bd      	mov	sp, r7
 800418a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418e:	4770      	bx	lr
 8004190:	e000e100 	.word	0xe000e100

08004194 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004194:	b480      	push	{r7}
 8004196:	b083      	sub	sp, #12
 8004198:	af00      	add	r7, sp, #0
 800419a:	4603      	mov	r3, r0
 800419c:	6039      	str	r1, [r7, #0]
 800419e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	db0a      	blt.n	80041be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	b2da      	uxtb	r2, r3
 80041ac:	490c      	ldr	r1, [pc, #48]	; (80041e0 <__NVIC_SetPriority+0x4c>)
 80041ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041b2:	0112      	lsls	r2, r2, #4
 80041b4:	b2d2      	uxtb	r2, r2
 80041b6:	440b      	add	r3, r1
 80041b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80041bc:	e00a      	b.n	80041d4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	b2da      	uxtb	r2, r3
 80041c2:	4908      	ldr	r1, [pc, #32]	; (80041e4 <__NVIC_SetPriority+0x50>)
 80041c4:	79fb      	ldrb	r3, [r7, #7]
 80041c6:	f003 030f 	and.w	r3, r3, #15
 80041ca:	3b04      	subs	r3, #4
 80041cc:	0112      	lsls	r2, r2, #4
 80041ce:	b2d2      	uxtb	r2, r2
 80041d0:	440b      	add	r3, r1
 80041d2:	761a      	strb	r2, [r3, #24]
}
 80041d4:	bf00      	nop
 80041d6:	370c      	adds	r7, #12
 80041d8:	46bd      	mov	sp, r7
 80041da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041de:	4770      	bx	lr
 80041e0:	e000e100 	.word	0xe000e100
 80041e4:	e000ed00 	.word	0xe000ed00

080041e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80041e8:	b480      	push	{r7}
 80041ea:	b089      	sub	sp, #36	; 0x24
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	60f8      	str	r0, [r7, #12]
 80041f0:	60b9      	str	r1, [r7, #8]
 80041f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	f003 0307 	and.w	r3, r3, #7
 80041fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80041fc:	69fb      	ldr	r3, [r7, #28]
 80041fe:	f1c3 0307 	rsb	r3, r3, #7
 8004202:	2b04      	cmp	r3, #4
 8004204:	bf28      	it	cs
 8004206:	2304      	movcs	r3, #4
 8004208:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800420a:	69fb      	ldr	r3, [r7, #28]
 800420c:	3304      	adds	r3, #4
 800420e:	2b06      	cmp	r3, #6
 8004210:	d902      	bls.n	8004218 <NVIC_EncodePriority+0x30>
 8004212:	69fb      	ldr	r3, [r7, #28]
 8004214:	3b03      	subs	r3, #3
 8004216:	e000      	b.n	800421a <NVIC_EncodePriority+0x32>
 8004218:	2300      	movs	r3, #0
 800421a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800421c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004220:	69bb      	ldr	r3, [r7, #24]
 8004222:	fa02 f303 	lsl.w	r3, r2, r3
 8004226:	43da      	mvns	r2, r3
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	401a      	ands	r2, r3
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004230:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004234:	697b      	ldr	r3, [r7, #20]
 8004236:	fa01 f303 	lsl.w	r3, r1, r3
 800423a:	43d9      	mvns	r1, r3
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004240:	4313      	orrs	r3, r2
         );
}
 8004242:	4618      	mov	r0, r3
 8004244:	3724      	adds	r7, #36	; 0x24
 8004246:	46bd      	mov	sp, r7
 8004248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424c:	4770      	bx	lr

0800424e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800424e:	b580      	push	{r7, lr}
 8004250:	b082      	sub	sp, #8
 8004252:	af00      	add	r7, sp, #0
 8004254:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f7ff ff28 	bl	80040ac <__NVIC_SetPriorityGrouping>
}
 800425c:	bf00      	nop
 800425e:	3708      	adds	r7, #8
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}

08004264 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004264:	b580      	push	{r7, lr}
 8004266:	b086      	sub	sp, #24
 8004268:	af00      	add	r7, sp, #0
 800426a:	4603      	mov	r3, r0
 800426c:	60b9      	str	r1, [r7, #8]
 800426e:	607a      	str	r2, [r7, #4]
 8004270:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004272:	2300      	movs	r3, #0
 8004274:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004276:	f7ff ff3d 	bl	80040f4 <__NVIC_GetPriorityGrouping>
 800427a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800427c:	687a      	ldr	r2, [r7, #4]
 800427e:	68b9      	ldr	r1, [r7, #8]
 8004280:	6978      	ldr	r0, [r7, #20]
 8004282:	f7ff ffb1 	bl	80041e8 <NVIC_EncodePriority>
 8004286:	4602      	mov	r2, r0
 8004288:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800428c:	4611      	mov	r1, r2
 800428e:	4618      	mov	r0, r3
 8004290:	f7ff ff80 	bl	8004194 <__NVIC_SetPriority>
}
 8004294:	bf00      	nop
 8004296:	3718      	adds	r7, #24
 8004298:	46bd      	mov	sp, r7
 800429a:	bd80      	pop	{r7, pc}

0800429c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b082      	sub	sp, #8
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	4603      	mov	r3, r0
 80042a4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80042a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042aa:	4618      	mov	r0, r3
 80042ac:	f7ff ff30 	bl	8004110 <__NVIC_EnableIRQ>
}
 80042b0:	bf00      	nop
 80042b2:	3708      	adds	r7, #8
 80042b4:	46bd      	mov	sp, r7
 80042b6:	bd80      	pop	{r7, pc}

080042b8 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b082      	sub	sp, #8
 80042bc:	af00      	add	r7, sp, #0
 80042be:	4603      	mov	r3, r0
 80042c0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80042c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042c6:	4618      	mov	r0, r3
 80042c8:	f7ff ff40 	bl	800414c <__NVIC_DisableIRQ>
}
 80042cc:	bf00      	nop
 80042ce:	3708      	adds	r7, #8
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bd80      	pop	{r7, pc}

080042d4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b086      	sub	sp, #24
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80042dc:	2300      	movs	r3, #0
 80042de:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80042e0:	f7ff fdb8 	bl	8003e54 <HAL_GetTick>
 80042e4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d101      	bne.n	80042f0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	e099      	b.n	8004424 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2202      	movs	r2, #2
 80042f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2200      	movs	r2, #0
 80042fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f022 0201 	bic.w	r2, r2, #1
 800430e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004310:	e00f      	b.n	8004332 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004312:	f7ff fd9f 	bl	8003e54 <HAL_GetTick>
 8004316:	4602      	mov	r2, r0
 8004318:	693b      	ldr	r3, [r7, #16]
 800431a:	1ad3      	subs	r3, r2, r3
 800431c:	2b05      	cmp	r3, #5
 800431e:	d908      	bls.n	8004332 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2220      	movs	r2, #32
 8004324:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2203      	movs	r2, #3
 800432a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800432e:	2303      	movs	r3, #3
 8004330:	e078      	b.n	8004424 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f003 0301 	and.w	r3, r3, #1
 800433c:	2b00      	cmp	r3, #0
 800433e:	d1e8      	bne.n	8004312 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004348:	697a      	ldr	r2, [r7, #20]
 800434a:	4b38      	ldr	r3, [pc, #224]	; (800442c <HAL_DMA_Init+0x158>)
 800434c:	4013      	ands	r3, r2
 800434e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	685a      	ldr	r2, [r3, #4]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800435e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	691b      	ldr	r3, [r3, #16]
 8004364:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800436a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	699b      	ldr	r3, [r3, #24]
 8004370:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004376:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6a1b      	ldr	r3, [r3, #32]
 800437c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800437e:	697a      	ldr	r2, [r7, #20]
 8004380:	4313      	orrs	r3, r2
 8004382:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004388:	2b04      	cmp	r3, #4
 800438a:	d107      	bne.n	800439c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004394:	4313      	orrs	r3, r2
 8004396:	697a      	ldr	r2, [r7, #20]
 8004398:	4313      	orrs	r3, r2
 800439a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	697a      	ldr	r2, [r7, #20]
 80043a2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	695b      	ldr	r3, [r3, #20]
 80043aa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80043ac:	697b      	ldr	r3, [r7, #20]
 80043ae:	f023 0307 	bic.w	r3, r3, #7
 80043b2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043b8:	697a      	ldr	r2, [r7, #20]
 80043ba:	4313      	orrs	r3, r2
 80043bc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043c2:	2b04      	cmp	r3, #4
 80043c4:	d117      	bne.n	80043f6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043ca:	697a      	ldr	r2, [r7, #20]
 80043cc:	4313      	orrs	r3, r2
 80043ce:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d00e      	beq.n	80043f6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80043d8:	6878      	ldr	r0, [r7, #4]
 80043da:	f000 f8bd 	bl	8004558 <DMA_CheckFifoParam>
 80043de:	4603      	mov	r3, r0
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d008      	beq.n	80043f6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2240      	movs	r2, #64	; 0x40
 80043e8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2201      	movs	r2, #1
 80043ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80043f2:	2301      	movs	r3, #1
 80043f4:	e016      	b.n	8004424 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	697a      	ldr	r2, [r7, #20]
 80043fc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80043fe:	6878      	ldr	r0, [r7, #4]
 8004400:	f000 f874 	bl	80044ec <DMA_CalcBaseAndBitshift>
 8004404:	4603      	mov	r3, r0
 8004406:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800440c:	223f      	movs	r2, #63	; 0x3f
 800440e:	409a      	lsls	r2, r3
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2200      	movs	r2, #0
 8004418:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2201      	movs	r2, #1
 800441e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004422:	2300      	movs	r3, #0
}
 8004424:	4618      	mov	r0, r3
 8004426:	3718      	adds	r7, #24
 8004428:	46bd      	mov	sp, r7
 800442a:	bd80      	pop	{r7, pc}
 800442c:	e010803f 	.word	0xe010803f

08004430 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b084      	sub	sp, #16
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d101      	bne.n	8004442 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800443e:	2301      	movs	r3, #1
 8004440:	e050      	b.n	80044e4 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004448:	b2db      	uxtb	r3, r3
 800444a:	2b02      	cmp	r3, #2
 800444c:	d101      	bne.n	8004452 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800444e:	2302      	movs	r3, #2
 8004450:	e048      	b.n	80044e4 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681a      	ldr	r2, [r3, #0]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f022 0201 	bic.w	r2, r2, #1
 8004460:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	2200      	movs	r2, #0
 8004468:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	2200      	movs	r2, #0
 8004470:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	2200      	movs	r2, #0
 8004478:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	2200      	movs	r2, #0
 8004480:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	2200      	movs	r2, #0
 8004488:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	2221      	movs	r2, #33	; 0x21
 8004490:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	f000 f82a 	bl	80044ec <DMA_CalcBaseAndBitshift>
 8004498:	4603      	mov	r3, r0
 800449a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044a0:	223f      	movs	r2, #63	; 0x3f
 80044a2:	409a      	lsls	r2, r3
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2200      	movs	r2, #0
 80044ac:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2200      	movs	r2, #0
 80044b2:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2200      	movs	r2, #0
 80044b8:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2200      	movs	r2, #0
 80044be:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2200      	movs	r2, #0
 80044c4:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2200      	movs	r2, #0
 80044ca:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2200      	movs	r2, #0
 80044d0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2200      	movs	r2, #0
 80044d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2200      	movs	r2, #0
 80044de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80044e2:	2300      	movs	r3, #0
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	3710      	adds	r7, #16
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}

080044ec <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80044ec:	b480      	push	{r7}
 80044ee:	b085      	sub	sp, #20
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	b2db      	uxtb	r3, r3
 80044fa:	3b10      	subs	r3, #16
 80044fc:	4a13      	ldr	r2, [pc, #76]	; (800454c <DMA_CalcBaseAndBitshift+0x60>)
 80044fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004502:	091b      	lsrs	r3, r3, #4
 8004504:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004506:	4a12      	ldr	r2, [pc, #72]	; (8004550 <DMA_CalcBaseAndBitshift+0x64>)
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	4413      	add	r3, r2
 800450c:	781b      	ldrb	r3, [r3, #0]
 800450e:	461a      	mov	r2, r3
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	2b03      	cmp	r3, #3
 8004518:	d908      	bls.n	800452c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	461a      	mov	r2, r3
 8004520:	4b0c      	ldr	r3, [pc, #48]	; (8004554 <DMA_CalcBaseAndBitshift+0x68>)
 8004522:	4013      	ands	r3, r2
 8004524:	1d1a      	adds	r2, r3, #4
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	659a      	str	r2, [r3, #88]	; 0x58
 800452a:	e006      	b.n	800453a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	461a      	mov	r2, r3
 8004532:	4b08      	ldr	r3, [pc, #32]	; (8004554 <DMA_CalcBaseAndBitshift+0x68>)
 8004534:	4013      	ands	r3, r2
 8004536:	687a      	ldr	r2, [r7, #4]
 8004538:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800453e:	4618      	mov	r0, r3
 8004540:	3714      	adds	r7, #20
 8004542:	46bd      	mov	sp, r7
 8004544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004548:	4770      	bx	lr
 800454a:	bf00      	nop
 800454c:	aaaaaaab 	.word	0xaaaaaaab
 8004550:	08010188 	.word	0x08010188
 8004554:	fffffc00 	.word	0xfffffc00

08004558 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004558:	b480      	push	{r7}
 800455a:	b085      	sub	sp, #20
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004560:	2300      	movs	r3, #0
 8004562:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004568:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	699b      	ldr	r3, [r3, #24]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d11f      	bne.n	80045b2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	2b03      	cmp	r3, #3
 8004576:	d856      	bhi.n	8004626 <DMA_CheckFifoParam+0xce>
 8004578:	a201      	add	r2, pc, #4	; (adr r2, 8004580 <DMA_CheckFifoParam+0x28>)
 800457a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800457e:	bf00      	nop
 8004580:	08004591 	.word	0x08004591
 8004584:	080045a3 	.word	0x080045a3
 8004588:	08004591 	.word	0x08004591
 800458c:	08004627 	.word	0x08004627
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004594:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004598:	2b00      	cmp	r3, #0
 800459a:	d046      	beq.n	800462a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800459c:	2301      	movs	r3, #1
 800459e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045a0:	e043      	b.n	800462a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045a6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80045aa:	d140      	bne.n	800462e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045b0:	e03d      	b.n	800462e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	699b      	ldr	r3, [r3, #24]
 80045b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045ba:	d121      	bne.n	8004600 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	2b03      	cmp	r3, #3
 80045c0:	d837      	bhi.n	8004632 <DMA_CheckFifoParam+0xda>
 80045c2:	a201      	add	r2, pc, #4	; (adr r2, 80045c8 <DMA_CheckFifoParam+0x70>)
 80045c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045c8:	080045d9 	.word	0x080045d9
 80045cc:	080045df 	.word	0x080045df
 80045d0:	080045d9 	.word	0x080045d9
 80045d4:	080045f1 	.word	0x080045f1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80045d8:	2301      	movs	r3, #1
 80045da:	73fb      	strb	r3, [r7, #15]
      break;
 80045dc:	e030      	b.n	8004640 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045e2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d025      	beq.n	8004636 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045ee:	e022      	b.n	8004636 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045f4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80045f8:	d11f      	bne.n	800463a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80045fe:	e01c      	b.n	800463a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	2b02      	cmp	r3, #2
 8004604:	d903      	bls.n	800460e <DMA_CheckFifoParam+0xb6>
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	2b03      	cmp	r3, #3
 800460a:	d003      	beq.n	8004614 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800460c:	e018      	b.n	8004640 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800460e:	2301      	movs	r3, #1
 8004610:	73fb      	strb	r3, [r7, #15]
      break;
 8004612:	e015      	b.n	8004640 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004618:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800461c:	2b00      	cmp	r3, #0
 800461e:	d00e      	beq.n	800463e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	73fb      	strb	r3, [r7, #15]
      break;
 8004624:	e00b      	b.n	800463e <DMA_CheckFifoParam+0xe6>
      break;
 8004626:	bf00      	nop
 8004628:	e00a      	b.n	8004640 <DMA_CheckFifoParam+0xe8>
      break;
 800462a:	bf00      	nop
 800462c:	e008      	b.n	8004640 <DMA_CheckFifoParam+0xe8>
      break;
 800462e:	bf00      	nop
 8004630:	e006      	b.n	8004640 <DMA_CheckFifoParam+0xe8>
      break;
 8004632:	bf00      	nop
 8004634:	e004      	b.n	8004640 <DMA_CheckFifoParam+0xe8>
      break;
 8004636:	bf00      	nop
 8004638:	e002      	b.n	8004640 <DMA_CheckFifoParam+0xe8>
      break;   
 800463a:	bf00      	nop
 800463c:	e000      	b.n	8004640 <DMA_CheckFifoParam+0xe8>
      break;
 800463e:	bf00      	nop
    }
  } 
  
  return status; 
 8004640:	7bfb      	ldrb	r3, [r7, #15]
}
 8004642:	4618      	mov	r0, r3
 8004644:	3714      	adds	r7, #20
 8004646:	46bd      	mov	sp, r7
 8004648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464c:	4770      	bx	lr
 800464e:	bf00      	nop

08004650 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b082      	sub	sp, #8
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d101      	bne.n	8004662 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	e049      	b.n	80046f6 <HAL_DMA2D_Init+0xa6>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004668:	b2db      	uxtb	r3, r3
 800466a:	2b00      	cmp	r3, #0
 800466c:	d106      	bne.n	800467c <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2200      	movs	r2, #0
 8004672:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	f7fd f8bc 	bl	80017f4 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2202      	movs	r2, #2
 8004680:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	685a      	ldr	r2, [r3, #4]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	430a      	orrs	r2, r1
 8004698:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046a0:	f023 0107 	bic.w	r1, r3, #7
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	689a      	ldr	r2, [r3, #8]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	430a      	orrs	r2, r1
 80046ae:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80046b6:	4b12      	ldr	r3, [pc, #72]	; (8004700 <HAL_DMA2D_Init+0xb0>)
 80046b8:	4013      	ands	r3, r2
 80046ba:	687a      	ldr	r2, [r7, #4]
 80046bc:	68d1      	ldr	r1, [r2, #12]
 80046be:	687a      	ldr	r2, [r7, #4]
 80046c0:	6812      	ldr	r2, [r2, #0]
 80046c2:	430b      	orrs	r3, r1
 80046c4:	6413      	str	r3, [r2, #64]	; 0x40
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  /* DMA2D OPFCCR AI and RBS fields setting (Output Alpha Inversion)*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046cc:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	691b      	ldr	r3, [r3, #16]
 80046d4:	051a      	lsls	r2, r3, #20
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	695b      	ldr	r3, [r3, #20]
 80046da:	055b      	lsls	r3, r3, #21
 80046dc:	431a      	orrs	r2, r3
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	430a      	orrs	r2, r1
 80046e4:	635a      	str	r2, [r3, #52]	; 0x34
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2200      	movs	r2, #0
 80046ea:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2201      	movs	r2, #1
 80046f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80046f4:	2300      	movs	r3, #0
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	3708      	adds	r7, #8
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}
 80046fe:	bf00      	nop
 8004700:	ffffc000 	.word	0xffffc000

08004704 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b086      	sub	sp, #24
 8004708:	af02      	add	r7, sp, #8
 800470a:	60f8      	str	r0, [r7, #12]
 800470c:	60b9      	str	r1, [r7, #8]
 800470e:	607a      	str	r2, [r7, #4]
 8004710:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004718:	2b01      	cmp	r3, #1
 800471a:	d101      	bne.n	8004720 <HAL_DMA2D_Start+0x1c>
 800471c:	2302      	movs	r3, #2
 800471e:	e018      	b.n	8004752 <HAL_DMA2D_Start+0x4e>
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2201      	movs	r2, #1
 8004724:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	2202      	movs	r2, #2
 800472c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8004730:	69bb      	ldr	r3, [r7, #24]
 8004732:	9300      	str	r3, [sp, #0]
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	687a      	ldr	r2, [r7, #4]
 8004738:	68b9      	ldr	r1, [r7, #8]
 800473a:	68f8      	ldr	r0, [r7, #12]
 800473c:	f000 faa4 	bl	8004c88 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	681a      	ldr	r2, [r3, #0]
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f042 0201 	orr.w	r2, r2, #1
 800474e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8004750:	2300      	movs	r3, #0
}
 8004752:	4618      	mov	r0, r3
 8004754:	3710      	adds	r7, #16
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}

0800475a <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 800475a:	b580      	push	{r7, lr}
 800475c:	b086      	sub	sp, #24
 800475e:	af00      	add	r7, sp, #0
 8004760:	6078      	str	r0, [r7, #4]
 8004762:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8004764:	2300      	movs	r3, #0
 8004766:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f003 0301 	and.w	r3, r3, #1
 8004772:	2b00      	cmp	r3, #0
 8004774:	d056      	beq.n	8004824 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004776:	f7ff fb6d 	bl	8003e54 <HAL_GetTick>
 800477a:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800477c:	e04b      	b.n	8004816 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800478c:	2b00      	cmp	r3, #0
 800478e:	d023      	beq.n	80047d8 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	f003 0320 	and.w	r3, r3, #32
 8004796:	2b00      	cmp	r3, #0
 8004798:	d005      	beq.n	80047a6 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800479e:	f043 0202 	orr.w	r2, r3, #2
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	f003 0301 	and.w	r3, r3, #1
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d005      	beq.n	80047bc <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047b4:	f043 0201 	orr.w	r2, r3, #1
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	655a      	str	r2, [r3, #84]	; 0x54
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	2221      	movs	r2, #33	; 0x21
 80047c2:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2204      	movs	r2, #4
 80047c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2200      	movs	r2, #0
 80047d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 80047d4:	2301      	movs	r3, #1
 80047d6:	e0a5      	b.n	8004924 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80047de:	d01a      	beq.n	8004816 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80047e0:	f7ff fb38 	bl	8003e54 <HAL_GetTick>
 80047e4:	4602      	mov	r2, r0
 80047e6:	697b      	ldr	r3, [r7, #20]
 80047e8:	1ad3      	subs	r3, r2, r3
 80047ea:	683a      	ldr	r2, [r7, #0]
 80047ec:	429a      	cmp	r2, r3
 80047ee:	d302      	bcc.n	80047f6 <HAL_DMA2D_PollForTransfer+0x9c>
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d10f      	bne.n	8004816 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047fa:	f043 0220 	orr.w	r2, r3, #32
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2203      	movs	r2, #3
 8004806:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2200      	movs	r2, #0
 800480e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 8004812:	2303      	movs	r3, #3
 8004814:	e086      	b.n	8004924 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	f003 0302 	and.w	r3, r3, #2
 8004820:	2b00      	cmp	r3, #0
 8004822:	d0ac      	beq.n	800477e <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	69db      	ldr	r3, [r3, #28]
 800482a:	f003 0320 	and.w	r3, r3, #32
 800482e:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004836:	f003 0320 	and.w	r3, r3, #32
 800483a:	693a      	ldr	r2, [r7, #16]
 800483c:	4313      	orrs	r3, r2
 800483e:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8004840:	693b      	ldr	r3, [r7, #16]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d061      	beq.n	800490a <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004846:	f7ff fb05 	bl	8003e54 <HAL_GetTick>
 800484a:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800484c:	e056      	b.n	80048fc <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	f003 0329 	and.w	r3, r3, #41	; 0x29
 800485c:	2b00      	cmp	r3, #0
 800485e:	d02e      	beq.n	80048be <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	f003 0308 	and.w	r3, r3, #8
 8004866:	2b00      	cmp	r3, #0
 8004868:	d005      	beq.n	8004876 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800486e:	f043 0204 	orr.w	r2, r3, #4
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	f003 0320 	and.w	r3, r3, #32
 800487c:	2b00      	cmp	r3, #0
 800487e:	d005      	beq.n	800488c <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004884:	f043 0202 	orr.w	r2, r3, #2
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f003 0301 	and.w	r3, r3, #1
 8004892:	2b00      	cmp	r3, #0
 8004894:	d005      	beq.n	80048a2 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800489a:	f043 0201 	orr.w	r2, r3, #1
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	655a      	str	r2, [r3, #84]	; 0x54
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	2229      	movs	r2, #41	; 0x29
 80048a8:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2204      	movs	r2, #4
 80048ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2200      	movs	r2, #0
 80048b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	e032      	b.n	8004924 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80048c4:	d01a      	beq.n	80048fc <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80048c6:	f7ff fac5 	bl	8003e54 <HAL_GetTick>
 80048ca:	4602      	mov	r2, r0
 80048cc:	697b      	ldr	r3, [r7, #20]
 80048ce:	1ad3      	subs	r3, r2, r3
 80048d0:	683a      	ldr	r2, [r7, #0]
 80048d2:	429a      	cmp	r2, r3
 80048d4:	d302      	bcc.n	80048dc <HAL_DMA2D_PollForTransfer+0x182>
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d10f      	bne.n	80048fc <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048e0:	f043 0220 	orr.w	r2, r3, #32
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2203      	movs	r2, #3
 80048ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2200      	movs	r2, #0
 80048f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 80048f8:	2303      	movs	r3, #3
 80048fa:	e013      	b.n	8004924 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	f003 0310 	and.w	r3, r3, #16
 8004906:	2b00      	cmp	r3, #0
 8004908:	d0a1      	beq.n	800484e <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	2212      	movs	r2, #18
 8004910:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2201      	movs	r2, #1
 8004916:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2200      	movs	r2, #0
 800491e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8004922:	2300      	movs	r3, #0
}
 8004924:	4618      	mov	r0, r3
 8004926:	3718      	adds	r7, #24
 8004928:	46bd      	mov	sp, r7
 800492a:	bd80      	pop	{r7, pc}

0800492c <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b084      	sub	sp, #16
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	f003 0301 	and.w	r3, r3, #1
 800494a:	2b00      	cmp	r3, #0
 800494c:	d026      	beq.n	800499c <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 800494e:	68bb      	ldr	r3, [r7, #8]
 8004950:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004954:	2b00      	cmp	r3, #0
 8004956:	d021      	beq.n	800499c <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004966:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800496c:	f043 0201 	orr.w	r2, r3, #1
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	655a      	str	r2, [r3, #84]	; 0x54

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	2201      	movs	r2, #1
 800497a:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2204      	movs	r2, #4
 8004980:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2200      	movs	r2, #0
 8004988:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      if (hdma2d->XferErrorCallback != NULL)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	69db      	ldr	r3, [r3, #28]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d003      	beq.n	800499c <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	69db      	ldr	r3, [r3, #28]
 8004998:	6878      	ldr	r0, [r7, #4]
 800499a:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	f003 0320 	and.w	r3, r3, #32
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d026      	beq.n	80049f4 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 80049a6:	68bb      	ldr	r3, [r7, #8]
 80049a8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d021      	beq.n	80049f4 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	681a      	ldr	r2, [r3, #0]
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80049be:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	2220      	movs	r2, #32
 80049c6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049cc:	f043 0202 	orr.w	r2, r3, #2
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2204      	movs	r2, #4
 80049d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2200      	movs	r2, #0
 80049e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      if (hdma2d->XferErrorCallback != NULL)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	69db      	ldr	r3, [r3, #28]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d003      	beq.n	80049f4 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	69db      	ldr	r3, [r3, #28]
 80049f0:	6878      	ldr	r0, [r7, #4]
 80049f2:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f003 0308 	and.w	r3, r3, #8
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d026      	beq.n	8004a4c <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d021      	beq.n	8004a4c <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	681a      	ldr	r2, [r3, #0]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a16:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	2208      	movs	r2, #8
 8004a1e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a24:	f043 0204 	orr.w	r2, r3, #4
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2204      	movs	r2, #4
 8004a30:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2200      	movs	r2, #0
 8004a38:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      if (hdma2d->XferErrorCallback != NULL)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	69db      	ldr	r3, [r3, #28]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d003      	beq.n	8004a4c <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	69db      	ldr	r3, [r3, #28]
 8004a48:	6878      	ldr	r0, [r7, #4]
 8004a4a:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	f003 0304 	and.w	r3, r3, #4
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d013      	beq.n	8004a7e <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8004a56:	68bb      	ldr	r3, [r7, #8]
 8004a58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d00e      	beq.n	8004a7e <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a6e:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	2204      	movs	r2, #4
 8004a76:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8004a78:	6878      	ldr	r0, [r7, #4]
 8004a7a:	f000 f853 	bl	8004b24 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	f003 0302 	and.w	r3, r3, #2
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d024      	beq.n	8004ad2 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d01f      	beq.n	8004ad2 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	681a      	ldr	r2, [r3, #0]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004aa0:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	2202      	movs	r2, #2
 8004aa8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2201      	movs	r2, #1
 8004ab6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2200      	movs	r2, #0
 8004abe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      if (hdma2d->XferCpltCallback != NULL)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	699b      	ldr	r3, [r3, #24]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d003      	beq.n	8004ad2 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	699b      	ldr	r3, [r3, #24]
 8004ace:	6878      	ldr	r0, [r7, #4]
 8004ad0:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	f003 0310 	and.w	r3, r3, #16
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d01f      	beq.n	8004b1c <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d01a      	beq.n	8004b1c <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	681a      	ldr	r2, [r3, #0]
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004af4:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	2210      	movs	r2, #16
 8004afc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2201      	movs	r2, #1
 8004b0a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2200      	movs	r2, #0
 8004b12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f000 f80e 	bl	8004b38 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8004b1c:	bf00      	nop
 8004b1e:	3710      	adds	r7, #16
 8004b20:	46bd      	mov	sp, r7
 8004b22:	bd80      	pop	{r7, pc}

08004b24 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b083      	sub	sp, #12
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8004b2c:	bf00      	nop
 8004b2e:	370c      	adds	r7, #12
 8004b30:	46bd      	mov	sp, r7
 8004b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b36:	4770      	bx	lr

08004b38 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b083      	sub	sp, #12
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8004b40:	bf00      	nop
 8004b42:	370c      	adds	r7, #12
 8004b44:	46bd      	mov	sp, r7
 8004b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4a:	4770      	bx	lr

08004b4c <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b087      	sub	sp, #28
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
 8004b54:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004b64:	2b01      	cmp	r3, #1
 8004b66:	d101      	bne.n	8004b6c <HAL_DMA2D_ConfigLayer+0x20>
 8004b68:	2302      	movs	r3, #2
 8004b6a:	e084      	b.n	8004c76 <HAL_DMA2D_ConfigLayer+0x12a>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2202      	movs	r2, #2
 8004b78:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8004b7c:	683a      	ldr	r2, [r7, #0]
 8004b7e:	4613      	mov	r3, r2
 8004b80:	005b      	lsls	r3, r3, #1
 8004b82:	4413      	add	r3, r2
 8004b84:	00db      	lsls	r3, r3, #3
 8004b86:	3320      	adds	r3, #32
 8004b88:	687a      	ldr	r2, [r7, #4]
 8004b8a:	4413      	add	r3, r2
 8004b8c:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8004b8e:	693b      	ldr	r3, [r7, #16]
 8004b90:	685a      	ldr	r2, [r3, #4]
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	689b      	ldr	r3, [r3, #8]
 8004b96:	041b      	lsls	r3, r3, #16
 8004b98:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8004b9a:	693b      	ldr	r3, [r7, #16]
 8004b9c:	691b      	ldr	r3, [r3, #16]
 8004b9e:	051b      	lsls	r3, r3, #20
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8004ba0:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	695b      	ldr	r3, [r3, #20]
 8004ba6:	055b      	lsls	r3, r3, #21
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	617b      	str	r3, [r7, #20]
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
 8004bac:	4b35      	ldr	r3, [pc, #212]	; (8004c84 <HAL_DMA2D_ConfigLayer+0x138>)
 8004bae:	60fb      	str	r3, [r7, #12]
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	685b      	ldr	r3, [r3, #4]
 8004bb4:	2b0a      	cmp	r3, #10
 8004bb6:	d003      	beq.n	8004bc0 <HAL_DMA2D_ConfigLayer+0x74>
 8004bb8:	693b      	ldr	r3, [r7, #16]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	2b09      	cmp	r3, #9
 8004bbe:	d107      	bne.n	8004bd0 <HAL_DMA2D_ConfigLayer+0x84>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8004bc0:	693b      	ldr	r3, [r7, #16]
 8004bc2:	68db      	ldr	r3, [r3, #12]
 8004bc4:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004bc8:	697a      	ldr	r2, [r7, #20]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	617b      	str	r3, [r7, #20]
 8004bce:	e005      	b.n	8004bdc <HAL_DMA2D_ConfigLayer+0x90>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8004bd0:	693b      	ldr	r3, [r7, #16]
 8004bd2:	68db      	ldr	r3, [r3, #12]
 8004bd4:	061b      	lsls	r3, r3, #24
 8004bd6:	697a      	ldr	r2, [r7, #20]
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d120      	bne.n	8004c24 <HAL_DMA2D_ConfigLayer+0xd8>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	43db      	mvns	r3, r3
 8004bec:	ea02 0103 	and.w	r1, r2, r3
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	697a      	ldr	r2, [r7, #20]
 8004bf6:	430a      	orrs	r2, r1
 8004bf8:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	693a      	ldr	r2, [r7, #16]
 8004c00:	6812      	ldr	r2, [r2, #0]
 8004c02:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004c04:	693b      	ldr	r3, [r7, #16]
 8004c06:	685b      	ldr	r3, [r3, #4]
 8004c08:	2b0a      	cmp	r3, #10
 8004c0a:	d003      	beq.n	8004c14 <HAL_DMA2D_ConfigLayer+0xc8>
 8004c0c:	693b      	ldr	r3, [r7, #16]
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	2b09      	cmp	r3, #9
 8004c12:	d127      	bne.n	8004c64 <HAL_DMA2D_ConfigLayer+0x118>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8004c14:	693b      	ldr	r3, [r7, #16]
 8004c16:	68da      	ldr	r2, [r3, #12]
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8004c20:	629a      	str	r2, [r3, #40]	; 0x28
 8004c22:	e01f      	b.n	8004c64 <HAL_DMA2D_ConfigLayer+0x118>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	69da      	ldr	r2, [r3, #28]
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	43db      	mvns	r3, r3
 8004c2e:	ea02 0103 	and.w	r1, r2, r3
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	697a      	ldr	r2, [r7, #20]
 8004c38:	430a      	orrs	r2, r1
 8004c3a:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	693a      	ldr	r2, [r7, #16]
 8004c42:	6812      	ldr	r2, [r2, #0]
 8004c44:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004c46:	693b      	ldr	r3, [r7, #16]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	2b0a      	cmp	r3, #10
 8004c4c:	d003      	beq.n	8004c56 <HAL_DMA2D_ConfigLayer+0x10a>
 8004c4e:	693b      	ldr	r3, [r7, #16]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	2b09      	cmp	r3, #9
 8004c54:	d106      	bne.n	8004c64 <HAL_DMA2D_ConfigLayer+0x118>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8004c56:	693b      	ldr	r3, [r7, #16]
 8004c58:	68da      	ldr	r2, [r3, #12]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8004c62:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2201      	movs	r2, #1
 8004c68:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8004c74:	2300      	movs	r3, #0
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	371c      	adds	r7, #28
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c80:	4770      	bx	lr
 8004c82:	bf00      	nop
 8004c84:	ff33000f 	.word	0xff33000f

08004c88 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8004c88:	b480      	push	{r7}
 8004c8a:	b08b      	sub	sp, #44	; 0x2c
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	60f8      	str	r0, [r7, #12]
 8004c90:	60b9      	str	r1, [r7, #8]
 8004c92:	607a      	str	r2, [r7, #4]
 8004c94:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c9c:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	041a      	lsls	r2, r3, #16
 8004ca4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ca6:	431a      	orrs	r2, r3
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	430a      	orrs	r2, r1
 8004cae:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	687a      	ldr	r2, [r7, #4]
 8004cb6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004cc0:	d174      	bne.n	8004dac <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8004cc2:	68bb      	ldr	r3, [r7, #8]
 8004cc4:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004cc8:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8004cca:	68bb      	ldr	r3, [r7, #8]
 8004ccc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004cd0:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8004cd2:	68bb      	ldr	r3, [r7, #8]
 8004cd4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8004cd8:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8004cda:	68bb      	ldr	r3, [r7, #8]
 8004cdc:	b2db      	uxtb	r3, r3
 8004cde:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	689b      	ldr	r3, [r3, #8]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d108      	bne.n	8004cfa <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8004ce8:	69ba      	ldr	r2, [r7, #24]
 8004cea:	69fb      	ldr	r3, [r7, #28]
 8004cec:	431a      	orrs	r2, r3
 8004cee:	6a3b      	ldr	r3, [r7, #32]
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	697a      	ldr	r2, [r7, #20]
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	627b      	str	r3, [r7, #36]	; 0x24
 8004cf8:	e053      	b.n	8004da2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d106      	bne.n	8004d10 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8004d02:	69ba      	ldr	r2, [r7, #24]
 8004d04:	69fb      	ldr	r3, [r7, #28]
 8004d06:	4313      	orrs	r3, r2
 8004d08:	697a      	ldr	r2, [r7, #20]
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	627b      	str	r3, [r7, #36]	; 0x24
 8004d0e:	e048      	b.n	8004da2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	689b      	ldr	r3, [r3, #8]
 8004d14:	2b02      	cmp	r3, #2
 8004d16:	d111      	bne.n	8004d3c <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8004d18:	69fb      	ldr	r3, [r7, #28]
 8004d1a:	0cdb      	lsrs	r3, r3, #19
 8004d1c:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8004d1e:	69bb      	ldr	r3, [r7, #24]
 8004d20:	0a9b      	lsrs	r3, r3, #10
 8004d22:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8004d24:	697b      	ldr	r3, [r7, #20]
 8004d26:	08db      	lsrs	r3, r3, #3
 8004d28:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8004d2a:	69bb      	ldr	r3, [r7, #24]
 8004d2c:	015a      	lsls	r2, r3, #5
 8004d2e:	69fb      	ldr	r3, [r7, #28]
 8004d30:	02db      	lsls	r3, r3, #11
 8004d32:	4313      	orrs	r3, r2
 8004d34:	697a      	ldr	r2, [r7, #20]
 8004d36:	4313      	orrs	r3, r2
 8004d38:	627b      	str	r3, [r7, #36]	; 0x24
 8004d3a:	e032      	b.n	8004da2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	689b      	ldr	r3, [r3, #8]
 8004d40:	2b03      	cmp	r3, #3
 8004d42:	d117      	bne.n	8004d74 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8004d44:	6a3b      	ldr	r3, [r7, #32]
 8004d46:	0fdb      	lsrs	r3, r3, #31
 8004d48:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8004d4a:	69fb      	ldr	r3, [r7, #28]
 8004d4c:	0cdb      	lsrs	r3, r3, #19
 8004d4e:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8004d50:	69bb      	ldr	r3, [r7, #24]
 8004d52:	0adb      	lsrs	r3, r3, #11
 8004d54:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	08db      	lsrs	r3, r3, #3
 8004d5a:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8004d5c:	69bb      	ldr	r3, [r7, #24]
 8004d5e:	015a      	lsls	r2, r3, #5
 8004d60:	69fb      	ldr	r3, [r7, #28]
 8004d62:	029b      	lsls	r3, r3, #10
 8004d64:	431a      	orrs	r2, r3
 8004d66:	6a3b      	ldr	r3, [r7, #32]
 8004d68:	03db      	lsls	r3, r3, #15
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	697a      	ldr	r2, [r7, #20]
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	627b      	str	r3, [r7, #36]	; 0x24
 8004d72:	e016      	b.n	8004da2 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8004d74:	6a3b      	ldr	r3, [r7, #32]
 8004d76:	0f1b      	lsrs	r3, r3, #28
 8004d78:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8004d7a:	69fb      	ldr	r3, [r7, #28]
 8004d7c:	0d1b      	lsrs	r3, r3, #20
 8004d7e:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8004d80:	69bb      	ldr	r3, [r7, #24]
 8004d82:	0b1b      	lsrs	r3, r3, #12
 8004d84:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	091b      	lsrs	r3, r3, #4
 8004d8a:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8004d8c:	69bb      	ldr	r3, [r7, #24]
 8004d8e:	011a      	lsls	r2, r3, #4
 8004d90:	69fb      	ldr	r3, [r7, #28]
 8004d92:	021b      	lsls	r3, r3, #8
 8004d94:	431a      	orrs	r2, r3
 8004d96:	6a3b      	ldr	r3, [r7, #32]
 8004d98:	031b      	lsls	r3, r3, #12
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	697a      	ldr	r2, [r7, #20]
 8004d9e:	4313      	orrs	r3, r2
 8004da0:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004da8:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8004daa:	e003      	b.n	8004db4 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	68ba      	ldr	r2, [r7, #8]
 8004db2:	60da      	str	r2, [r3, #12]
}
 8004db4:	bf00      	nop
 8004db6:	372c      	adds	r7, #44	; 0x2c
 8004db8:	46bd      	mov	sp, r7
 8004dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbe:	4770      	bx	lr

08004dc0 <DSI_ConfigPacketHeader>:
static void DSI_ConfigPacketHeader(DSI_TypeDef *DSIx,
                                   uint32_t ChannelID,
                                   uint32_t DataType,
                                   uint32_t Data0,
                                   uint32_t Data1)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b085      	sub	sp, #20
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	60f8      	str	r0, [r7, #12]
 8004dc8:	60b9      	str	r1, [r7, #8]
 8004dca:	607a      	str	r2, [r7, #4]
 8004dcc:	603b      	str	r3, [r7, #0]
  /* Update the DSI packet header with new information */
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	019a      	lsls	r2, r3, #6
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	431a      	orrs	r2, r3
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	021b      	lsls	r3, r3, #8
 8004dda:	431a      	orrs	r2, r3
 8004ddc:	69bb      	ldr	r3, [r7, #24]
 8004dde:	041b      	lsls	r3, r3, #16
 8004de0:	431a      	orrs	r2, r3
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	66da      	str	r2, [r3, #108]	; 0x6c
}
 8004de6:	bf00      	nop
 8004de8:	3714      	adds	r7, #20
 8004dea:	46bd      	mov	sp, r7
 8004dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df0:	4770      	bx	lr

08004df2 <DSI_ShortWrite>:
static HAL_StatusTypeDef DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                        uint32_t ChannelID,
                                        uint32_t Mode,
                                        uint32_t Param1,
                                        uint32_t Param2)
{
 8004df2:	b580      	push	{r7, lr}
 8004df4:	b086      	sub	sp, #24
 8004df6:	af00      	add	r7, sp, #0
 8004df8:	60f8      	str	r0, [r7, #12]
 8004dfa:	60b9      	str	r1, [r7, #8]
 8004dfc:	607a      	str	r2, [r7, #4]
 8004dfe:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8004e00:	f7ff f828 	bl	8003e54 <HAL_GetTick>
 8004e04:	6178      	str	r0, [r7, #20]

  /* Wait for Command FIFO Empty */
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8004e06:	e009      	b.n	8004e1c <DSI_ShortWrite+0x2a>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8004e08:	f7ff f824 	bl	8003e54 <HAL_GetTick>
 8004e0c:	4602      	mov	r2, r0
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	1ad3      	subs	r3, r2, r3
 8004e12:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004e16:	d901      	bls.n	8004e1c <DSI_ShortWrite+0x2a>
    {
      return HAL_TIMEOUT;
 8004e18:	2303      	movs	r3, #3
 8004e1a:	e015      	b.n	8004e48 <DSI_ShortWrite+0x56>
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e22:	f003 0301 	and.w	r3, r3, #1
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d0ee      	beq.n	8004e08 <DSI_ShortWrite+0x16>
    }
  }

  /* Configure the packet to send a short DCS command with 0 or 1 parameter */
  /* Update the DSI packet header with new information */
  hdsi->Instance->GHCR = (Mode | (ChannelID << 6U) | (Param1 << 8U) | (Param2 << 16U));
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	019a      	lsls	r2, r3, #6
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	431a      	orrs	r2, r3
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	021b      	lsls	r3, r3, #8
 8004e36:	ea42 0103 	orr.w	r1, r2, r3
 8004e3a:	6a3b      	ldr	r3, [r7, #32]
 8004e3c:	041a      	lsls	r2, r3, #16
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	430a      	orrs	r2, r1
 8004e44:	66da      	str	r2, [r3, #108]	; 0x6c

  return HAL_OK;
 8004e46:	2300      	movs	r3, #0
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	3718      	adds	r7, #24
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bd80      	pop	{r7, pc}

08004e50 <HAL_DSI_Init>:
  * @param  PLLInit  pointer to a DSI_PLLInitTypeDef structure that contains
  *                  the PLL Clock structure definition for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Init(DSI_HandleTypeDef *hdsi, DSI_PLLInitTypeDef *PLLInit)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b088      	sub	sp, #32
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
 8004e58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t unitIntervalx4;
  uint32_t tempIDF;

  /* Check the DSI handle allocation */
  if (hdsi == NULL)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d101      	bne.n	8004e64 <HAL_DSI_Init+0x14>
  {
    return HAL_ERROR;
 8004e60:	2301      	movs	r3, #1
 8004e62:	e109      	b.n	8005078 <HAL_DSI_Init+0x228>
    }
    /* Initialize the low level hardware */
    hdsi->MspInitCallback(hdsi);
  }
#else
  if (hdsi->State == HAL_DSI_STATE_RESET)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	7c5b      	ldrb	r3, [r3, #17]
 8004e68:	b2db      	uxtb	r3, r3
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d102      	bne.n	8004e74 <HAL_DSI_Init+0x24>
  {
    /* Initialize the low level hardware */
    HAL_DSI_MspInit(hdsi);
 8004e6e:	6878      	ldr	r0, [r7, #4]
 8004e70:	f7fc fce6 	bl	8001840 <HAL_DSI_MspInit>
  }
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */

  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2203      	movs	r2, #3
 8004e78:	745a      	strb	r2, [r3, #17]

  /**************** Turn on the regulator and enable the DSI PLL ****************/

  /* Enable the regulator */
  __HAL_DSI_REG_ENABLE(hdsi);
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	613b      	str	r3, [r7, #16]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004e8e:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8004e9a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e9e:	613b      	str	r3, [r7, #16]
 8004ea0:	693b      	ldr	r3, [r7, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004ea2:	f7fe ffd7 	bl	8003e54 <HAL_GetTick>
 8004ea6:	61f8      	str	r0, [r7, #28]

  /* Wait until the regulator is ready */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 8004ea8:	e009      	b.n	8004ebe <HAL_DSI_Init+0x6e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8004eaa:	f7fe ffd3 	bl	8003e54 <HAL_GetTick>
 8004eae:	4602      	mov	r2, r0
 8004eb0:	69fb      	ldr	r3, [r7, #28]
 8004eb2:	1ad3      	subs	r3, r2, r3
 8004eb4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004eb8:	d901      	bls.n	8004ebe <HAL_DSI_Init+0x6e>
    {
      return HAL_TIMEOUT;
 8004eba:	2303      	movs	r3, #3
 8004ebc:	e0dc      	b.n	8005078 <HAL_DSI_Init+0x228>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8004ec6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d0ed      	beq.n	8004eaa <HAL_DSI_Init+0x5a>
    }
  }

  /* Set the PLL division factors */
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681a      	ldr	r2, [r3, #0]
 8004eda:	4b69      	ldr	r3, [pc, #420]	; (8005080 <HAL_DSI_Init+0x230>)
 8004edc:	400b      	ands	r3, r1
 8004ede:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	009a      	lsls	r2, r3, #2
                            ((PLLInit->PLLIDF) << DSI_WRPCR_PLL_IDF_Pos) | \
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	02db      	lsls	r3, r3, #11
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 8004ef6:	431a      	orrs	r2, r3
                            ((PLLInit->PLLODF) << DSI_WRPCR_PLL_ODF_Pos));
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	689b      	ldr	r3, [r3, #8]
 8004efc:	041b      	lsls	r3, r3, #16
                            ((PLLInit->PLLIDF) << DSI_WRPCR_PLL_IDF_Pos) | \
 8004efe:	431a      	orrs	r2, r3
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	430a      	orrs	r2, r1
 8004f06:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430

  /* Enable the DSI PLL */
  __HAL_DSI_PLL_ENABLE(hdsi);
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	60fb      	str	r3, [r7, #12]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f042 0201 	orr.w	r2, r2, #1
 8004f1e:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8004f2a:	f003 0301 	and.w	r3, r3, #1
 8004f2e:	60fb      	str	r3, [r7, #12]
 8004f30:	68fb      	ldr	r3, [r7, #12]

  /* Requires min of 400us delay before reading the PLLLS flag */
  /* 1ms delay is inserted that is the minimum HAL delay granularity */
  HAL_Delay(1);
 8004f32:	2001      	movs	r0, #1
 8004f34:	f7fe ff9a 	bl	8003e6c <HAL_Delay>

  /* Get tick */
  tickstart = HAL_GetTick();
 8004f38:	f7fe ff8c 	bl	8003e54 <HAL_GetTick>
 8004f3c:	61f8      	str	r0, [r7, #28]

  /* Wait for the lock of the PLL */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8004f3e:	e009      	b.n	8004f54 <HAL_DSI_Init+0x104>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8004f40:	f7fe ff88 	bl	8003e54 <HAL_GetTick>
 8004f44:	4602      	mov	r2, r0
 8004f46:	69fb      	ldr	r3, [r7, #28]
 8004f48:	1ad3      	subs	r3, r2, r3
 8004f4a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004f4e:	d901      	bls.n	8004f54 <HAL_DSI_Init+0x104>
    {
      return HAL_TIMEOUT;
 8004f50:	2303      	movs	r3, #3
 8004f52:	e091      	b.n	8005078 <HAL_DSI_Init+0x228>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8004f5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d0ed      	beq.n	8004f40 <HAL_DSI_Init+0xf0>
  }

  /*************************** Set the PHY parameters ***************************/

  /* D-PHY clock and digital enable*/
  hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f042 0206 	orr.w	r2, r2, #6
 8004f74:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Clock lane configuration */
  hdsi->Instance->CLCR &= ~(DSI_CLCR_DPCC | DSI_CLCR_ACR);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f022 0203 	bic.w	r2, r2, #3
 8004f88:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	685b      	ldr	r3, [r3, #4]
 8004f98:	431a      	orrs	r2, r3
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f042 0201 	orr.w	r2, r2, #1
 8004fa2:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Configure the number of active data lanes */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f022 0203 	bic.w	r2, r2, #3
 8004fb6:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	68da      	ldr	r2, [r3, #12]
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	430a      	orrs	r2, r1
 8004fcc:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /************************ Set the DSI clock parameters ************************/

  /* Set the TX escape clock division factor */
  hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	689a      	ldr	r2, [r3, #8]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004fde:	609a      	str	r2, [r3, #8]
  hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	6899      	ldr	r1, [r3, #8]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	689a      	ldr	r2, [r3, #8]
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	430a      	orrs	r2, r1
 8004ff0:	609a      	str	r2, [r3, #8]

  /* Calculate the bit period in high-speed mode in unit of 0.25 ns (UIX4) */
  /* The equation is : UIX4 = IntegerPart( (1000/F_PHY_Mhz) * 4 )          */
  /* Where : F_PHY_Mhz = (NDIV * HSE_Mhz) / (IDF * ODF)                    */
  tempIDF = (PLLInit->PLLIDF > 0U) ? PLLInit->PLLIDF : 1U;
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d002      	beq.n	8005000 <HAL_DSI_Init+0x1b0>
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	e000      	b.n	8005002 <HAL_DSI_Init+0x1b2>
 8005000:	2301      	movs	r3, #1
 8005002:	61bb      	str	r3, [r7, #24]
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8005004:	69bb      	ldr	r3, [r7, #24]
 8005006:	4a1f      	ldr	r2, [pc, #124]	; (8005084 <HAL_DSI_Init+0x234>)
 8005008:	fb03 f202 	mul.w	r2, r3, r2
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	f003 0303 	and.w	r3, r3, #3
 8005014:	409a      	lsls	r2, r3
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f246 11a8 	movw	r1, #25000	; 0x61a8
 800501e:	fb01 f303 	mul.w	r3, r1, r3
 8005022:	fbb2 f3f3 	udiv	r3, r2, r3
 8005026:	617b      	str	r3, [r7, #20]

  /* Set the bit period in high-speed mode */
  hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_UIX4;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8005038:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
  hdsi->Instance->WPCR[0U] |= unitIntervalx4;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	697a      	ldr	r2, [r7, #20]
 800504a:	430a      	orrs	r2, r1
 800504c:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418

  /****************************** Error management *****************************/

  /* Disable all error interrupts and reset the Error Mask */
  hdsi->Instance->IER[0U] = 0U;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	2200      	movs	r2, #0
 8005056:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  hdsi->Instance->IER[1U] = 0U;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	2200      	movs	r2, #0
 8005060:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  hdsi->ErrorMsk = 0U;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2200      	movs	r2, #0
 8005068:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2200      	movs	r2, #0
 800506e:	615a      	str	r2, [r3, #20]

  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_READY;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2201      	movs	r2, #1
 8005074:	745a      	strb	r2, [r3, #17]

  return HAL_OK;
 8005076:	2300      	movs	r3, #0
}
 8005078:	4618      	mov	r0, r3
 800507a:	3720      	adds	r7, #32
 800507c:	46bd      	mov	sp, r7
 800507e:	bd80      	pop	{r7, pc}
 8005080:	fffc8603 	.word	0xfffc8603
 8005084:	003d0900 	.word	0x003d0900

08005088 <HAL_DSI_DeInit>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_DeInit(DSI_HandleTypeDef *hdsi)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b086      	sub	sp, #24
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
  /* Check the DSI handle allocation */
  if (hdsi == NULL)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d101      	bne.n	800509a <HAL_DSI_DeInit+0x12>
  {
    return HAL_ERROR;
 8005096:	2301      	movs	r3, #1
 8005098:	e066      	b.n	8005168 <HAL_DSI_DeInit+0xe0>
  }

  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2203      	movs	r2, #3
 800509e:	745a      	strb	r2, [r3, #17]

  /* Disable the DSI wrapper */
  __HAL_DSI_WRAPPER_DISABLE(hdsi);
 80050a0:	2300      	movs	r3, #0
 80050a2:	617b      	str	r3, [r7, #20]
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f022 0208 	bic.w	r2, r2, #8
 80050b4:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80050c0:	f003 0308 	and.w	r3, r3, #8
 80050c4:	617b      	str	r3, [r7, #20]
 80050c6:	697b      	ldr	r3, [r7, #20]

  /* Disable the DSI host */
  __HAL_DSI_DISABLE(hdsi);
 80050c8:	2300      	movs	r3, #0
 80050ca:	613b      	str	r3, [r7, #16]
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	685a      	ldr	r2, [r3, #4]
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f022 0201 	bic.w	r2, r2, #1
 80050da:	605a      	str	r2, [r3, #4]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	f003 0301 	and.w	r3, r3, #1
 80050e6:	613b      	str	r3, [r7, #16]
 80050e8:	693b      	ldr	r3, [r7, #16]

  /* D-PHY clock and digital disable */
  hdsi->Instance->PCTLR &= ~(DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f022 0206 	bic.w	r2, r2, #6
 80050fa:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Turn off the DSI PLL */
  __HAL_DSI_PLL_DISABLE(hdsi);
 80050fe:	2300      	movs	r3, #0
 8005100:	60fb      	str	r3, [r7, #12]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f022 0201 	bic.w	r2, r2, #1
 8005112:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 800511e:	f003 0301 	and.w	r3, r3, #1
 8005122:	60fb      	str	r3, [r7, #12]
 8005124:	68fb      	ldr	r3, [r7, #12]

  /* Disable the regulator */
  __HAL_DSI_REG_DISABLE(hdsi);
 8005126:	2300      	movs	r3, #0
 8005128:	60bb      	str	r3, [r7, #8]
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800513a:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8005146:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800514a:	60bb      	str	r3, [r7, #8]
 800514c:	68bb      	ldr	r3, [r7, #8]
  }
  /* DeInit the low level hardware */
  hdsi->MspDeInitCallback(hdsi);
#else
  /* DeInit the low level hardware */
  HAL_DSI_MspDeInit(hdsi);
 800514e:	6878      	ldr	r0, [r7, #4]
 8005150:	f7fc fbc2 	bl	80018d8 <HAL_DSI_MspDeInit>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */

  /* Initialize the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2200      	movs	r2, #0
 8005158:	615a      	str	r2, [r3, #20]

  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_RESET;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2200      	movs	r2, #0
 800515e:	745a      	strb	r2, [r3, #17]

  /* Release Lock */
  __HAL_UNLOCK(hdsi);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2200      	movs	r2, #0
 8005164:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8005166:	2300      	movs	r3, #0
}
 8005168:	4618      	mov	r0, r3
 800516a:	3718      	adds	r7, #24
 800516c:	46bd      	mov	sp, r7
 800516e:	bd80      	pop	{r7, pc}

08005170 <HAL_DSI_IRQHandler>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
void HAL_DSI_IRQHandler(DSI_HandleTypeDef *hdsi)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b084      	sub	sp, #16
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
  uint32_t ErrorStatus0;
  uint32_t ErrorStatus1;

  /* Tearing Effect Interrupt management ***************************************/
  if (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_TE) != 0U)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8005180:	f003 0301 	and.w	r3, r3, #1
 8005184:	2b00      	cmp	r3, #0
 8005186:	d00f      	beq.n	80051a8 <HAL_DSI_IRQHandler+0x38>
  {
    if (__HAL_DSI_GET_IT_SOURCE(hdsi, DSI_IT_TE) != 0U)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8005190:	f003 0301 	and.w	r3, r3, #1
 8005194:	2b00      	cmp	r3, #0
 8005196:	d007      	beq.n	80051a8 <HAL_DSI_IRQHandler+0x38>
    {
      /* Clear the Tearing Effect Interrupt Flag */
      __HAL_DSI_CLEAR_FLAG(hdsi, DSI_FLAG_TE);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	2201      	movs	r2, #1
 800519e:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
#if (USE_HAL_DSI_REGISTER_CALLBACKS == 1)
      /*Call registered Tearing Effect callback */
      hdsi->TearingEffectCallback(hdsi);
#else
      /*Call legacy Tearing Effect callback*/
      HAL_DSI_TearingEffectCallback(hdsi);
 80051a2:	6878      	ldr	r0, [r7, #4]
 80051a4:	f000 f8ad 	bl	8005302 <HAL_DSI_TearingEffectCallback>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
    }
  }

  /* End of Refresh Interrupt management ***************************************/
  if (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_ER) != 0U)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 80051b0:	f003 0302 	and.w	r3, r3, #2
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d00f      	beq.n	80051d8 <HAL_DSI_IRQHandler+0x68>
  {
    if (__HAL_DSI_GET_IT_SOURCE(hdsi, DSI_IT_ER) != 0U)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 80051c0:	f003 0302 	and.w	r3, r3, #2
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d007      	beq.n	80051d8 <HAL_DSI_IRQHandler+0x68>
    {
      /* Clear the End of Refresh Interrupt Flag */
      __HAL_DSI_CLEAR_FLAG(hdsi, DSI_FLAG_ER);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	2202      	movs	r2, #2
 80051ce:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
#if (USE_HAL_DSI_REGISTER_CALLBACKS == 1)
      /*Call registered End of refresh callback */
      hdsi->EndOfRefreshCallback(hdsi);
#else
      /*Call Legacy End of refresh callback */
      HAL_DSI_EndOfRefreshCallback(hdsi);
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	f000 f89f 	bl	8005316 <HAL_DSI_EndOfRefreshCallback>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
    }
  }

  /* Error Interrupts management ***********************************************/
  if (hdsi->ErrorMsk != 0U)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	699b      	ldr	r3, [r3, #24]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	f000 808c 	beq.w	80052fa <HAL_DSI_IRQHandler+0x18a>
  {
    ErrorStatus0 = hdsi->Instance->ISR[0U];
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80051ea:	60fb      	str	r3, [r7, #12]
    ErrorStatus0 &= hdsi->Instance->IER[0U];
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80051f4:	68fa      	ldr	r2, [r7, #12]
 80051f6:	4013      	ands	r3, r2
 80051f8:	60fb      	str	r3, [r7, #12]
    ErrorStatus1 = hdsi->Instance->ISR[1U];
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005202:	60bb      	str	r3, [r7, #8]
    ErrorStatus1 &= hdsi->Instance->IER[1U];
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 800520c:	68ba      	ldr	r2, [r7, #8]
 800520e:	4013      	ands	r3, r2
 8005210:	60bb      	str	r3, [r7, #8]

    if ((ErrorStatus0 & DSI_ERROR_ACK_MASK) != 0U)
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	b29b      	uxth	r3, r3
 8005216:	2b00      	cmp	r3, #0
 8005218:	d005      	beq.n	8005226 <HAL_DSI_IRQHandler+0xb6>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_ACK;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	695b      	ldr	r3, [r3, #20]
 800521e:	f043 0201 	orr.w	r2, r3, #1
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus0 & DSI_ERROR_PHY_MASK) != 0U)
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800522c:	2b00      	cmp	r3, #0
 800522e:	d005      	beq.n	800523c <HAL_DSI_IRQHandler+0xcc>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_PHY;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	695b      	ldr	r3, [r3, #20]
 8005234:	f043 0202 	orr.w	r2, r3, #2
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_TX_MASK) != 0U)
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	f003 0301 	and.w	r3, r3, #1
 8005242:	2b00      	cmp	r3, #0
 8005244:	d005      	beq.n	8005252 <HAL_DSI_IRQHandler+0xe2>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_TX;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	695b      	ldr	r3, [r3, #20]
 800524a:	f043 0204 	orr.w	r2, r3, #4
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_RX_MASK) != 0U)
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	f003 0302 	and.w	r3, r3, #2
 8005258:	2b00      	cmp	r3, #0
 800525a:	d005      	beq.n	8005268 <HAL_DSI_IRQHandler+0xf8>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_RX;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	695b      	ldr	r3, [r3, #20]
 8005260:	f043 0208 	orr.w	r2, r3, #8
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_ECC_MASK) != 0U)
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	f003 030c 	and.w	r3, r3, #12
 800526e:	2b00      	cmp	r3, #0
 8005270:	d005      	beq.n	800527e <HAL_DSI_IRQHandler+0x10e>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_ECC;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	695b      	ldr	r3, [r3, #20]
 8005276:	f043 0210 	orr.w	r2, r3, #16
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_CRC_MASK) != 0U)
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	f003 0310 	and.w	r3, r3, #16
 8005284:	2b00      	cmp	r3, #0
 8005286:	d005      	beq.n	8005294 <HAL_DSI_IRQHandler+0x124>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_CRC;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	695b      	ldr	r3, [r3, #20]
 800528c:	f043 0220 	orr.w	r2, r3, #32
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_PSE_MASK) != 0U)
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	f003 0320 	and.w	r3, r3, #32
 800529a:	2b00      	cmp	r3, #0
 800529c:	d005      	beq.n	80052aa <HAL_DSI_IRQHandler+0x13a>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_PSE;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	695b      	ldr	r3, [r3, #20]
 80052a2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_EOT_MASK) != 0U)
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d005      	beq.n	80052c0 <HAL_DSI_IRQHandler+0x150>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_EOT;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	695b      	ldr	r3, [r3, #20]
 80052b8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_OVF_MASK) != 0U)
 80052c0:	68bb      	ldr	r3, [r7, #8]
 80052c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d005      	beq.n	80052d6 <HAL_DSI_IRQHandler+0x166>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_OVF;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	695b      	ldr	r3, [r3, #20]
 80052ce:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_GEN_MASK) != 0U)
 80052d6:	68bb      	ldr	r3, [r7, #8]
 80052d8:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d005      	beq.n	80052ec <HAL_DSI_IRQHandler+0x17c>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_GEN;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	695b      	ldr	r3, [r3, #20]
 80052e4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	615a      	str	r2, [r3, #20]
    }

    /* Check only selected errors */
    if (hdsi->ErrorCode != HAL_DSI_ERROR_NONE)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	695b      	ldr	r3, [r3, #20]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d002      	beq.n	80052fa <HAL_DSI_IRQHandler+0x18a>
#if (USE_HAL_DSI_REGISTER_CALLBACKS == 1)
      /*Call registered Error callback */
      hdsi->ErrorCallback(hdsi);
#else
      /*Call Legacy Error callback */
      HAL_DSI_ErrorCallback(hdsi);
 80052f4:	6878      	ldr	r0, [r7, #4]
 80052f6:	f000 f818 	bl	800532a <HAL_DSI_ErrorCallback>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
    }
  }
}
 80052fa:	bf00      	nop
 80052fc:	3710      	adds	r7, #16
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd80      	pop	{r7, pc}

08005302 <HAL_DSI_TearingEffectCallback>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_TearingEffectCallback(DSI_HandleTypeDef *hdsi)
{
 8005302:	b480      	push	{r7}
 8005304:	b083      	sub	sp, #12
 8005306:	af00      	add	r7, sp, #0
 8005308:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_TearingEffectCallback could be implemented in the user file
   */
}
 800530a:	bf00      	nop
 800530c:	370c      	adds	r7, #12
 800530e:	46bd      	mov	sp, r7
 8005310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005314:	4770      	bx	lr

08005316 <HAL_DSI_EndOfRefreshCallback>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_EndOfRefreshCallback(DSI_HandleTypeDef *hdsi)
{
 8005316:	b480      	push	{r7}
 8005318:	b083      	sub	sp, #12
 800531a:	af00      	add	r7, sp, #0
 800531c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_EndOfRefreshCallback could be implemented in the user file
   */
}
 800531e:	bf00      	nop
 8005320:	370c      	adds	r7, #12
 8005322:	46bd      	mov	sp, r7
 8005324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005328:	4770      	bx	lr

0800532a <HAL_DSI_ErrorCallback>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_ErrorCallback(DSI_HandleTypeDef *hdsi)
{
 800532a:	b480      	push	{r7}
 800532c:	b083      	sub	sp, #12
 800532e:	af00      	add	r7, sp, #0
 8005330:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_ErrorCallback could be implemented in the user file
   */
}
 8005332:	bf00      	nop
 8005334:	370c      	adds	r7, #12
 8005336:	46bd      	mov	sp, r7
 8005338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533c:	4770      	bx	lr
	...

08005340 <HAL_DSI_ConfigVideoMode>:
  * @param  VidCfg pointer to a DSI_VidCfgTypeDef structure that contains
  *                the DSI video mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigVideoMode(DSI_HandleTypeDef *hdsi, DSI_VidCfgTypeDef *VidCfg)
{
 8005340:	b480      	push	{r7}
 8005342:	b083      	sub	sp, #12
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
 8005348:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	7c1b      	ldrb	r3, [r3, #16]
 800534e:	2b01      	cmp	r3, #1
 8005350:	d101      	bne.n	8005356 <HAL_DSI_ConfigVideoMode+0x16>
 8005352:	2302      	movs	r3, #2
 8005354:	e1ee      	b.n	8005734 <HAL_DSI_ConfigVideoMode+0x3f4>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2201      	movs	r2, #1
 800535a:	741a      	strb	r2, [r3, #16]
  {
    assert_param(IS_DSI_LOOSELY_PACKED(VidCfg->LooselyPacked));
  }

  /* Select video mode by resetting CMDM and DSIM bits */
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f022 0201 	bic.w	r2, r2, #1
 800536a:	635a      	str	r2, [r3, #52]	; 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f022 0201 	bic.w	r2, r2, #1
 800537c:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Configure the video mode transmission type */
  hdsi->Instance->VMCR &= ~DSI_VMCR_VMT;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f022 0203 	bic.w	r2, r2, #3
 800538e:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->Mode;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	68da      	ldr	r2, [r3, #12]
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	430a      	orrs	r2, r1
 80053a0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Configure the video packet size */
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	4b8b      	ldr	r3, [pc, #556]	; (80055dc <HAL_DSI_ConfigVideoMode+0x29c>)
 80053ae:	400b      	ands	r3, r1
 80053b0:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	691a      	ldr	r2, [r3, #16]
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	430a      	orrs	r2, r1
 80053c2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the chunks number to be transmitted through the DSI link */
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681a      	ldr	r2, [r3, #0]
 80053ce:	4b84      	ldr	r3, [pc, #528]	; (80055e0 <HAL_DSI_ConfigVideoMode+0x2a0>)
 80053d0:	400b      	ands	r3, r1
 80053d2:	6413      	str	r3, [r2, #64]	; 0x40
  hdsi->Instance->VCCR |= VidCfg->NumberOfChunks;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	695a      	ldr	r2, [r3, #20]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	430a      	orrs	r2, r1
 80053e4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the size of the null packet */
  hdsi->Instance->VNPCR &= ~DSI_VNPCR_NPSIZE;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681a      	ldr	r2, [r3, #0]
 80053f0:	4b7b      	ldr	r3, [pc, #492]	; (80055e0 <HAL_DSI_ConfigVideoMode+0x2a0>)
 80053f2:	400b      	ands	r3, r1
 80053f4:	6453      	str	r3, [r2, #68]	; 0x44
  hdsi->Instance->VNPCR |= VidCfg->NullPacketSize;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	699a      	ldr	r2, [r3, #24]
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	430a      	orrs	r2, r1
 8005406:	645a      	str	r2, [r3, #68]	; 0x44

  /* Select the virtual channel for the LTDC interface traffic */
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	68da      	ldr	r2, [r3, #12]
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f022 0203 	bic.w	r2, r2, #3
 8005416:	60da      	str	r2, [r3, #12]
  hdsi->Instance->LVCIDR |= VidCfg->VirtualChannelID;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	68d9      	ldr	r1, [r3, #12]
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	681a      	ldr	r2, [r3, #0]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	430a      	orrs	r2, r1
 8005428:	60da      	str	r2, [r3, #12]

  /* Configure the polarity of control signals */
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	695a      	ldr	r2, [r3, #20]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f022 0207 	bic.w	r2, r2, #7
 8005438:	615a      	str	r2, [r3, #20]
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	6959      	ldr	r1, [r3, #20]
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	6a1b      	ldr	r3, [r3, #32]
 8005448:	431a      	orrs	r2, r3
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	69db      	ldr	r3, [r3, #28]
 800544e:	431a      	orrs	r2, r3
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	430a      	orrs	r2, r1
 8005456:	615a      	str	r2, [r3, #20]

  /* Select the color coding for the host */
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	691a      	ldr	r2, [r3, #16]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f022 020f 	bic.w	r2, r2, #15
 8005466:	611a      	str	r2, [r3, #16]
  hdsi->Instance->LCOLCR |= VidCfg->ColorCoding;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	6919      	ldr	r1, [r3, #16]
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	685a      	ldr	r2, [r3, #4]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	430a      	orrs	r2, r1
 8005478:	611a      	str	r2, [r3, #16]

  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f022 020e 	bic.w	r2, r2, #14
 800548a:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= ((VidCfg->ColorCoding) << 1U);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f8d3 1400 	ldr.w	r1, [r3, #1024]	; 0x400
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	005a      	lsls	r2, r3, #1
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	430a      	orrs	r2, r1
 80054a2:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Enable/disable the loosely packed variant to 18-bit configuration */
  if (VidCfg->ColorCoding == DSI_RGB666)
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	685b      	ldr	r3, [r3, #4]
 80054aa:	2b03      	cmp	r3, #3
 80054ac:	d110      	bne.n	80054d0 <HAL_DSI_ConfigVideoMode+0x190>
  {
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	691a      	ldr	r2, [r3, #16]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80054bc:	611a      	str	r2, [r3, #16]
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	6919      	ldr	r1, [r3, #16]
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	689a      	ldr	r2, [r3, #8]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	430a      	orrs	r2, r1
 80054ce:	611a      	str	r2, [r3, #16]
  }

  /* Set the Horizontal Synchronization Active (HSA) in lane byte clock cycles */
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	6c99      	ldr	r1, [r3, #72]	; 0x48
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	4b42      	ldr	r3, [pc, #264]	; (80055e4 <HAL_DSI_ConfigVideoMode+0x2a4>)
 80054dc:	400b      	ands	r3, r1
 80054de:	6493      	str	r3, [r2, #72]	; 0x48
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	6c99      	ldr	r1, [r3, #72]	; 0x48
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	430a      	orrs	r2, r1
 80054f0:	649a      	str	r2, [r3, #72]	; 0x48

  /* Set the Horizontal Back Porch (HBP) in lane byte clock cycles */
  hdsi->Instance->VHBPCR &= ~DSI_VHBPCR_HBP;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681a      	ldr	r2, [r3, #0]
 80054fc:	4b39      	ldr	r3, [pc, #228]	; (80055e4 <HAL_DSI_ConfigVideoMode+0x2a4>)
 80054fe:	400b      	ands	r3, r1
 8005500:	64d3      	str	r3, [r2, #76]	; 0x4c
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	430a      	orrs	r2, r1
 8005512:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the total line time (HLINE=HSA+HBP+HACT+HFP) in lane byte clock cycles */
  hdsi->Instance->VLCR &= ~DSI_VLCR_HLINE;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681a      	ldr	r2, [r3, #0]
 800551e:	4b32      	ldr	r3, [pc, #200]	; (80055e8 <HAL_DSI_ConfigVideoMode+0x2a8>)
 8005520:	400b      	ands	r3, r1
 8005522:	6513      	str	r3, [r2, #80]	; 0x50
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	430a      	orrs	r2, r1
 8005534:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Vertical Synchronization Active (VSA) */
  hdsi->Instance->VVSACR &= ~DSI_VVSACR_VSA;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	4b2a      	ldr	r3, [pc, #168]	; (80055ec <HAL_DSI_ConfigVideoMode+0x2ac>)
 8005542:	400b      	ands	r3, r1
 8005544:	6553      	str	r3, [r2, #84]	; 0x54
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	430a      	orrs	r2, r1
 8005556:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Vertical Back Porch (VBP)*/
  hdsi->Instance->VVBPCR &= ~DSI_VVBPCR_VBP;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	6d99      	ldr	r1, [r3, #88]	; 0x58
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681a      	ldr	r2, [r3, #0]
 8005562:	4b22      	ldr	r3, [pc, #136]	; (80055ec <HAL_DSI_ConfigVideoMode+0x2ac>)
 8005564:	400b      	ands	r3, r1
 8005566:	6593      	str	r3, [r2, #88]	; 0x58
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	6d99      	ldr	r1, [r3, #88]	; 0x58
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	430a      	orrs	r2, r1
 8005578:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the Vertical Front Porch (VFP)*/
  hdsi->Instance->VVFPCR &= ~DSI_VVFPCR_VFP;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681a      	ldr	r2, [r3, #0]
 8005584:	4b19      	ldr	r3, [pc, #100]	; (80055ec <HAL_DSI_ConfigVideoMode+0x2ac>)
 8005586:	400b      	ands	r3, r1
 8005588:	65d3      	str	r3, [r2, #92]	; 0x5c
  hdsi->Instance->VVFPCR |= VidCfg->VerticalFrontPorch;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	430a      	orrs	r2, r1
 800559a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set the Vertical Active period*/
  hdsi->Instance->VVACR &= ~DSI_VVACR_VA;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	6e19      	ldr	r1, [r3, #96]	; 0x60
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681a      	ldr	r2, [r3, #0]
 80055a6:	4b0d      	ldr	r3, [pc, #52]	; (80055dc <HAL_DSI_ConfigVideoMode+0x29c>)
 80055a8:	400b      	ands	r3, r1
 80055aa:	6613      	str	r3, [r2, #96]	; 0x60
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	6e19      	ldr	r1, [r3, #96]	; 0x60
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	430a      	orrs	r2, r1
 80055bc:	661a      	str	r2, [r3, #96]	; 0x60

  /* Configure the command transmission mode */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPCE;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80055cc:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80055d8:	e00a      	b.n	80055f0 <HAL_DSI_ConfigVideoMode+0x2b0>
 80055da:	bf00      	nop
 80055dc:	ffffc000 	.word	0xffffc000
 80055e0:	ffffe000 	.word	0xffffe000
 80055e4:	fffff000 	.word	0xfffff000
 80055e8:	ffff8000 	.word	0xffff8000
 80055ec:	fffffc00 	.word	0xfffffc00
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	430a      	orrs	r2, r1
 80055f6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Low power largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_LPSIZE;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	699a      	ldr	r2, [r3, #24]
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 8005606:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize) << 16U);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	6999      	ldr	r1, [r3, #24]
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005612:	041a      	lsls	r2, r3, #16
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	430a      	orrs	r2, r1
 800561a:	619a      	str	r2, [r3, #24]

  /* Low power VACT largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_VLPSIZE;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	699a      	ldr	r2, [r3, #24]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800562a:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	6999      	ldr	r1, [r3, #24]
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	430a      	orrs	r2, r1
 800563c:	619a      	str	r2, [r3, #24]

  /* Enable LP transition in HFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHFPE;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800564c:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	430a      	orrs	r2, r1
 800565e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in HBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHBPE;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800566e:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalBackPorchEnable;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	430a      	orrs	r2, r1
 8005680:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VACT period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVAE;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005690:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalActiveEnable;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	430a      	orrs	r2, r1
 80056a2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056b2:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	430a      	orrs	r2, r1
 80056c4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVBPE;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80056d4:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalBackPorchEnable;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	430a      	orrs	r2, r1
 80056e6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in vertical sync period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVSAE;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80056f6:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalSyncActiveEnable;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	430a      	orrs	r2, r1
 8005708:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the request for an acknowledge response at the end of a frame */
  hdsi->Instance->VMCR &= ~DSI_VMCR_FBTAAE;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005718:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	430a      	orrs	r2, r1
 800572a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2200      	movs	r2, #0
 8005730:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8005732:	2300      	movs	r3, #0
}
 8005734:	4618      	mov	r0, r3
 8005736:	370c      	adds	r7, #12
 8005738:	46bd      	mov	sp, r7
 800573a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573e:	4770      	bx	lr

08005740 <HAL_DSI_Start>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Start(DSI_HandleTypeDef *hdsi)
{
 8005740:	b480      	push	{r7}
 8005742:	b085      	sub	sp, #20
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	7c1b      	ldrb	r3, [r3, #16]
 800574c:	2b01      	cmp	r3, #1
 800574e:	d101      	bne.n	8005754 <HAL_DSI_Start+0x14>
 8005750:	2302      	movs	r3, #2
 8005752:	e02b      	b.n	80057ac <HAL_DSI_Start+0x6c>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2201      	movs	r2, #1
 8005758:	741a      	strb	r2, [r3, #16]

  /* Enable the DSI host */
  __HAL_DSI_ENABLE(hdsi);
 800575a:	2300      	movs	r3, #0
 800575c:	60fb      	str	r3, [r7, #12]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	685a      	ldr	r2, [r3, #4]
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f042 0201 	orr.w	r2, r2, #1
 800576c:	605a      	str	r2, [r3, #4]
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	f003 0301 	and.w	r3, r3, #1
 8005778:	60fb      	str	r3, [r7, #12]
 800577a:	68fb      	ldr	r3, [r7, #12]

  /* Enable the DSI wrapper */
  __HAL_DSI_WRAPPER_ENABLE(hdsi);
 800577c:	2300      	movs	r3, #0
 800577e:	60bb      	str	r3, [r7, #8]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f042 0208 	orr.w	r2, r2, #8
 8005790:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800579c:	f003 0308 	and.w	r3, r3, #8
 80057a0:	60bb      	str	r3, [r7, #8]
 80057a2:	68bb      	ldr	r3, [r7, #8]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2200      	movs	r2, #0
 80057a8:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80057aa:	2300      	movs	r3, #0
}
 80057ac:	4618      	mov	r0, r3
 80057ae:	3714      	adds	r7, #20
 80057b0:	46bd      	mov	sp, r7
 80057b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b6:	4770      	bx	lr

080057b8 <HAL_DSI_ShortWrite>:
HAL_StatusTypeDef HAL_DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                     uint32_t ChannelID,
                                     uint32_t Mode,
                                     uint32_t Param1,
                                     uint32_t Param2)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b088      	sub	sp, #32
 80057bc:	af02      	add	r7, sp, #8
 80057be:	60f8      	str	r0, [r7, #12]
 80057c0:	60b9      	str	r1, [r7, #8]
 80057c2:	607a      	str	r2, [r7, #4]
 80057c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  /* Check the parameters */
  assert_param(IS_DSI_SHORT_WRITE_PACKET_TYPE(Mode));

  /* Process locked */
  __HAL_LOCK(hdsi);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	7c1b      	ldrb	r3, [r3, #16]
 80057ca:	2b01      	cmp	r3, #1
 80057cc:	d101      	bne.n	80057d2 <HAL_DSI_ShortWrite+0x1a>
 80057ce:	2302      	movs	r3, #2
 80057d0:	e010      	b.n	80057f4 <HAL_DSI_ShortWrite+0x3c>
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2201      	movs	r2, #1
 80057d6:	741a      	strb	r2, [r3, #16]

  status = DSI_ShortWrite(hdsi, ChannelID, Mode, Param1, Param2);
 80057d8:	6a3b      	ldr	r3, [r7, #32]
 80057da:	9300      	str	r3, [sp, #0]
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	687a      	ldr	r2, [r7, #4]
 80057e0:	68b9      	ldr	r1, [r7, #8]
 80057e2:	68f8      	ldr	r0, [r7, #12]
 80057e4:	f7ff fb05 	bl	8004df2 <DSI_ShortWrite>
 80057e8:	4603      	mov	r3, r0
 80057ea:	75fb      	strb	r3, [r7, #23]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2200      	movs	r2, #0
 80057f0:	741a      	strb	r2, [r3, #16]

  return status;
 80057f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80057f4:	4618      	mov	r0, r3
 80057f6:	3718      	adds	r7, #24
 80057f8:	46bd      	mov	sp, r7
 80057fa:	bd80      	pop	{r7, pc}

080057fc <HAL_DSI_LongWrite>:
                                    uint32_t ChannelID,
                                    uint32_t Mode,
                                    uint32_t NbParams,
                                    uint32_t Param1,
                                    uint8_t *ParametersTable)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b08c      	sub	sp, #48	; 0x30
 8005800:	af02      	add	r7, sp, #8
 8005802:	60f8      	str	r0, [r7, #12]
 8005804:	60b9      	str	r1, [r7, #8]
 8005806:	607a      	str	r2, [r7, #4]
 8005808:	603b      	str	r3, [r7, #0]
  uint32_t uicounter;
  uint32_t nbBytes;
  uint32_t count;
  uint32_t tickstart;
  uint32_t fifoword;
  uint8_t *pparams = ParametersTable;
 800580a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800580c:	61bb      	str	r3, [r7, #24]

  /* Process locked */
  __HAL_LOCK(hdsi);
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	7c1b      	ldrb	r3, [r3, #16]
 8005812:	2b01      	cmp	r3, #1
 8005814:	d101      	bne.n	800581a <HAL_DSI_LongWrite+0x1e>
 8005816:	2302      	movs	r3, #2
 8005818:	e084      	b.n	8005924 <HAL_DSI_LongWrite+0x128>
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	2201      	movs	r2, #1
 800581e:	741a      	strb	r2, [r3, #16]

  /* Check the parameters */
  assert_param(IS_DSI_LONG_WRITE_PACKET_TYPE(Mode));

  /* Get tick */
  tickstart = HAL_GetTick();
 8005820:	f7fe fb18 	bl	8003e54 <HAL_GetTick>
 8005824:	6178      	str	r0, [r7, #20]

  /* Wait for Command FIFO Empty */
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8005826:	e00c      	b.n	8005842 <HAL_DSI_LongWrite+0x46>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8005828:	f7fe fb14 	bl	8003e54 <HAL_GetTick>
 800582c:	4602      	mov	r2, r0
 800582e:	697b      	ldr	r3, [r7, #20]
 8005830:	1ad3      	subs	r3, r2, r3
 8005832:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005836:	d904      	bls.n	8005842 <HAL_DSI_LongWrite+0x46>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hdsi);
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	2200      	movs	r2, #0
 800583c:	741a      	strb	r2, [r3, #16]

      return HAL_TIMEOUT;
 800583e:	2303      	movs	r3, #3
 8005840:	e070      	b.n	8005924 <HAL_DSI_LongWrite+0x128>
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005848:	f003 0301 	and.w	r3, r3, #1
 800584c:	2b00      	cmp	r3, #0
 800584e:	d0eb      	beq.n	8005828 <HAL_DSI_LongWrite+0x2c>
    }
  }

  /* Set the DCS code on payload byte 1, and the other parameters on the write FIFO command*/
  fifoword = Param1;
 8005850:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005852:	61fb      	str	r3, [r7, #28]
  nbBytes = (NbParams < 3U) ? NbParams : 3U;
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	2b03      	cmp	r3, #3
 8005858:	bf28      	it	cs
 800585a:	2303      	movcs	r3, #3
 800585c:	613b      	str	r3, [r7, #16]

  for (count = 0U; count < nbBytes; count++)
 800585e:	2300      	movs	r3, #0
 8005860:	623b      	str	r3, [r7, #32]
 8005862:	e00f      	b.n	8005884 <HAL_DSI_LongWrite+0x88>
  {
    fifoword |= (((uint32_t)(*(pparams + count))) << (8U + (8U * count)));
 8005864:	69ba      	ldr	r2, [r7, #24]
 8005866:	6a3b      	ldr	r3, [r7, #32]
 8005868:	4413      	add	r3, r2
 800586a:	781b      	ldrb	r3, [r3, #0]
 800586c:	461a      	mov	r2, r3
 800586e:	6a3b      	ldr	r3, [r7, #32]
 8005870:	3301      	adds	r3, #1
 8005872:	00db      	lsls	r3, r3, #3
 8005874:	fa02 f303 	lsl.w	r3, r2, r3
 8005878:	69fa      	ldr	r2, [r7, #28]
 800587a:	4313      	orrs	r3, r2
 800587c:	61fb      	str	r3, [r7, #28]
  for (count = 0U; count < nbBytes; count++)
 800587e:	6a3b      	ldr	r3, [r7, #32]
 8005880:	3301      	adds	r3, #1
 8005882:	623b      	str	r3, [r7, #32]
 8005884:	6a3a      	ldr	r2, [r7, #32]
 8005886:	693b      	ldr	r3, [r7, #16]
 8005888:	429a      	cmp	r2, r3
 800588a:	d3eb      	bcc.n	8005864 <HAL_DSI_LongWrite+0x68>
  }
  hdsi->Instance->GPDR = fifoword;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	69fa      	ldr	r2, [r7, #28]
 8005892:	671a      	str	r2, [r3, #112]	; 0x70

  uicounter = NbParams - nbBytes;
 8005894:	683a      	ldr	r2, [r7, #0]
 8005896:	693b      	ldr	r3, [r7, #16]
 8005898:	1ad3      	subs	r3, r2, r3
 800589a:	627b      	str	r3, [r7, #36]	; 0x24
  pparams += nbBytes;
 800589c:	69ba      	ldr	r2, [r7, #24]
 800589e:	693b      	ldr	r3, [r7, #16]
 80058a0:	4413      	add	r3, r2
 80058a2:	61bb      	str	r3, [r7, #24]
  /* Set the Next parameters on the write FIFO command*/
  while (uicounter != 0U)
 80058a4:	e028      	b.n	80058f8 <HAL_DSI_LongWrite+0xfc>
  {
    nbBytes = (uicounter < 4U) ? uicounter : 4U;
 80058a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a8:	2b04      	cmp	r3, #4
 80058aa:	bf28      	it	cs
 80058ac:	2304      	movcs	r3, #4
 80058ae:	613b      	str	r3, [r7, #16]
    fifoword = 0U;
 80058b0:	2300      	movs	r3, #0
 80058b2:	61fb      	str	r3, [r7, #28]
    for (count = 0U; count < nbBytes; count++)
 80058b4:	2300      	movs	r3, #0
 80058b6:	623b      	str	r3, [r7, #32]
 80058b8:	e00e      	b.n	80058d8 <HAL_DSI_LongWrite+0xdc>
    {
      fifoword |= (((uint32_t)(*(pparams + count))) << (8U * count));
 80058ba:	69ba      	ldr	r2, [r7, #24]
 80058bc:	6a3b      	ldr	r3, [r7, #32]
 80058be:	4413      	add	r3, r2
 80058c0:	781b      	ldrb	r3, [r3, #0]
 80058c2:	461a      	mov	r2, r3
 80058c4:	6a3b      	ldr	r3, [r7, #32]
 80058c6:	00db      	lsls	r3, r3, #3
 80058c8:	fa02 f303 	lsl.w	r3, r2, r3
 80058cc:	69fa      	ldr	r2, [r7, #28]
 80058ce:	4313      	orrs	r3, r2
 80058d0:	61fb      	str	r3, [r7, #28]
    for (count = 0U; count < nbBytes; count++)
 80058d2:	6a3b      	ldr	r3, [r7, #32]
 80058d4:	3301      	adds	r3, #1
 80058d6:	623b      	str	r3, [r7, #32]
 80058d8:	6a3a      	ldr	r2, [r7, #32]
 80058da:	693b      	ldr	r3, [r7, #16]
 80058dc:	429a      	cmp	r2, r3
 80058de:	d3ec      	bcc.n	80058ba <HAL_DSI_LongWrite+0xbe>
    }
    hdsi->Instance->GPDR = fifoword;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	69fa      	ldr	r2, [r7, #28]
 80058e6:	671a      	str	r2, [r3, #112]	; 0x70

    uicounter -= nbBytes;
 80058e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058ea:	693b      	ldr	r3, [r7, #16]
 80058ec:	1ad3      	subs	r3, r2, r3
 80058ee:	627b      	str	r3, [r7, #36]	; 0x24
    pparams += nbBytes;
 80058f0:	69ba      	ldr	r2, [r7, #24]
 80058f2:	693b      	ldr	r3, [r7, #16]
 80058f4:	4413      	add	r3, r2
 80058f6:	61bb      	str	r3, [r7, #24]
  while (uicounter != 0U)
 80058f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d1d3      	bne.n	80058a6 <HAL_DSI_LongWrite+0xaa>
  }

  /* Configure the packet to send a long DCS command */
  DSI_ConfigPacketHeader(hdsi->Instance,
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	6818      	ldr	r0, [r3, #0]
                         ChannelID,
                         Mode,
                         ((NbParams + 1U) & 0x00FFU),
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	3301      	adds	r3, #1
  DSI_ConfigPacketHeader(hdsi->Instance,
 8005906:	b2da      	uxtb	r2, r3
                         (((NbParams + 1U) & 0xFF00U) >> 8U));
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	3301      	adds	r3, #1
 800590c:	0a1b      	lsrs	r3, r3, #8
  DSI_ConfigPacketHeader(hdsi->Instance,
 800590e:	b2db      	uxtb	r3, r3
 8005910:	9300      	str	r3, [sp, #0]
 8005912:	4613      	mov	r3, r2
 8005914:	687a      	ldr	r2, [r7, #4]
 8005916:	68b9      	ldr	r1, [r7, #8]
 8005918:	f7ff fa52 	bl	8004dc0 <DSI_ConfigPacketHeader>

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	2200      	movs	r2, #0
 8005920:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8005922:	2300      	movs	r3, #0
}
 8005924:	4618      	mov	r0, r3
 8005926:	3728      	adds	r7, #40	; 0x28
 8005928:	46bd      	mov	sp, r7
 800592a:	bd80      	pop	{r7, pc}

0800592c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800592c:	b480      	push	{r7}
 800592e:	b089      	sub	sp, #36	; 0x24
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
 8005934:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8005936:	2300      	movs	r3, #0
 8005938:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800593a:	2300      	movs	r3, #0
 800593c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800593e:	2300      	movs	r3, #0
 8005940:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8005942:	2300      	movs	r3, #0
 8005944:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8005946:	2300      	movs	r3, #0
 8005948:	61fb      	str	r3, [r7, #28]
 800594a:	e175      	b.n	8005c38 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800594c:	2201      	movs	r2, #1
 800594e:	69fb      	ldr	r3, [r7, #28]
 8005950:	fa02 f303 	lsl.w	r3, r2, r3
 8005954:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	697a      	ldr	r2, [r7, #20]
 800595c:	4013      	ands	r3, r2
 800595e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005960:	693a      	ldr	r2, [r7, #16]
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	429a      	cmp	r2, r3
 8005966:	f040 8164 	bne.w	8005c32 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	685b      	ldr	r3, [r3, #4]
 800596e:	f003 0303 	and.w	r3, r3, #3
 8005972:	2b01      	cmp	r3, #1
 8005974:	d005      	beq.n	8005982 <HAL_GPIO_Init+0x56>
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	f003 0303 	and.w	r3, r3, #3
 800597e:	2b02      	cmp	r3, #2
 8005980:	d130      	bne.n	80059e4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	689b      	ldr	r3, [r3, #8]
 8005986:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005988:	69fb      	ldr	r3, [r7, #28]
 800598a:	005b      	lsls	r3, r3, #1
 800598c:	2203      	movs	r2, #3
 800598e:	fa02 f303 	lsl.w	r3, r2, r3
 8005992:	43db      	mvns	r3, r3
 8005994:	69ba      	ldr	r2, [r7, #24]
 8005996:	4013      	ands	r3, r2
 8005998:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	68da      	ldr	r2, [r3, #12]
 800599e:	69fb      	ldr	r3, [r7, #28]
 80059a0:	005b      	lsls	r3, r3, #1
 80059a2:	fa02 f303 	lsl.w	r3, r2, r3
 80059a6:	69ba      	ldr	r2, [r7, #24]
 80059a8:	4313      	orrs	r3, r2
 80059aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	69ba      	ldr	r2, [r7, #24]
 80059b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	685b      	ldr	r3, [r3, #4]
 80059b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80059b8:	2201      	movs	r2, #1
 80059ba:	69fb      	ldr	r3, [r7, #28]
 80059bc:	fa02 f303 	lsl.w	r3, r2, r3
 80059c0:	43db      	mvns	r3, r3
 80059c2:	69ba      	ldr	r2, [r7, #24]
 80059c4:	4013      	ands	r3, r2
 80059c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	685b      	ldr	r3, [r3, #4]
 80059cc:	091b      	lsrs	r3, r3, #4
 80059ce:	f003 0201 	and.w	r2, r3, #1
 80059d2:	69fb      	ldr	r3, [r7, #28]
 80059d4:	fa02 f303 	lsl.w	r3, r2, r3
 80059d8:	69ba      	ldr	r2, [r7, #24]
 80059da:	4313      	orrs	r3, r2
 80059dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	69ba      	ldr	r2, [r7, #24]
 80059e2:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	f003 0303 	and.w	r3, r3, #3
 80059ec:	2b03      	cmp	r3, #3
 80059ee:	d017      	beq.n	8005a20 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	68db      	ldr	r3, [r3, #12]
 80059f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80059f6:	69fb      	ldr	r3, [r7, #28]
 80059f8:	005b      	lsls	r3, r3, #1
 80059fa:	2203      	movs	r2, #3
 80059fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005a00:	43db      	mvns	r3, r3
 8005a02:	69ba      	ldr	r2, [r7, #24]
 8005a04:	4013      	ands	r3, r2
 8005a06:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	689a      	ldr	r2, [r3, #8]
 8005a0c:	69fb      	ldr	r3, [r7, #28]
 8005a0e:	005b      	lsls	r3, r3, #1
 8005a10:	fa02 f303 	lsl.w	r3, r2, r3
 8005a14:	69ba      	ldr	r2, [r7, #24]
 8005a16:	4313      	orrs	r3, r2
 8005a18:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	69ba      	ldr	r2, [r7, #24]
 8005a1e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	f003 0303 	and.w	r3, r3, #3
 8005a28:	2b02      	cmp	r3, #2
 8005a2a:	d123      	bne.n	8005a74 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8005a2c:	69fb      	ldr	r3, [r7, #28]
 8005a2e:	08da      	lsrs	r2, r3, #3
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	3208      	adds	r2, #8
 8005a34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005a3a:	69fb      	ldr	r3, [r7, #28]
 8005a3c:	f003 0307 	and.w	r3, r3, #7
 8005a40:	009b      	lsls	r3, r3, #2
 8005a42:	220f      	movs	r2, #15
 8005a44:	fa02 f303 	lsl.w	r3, r2, r3
 8005a48:	43db      	mvns	r3, r3
 8005a4a:	69ba      	ldr	r2, [r7, #24]
 8005a4c:	4013      	ands	r3, r2
 8005a4e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	691a      	ldr	r2, [r3, #16]
 8005a54:	69fb      	ldr	r3, [r7, #28]
 8005a56:	f003 0307 	and.w	r3, r3, #7
 8005a5a:	009b      	lsls	r3, r3, #2
 8005a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a60:	69ba      	ldr	r2, [r7, #24]
 8005a62:	4313      	orrs	r3, r2
 8005a64:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8005a66:	69fb      	ldr	r3, [r7, #28]
 8005a68:	08da      	lsrs	r2, r3, #3
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	3208      	adds	r2, #8
 8005a6e:	69b9      	ldr	r1, [r7, #24]
 8005a70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005a7a:	69fb      	ldr	r3, [r7, #28]
 8005a7c:	005b      	lsls	r3, r3, #1
 8005a7e:	2203      	movs	r2, #3
 8005a80:	fa02 f303 	lsl.w	r3, r2, r3
 8005a84:	43db      	mvns	r3, r3
 8005a86:	69ba      	ldr	r2, [r7, #24]
 8005a88:	4013      	ands	r3, r2
 8005a8a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	f003 0203 	and.w	r2, r3, #3
 8005a94:	69fb      	ldr	r3, [r7, #28]
 8005a96:	005b      	lsls	r3, r3, #1
 8005a98:	fa02 f303 	lsl.w	r3, r2, r3
 8005a9c:	69ba      	ldr	r2, [r7, #24]
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	69ba      	ldr	r2, [r7, #24]
 8005aa6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	685b      	ldr	r3, [r3, #4]
 8005aac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	f000 80be 	beq.w	8005c32 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005ab6:	4b66      	ldr	r3, [pc, #408]	; (8005c50 <HAL_GPIO_Init+0x324>)
 8005ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aba:	4a65      	ldr	r2, [pc, #404]	; (8005c50 <HAL_GPIO_Init+0x324>)
 8005abc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005ac0:	6453      	str	r3, [r2, #68]	; 0x44
 8005ac2:	4b63      	ldr	r3, [pc, #396]	; (8005c50 <HAL_GPIO_Init+0x324>)
 8005ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ac6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005aca:	60fb      	str	r3, [r7, #12]
 8005acc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8005ace:	4a61      	ldr	r2, [pc, #388]	; (8005c54 <HAL_GPIO_Init+0x328>)
 8005ad0:	69fb      	ldr	r3, [r7, #28]
 8005ad2:	089b      	lsrs	r3, r3, #2
 8005ad4:	3302      	adds	r3, #2
 8005ad6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ada:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005adc:	69fb      	ldr	r3, [r7, #28]
 8005ade:	f003 0303 	and.w	r3, r3, #3
 8005ae2:	009b      	lsls	r3, r3, #2
 8005ae4:	220f      	movs	r2, #15
 8005ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8005aea:	43db      	mvns	r3, r3
 8005aec:	69ba      	ldr	r2, [r7, #24]
 8005aee:	4013      	ands	r3, r2
 8005af0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	4a58      	ldr	r2, [pc, #352]	; (8005c58 <HAL_GPIO_Init+0x32c>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d037      	beq.n	8005b6a <HAL_GPIO_Init+0x23e>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	4a57      	ldr	r2, [pc, #348]	; (8005c5c <HAL_GPIO_Init+0x330>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d031      	beq.n	8005b66 <HAL_GPIO_Init+0x23a>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	4a56      	ldr	r2, [pc, #344]	; (8005c60 <HAL_GPIO_Init+0x334>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d02b      	beq.n	8005b62 <HAL_GPIO_Init+0x236>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	4a55      	ldr	r2, [pc, #340]	; (8005c64 <HAL_GPIO_Init+0x338>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d025      	beq.n	8005b5e <HAL_GPIO_Init+0x232>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	4a54      	ldr	r2, [pc, #336]	; (8005c68 <HAL_GPIO_Init+0x33c>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d01f      	beq.n	8005b5a <HAL_GPIO_Init+0x22e>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	4a53      	ldr	r2, [pc, #332]	; (8005c6c <HAL_GPIO_Init+0x340>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d019      	beq.n	8005b56 <HAL_GPIO_Init+0x22a>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	4a52      	ldr	r2, [pc, #328]	; (8005c70 <HAL_GPIO_Init+0x344>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d013      	beq.n	8005b52 <HAL_GPIO_Init+0x226>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	4a51      	ldr	r2, [pc, #324]	; (8005c74 <HAL_GPIO_Init+0x348>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d00d      	beq.n	8005b4e <HAL_GPIO_Init+0x222>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	4a50      	ldr	r2, [pc, #320]	; (8005c78 <HAL_GPIO_Init+0x34c>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d007      	beq.n	8005b4a <HAL_GPIO_Init+0x21e>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	4a4f      	ldr	r2, [pc, #316]	; (8005c7c <HAL_GPIO_Init+0x350>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d101      	bne.n	8005b46 <HAL_GPIO_Init+0x21a>
 8005b42:	2309      	movs	r3, #9
 8005b44:	e012      	b.n	8005b6c <HAL_GPIO_Init+0x240>
 8005b46:	230a      	movs	r3, #10
 8005b48:	e010      	b.n	8005b6c <HAL_GPIO_Init+0x240>
 8005b4a:	2308      	movs	r3, #8
 8005b4c:	e00e      	b.n	8005b6c <HAL_GPIO_Init+0x240>
 8005b4e:	2307      	movs	r3, #7
 8005b50:	e00c      	b.n	8005b6c <HAL_GPIO_Init+0x240>
 8005b52:	2306      	movs	r3, #6
 8005b54:	e00a      	b.n	8005b6c <HAL_GPIO_Init+0x240>
 8005b56:	2305      	movs	r3, #5
 8005b58:	e008      	b.n	8005b6c <HAL_GPIO_Init+0x240>
 8005b5a:	2304      	movs	r3, #4
 8005b5c:	e006      	b.n	8005b6c <HAL_GPIO_Init+0x240>
 8005b5e:	2303      	movs	r3, #3
 8005b60:	e004      	b.n	8005b6c <HAL_GPIO_Init+0x240>
 8005b62:	2302      	movs	r3, #2
 8005b64:	e002      	b.n	8005b6c <HAL_GPIO_Init+0x240>
 8005b66:	2301      	movs	r3, #1
 8005b68:	e000      	b.n	8005b6c <HAL_GPIO_Init+0x240>
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	69fa      	ldr	r2, [r7, #28]
 8005b6e:	f002 0203 	and.w	r2, r2, #3
 8005b72:	0092      	lsls	r2, r2, #2
 8005b74:	4093      	lsls	r3, r2
 8005b76:	69ba      	ldr	r2, [r7, #24]
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005b7c:	4935      	ldr	r1, [pc, #212]	; (8005c54 <HAL_GPIO_Init+0x328>)
 8005b7e:	69fb      	ldr	r3, [r7, #28]
 8005b80:	089b      	lsrs	r3, r3, #2
 8005b82:	3302      	adds	r3, #2
 8005b84:	69ba      	ldr	r2, [r7, #24]
 8005b86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005b8a:	4b3d      	ldr	r3, [pc, #244]	; (8005c80 <HAL_GPIO_Init+0x354>)
 8005b8c:	689b      	ldr	r3, [r3, #8]
 8005b8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b90:	693b      	ldr	r3, [r7, #16]
 8005b92:	43db      	mvns	r3, r3
 8005b94:	69ba      	ldr	r2, [r7, #24]
 8005b96:	4013      	ands	r3, r2
 8005b98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	685b      	ldr	r3, [r3, #4]
 8005b9e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d003      	beq.n	8005bae <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005ba6:	69ba      	ldr	r2, [r7, #24]
 8005ba8:	693b      	ldr	r3, [r7, #16]
 8005baa:	4313      	orrs	r3, r2
 8005bac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005bae:	4a34      	ldr	r2, [pc, #208]	; (8005c80 <HAL_GPIO_Init+0x354>)
 8005bb0:	69bb      	ldr	r3, [r7, #24]
 8005bb2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005bb4:	4b32      	ldr	r3, [pc, #200]	; (8005c80 <HAL_GPIO_Init+0x354>)
 8005bb6:	68db      	ldr	r3, [r3, #12]
 8005bb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005bba:	693b      	ldr	r3, [r7, #16]
 8005bbc:	43db      	mvns	r3, r3
 8005bbe:	69ba      	ldr	r2, [r7, #24]
 8005bc0:	4013      	ands	r3, r2
 8005bc2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d003      	beq.n	8005bd8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005bd0:	69ba      	ldr	r2, [r7, #24]
 8005bd2:	693b      	ldr	r3, [r7, #16]
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005bd8:	4a29      	ldr	r2, [pc, #164]	; (8005c80 <HAL_GPIO_Init+0x354>)
 8005bda:	69bb      	ldr	r3, [r7, #24]
 8005bdc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005bde:	4b28      	ldr	r3, [pc, #160]	; (8005c80 <HAL_GPIO_Init+0x354>)
 8005be0:	685b      	ldr	r3, [r3, #4]
 8005be2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005be4:	693b      	ldr	r3, [r7, #16]
 8005be6:	43db      	mvns	r3, r3
 8005be8:	69ba      	ldr	r2, [r7, #24]
 8005bea:	4013      	ands	r3, r2
 8005bec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	685b      	ldr	r3, [r3, #4]
 8005bf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d003      	beq.n	8005c02 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005bfa:	69ba      	ldr	r2, [r7, #24]
 8005bfc:	693b      	ldr	r3, [r7, #16]
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005c02:	4a1f      	ldr	r2, [pc, #124]	; (8005c80 <HAL_GPIO_Init+0x354>)
 8005c04:	69bb      	ldr	r3, [r7, #24]
 8005c06:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005c08:	4b1d      	ldr	r3, [pc, #116]	; (8005c80 <HAL_GPIO_Init+0x354>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	43db      	mvns	r3, r3
 8005c12:	69ba      	ldr	r2, [r7, #24]
 8005c14:	4013      	ands	r3, r2
 8005c16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	685b      	ldr	r3, [r3, #4]
 8005c1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d003      	beq.n	8005c2c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005c24:	69ba      	ldr	r2, [r7, #24]
 8005c26:	693b      	ldr	r3, [r7, #16]
 8005c28:	4313      	orrs	r3, r2
 8005c2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005c2c:	4a14      	ldr	r2, [pc, #80]	; (8005c80 <HAL_GPIO_Init+0x354>)
 8005c2e:	69bb      	ldr	r3, [r7, #24]
 8005c30:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8005c32:	69fb      	ldr	r3, [r7, #28]
 8005c34:	3301      	adds	r3, #1
 8005c36:	61fb      	str	r3, [r7, #28]
 8005c38:	69fb      	ldr	r3, [r7, #28]
 8005c3a:	2b0f      	cmp	r3, #15
 8005c3c:	f67f ae86 	bls.w	800594c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005c40:	bf00      	nop
 8005c42:	bf00      	nop
 8005c44:	3724      	adds	r7, #36	; 0x24
 8005c46:	46bd      	mov	sp, r7
 8005c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4c:	4770      	bx	lr
 8005c4e:	bf00      	nop
 8005c50:	40023800 	.word	0x40023800
 8005c54:	40013800 	.word	0x40013800
 8005c58:	40020000 	.word	0x40020000
 8005c5c:	40020400 	.word	0x40020400
 8005c60:	40020800 	.word	0x40020800
 8005c64:	40020c00 	.word	0x40020c00
 8005c68:	40021000 	.word	0x40021000
 8005c6c:	40021400 	.word	0x40021400
 8005c70:	40021800 	.word	0x40021800
 8005c74:	40021c00 	.word	0x40021c00
 8005c78:	40022000 	.word	0x40022000
 8005c7c:	40022400 	.word	0x40022400
 8005c80:	40013c00 	.word	0x40013c00

08005c84 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005c84:	b480      	push	{r7}
 8005c86:	b087      	sub	sp, #28
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
 8005c8c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8005c8e:	2300      	movs	r3, #0
 8005c90:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 8005c92:	2300      	movs	r3, #0
 8005c94:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8005c96:	2300      	movs	r3, #0
 8005c98:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	617b      	str	r3, [r7, #20]
 8005c9e:	e0d9      	b.n	8005e54 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005ca0:	2201      	movs	r2, #1
 8005ca2:	697b      	ldr	r3, [r7, #20]
 8005ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ca8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8005caa:	683a      	ldr	r2, [r7, #0]
 8005cac:	693b      	ldr	r3, [r7, #16]
 8005cae:	4013      	ands	r3, r2
 8005cb0:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8005cb2:	68fa      	ldr	r2, [r7, #12]
 8005cb4:	693b      	ldr	r3, [r7, #16]
 8005cb6:	429a      	cmp	r2, r3
 8005cb8:	f040 80c9 	bne.w	8005e4e <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8005cbc:	4a6b      	ldr	r2, [pc, #428]	; (8005e6c <HAL_GPIO_DeInit+0x1e8>)
 8005cbe:	697b      	ldr	r3, [r7, #20]
 8005cc0:	089b      	lsrs	r3, r3, #2
 8005cc2:	3302      	adds	r3, #2
 8005cc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005cc8:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005cca:	697b      	ldr	r3, [r7, #20]
 8005ccc:	f003 0303 	and.w	r3, r3, #3
 8005cd0:	009b      	lsls	r3, r3, #2
 8005cd2:	220f      	movs	r2, #15
 8005cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8005cd8:	68ba      	ldr	r2, [r7, #8]
 8005cda:	4013      	ands	r3, r2
 8005cdc:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	4a63      	ldr	r2, [pc, #396]	; (8005e70 <HAL_GPIO_DeInit+0x1ec>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d037      	beq.n	8005d56 <HAL_GPIO_DeInit+0xd2>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	4a62      	ldr	r2, [pc, #392]	; (8005e74 <HAL_GPIO_DeInit+0x1f0>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d031      	beq.n	8005d52 <HAL_GPIO_DeInit+0xce>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	4a61      	ldr	r2, [pc, #388]	; (8005e78 <HAL_GPIO_DeInit+0x1f4>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d02b      	beq.n	8005d4e <HAL_GPIO_DeInit+0xca>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	4a60      	ldr	r2, [pc, #384]	; (8005e7c <HAL_GPIO_DeInit+0x1f8>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d025      	beq.n	8005d4a <HAL_GPIO_DeInit+0xc6>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	4a5f      	ldr	r2, [pc, #380]	; (8005e80 <HAL_GPIO_DeInit+0x1fc>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d01f      	beq.n	8005d46 <HAL_GPIO_DeInit+0xc2>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	4a5e      	ldr	r2, [pc, #376]	; (8005e84 <HAL_GPIO_DeInit+0x200>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d019      	beq.n	8005d42 <HAL_GPIO_DeInit+0xbe>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	4a5d      	ldr	r2, [pc, #372]	; (8005e88 <HAL_GPIO_DeInit+0x204>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d013      	beq.n	8005d3e <HAL_GPIO_DeInit+0xba>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	4a5c      	ldr	r2, [pc, #368]	; (8005e8c <HAL_GPIO_DeInit+0x208>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d00d      	beq.n	8005d3a <HAL_GPIO_DeInit+0xb6>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	4a5b      	ldr	r2, [pc, #364]	; (8005e90 <HAL_GPIO_DeInit+0x20c>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d007      	beq.n	8005d36 <HAL_GPIO_DeInit+0xb2>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	4a5a      	ldr	r2, [pc, #360]	; (8005e94 <HAL_GPIO_DeInit+0x210>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d101      	bne.n	8005d32 <HAL_GPIO_DeInit+0xae>
 8005d2e:	2309      	movs	r3, #9
 8005d30:	e012      	b.n	8005d58 <HAL_GPIO_DeInit+0xd4>
 8005d32:	230a      	movs	r3, #10
 8005d34:	e010      	b.n	8005d58 <HAL_GPIO_DeInit+0xd4>
 8005d36:	2308      	movs	r3, #8
 8005d38:	e00e      	b.n	8005d58 <HAL_GPIO_DeInit+0xd4>
 8005d3a:	2307      	movs	r3, #7
 8005d3c:	e00c      	b.n	8005d58 <HAL_GPIO_DeInit+0xd4>
 8005d3e:	2306      	movs	r3, #6
 8005d40:	e00a      	b.n	8005d58 <HAL_GPIO_DeInit+0xd4>
 8005d42:	2305      	movs	r3, #5
 8005d44:	e008      	b.n	8005d58 <HAL_GPIO_DeInit+0xd4>
 8005d46:	2304      	movs	r3, #4
 8005d48:	e006      	b.n	8005d58 <HAL_GPIO_DeInit+0xd4>
 8005d4a:	2303      	movs	r3, #3
 8005d4c:	e004      	b.n	8005d58 <HAL_GPIO_DeInit+0xd4>
 8005d4e:	2302      	movs	r3, #2
 8005d50:	e002      	b.n	8005d58 <HAL_GPIO_DeInit+0xd4>
 8005d52:	2301      	movs	r3, #1
 8005d54:	e000      	b.n	8005d58 <HAL_GPIO_DeInit+0xd4>
 8005d56:	2300      	movs	r3, #0
 8005d58:	697a      	ldr	r2, [r7, #20]
 8005d5a:	f002 0203 	and.w	r2, r2, #3
 8005d5e:	0092      	lsls	r2, r2, #2
 8005d60:	4093      	lsls	r3, r2
 8005d62:	68ba      	ldr	r2, [r7, #8]
 8005d64:	429a      	cmp	r2, r3
 8005d66:	d132      	bne.n	8005dce <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8005d68:	4b4b      	ldr	r3, [pc, #300]	; (8005e98 <HAL_GPIO_DeInit+0x214>)
 8005d6a:	681a      	ldr	r2, [r3, #0]
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	43db      	mvns	r3, r3
 8005d70:	4949      	ldr	r1, [pc, #292]	; (8005e98 <HAL_GPIO_DeInit+0x214>)
 8005d72:	4013      	ands	r3, r2
 8005d74:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8005d76:	4b48      	ldr	r3, [pc, #288]	; (8005e98 <HAL_GPIO_DeInit+0x214>)
 8005d78:	685a      	ldr	r2, [r3, #4]
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	43db      	mvns	r3, r3
 8005d7e:	4946      	ldr	r1, [pc, #280]	; (8005e98 <HAL_GPIO_DeInit+0x214>)
 8005d80:	4013      	ands	r3, r2
 8005d82:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8005d84:	4b44      	ldr	r3, [pc, #272]	; (8005e98 <HAL_GPIO_DeInit+0x214>)
 8005d86:	68da      	ldr	r2, [r3, #12]
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	43db      	mvns	r3, r3
 8005d8c:	4942      	ldr	r1, [pc, #264]	; (8005e98 <HAL_GPIO_DeInit+0x214>)
 8005d8e:	4013      	ands	r3, r2
 8005d90:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8005d92:	4b41      	ldr	r3, [pc, #260]	; (8005e98 <HAL_GPIO_DeInit+0x214>)
 8005d94:	689a      	ldr	r2, [r3, #8]
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	43db      	mvns	r3, r3
 8005d9a:	493f      	ldr	r1, [pc, #252]	; (8005e98 <HAL_GPIO_DeInit+0x214>)
 8005d9c:	4013      	ands	r3, r2
 8005d9e:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8005da0:	697b      	ldr	r3, [r7, #20]
 8005da2:	f003 0303 	and.w	r3, r3, #3
 8005da6:	009b      	lsls	r3, r3, #2
 8005da8:	220f      	movs	r2, #15
 8005daa:	fa02 f303 	lsl.w	r3, r2, r3
 8005dae:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8005db0:	4a2e      	ldr	r2, [pc, #184]	; (8005e6c <HAL_GPIO_DeInit+0x1e8>)
 8005db2:	697b      	ldr	r3, [r7, #20]
 8005db4:	089b      	lsrs	r3, r3, #2
 8005db6:	3302      	adds	r3, #2
 8005db8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	43da      	mvns	r2, r3
 8005dc0:	482a      	ldr	r0, [pc, #168]	; (8005e6c <HAL_GPIO_DeInit+0x1e8>)
 8005dc2:	697b      	ldr	r3, [r7, #20]
 8005dc4:	089b      	lsrs	r3, r3, #2
 8005dc6:	400a      	ands	r2, r1
 8005dc8:	3302      	adds	r3, #2
 8005dca:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681a      	ldr	r2, [r3, #0]
 8005dd2:	697b      	ldr	r3, [r7, #20]
 8005dd4:	005b      	lsls	r3, r3, #1
 8005dd6:	2103      	movs	r1, #3
 8005dd8:	fa01 f303 	lsl.w	r3, r1, r3
 8005ddc:	43db      	mvns	r3, r3
 8005dde:	401a      	ands	r2, r3
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	08da      	lsrs	r2, r3, #3
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	3208      	adds	r2, #8
 8005dec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005df0:	697b      	ldr	r3, [r7, #20]
 8005df2:	f003 0307 	and.w	r3, r3, #7
 8005df6:	009b      	lsls	r3, r3, #2
 8005df8:	220f      	movs	r2, #15
 8005dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8005dfe:	43db      	mvns	r3, r3
 8005e00:	697a      	ldr	r2, [r7, #20]
 8005e02:	08d2      	lsrs	r2, r2, #3
 8005e04:	4019      	ands	r1, r3
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	3208      	adds	r2, #8
 8005e0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	68da      	ldr	r2, [r3, #12]
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	005b      	lsls	r3, r3, #1
 8005e16:	2103      	movs	r1, #3
 8005e18:	fa01 f303 	lsl.w	r3, r1, r3
 8005e1c:	43db      	mvns	r3, r3
 8005e1e:	401a      	ands	r2, r3
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	685a      	ldr	r2, [r3, #4]
 8005e28:	2101      	movs	r1, #1
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	fa01 f303 	lsl.w	r3, r1, r3
 8005e30:	43db      	mvns	r3, r3
 8005e32:	401a      	ands	r2, r3
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	689a      	ldr	r2, [r3, #8]
 8005e3c:	697b      	ldr	r3, [r7, #20]
 8005e3e:	005b      	lsls	r3, r3, #1
 8005e40:	2103      	movs	r1, #3
 8005e42:	fa01 f303 	lsl.w	r3, r1, r3
 8005e46:	43db      	mvns	r3, r3
 8005e48:	401a      	ands	r2, r3
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	609a      	str	r2, [r3, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 8005e4e:	697b      	ldr	r3, [r7, #20]
 8005e50:	3301      	adds	r3, #1
 8005e52:	617b      	str	r3, [r7, #20]
 8005e54:	697b      	ldr	r3, [r7, #20]
 8005e56:	2b0f      	cmp	r3, #15
 8005e58:	f67f af22 	bls.w	8005ca0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8005e5c:	bf00      	nop
 8005e5e:	bf00      	nop
 8005e60:	371c      	adds	r7, #28
 8005e62:	46bd      	mov	sp, r7
 8005e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e68:	4770      	bx	lr
 8005e6a:	bf00      	nop
 8005e6c:	40013800 	.word	0x40013800
 8005e70:	40020000 	.word	0x40020000
 8005e74:	40020400 	.word	0x40020400
 8005e78:	40020800 	.word	0x40020800
 8005e7c:	40020c00 	.word	0x40020c00
 8005e80:	40021000 	.word	0x40021000
 8005e84:	40021400 	.word	0x40021400
 8005e88:	40021800 	.word	0x40021800
 8005e8c:	40021c00 	.word	0x40021c00
 8005e90:	40022000 	.word	0x40022000
 8005e94:	40022400 	.word	0x40022400
 8005e98:	40013c00 	.word	0x40013c00

08005e9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b083      	sub	sp, #12
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
 8005ea4:	460b      	mov	r3, r1
 8005ea6:	807b      	strh	r3, [r7, #2]
 8005ea8:	4613      	mov	r3, r2
 8005eaa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005eac:	787b      	ldrb	r3, [r7, #1]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d003      	beq.n	8005eba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005eb2:	887a      	ldrh	r2, [r7, #2]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005eb8:	e003      	b.n	8005ec2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8005eba:	887b      	ldrh	r3, [r7, #2]
 8005ebc:	041a      	lsls	r2, r3, #16
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	619a      	str	r2, [r3, #24]
}
 8005ec2:	bf00      	nop
 8005ec4:	370c      	adds	r7, #12
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ecc:	4770      	bx	lr
	...

08005ed0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b082      	sub	sp, #8
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	4603      	mov	r3, r0
 8005ed8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005eda:	4b08      	ldr	r3, [pc, #32]	; (8005efc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005edc:	695a      	ldr	r2, [r3, #20]
 8005ede:	88fb      	ldrh	r3, [r7, #6]
 8005ee0:	4013      	ands	r3, r2
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d006      	beq.n	8005ef4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005ee6:	4a05      	ldr	r2, [pc, #20]	; (8005efc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005ee8:	88fb      	ldrh	r3, [r7, #6]
 8005eea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005eec:	88fb      	ldrh	r3, [r7, #6]
 8005eee:	4618      	mov	r0, r3
 8005ef0:	f000 f806 	bl	8005f00 <HAL_GPIO_EXTI_Callback>
  }
}
 8005ef4:	bf00      	nop
 8005ef6:	3708      	adds	r7, #8
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	bd80      	pop	{r7, pc}
 8005efc:	40013c00 	.word	0x40013c00

08005f00 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005f00:	b480      	push	{r7}
 8005f02:	b083      	sub	sp, #12
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	4603      	mov	r3, r0
 8005f08:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005f0a:	bf00      	nop
 8005f0c:	370c      	adds	r7, #12
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f14:	4770      	bx	lr
	...

08005f18 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b082      	sub	sp, #8
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d101      	bne.n	8005f2a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005f26:	2301      	movs	r3, #1
 8005f28:	e07f      	b.n	800602a <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f30:	b2db      	uxtb	r3, r3
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d106      	bne.n	8005f44 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005f3e:	6878      	ldr	r0, [r7, #4]
 8005f40:	f7fb fcea 	bl	8001918 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2224      	movs	r2, #36	; 0x24
 8005f48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	681a      	ldr	r2, [r3, #0]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f022 0201 	bic.w	r2, r2, #1
 8005f5a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	685a      	ldr	r2, [r3, #4]
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005f68:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	689a      	ldr	r2, [r3, #8]
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005f78:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	68db      	ldr	r3, [r3, #12]
 8005f7e:	2b01      	cmp	r3, #1
 8005f80:	d107      	bne.n	8005f92 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	689a      	ldr	r2, [r3, #8]
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005f8e:	609a      	str	r2, [r3, #8]
 8005f90:	e006      	b.n	8005fa0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	689a      	ldr	r2, [r3, #8]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8005f9e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	68db      	ldr	r3, [r3, #12]
 8005fa4:	2b02      	cmp	r3, #2
 8005fa6:	d104      	bne.n	8005fb2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005fb0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	6859      	ldr	r1, [r3, #4]
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681a      	ldr	r2, [r3, #0]
 8005fbc:	4b1d      	ldr	r3, [pc, #116]	; (8006034 <HAL_I2C_Init+0x11c>)
 8005fbe:	430b      	orrs	r3, r1
 8005fc0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	68da      	ldr	r2, [r3, #12]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005fd0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	691a      	ldr	r2, [r3, #16]
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	695b      	ldr	r3, [r3, #20]
 8005fda:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	699b      	ldr	r3, [r3, #24]
 8005fe2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	430a      	orrs	r2, r1
 8005fea:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	69d9      	ldr	r1, [r3, #28]
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6a1a      	ldr	r2, [r3, #32]
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	430a      	orrs	r2, r1
 8005ffa:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	681a      	ldr	r2, [r3, #0]
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f042 0201 	orr.w	r2, r2, #1
 800600a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2200      	movs	r2, #0
 8006010:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2220      	movs	r2, #32
 8006016:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2200      	movs	r2, #0
 800601e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2200      	movs	r2, #0
 8006024:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8006028:	2300      	movs	r3, #0
}
 800602a:	4618      	mov	r0, r3
 800602c:	3708      	adds	r7, #8
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}
 8006032:	bf00      	nop
 8006034:	02008000 	.word	0x02008000

08006038 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b082      	sub	sp, #8
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2b00      	cmp	r3, #0
 8006044:	d101      	bne.n	800604a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8006046:	2301      	movs	r3, #1
 8006048:	e021      	b.n	800608e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2224      	movs	r2, #36	; 0x24
 800604e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	681a      	ldr	r2, [r3, #0]
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f022 0201 	bic.w	r2, r2, #1
 8006060:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8006062:	6878      	ldr	r0, [r7, #4]
 8006064:	f7fb fd22 	bl	8001aac <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2200      	movs	r2, #0
 800606c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2200      	movs	r2, #0
 8006072:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2200      	movs	r2, #0
 800607a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2200      	movs	r2, #0
 8006080:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2200      	movs	r2, #0
 8006088:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800608c:	2300      	movs	r3, #0
}
 800608e:	4618      	mov	r0, r3
 8006090:	3708      	adds	r7, #8
 8006092:	46bd      	mov	sp, r7
 8006094:	bd80      	pop	{r7, pc}
	...

08006098 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b088      	sub	sp, #32
 800609c:	af02      	add	r7, sp, #8
 800609e:	60f8      	str	r0, [r7, #12]
 80060a0:	4608      	mov	r0, r1
 80060a2:	4611      	mov	r1, r2
 80060a4:	461a      	mov	r2, r3
 80060a6:	4603      	mov	r3, r0
 80060a8:	817b      	strh	r3, [r7, #10]
 80060aa:	460b      	mov	r3, r1
 80060ac:	813b      	strh	r3, [r7, #8]
 80060ae:	4613      	mov	r3, r2
 80060b0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80060b8:	b2db      	uxtb	r3, r3
 80060ba:	2b20      	cmp	r3, #32
 80060bc:	f040 80f9 	bne.w	80062b2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80060c0:	6a3b      	ldr	r3, [r7, #32]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d002      	beq.n	80060cc <HAL_I2C_Mem_Write+0x34>
 80060c6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d105      	bne.n	80060d8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 80060d2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80060d4:	2301      	movs	r3, #1
 80060d6:	e0ed      	b.n	80062b4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80060de:	2b01      	cmp	r3, #1
 80060e0:	d101      	bne.n	80060e6 <HAL_I2C_Mem_Write+0x4e>
 80060e2:	2302      	movs	r3, #2
 80060e4:	e0e6      	b.n	80062b4 <HAL_I2C_Mem_Write+0x21c>
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	2201      	movs	r2, #1
 80060ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80060ee:	f7fd feb1 	bl	8003e54 <HAL_GetTick>
 80060f2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80060f4:	697b      	ldr	r3, [r7, #20]
 80060f6:	9300      	str	r3, [sp, #0]
 80060f8:	2319      	movs	r3, #25
 80060fa:	2201      	movs	r2, #1
 80060fc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006100:	68f8      	ldr	r0, [r7, #12]
 8006102:	f000 fad1 	bl	80066a8 <I2C_WaitOnFlagUntilTimeout>
 8006106:	4603      	mov	r3, r0
 8006108:	2b00      	cmp	r3, #0
 800610a:	d001      	beq.n	8006110 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800610c:	2301      	movs	r3, #1
 800610e:	e0d1      	b.n	80062b4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	2221      	movs	r2, #33	; 0x21
 8006114:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	2240      	movs	r2, #64	; 0x40
 800611c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	2200      	movs	r2, #0
 8006124:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	6a3a      	ldr	r2, [r7, #32]
 800612a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006130:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	2200      	movs	r2, #0
 8006136:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006138:	88f8      	ldrh	r0, [r7, #6]
 800613a:	893a      	ldrh	r2, [r7, #8]
 800613c:	8979      	ldrh	r1, [r7, #10]
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	9301      	str	r3, [sp, #4]
 8006142:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006144:	9300      	str	r3, [sp, #0]
 8006146:	4603      	mov	r3, r0
 8006148:	68f8      	ldr	r0, [r7, #12]
 800614a:	f000 f9e1 	bl	8006510 <I2C_RequestMemoryWrite>
 800614e:	4603      	mov	r3, r0
 8006150:	2b00      	cmp	r3, #0
 8006152:	d005      	beq.n	8006160 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	2200      	movs	r2, #0
 8006158:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800615c:	2301      	movs	r3, #1
 800615e:	e0a9      	b.n	80062b4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006164:	b29b      	uxth	r3, r3
 8006166:	2bff      	cmp	r3, #255	; 0xff
 8006168:	d90e      	bls.n	8006188 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	22ff      	movs	r2, #255	; 0xff
 800616e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006174:	b2da      	uxtb	r2, r3
 8006176:	8979      	ldrh	r1, [r7, #10]
 8006178:	2300      	movs	r3, #0
 800617a:	9300      	str	r3, [sp, #0]
 800617c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006180:	68f8      	ldr	r0, [r7, #12]
 8006182:	f000 fc2d 	bl	80069e0 <I2C_TransferConfig>
 8006186:	e00f      	b.n	80061a8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800618c:	b29a      	uxth	r2, r3
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006196:	b2da      	uxtb	r2, r3
 8006198:	8979      	ldrh	r1, [r7, #10]
 800619a:	2300      	movs	r3, #0
 800619c:	9300      	str	r3, [sp, #0]
 800619e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80061a2:	68f8      	ldr	r0, [r7, #12]
 80061a4:	f000 fc1c 	bl	80069e0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80061a8:	697a      	ldr	r2, [r7, #20]
 80061aa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80061ac:	68f8      	ldr	r0, [r7, #12]
 80061ae:	f000 fabb 	bl	8006728 <I2C_WaitOnTXISFlagUntilTimeout>
 80061b2:	4603      	mov	r3, r0
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d001      	beq.n	80061bc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80061b8:	2301      	movs	r3, #1
 80061ba:	e07b      	b.n	80062b4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061c0:	781a      	ldrb	r2, [r3, #0]
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061cc:	1c5a      	adds	r2, r3, #1
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061d6:	b29b      	uxth	r3, r3
 80061d8:	3b01      	subs	r3, #1
 80061da:	b29a      	uxth	r2, r3
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061e4:	3b01      	subs	r3, #1
 80061e6:	b29a      	uxth	r2, r3
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061f0:	b29b      	uxth	r3, r3
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d034      	beq.n	8006260 <HAL_I2C_Mem_Write+0x1c8>
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d130      	bne.n	8006260 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80061fe:	697b      	ldr	r3, [r7, #20]
 8006200:	9300      	str	r3, [sp, #0]
 8006202:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006204:	2200      	movs	r2, #0
 8006206:	2180      	movs	r1, #128	; 0x80
 8006208:	68f8      	ldr	r0, [r7, #12]
 800620a:	f000 fa4d 	bl	80066a8 <I2C_WaitOnFlagUntilTimeout>
 800620e:	4603      	mov	r3, r0
 8006210:	2b00      	cmp	r3, #0
 8006212:	d001      	beq.n	8006218 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006214:	2301      	movs	r3, #1
 8006216:	e04d      	b.n	80062b4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800621c:	b29b      	uxth	r3, r3
 800621e:	2bff      	cmp	r3, #255	; 0xff
 8006220:	d90e      	bls.n	8006240 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	22ff      	movs	r2, #255	; 0xff
 8006226:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800622c:	b2da      	uxtb	r2, r3
 800622e:	8979      	ldrh	r1, [r7, #10]
 8006230:	2300      	movs	r3, #0
 8006232:	9300      	str	r3, [sp, #0]
 8006234:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006238:	68f8      	ldr	r0, [r7, #12]
 800623a:	f000 fbd1 	bl	80069e0 <I2C_TransferConfig>
 800623e:	e00f      	b.n	8006260 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006244:	b29a      	uxth	r2, r3
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800624e:	b2da      	uxtb	r2, r3
 8006250:	8979      	ldrh	r1, [r7, #10]
 8006252:	2300      	movs	r3, #0
 8006254:	9300      	str	r3, [sp, #0]
 8006256:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800625a:	68f8      	ldr	r0, [r7, #12]
 800625c:	f000 fbc0 	bl	80069e0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006264:	b29b      	uxth	r3, r3
 8006266:	2b00      	cmp	r3, #0
 8006268:	d19e      	bne.n	80061a8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800626a:	697a      	ldr	r2, [r7, #20]
 800626c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800626e:	68f8      	ldr	r0, [r7, #12]
 8006270:	f000 fa9a 	bl	80067a8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006274:	4603      	mov	r3, r0
 8006276:	2b00      	cmp	r3, #0
 8006278:	d001      	beq.n	800627e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800627a:	2301      	movs	r3, #1
 800627c:	e01a      	b.n	80062b4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	2220      	movs	r2, #32
 8006284:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	6859      	ldr	r1, [r3, #4]
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681a      	ldr	r2, [r3, #0]
 8006290:	4b0a      	ldr	r3, [pc, #40]	; (80062bc <HAL_I2C_Mem_Write+0x224>)
 8006292:	400b      	ands	r3, r1
 8006294:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	2220      	movs	r2, #32
 800629a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	2200      	movs	r2, #0
 80062a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	2200      	movs	r2, #0
 80062aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80062ae:	2300      	movs	r3, #0
 80062b0:	e000      	b.n	80062b4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80062b2:	2302      	movs	r3, #2
  }
}
 80062b4:	4618      	mov	r0, r3
 80062b6:	3718      	adds	r7, #24
 80062b8:	46bd      	mov	sp, r7
 80062ba:	bd80      	pop	{r7, pc}
 80062bc:	fe00e800 	.word	0xfe00e800

080062c0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b088      	sub	sp, #32
 80062c4:	af02      	add	r7, sp, #8
 80062c6:	60f8      	str	r0, [r7, #12]
 80062c8:	4608      	mov	r0, r1
 80062ca:	4611      	mov	r1, r2
 80062cc:	461a      	mov	r2, r3
 80062ce:	4603      	mov	r3, r0
 80062d0:	817b      	strh	r3, [r7, #10]
 80062d2:	460b      	mov	r3, r1
 80062d4:	813b      	strh	r3, [r7, #8]
 80062d6:	4613      	mov	r3, r2
 80062d8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80062e0:	b2db      	uxtb	r3, r3
 80062e2:	2b20      	cmp	r3, #32
 80062e4:	f040 80fd 	bne.w	80064e2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80062e8:	6a3b      	ldr	r3, [r7, #32]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d002      	beq.n	80062f4 <HAL_I2C_Mem_Read+0x34>
 80062ee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d105      	bne.n	8006300 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80062fa:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80062fc:	2301      	movs	r3, #1
 80062fe:	e0f1      	b.n	80064e4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006306:	2b01      	cmp	r3, #1
 8006308:	d101      	bne.n	800630e <HAL_I2C_Mem_Read+0x4e>
 800630a:	2302      	movs	r3, #2
 800630c:	e0ea      	b.n	80064e4 <HAL_I2C_Mem_Read+0x224>
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2201      	movs	r2, #1
 8006312:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006316:	f7fd fd9d 	bl	8003e54 <HAL_GetTick>
 800631a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800631c:	697b      	ldr	r3, [r7, #20]
 800631e:	9300      	str	r3, [sp, #0]
 8006320:	2319      	movs	r3, #25
 8006322:	2201      	movs	r2, #1
 8006324:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006328:	68f8      	ldr	r0, [r7, #12]
 800632a:	f000 f9bd 	bl	80066a8 <I2C_WaitOnFlagUntilTimeout>
 800632e:	4603      	mov	r3, r0
 8006330:	2b00      	cmp	r3, #0
 8006332:	d001      	beq.n	8006338 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006334:	2301      	movs	r3, #1
 8006336:	e0d5      	b.n	80064e4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	2222      	movs	r2, #34	; 0x22
 800633c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	2240      	movs	r2, #64	; 0x40
 8006344:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	2200      	movs	r2, #0
 800634c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	6a3a      	ldr	r2, [r7, #32]
 8006352:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006358:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	2200      	movs	r2, #0
 800635e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006360:	88f8      	ldrh	r0, [r7, #6]
 8006362:	893a      	ldrh	r2, [r7, #8]
 8006364:	8979      	ldrh	r1, [r7, #10]
 8006366:	697b      	ldr	r3, [r7, #20]
 8006368:	9301      	str	r3, [sp, #4]
 800636a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800636c:	9300      	str	r3, [sp, #0]
 800636e:	4603      	mov	r3, r0
 8006370:	68f8      	ldr	r0, [r7, #12]
 8006372:	f000 f921 	bl	80065b8 <I2C_RequestMemoryRead>
 8006376:	4603      	mov	r3, r0
 8006378:	2b00      	cmp	r3, #0
 800637a:	d005      	beq.n	8006388 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	2200      	movs	r2, #0
 8006380:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006384:	2301      	movs	r3, #1
 8006386:	e0ad      	b.n	80064e4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800638c:	b29b      	uxth	r3, r3
 800638e:	2bff      	cmp	r3, #255	; 0xff
 8006390:	d90e      	bls.n	80063b0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	22ff      	movs	r2, #255	; 0xff
 8006396:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800639c:	b2da      	uxtb	r2, r3
 800639e:	8979      	ldrh	r1, [r7, #10]
 80063a0:	4b52      	ldr	r3, [pc, #328]	; (80064ec <HAL_I2C_Mem_Read+0x22c>)
 80063a2:	9300      	str	r3, [sp, #0]
 80063a4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80063a8:	68f8      	ldr	r0, [r7, #12]
 80063aa:	f000 fb19 	bl	80069e0 <I2C_TransferConfig>
 80063ae:	e00f      	b.n	80063d0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063b4:	b29a      	uxth	r2, r3
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063be:	b2da      	uxtb	r2, r3
 80063c0:	8979      	ldrh	r1, [r7, #10]
 80063c2:	4b4a      	ldr	r3, [pc, #296]	; (80064ec <HAL_I2C_Mem_Read+0x22c>)
 80063c4:	9300      	str	r3, [sp, #0]
 80063c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80063ca:	68f8      	ldr	r0, [r7, #12]
 80063cc:	f000 fb08 	bl	80069e0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	9300      	str	r3, [sp, #0]
 80063d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063d6:	2200      	movs	r2, #0
 80063d8:	2104      	movs	r1, #4
 80063da:	68f8      	ldr	r0, [r7, #12]
 80063dc:	f000 f964 	bl	80066a8 <I2C_WaitOnFlagUntilTimeout>
 80063e0:	4603      	mov	r3, r0
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d001      	beq.n	80063ea <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80063e6:	2301      	movs	r3, #1
 80063e8:	e07c      	b.n	80064e4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063f4:	b2d2      	uxtb	r2, r2
 80063f6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063fc:	1c5a      	adds	r2, r3, #1
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006406:	3b01      	subs	r3, #1
 8006408:	b29a      	uxth	r2, r3
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006412:	b29b      	uxth	r3, r3
 8006414:	3b01      	subs	r3, #1
 8006416:	b29a      	uxth	r2, r3
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006420:	b29b      	uxth	r3, r3
 8006422:	2b00      	cmp	r3, #0
 8006424:	d034      	beq.n	8006490 <HAL_I2C_Mem_Read+0x1d0>
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800642a:	2b00      	cmp	r3, #0
 800642c:	d130      	bne.n	8006490 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800642e:	697b      	ldr	r3, [r7, #20]
 8006430:	9300      	str	r3, [sp, #0]
 8006432:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006434:	2200      	movs	r2, #0
 8006436:	2180      	movs	r1, #128	; 0x80
 8006438:	68f8      	ldr	r0, [r7, #12]
 800643a:	f000 f935 	bl	80066a8 <I2C_WaitOnFlagUntilTimeout>
 800643e:	4603      	mov	r3, r0
 8006440:	2b00      	cmp	r3, #0
 8006442:	d001      	beq.n	8006448 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006444:	2301      	movs	r3, #1
 8006446:	e04d      	b.n	80064e4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800644c:	b29b      	uxth	r3, r3
 800644e:	2bff      	cmp	r3, #255	; 0xff
 8006450:	d90e      	bls.n	8006470 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	22ff      	movs	r2, #255	; 0xff
 8006456:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800645c:	b2da      	uxtb	r2, r3
 800645e:	8979      	ldrh	r1, [r7, #10]
 8006460:	2300      	movs	r3, #0
 8006462:	9300      	str	r3, [sp, #0]
 8006464:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006468:	68f8      	ldr	r0, [r7, #12]
 800646a:	f000 fab9 	bl	80069e0 <I2C_TransferConfig>
 800646e:	e00f      	b.n	8006490 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006474:	b29a      	uxth	r2, r3
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800647e:	b2da      	uxtb	r2, r3
 8006480:	8979      	ldrh	r1, [r7, #10]
 8006482:	2300      	movs	r3, #0
 8006484:	9300      	str	r3, [sp, #0]
 8006486:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800648a:	68f8      	ldr	r0, [r7, #12]
 800648c:	f000 faa8 	bl	80069e0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006494:	b29b      	uxth	r3, r3
 8006496:	2b00      	cmp	r3, #0
 8006498:	d19a      	bne.n	80063d0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800649a:	697a      	ldr	r2, [r7, #20]
 800649c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800649e:	68f8      	ldr	r0, [r7, #12]
 80064a0:	f000 f982 	bl	80067a8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80064a4:	4603      	mov	r3, r0
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d001      	beq.n	80064ae <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80064aa:	2301      	movs	r3, #1
 80064ac:	e01a      	b.n	80064e4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	2220      	movs	r2, #32
 80064b4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	6859      	ldr	r1, [r3, #4]
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681a      	ldr	r2, [r3, #0]
 80064c0:	4b0b      	ldr	r3, [pc, #44]	; (80064f0 <HAL_I2C_Mem_Read+0x230>)
 80064c2:	400b      	ands	r3, r1
 80064c4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	2220      	movs	r2, #32
 80064ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	2200      	movs	r2, #0
 80064d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	2200      	movs	r2, #0
 80064da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80064de:	2300      	movs	r3, #0
 80064e0:	e000      	b.n	80064e4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80064e2:	2302      	movs	r3, #2
  }
}
 80064e4:	4618      	mov	r0, r3
 80064e6:	3718      	adds	r7, #24
 80064e8:	46bd      	mov	sp, r7
 80064ea:	bd80      	pop	{r7, pc}
 80064ec:	80002400 	.word	0x80002400
 80064f0:	fe00e800 	.word	0xfe00e800

080064f4 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b083      	sub	sp, #12
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006502:	b2db      	uxtb	r3, r3
}
 8006504:	4618      	mov	r0, r3
 8006506:	370c      	adds	r7, #12
 8006508:	46bd      	mov	sp, r7
 800650a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650e:	4770      	bx	lr

08006510 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b086      	sub	sp, #24
 8006514:	af02      	add	r7, sp, #8
 8006516:	60f8      	str	r0, [r7, #12]
 8006518:	4608      	mov	r0, r1
 800651a:	4611      	mov	r1, r2
 800651c:	461a      	mov	r2, r3
 800651e:	4603      	mov	r3, r0
 8006520:	817b      	strh	r3, [r7, #10]
 8006522:	460b      	mov	r3, r1
 8006524:	813b      	strh	r3, [r7, #8]
 8006526:	4613      	mov	r3, r2
 8006528:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800652a:	88fb      	ldrh	r3, [r7, #6]
 800652c:	b2da      	uxtb	r2, r3
 800652e:	8979      	ldrh	r1, [r7, #10]
 8006530:	4b20      	ldr	r3, [pc, #128]	; (80065b4 <I2C_RequestMemoryWrite+0xa4>)
 8006532:	9300      	str	r3, [sp, #0]
 8006534:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006538:	68f8      	ldr	r0, [r7, #12]
 800653a:	f000 fa51 	bl	80069e0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800653e:	69fa      	ldr	r2, [r7, #28]
 8006540:	69b9      	ldr	r1, [r7, #24]
 8006542:	68f8      	ldr	r0, [r7, #12]
 8006544:	f000 f8f0 	bl	8006728 <I2C_WaitOnTXISFlagUntilTimeout>
 8006548:	4603      	mov	r3, r0
 800654a:	2b00      	cmp	r3, #0
 800654c:	d001      	beq.n	8006552 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800654e:	2301      	movs	r3, #1
 8006550:	e02c      	b.n	80065ac <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006552:	88fb      	ldrh	r3, [r7, #6]
 8006554:	2b01      	cmp	r3, #1
 8006556:	d105      	bne.n	8006564 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006558:	893b      	ldrh	r3, [r7, #8]
 800655a:	b2da      	uxtb	r2, r3
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	629a      	str	r2, [r3, #40]	; 0x28
 8006562:	e015      	b.n	8006590 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006564:	893b      	ldrh	r3, [r7, #8]
 8006566:	0a1b      	lsrs	r3, r3, #8
 8006568:	b29b      	uxth	r3, r3
 800656a:	b2da      	uxtb	r2, r3
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006572:	69fa      	ldr	r2, [r7, #28]
 8006574:	69b9      	ldr	r1, [r7, #24]
 8006576:	68f8      	ldr	r0, [r7, #12]
 8006578:	f000 f8d6 	bl	8006728 <I2C_WaitOnTXISFlagUntilTimeout>
 800657c:	4603      	mov	r3, r0
 800657e:	2b00      	cmp	r3, #0
 8006580:	d001      	beq.n	8006586 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006582:	2301      	movs	r3, #1
 8006584:	e012      	b.n	80065ac <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006586:	893b      	ldrh	r3, [r7, #8]
 8006588:	b2da      	uxtb	r2, r3
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006590:	69fb      	ldr	r3, [r7, #28]
 8006592:	9300      	str	r3, [sp, #0]
 8006594:	69bb      	ldr	r3, [r7, #24]
 8006596:	2200      	movs	r2, #0
 8006598:	2180      	movs	r1, #128	; 0x80
 800659a:	68f8      	ldr	r0, [r7, #12]
 800659c:	f000 f884 	bl	80066a8 <I2C_WaitOnFlagUntilTimeout>
 80065a0:	4603      	mov	r3, r0
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d001      	beq.n	80065aa <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80065a6:	2301      	movs	r3, #1
 80065a8:	e000      	b.n	80065ac <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80065aa:	2300      	movs	r3, #0
}
 80065ac:	4618      	mov	r0, r3
 80065ae:	3710      	adds	r7, #16
 80065b0:	46bd      	mov	sp, r7
 80065b2:	bd80      	pop	{r7, pc}
 80065b4:	80002000 	.word	0x80002000

080065b8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b086      	sub	sp, #24
 80065bc:	af02      	add	r7, sp, #8
 80065be:	60f8      	str	r0, [r7, #12]
 80065c0:	4608      	mov	r0, r1
 80065c2:	4611      	mov	r1, r2
 80065c4:	461a      	mov	r2, r3
 80065c6:	4603      	mov	r3, r0
 80065c8:	817b      	strh	r3, [r7, #10]
 80065ca:	460b      	mov	r3, r1
 80065cc:	813b      	strh	r3, [r7, #8]
 80065ce:	4613      	mov	r3, r2
 80065d0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80065d2:	88fb      	ldrh	r3, [r7, #6]
 80065d4:	b2da      	uxtb	r2, r3
 80065d6:	8979      	ldrh	r1, [r7, #10]
 80065d8:	4b20      	ldr	r3, [pc, #128]	; (800665c <I2C_RequestMemoryRead+0xa4>)
 80065da:	9300      	str	r3, [sp, #0]
 80065dc:	2300      	movs	r3, #0
 80065de:	68f8      	ldr	r0, [r7, #12]
 80065e0:	f000 f9fe 	bl	80069e0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80065e4:	69fa      	ldr	r2, [r7, #28]
 80065e6:	69b9      	ldr	r1, [r7, #24]
 80065e8:	68f8      	ldr	r0, [r7, #12]
 80065ea:	f000 f89d 	bl	8006728 <I2C_WaitOnTXISFlagUntilTimeout>
 80065ee:	4603      	mov	r3, r0
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d001      	beq.n	80065f8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80065f4:	2301      	movs	r3, #1
 80065f6:	e02c      	b.n	8006652 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80065f8:	88fb      	ldrh	r3, [r7, #6]
 80065fa:	2b01      	cmp	r3, #1
 80065fc:	d105      	bne.n	800660a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80065fe:	893b      	ldrh	r3, [r7, #8]
 8006600:	b2da      	uxtb	r2, r3
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	629a      	str	r2, [r3, #40]	; 0x28
 8006608:	e015      	b.n	8006636 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800660a:	893b      	ldrh	r3, [r7, #8]
 800660c:	0a1b      	lsrs	r3, r3, #8
 800660e:	b29b      	uxth	r3, r3
 8006610:	b2da      	uxtb	r2, r3
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006618:	69fa      	ldr	r2, [r7, #28]
 800661a:	69b9      	ldr	r1, [r7, #24]
 800661c:	68f8      	ldr	r0, [r7, #12]
 800661e:	f000 f883 	bl	8006728 <I2C_WaitOnTXISFlagUntilTimeout>
 8006622:	4603      	mov	r3, r0
 8006624:	2b00      	cmp	r3, #0
 8006626:	d001      	beq.n	800662c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006628:	2301      	movs	r3, #1
 800662a:	e012      	b.n	8006652 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800662c:	893b      	ldrh	r3, [r7, #8]
 800662e:	b2da      	uxtb	r2, r3
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006636:	69fb      	ldr	r3, [r7, #28]
 8006638:	9300      	str	r3, [sp, #0]
 800663a:	69bb      	ldr	r3, [r7, #24]
 800663c:	2200      	movs	r2, #0
 800663e:	2140      	movs	r1, #64	; 0x40
 8006640:	68f8      	ldr	r0, [r7, #12]
 8006642:	f000 f831 	bl	80066a8 <I2C_WaitOnFlagUntilTimeout>
 8006646:	4603      	mov	r3, r0
 8006648:	2b00      	cmp	r3, #0
 800664a:	d001      	beq.n	8006650 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800664c:	2301      	movs	r3, #1
 800664e:	e000      	b.n	8006652 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006650:	2300      	movs	r3, #0
}
 8006652:	4618      	mov	r0, r3
 8006654:	3710      	adds	r7, #16
 8006656:	46bd      	mov	sp, r7
 8006658:	bd80      	pop	{r7, pc}
 800665a:	bf00      	nop
 800665c:	80002000 	.word	0x80002000

08006660 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006660:	b480      	push	{r7}
 8006662:	b083      	sub	sp, #12
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	699b      	ldr	r3, [r3, #24]
 800666e:	f003 0302 	and.w	r3, r3, #2
 8006672:	2b02      	cmp	r3, #2
 8006674:	d103      	bne.n	800667e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	2200      	movs	r2, #0
 800667c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	699b      	ldr	r3, [r3, #24]
 8006684:	f003 0301 	and.w	r3, r3, #1
 8006688:	2b01      	cmp	r3, #1
 800668a:	d007      	beq.n	800669c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	699a      	ldr	r2, [r3, #24]
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f042 0201 	orr.w	r2, r2, #1
 800669a:	619a      	str	r2, [r3, #24]
  }
}
 800669c:	bf00      	nop
 800669e:	370c      	adds	r7, #12
 80066a0:	46bd      	mov	sp, r7
 80066a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a6:	4770      	bx	lr

080066a8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b084      	sub	sp, #16
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	60f8      	str	r0, [r7, #12]
 80066b0:	60b9      	str	r1, [r7, #8]
 80066b2:	603b      	str	r3, [r7, #0]
 80066b4:	4613      	mov	r3, r2
 80066b6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80066b8:	e022      	b.n	8006700 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80066c0:	d01e      	beq.n	8006700 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066c2:	f7fd fbc7 	bl	8003e54 <HAL_GetTick>
 80066c6:	4602      	mov	r2, r0
 80066c8:	69bb      	ldr	r3, [r7, #24]
 80066ca:	1ad3      	subs	r3, r2, r3
 80066cc:	683a      	ldr	r2, [r7, #0]
 80066ce:	429a      	cmp	r2, r3
 80066d0:	d302      	bcc.n	80066d8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d113      	bne.n	8006700 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066dc:	f043 0220 	orr.w	r2, r3, #32
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	2220      	movs	r2, #32
 80066e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	2200      	movs	r2, #0
 80066f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	2200      	movs	r2, #0
 80066f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80066fc:	2301      	movs	r3, #1
 80066fe:	e00f      	b.n	8006720 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	699a      	ldr	r2, [r3, #24]
 8006706:	68bb      	ldr	r3, [r7, #8]
 8006708:	4013      	ands	r3, r2
 800670a:	68ba      	ldr	r2, [r7, #8]
 800670c:	429a      	cmp	r2, r3
 800670e:	bf0c      	ite	eq
 8006710:	2301      	moveq	r3, #1
 8006712:	2300      	movne	r3, #0
 8006714:	b2db      	uxtb	r3, r3
 8006716:	461a      	mov	r2, r3
 8006718:	79fb      	ldrb	r3, [r7, #7]
 800671a:	429a      	cmp	r2, r3
 800671c:	d0cd      	beq.n	80066ba <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800671e:	2300      	movs	r3, #0
}
 8006720:	4618      	mov	r0, r3
 8006722:	3710      	adds	r7, #16
 8006724:	46bd      	mov	sp, r7
 8006726:	bd80      	pop	{r7, pc}

08006728 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b084      	sub	sp, #16
 800672c:	af00      	add	r7, sp, #0
 800672e:	60f8      	str	r0, [r7, #12]
 8006730:	60b9      	str	r1, [r7, #8]
 8006732:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006734:	e02c      	b.n	8006790 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006736:	687a      	ldr	r2, [r7, #4]
 8006738:	68b9      	ldr	r1, [r7, #8]
 800673a:	68f8      	ldr	r0, [r7, #12]
 800673c:	f000 f870 	bl	8006820 <I2C_IsErrorOccurred>
 8006740:	4603      	mov	r3, r0
 8006742:	2b00      	cmp	r3, #0
 8006744:	d001      	beq.n	800674a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006746:	2301      	movs	r3, #1
 8006748:	e02a      	b.n	80067a0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800674a:	68bb      	ldr	r3, [r7, #8]
 800674c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006750:	d01e      	beq.n	8006790 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006752:	f7fd fb7f 	bl	8003e54 <HAL_GetTick>
 8006756:	4602      	mov	r2, r0
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	1ad3      	subs	r3, r2, r3
 800675c:	68ba      	ldr	r2, [r7, #8]
 800675e:	429a      	cmp	r2, r3
 8006760:	d302      	bcc.n	8006768 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006762:	68bb      	ldr	r3, [r7, #8]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d113      	bne.n	8006790 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800676c:	f043 0220 	orr.w	r2, r3, #32
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	2220      	movs	r2, #32
 8006778:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	2200      	movs	r2, #0
 8006780:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	2200      	movs	r2, #0
 8006788:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800678c:	2301      	movs	r3, #1
 800678e:	e007      	b.n	80067a0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	699b      	ldr	r3, [r3, #24]
 8006796:	f003 0302 	and.w	r3, r3, #2
 800679a:	2b02      	cmp	r3, #2
 800679c:	d1cb      	bne.n	8006736 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800679e:	2300      	movs	r3, #0
}
 80067a0:	4618      	mov	r0, r3
 80067a2:	3710      	adds	r7, #16
 80067a4:	46bd      	mov	sp, r7
 80067a6:	bd80      	pop	{r7, pc}

080067a8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b084      	sub	sp, #16
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	60f8      	str	r0, [r7, #12]
 80067b0:	60b9      	str	r1, [r7, #8]
 80067b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80067b4:	e028      	b.n	8006808 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80067b6:	687a      	ldr	r2, [r7, #4]
 80067b8:	68b9      	ldr	r1, [r7, #8]
 80067ba:	68f8      	ldr	r0, [r7, #12]
 80067bc:	f000 f830 	bl	8006820 <I2C_IsErrorOccurred>
 80067c0:	4603      	mov	r3, r0
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d001      	beq.n	80067ca <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80067c6:	2301      	movs	r3, #1
 80067c8:	e026      	b.n	8006818 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067ca:	f7fd fb43 	bl	8003e54 <HAL_GetTick>
 80067ce:	4602      	mov	r2, r0
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	1ad3      	subs	r3, r2, r3
 80067d4:	68ba      	ldr	r2, [r7, #8]
 80067d6:	429a      	cmp	r2, r3
 80067d8:	d302      	bcc.n	80067e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d113      	bne.n	8006808 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067e4:	f043 0220 	orr.w	r2, r3, #32
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2220      	movs	r2, #32
 80067f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	2200      	movs	r2, #0
 80067f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	2200      	movs	r2, #0
 8006800:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006804:	2301      	movs	r3, #1
 8006806:	e007      	b.n	8006818 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	699b      	ldr	r3, [r3, #24]
 800680e:	f003 0320 	and.w	r3, r3, #32
 8006812:	2b20      	cmp	r3, #32
 8006814:	d1cf      	bne.n	80067b6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006816:	2300      	movs	r3, #0
}
 8006818:	4618      	mov	r0, r3
 800681a:	3710      	adds	r7, #16
 800681c:	46bd      	mov	sp, r7
 800681e:	bd80      	pop	{r7, pc}

08006820 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006820:	b580      	push	{r7, lr}
 8006822:	b08a      	sub	sp, #40	; 0x28
 8006824:	af00      	add	r7, sp, #0
 8006826:	60f8      	str	r0, [r7, #12]
 8006828:	60b9      	str	r1, [r7, #8]
 800682a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800682c:	2300      	movs	r3, #0
 800682e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	699b      	ldr	r3, [r3, #24]
 8006838:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800683a:	2300      	movs	r3, #0
 800683c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006842:	69bb      	ldr	r3, [r7, #24]
 8006844:	f003 0310 	and.w	r3, r3, #16
 8006848:	2b00      	cmp	r3, #0
 800684a:	d068      	beq.n	800691e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	2210      	movs	r2, #16
 8006852:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006854:	e049      	b.n	80068ea <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006856:	68bb      	ldr	r3, [r7, #8]
 8006858:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800685c:	d045      	beq.n	80068ea <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800685e:	f7fd faf9 	bl	8003e54 <HAL_GetTick>
 8006862:	4602      	mov	r2, r0
 8006864:	69fb      	ldr	r3, [r7, #28]
 8006866:	1ad3      	subs	r3, r2, r3
 8006868:	68ba      	ldr	r2, [r7, #8]
 800686a:	429a      	cmp	r2, r3
 800686c:	d302      	bcc.n	8006874 <I2C_IsErrorOccurred+0x54>
 800686e:	68bb      	ldr	r3, [r7, #8]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d13a      	bne.n	80068ea <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	685b      	ldr	r3, [r3, #4]
 800687a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800687e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006886:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	699b      	ldr	r3, [r3, #24]
 800688e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006892:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006896:	d121      	bne.n	80068dc <I2C_IsErrorOccurred+0xbc>
 8006898:	697b      	ldr	r3, [r7, #20]
 800689a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800689e:	d01d      	beq.n	80068dc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80068a0:	7cfb      	ldrb	r3, [r7, #19]
 80068a2:	2b20      	cmp	r3, #32
 80068a4:	d01a      	beq.n	80068dc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	685a      	ldr	r2, [r3, #4]
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80068b4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80068b6:	f7fd facd 	bl	8003e54 <HAL_GetTick>
 80068ba:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80068bc:	e00e      	b.n	80068dc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80068be:	f7fd fac9 	bl	8003e54 <HAL_GetTick>
 80068c2:	4602      	mov	r2, r0
 80068c4:	69fb      	ldr	r3, [r7, #28]
 80068c6:	1ad3      	subs	r3, r2, r3
 80068c8:	2b19      	cmp	r3, #25
 80068ca:	d907      	bls.n	80068dc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 80068cc:	6a3b      	ldr	r3, [r7, #32]
 80068ce:	f043 0320 	orr.w	r3, r3, #32
 80068d2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80068d4:	2301      	movs	r3, #1
 80068d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 80068da:	e006      	b.n	80068ea <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	699b      	ldr	r3, [r3, #24]
 80068e2:	f003 0320 	and.w	r3, r3, #32
 80068e6:	2b20      	cmp	r3, #32
 80068e8:	d1e9      	bne.n	80068be <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	699b      	ldr	r3, [r3, #24]
 80068f0:	f003 0320 	and.w	r3, r3, #32
 80068f4:	2b20      	cmp	r3, #32
 80068f6:	d003      	beq.n	8006900 <I2C_IsErrorOccurred+0xe0>
 80068f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d0aa      	beq.n	8006856 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006900:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006904:	2b00      	cmp	r3, #0
 8006906:	d103      	bne.n	8006910 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	2220      	movs	r2, #32
 800690e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006910:	6a3b      	ldr	r3, [r7, #32]
 8006912:	f043 0304 	orr.w	r3, r3, #4
 8006916:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006918:	2301      	movs	r3, #1
 800691a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	699b      	ldr	r3, [r3, #24]
 8006924:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006926:	69bb      	ldr	r3, [r7, #24]
 8006928:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800692c:	2b00      	cmp	r3, #0
 800692e:	d00b      	beq.n	8006948 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006930:	6a3b      	ldr	r3, [r7, #32]
 8006932:	f043 0301 	orr.w	r3, r3, #1
 8006936:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006940:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006942:	2301      	movs	r3, #1
 8006944:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006948:	69bb      	ldr	r3, [r7, #24]
 800694a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800694e:	2b00      	cmp	r3, #0
 8006950:	d00b      	beq.n	800696a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006952:	6a3b      	ldr	r3, [r7, #32]
 8006954:	f043 0308 	orr.w	r3, r3, #8
 8006958:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006962:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006964:	2301      	movs	r3, #1
 8006966:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800696a:	69bb      	ldr	r3, [r7, #24]
 800696c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006970:	2b00      	cmp	r3, #0
 8006972:	d00b      	beq.n	800698c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006974:	6a3b      	ldr	r3, [r7, #32]
 8006976:	f043 0302 	orr.w	r3, r3, #2
 800697a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006984:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006986:	2301      	movs	r3, #1
 8006988:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800698c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006990:	2b00      	cmp	r3, #0
 8006992:	d01c      	beq.n	80069ce <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006994:	68f8      	ldr	r0, [r7, #12]
 8006996:	f7ff fe63 	bl	8006660 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	6859      	ldr	r1, [r3, #4]
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	681a      	ldr	r2, [r3, #0]
 80069a4:	4b0d      	ldr	r3, [pc, #52]	; (80069dc <I2C_IsErrorOccurred+0x1bc>)
 80069a6:	400b      	ands	r3, r1
 80069a8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80069ae:	6a3b      	ldr	r3, [r7, #32]
 80069b0:	431a      	orrs	r2, r3
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	2220      	movs	r2, #32
 80069ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	2200      	movs	r2, #0
 80069c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	2200      	movs	r2, #0
 80069ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80069ce:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80069d2:	4618      	mov	r0, r3
 80069d4:	3728      	adds	r7, #40	; 0x28
 80069d6:	46bd      	mov	sp, r7
 80069d8:	bd80      	pop	{r7, pc}
 80069da:	bf00      	nop
 80069dc:	fe00e800 	.word	0xfe00e800

080069e0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80069e0:	b480      	push	{r7}
 80069e2:	b087      	sub	sp, #28
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	60f8      	str	r0, [r7, #12]
 80069e8:	607b      	str	r3, [r7, #4]
 80069ea:	460b      	mov	r3, r1
 80069ec:	817b      	strh	r3, [r7, #10]
 80069ee:	4613      	mov	r3, r2
 80069f0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80069f2:	897b      	ldrh	r3, [r7, #10]
 80069f4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80069f8:	7a7b      	ldrb	r3, [r7, #9]
 80069fa:	041b      	lsls	r3, r3, #16
 80069fc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006a00:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006a06:	6a3b      	ldr	r3, [r7, #32]
 8006a08:	4313      	orrs	r3, r2
 8006a0a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006a0e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	685a      	ldr	r2, [r3, #4]
 8006a16:	6a3b      	ldr	r3, [r7, #32]
 8006a18:	0d5b      	lsrs	r3, r3, #21
 8006a1a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8006a1e:	4b08      	ldr	r3, [pc, #32]	; (8006a40 <I2C_TransferConfig+0x60>)
 8006a20:	430b      	orrs	r3, r1
 8006a22:	43db      	mvns	r3, r3
 8006a24:	ea02 0103 	and.w	r1, r2, r3
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	697a      	ldr	r2, [r7, #20]
 8006a2e:	430a      	orrs	r2, r1
 8006a30:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006a32:	bf00      	nop
 8006a34:	371c      	adds	r7, #28
 8006a36:	46bd      	mov	sp, r7
 8006a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3c:	4770      	bx	lr
 8006a3e:	bf00      	nop
 8006a40:	03ff63ff 	.word	0x03ff63ff

08006a44 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b084      	sub	sp, #16
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d101      	bne.n	8006a56 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8006a52:	2301      	movs	r3, #1
 8006a54:	e0bf      	b.n	8006bd6 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8006a5c:	b2db      	uxtb	r3, r3
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d106      	bne.n	8006a70 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2200      	movs	r2, #0
 8006a66:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8006a6a:	6878      	ldr	r0, [r7, #4]
 8006a6c:	f7fb f85a 	bl	8001b24 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2202      	movs	r2, #2
 8006a74:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	699a      	ldr	r2, [r3, #24]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8006a86:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	6999      	ldr	r1, [r3, #24]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	685a      	ldr	r2, [r3, #4]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	689b      	ldr	r3, [r3, #8]
 8006a96:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006a9c:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	691b      	ldr	r3, [r3, #16]
 8006aa2:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	430a      	orrs	r2, r1
 8006aaa:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	6899      	ldr	r1, [r3, #8]
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681a      	ldr	r2, [r3, #0]
 8006ab6:	4b4a      	ldr	r3, [pc, #296]	; (8006be0 <HAL_LTDC_Init+0x19c>)
 8006ab8:	400b      	ands	r3, r1
 8006aba:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	695b      	ldr	r3, [r3, #20]
 8006ac0:	041b      	lsls	r3, r3, #16
 8006ac2:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	6899      	ldr	r1, [r3, #8]
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	699a      	ldr	r2, [r3, #24]
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	431a      	orrs	r2, r3
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	430a      	orrs	r2, r1
 8006ad8:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	68d9      	ldr	r1, [r3, #12]
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681a      	ldr	r2, [r3, #0]
 8006ae4:	4b3e      	ldr	r3, [pc, #248]	; (8006be0 <HAL_LTDC_Init+0x19c>)
 8006ae6:	400b      	ands	r3, r1
 8006ae8:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	69db      	ldr	r3, [r3, #28]
 8006aee:	041b      	lsls	r3, r3, #16
 8006af0:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	68d9      	ldr	r1, [r3, #12]
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	6a1a      	ldr	r2, [r3, #32]
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	431a      	orrs	r2, r3
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	430a      	orrs	r2, r1
 8006b06:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	6919      	ldr	r1, [r3, #16]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681a      	ldr	r2, [r3, #0]
 8006b12:	4b33      	ldr	r3, [pc, #204]	; (8006be0 <HAL_LTDC_Init+0x19c>)
 8006b14:	400b      	ands	r3, r1
 8006b16:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b1c:	041b      	lsls	r3, r3, #16
 8006b1e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	6919      	ldr	r1, [r3, #16]
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	431a      	orrs	r2, r3
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	430a      	orrs	r2, r1
 8006b34:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	6959      	ldr	r1, [r3, #20]
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681a      	ldr	r2, [r3, #0]
 8006b40:	4b27      	ldr	r3, [pc, #156]	; (8006be0 <HAL_LTDC_Init+0x19c>)
 8006b42:	400b      	ands	r3, r1
 8006b44:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b4a:	041b      	lsls	r3, r3, #16
 8006b4c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	6959      	ldr	r1, [r3, #20]
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	431a      	orrs	r2, r3
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	430a      	orrs	r2, r1
 8006b62:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006b6a:	021b      	lsls	r3, r3, #8
 8006b6c:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8006b74:	041b      	lsls	r3, r3, #16
 8006b76:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8006b86:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006b8e:	68ba      	ldr	r2, [r7, #8]
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	4313      	orrs	r3, r2
 8006b94:	687a      	ldr	r2, [r7, #4]
 8006b96:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8006b9a:	431a      	orrs	r2, r3
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	430a      	orrs	r2, r1
 8006ba2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f042 0206 	orr.w	r2, r2, #6
 8006bb2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	699a      	ldr	r2, [r3, #24]
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	f042 0201 	orr.w	r2, r2, #1
 8006bc2:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2201      	movs	r2, #1
 8006bd0:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8006bd4:	2300      	movs	r3, #0
}
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	3710      	adds	r7, #16
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	bd80      	pop	{r7, pc}
 8006bde:	bf00      	nop
 8006be0:	f000f800 	.word	0xf000f800

08006be4 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b084      	sub	sp, #16
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bf2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bfa:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	f003 0304 	and.w	r3, r3, #4
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d023      	beq.n	8006c4e <HAL_LTDC_IRQHandler+0x6a>
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	f003 0304 	and.w	r3, r3, #4
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d01e      	beq.n	8006c4e <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f022 0204 	bic.w	r2, r2, #4
 8006c1e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	2204      	movs	r2, #4
 8006c26:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006c2e:	f043 0201 	orr.w	r2, r3, #1
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2204      	movs	r2, #4
 8006c3c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2200      	movs	r2, #0
 8006c44:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8006c48:	6878      	ldr	r0, [r7, #4]
 8006c4a:	f000 f86f 	bl	8006d2c <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	f003 0302 	and.w	r3, r3, #2
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d023      	beq.n	8006ca0 <HAL_LTDC_IRQHandler+0xbc>
 8006c58:	68bb      	ldr	r3, [r7, #8]
 8006c5a:	f003 0302 	and.w	r3, r3, #2
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d01e      	beq.n	8006ca0 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f022 0202 	bic.w	r2, r2, #2
 8006c70:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	2202      	movs	r2, #2
 8006c78:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006c80:	f043 0202 	orr.w	r2, r3, #2
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2204      	movs	r2, #4
 8006c8e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2200      	movs	r2, #0
 8006c96:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8006c9a:	6878      	ldr	r0, [r7, #4]
 8006c9c:	f000 f846 	bl	8006d2c <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	f003 0301 	and.w	r3, r3, #1
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d01b      	beq.n	8006ce2 <HAL_LTDC_IRQHandler+0xfe>
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	f003 0301 	and.w	r3, r3, #1
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d016      	beq.n	8006ce2 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f022 0201 	bic.w	r2, r2, #1
 8006cc2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	2201      	movs	r2, #1
 8006cca:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2201      	movs	r2, #1
 8006cd0:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8006cdc:	6878      	ldr	r0, [r7, #4]
 8006cde:	f000 f82f 	bl	8006d40 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	f003 0308 	and.w	r3, r3, #8
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d01b      	beq.n	8006d24 <HAL_LTDC_IRQHandler+0x140>
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	f003 0308 	and.w	r3, r3, #8
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d016      	beq.n	8006d24 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f022 0208 	bic.w	r2, r2, #8
 8006d04:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	2208      	movs	r2, #8
 8006d0c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2201      	movs	r2, #1
 8006d12:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2200      	movs	r2, #0
 8006d1a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8006d1e:	6878      	ldr	r0, [r7, #4]
 8006d20:	f000 f818 	bl	8006d54 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8006d24:	bf00      	nop
 8006d26:	3710      	adds	r7, #16
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	bd80      	pop	{r7, pc}

08006d2c <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b083      	sub	sp, #12
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8006d34:	bf00      	nop
 8006d36:	370c      	adds	r7, #12
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3e:	4770      	bx	lr

08006d40 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8006d40:	b480      	push	{r7}
 8006d42:	b083      	sub	sp, #12
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8006d48:	bf00      	nop
 8006d4a:	370c      	adds	r7, #12
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d52:	4770      	bx	lr

08006d54 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8006d54:	b480      	push	{r7}
 8006d56:	b083      	sub	sp, #12
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8006d5c:	bf00      	nop
 8006d5e:	370c      	adds	r7, #12
 8006d60:	46bd      	mov	sp, r7
 8006d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d66:	4770      	bx	lr

08006d68 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006d68:	b5b0      	push	{r4, r5, r7, lr}
 8006d6a:	b084      	sub	sp, #16
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	60f8      	str	r0, [r7, #12]
 8006d70:	60b9      	str	r1, [r7, #8]
 8006d72:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8006d7a:	2b01      	cmp	r3, #1
 8006d7c:	d101      	bne.n	8006d82 <HAL_LTDC_ConfigLayer+0x1a>
 8006d7e:	2302      	movs	r3, #2
 8006d80:	e02c      	b.n	8006ddc <HAL_LTDC_ConfigLayer+0x74>
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	2201      	movs	r2, #1
 8006d86:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	2202      	movs	r2, #2
 8006d8e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8006d92:	68fa      	ldr	r2, [r7, #12]
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2134      	movs	r1, #52	; 0x34
 8006d98:	fb01 f303 	mul.w	r3, r1, r3
 8006d9c:	4413      	add	r3, r2
 8006d9e:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8006da2:	68bb      	ldr	r3, [r7, #8]
 8006da4:	4614      	mov	r4, r2
 8006da6:	461d      	mov	r5, r3
 8006da8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006daa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006dac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006dae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006db0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006db2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006db4:	682b      	ldr	r3, [r5, #0]
 8006db6:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8006db8:	687a      	ldr	r2, [r7, #4]
 8006dba:	68b9      	ldr	r1, [r7, #8]
 8006dbc:	68f8      	ldr	r0, [r7, #12]
 8006dbe:	f000 f811 	bl	8006de4 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	2201      	movs	r2, #1
 8006dc8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	2201      	movs	r2, #1
 8006dce:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8006dda:	2300      	movs	r3, #0
}
 8006ddc:	4618      	mov	r0, r3
 8006dde:	3710      	adds	r7, #16
 8006de0:	46bd      	mov	sp, r7
 8006de2:	bdb0      	pop	{r4, r5, r7, pc}

08006de4 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006de4:	b480      	push	{r7}
 8006de6:	b089      	sub	sp, #36	; 0x24
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	60f8      	str	r0, [r7, #12]
 8006dec:	60b9      	str	r1, [r7, #8]
 8006dee:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8006df0:	68bb      	ldr	r3, [r7, #8]
 8006df2:	685a      	ldr	r2, [r3, #4]
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	68db      	ldr	r3, [r3, #12]
 8006dfa:	0c1b      	lsrs	r3, r3, #16
 8006dfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006e00:	4413      	add	r3, r2
 8006e02:	041b      	lsls	r3, r3, #16
 8006e04:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	461a      	mov	r2, r3
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	01db      	lsls	r3, r3, #7
 8006e10:	4413      	add	r3, r2
 8006e12:	3384      	adds	r3, #132	; 0x84
 8006e14:	685b      	ldr	r3, [r3, #4]
 8006e16:	68fa      	ldr	r2, [r7, #12]
 8006e18:	6812      	ldr	r2, [r2, #0]
 8006e1a:	4611      	mov	r1, r2
 8006e1c:	687a      	ldr	r2, [r7, #4]
 8006e1e:	01d2      	lsls	r2, r2, #7
 8006e20:	440a      	add	r2, r1
 8006e22:	3284      	adds	r2, #132	; 0x84
 8006e24:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8006e28:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006e2a:	68bb      	ldr	r3, [r7, #8]
 8006e2c:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	68db      	ldr	r3, [r3, #12]
 8006e34:	0c1b      	lsrs	r3, r3, #16
 8006e36:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006e3a:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006e3c:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	4619      	mov	r1, r3
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	01db      	lsls	r3, r3, #7
 8006e48:	440b      	add	r3, r1
 8006e4a:	3384      	adds	r3, #132	; 0x84
 8006e4c:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006e4e:	69fb      	ldr	r3, [r7, #28]
 8006e50:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006e52:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8006e54:	68bb      	ldr	r3, [r7, #8]
 8006e56:	68da      	ldr	r2, [r3, #12]
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	68db      	ldr	r3, [r3, #12]
 8006e5e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006e62:	4413      	add	r3, r2
 8006e64:	041b      	lsls	r3, r3, #16
 8006e66:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	461a      	mov	r2, r3
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	01db      	lsls	r3, r3, #7
 8006e72:	4413      	add	r3, r2
 8006e74:	3384      	adds	r3, #132	; 0x84
 8006e76:	689b      	ldr	r3, [r3, #8]
 8006e78:	68fa      	ldr	r2, [r7, #12]
 8006e7a:	6812      	ldr	r2, [r2, #0]
 8006e7c:	4611      	mov	r1, r2
 8006e7e:	687a      	ldr	r2, [r7, #4]
 8006e80:	01d2      	lsls	r2, r2, #7
 8006e82:	440a      	add	r2, r1
 8006e84:	3284      	adds	r2, #132	; 0x84
 8006e86:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8006e8a:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8006e8c:	68bb      	ldr	r3, [r7, #8]
 8006e8e:	689a      	ldr	r2, [r3, #8]
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	68db      	ldr	r3, [r3, #12]
 8006e96:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006e9a:	4413      	add	r3, r2
 8006e9c:	1c5a      	adds	r2, r3, #1
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	4619      	mov	r1, r3
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	01db      	lsls	r3, r3, #7
 8006ea8:	440b      	add	r3, r1
 8006eaa:	3384      	adds	r3, #132	; 0x84
 8006eac:	4619      	mov	r1, r3
 8006eae:	69fb      	ldr	r3, [r7, #28]
 8006eb0:	4313      	orrs	r3, r2
 8006eb2:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	461a      	mov	r2, r3
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	01db      	lsls	r3, r3, #7
 8006ebe:	4413      	add	r3, r2
 8006ec0:	3384      	adds	r3, #132	; 0x84
 8006ec2:	691b      	ldr	r3, [r3, #16]
 8006ec4:	68fa      	ldr	r2, [r7, #12]
 8006ec6:	6812      	ldr	r2, [r2, #0]
 8006ec8:	4611      	mov	r1, r2
 8006eca:	687a      	ldr	r2, [r7, #4]
 8006ecc:	01d2      	lsls	r2, r2, #7
 8006ece:	440a      	add	r2, r1
 8006ed0:	3284      	adds	r2, #132	; 0x84
 8006ed2:	f023 0307 	bic.w	r3, r3, #7
 8006ed6:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	461a      	mov	r2, r3
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	01db      	lsls	r3, r3, #7
 8006ee2:	4413      	add	r3, r2
 8006ee4:	3384      	adds	r3, #132	; 0x84
 8006ee6:	461a      	mov	r2, r3
 8006ee8:	68bb      	ldr	r3, [r7, #8]
 8006eea:	691b      	ldr	r3, [r3, #16]
 8006eec:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8006eee:	68bb      	ldr	r3, [r7, #8]
 8006ef0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8006ef4:	021b      	lsls	r3, r3, #8
 8006ef6:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8006ef8:	68bb      	ldr	r3, [r7, #8]
 8006efa:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8006efe:	041b      	lsls	r3, r3, #16
 8006f00:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8006f02:	68bb      	ldr	r3, [r7, #8]
 8006f04:	699b      	ldr	r3, [r3, #24]
 8006f06:	061b      	lsls	r3, r3, #24
 8006f08:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	461a      	mov	r2, r3
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	01db      	lsls	r3, r3, #7
 8006f14:	4413      	add	r3, r2
 8006f16:	3384      	adds	r3, #132	; 0x84
 8006f18:	699b      	ldr	r3, [r3, #24]
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	461a      	mov	r2, r3
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	01db      	lsls	r3, r3, #7
 8006f24:	4413      	add	r3, r2
 8006f26:	3384      	adds	r3, #132	; 0x84
 8006f28:	461a      	mov	r2, r3
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006f34:	461a      	mov	r2, r3
 8006f36:	69fb      	ldr	r3, [r7, #28]
 8006f38:	431a      	orrs	r2, r3
 8006f3a:	69bb      	ldr	r3, [r7, #24]
 8006f3c:	431a      	orrs	r2, r3
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	4619      	mov	r1, r3
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	01db      	lsls	r3, r3, #7
 8006f48:	440b      	add	r3, r1
 8006f4a:	3384      	adds	r3, #132	; 0x84
 8006f4c:	4619      	mov	r1, r3
 8006f4e:	697b      	ldr	r3, [r7, #20]
 8006f50:	4313      	orrs	r3, r2
 8006f52:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	461a      	mov	r2, r3
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	01db      	lsls	r3, r3, #7
 8006f5e:	4413      	add	r3, r2
 8006f60:	3384      	adds	r3, #132	; 0x84
 8006f62:	695b      	ldr	r3, [r3, #20]
 8006f64:	68fa      	ldr	r2, [r7, #12]
 8006f66:	6812      	ldr	r2, [r2, #0]
 8006f68:	4611      	mov	r1, r2
 8006f6a:	687a      	ldr	r2, [r7, #4]
 8006f6c:	01d2      	lsls	r2, r2, #7
 8006f6e:	440a      	add	r2, r1
 8006f70:	3284      	adds	r2, #132	; 0x84
 8006f72:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006f76:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	461a      	mov	r2, r3
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	01db      	lsls	r3, r3, #7
 8006f82:	4413      	add	r3, r2
 8006f84:	3384      	adds	r3, #132	; 0x84
 8006f86:	461a      	mov	r2, r3
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	695b      	ldr	r3, [r3, #20]
 8006f8c:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	461a      	mov	r2, r3
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	01db      	lsls	r3, r3, #7
 8006f98:	4413      	add	r3, r2
 8006f9a:	3384      	adds	r3, #132	; 0x84
 8006f9c:	69da      	ldr	r2, [r3, #28]
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	4619      	mov	r1, r3
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	01db      	lsls	r3, r3, #7
 8006fa8:	440b      	add	r3, r1
 8006faa:	3384      	adds	r3, #132	; 0x84
 8006fac:	4619      	mov	r1, r3
 8006fae:	4b58      	ldr	r3, [pc, #352]	; (8007110 <LTDC_SetConfig+0x32c>)
 8006fb0:	4013      	ands	r3, r2
 8006fb2:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	69da      	ldr	r2, [r3, #28]
 8006fb8:	68bb      	ldr	r3, [r7, #8]
 8006fba:	6a1b      	ldr	r3, [r3, #32]
 8006fbc:	68f9      	ldr	r1, [r7, #12]
 8006fbe:	6809      	ldr	r1, [r1, #0]
 8006fc0:	4608      	mov	r0, r1
 8006fc2:	6879      	ldr	r1, [r7, #4]
 8006fc4:	01c9      	lsls	r1, r1, #7
 8006fc6:	4401      	add	r1, r0
 8006fc8:	3184      	adds	r1, #132	; 0x84
 8006fca:	4313      	orrs	r3, r2
 8006fcc:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	461a      	mov	r2, r3
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	01db      	lsls	r3, r3, #7
 8006fd8:	4413      	add	r3, r2
 8006fda:	3384      	adds	r3, #132	; 0x84
 8006fdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	461a      	mov	r2, r3
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	01db      	lsls	r3, r3, #7
 8006fe8:	4413      	add	r3, r2
 8006fea:	3384      	adds	r3, #132	; 0x84
 8006fec:	461a      	mov	r2, r3
 8006fee:	2300      	movs	r3, #0
 8006ff0:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	461a      	mov	r2, r3
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	01db      	lsls	r3, r3, #7
 8006ffc:	4413      	add	r3, r2
 8006ffe:	3384      	adds	r3, #132	; 0x84
 8007000:	461a      	mov	r2, r3
 8007002:	68bb      	ldr	r3, [r7, #8]
 8007004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007006:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8007008:	68bb      	ldr	r3, [r7, #8]
 800700a:	691b      	ldr	r3, [r3, #16]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d102      	bne.n	8007016 <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 8007010:	2304      	movs	r3, #4
 8007012:	61fb      	str	r3, [r7, #28]
 8007014:	e01b      	b.n	800704e <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8007016:	68bb      	ldr	r3, [r7, #8]
 8007018:	691b      	ldr	r3, [r3, #16]
 800701a:	2b01      	cmp	r3, #1
 800701c:	d102      	bne.n	8007024 <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 800701e:	2303      	movs	r3, #3
 8007020:	61fb      	str	r3, [r7, #28]
 8007022:	e014      	b.n	800704e <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8007024:	68bb      	ldr	r3, [r7, #8]
 8007026:	691b      	ldr	r3, [r3, #16]
 8007028:	2b04      	cmp	r3, #4
 800702a:	d00b      	beq.n	8007044 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8007030:	2b02      	cmp	r3, #2
 8007032:	d007      	beq.n	8007044 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8007038:	2b03      	cmp	r3, #3
 800703a:	d003      	beq.n	8007044 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800703c:	68bb      	ldr	r3, [r7, #8]
 800703e:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8007040:	2b07      	cmp	r3, #7
 8007042:	d102      	bne.n	800704a <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 8007044:	2302      	movs	r3, #2
 8007046:	61fb      	str	r3, [r7, #28]
 8007048:	e001      	b.n	800704e <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 800704a:	2301      	movs	r3, #1
 800704c:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	461a      	mov	r2, r3
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	01db      	lsls	r3, r3, #7
 8007058:	4413      	add	r3, r2
 800705a:	3384      	adds	r3, #132	; 0x84
 800705c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800705e:	68fa      	ldr	r2, [r7, #12]
 8007060:	6812      	ldr	r2, [r2, #0]
 8007062:	4611      	mov	r1, r2
 8007064:	687a      	ldr	r2, [r7, #4]
 8007066:	01d2      	lsls	r2, r2, #7
 8007068:	440a      	add	r2, r1
 800706a:	3284      	adds	r2, #132	; 0x84
 800706c:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8007070:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8007072:	68bb      	ldr	r3, [r7, #8]
 8007074:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007076:	69fa      	ldr	r2, [r7, #28]
 8007078:	fb02 f303 	mul.w	r3, r2, r3
 800707c:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800707e:	68bb      	ldr	r3, [r7, #8]
 8007080:	6859      	ldr	r1, [r3, #4]
 8007082:	68bb      	ldr	r3, [r7, #8]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	1acb      	subs	r3, r1, r3
 8007088:	69f9      	ldr	r1, [r7, #28]
 800708a:	fb01 f303 	mul.w	r3, r1, r3
 800708e:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8007090:	68f9      	ldr	r1, [r7, #12]
 8007092:	6809      	ldr	r1, [r1, #0]
 8007094:	4608      	mov	r0, r1
 8007096:	6879      	ldr	r1, [r7, #4]
 8007098:	01c9      	lsls	r1, r1, #7
 800709a:	4401      	add	r1, r0
 800709c:	3184      	adds	r1, #132	; 0x84
 800709e:	4313      	orrs	r3, r2
 80070a0:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	461a      	mov	r2, r3
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	01db      	lsls	r3, r3, #7
 80070ac:	4413      	add	r3, r2
 80070ae:	3384      	adds	r3, #132	; 0x84
 80070b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	4619      	mov	r1, r3
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	01db      	lsls	r3, r3, #7
 80070bc:	440b      	add	r3, r1
 80070be:	3384      	adds	r3, #132	; 0x84
 80070c0:	4619      	mov	r1, r3
 80070c2:	4b14      	ldr	r3, [pc, #80]	; (8007114 <LTDC_SetConfig+0x330>)
 80070c4:	4013      	ands	r3, r2
 80070c6:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	461a      	mov	r2, r3
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	01db      	lsls	r3, r3, #7
 80070d2:	4413      	add	r3, r2
 80070d4:	3384      	adds	r3, #132	; 0x84
 80070d6:	461a      	mov	r2, r3
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070dc:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	461a      	mov	r2, r3
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	01db      	lsls	r3, r3, #7
 80070e8:	4413      	add	r3, r2
 80070ea:	3384      	adds	r3, #132	; 0x84
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	68fa      	ldr	r2, [r7, #12]
 80070f0:	6812      	ldr	r2, [r2, #0]
 80070f2:	4611      	mov	r1, r2
 80070f4:	687a      	ldr	r2, [r7, #4]
 80070f6:	01d2      	lsls	r2, r2, #7
 80070f8:	440a      	add	r2, r1
 80070fa:	3284      	adds	r2, #132	; 0x84
 80070fc:	f043 0301 	orr.w	r3, r3, #1
 8007100:	6013      	str	r3, [r2, #0]
}
 8007102:	bf00      	nop
 8007104:	3724      	adds	r7, #36	; 0x24
 8007106:	46bd      	mov	sp, r7
 8007108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710c:	4770      	bx	lr
 800710e:	bf00      	nop
 8007110:	fffff8f8 	.word	0xfffff8f8
 8007114:	fffff800 	.word	0xfffff800

08007118 <HAL_LTDCEx_StructInitFromVideoConfig>:
  * @note   The implementation of this function is taking into account the LTDC
  *         polarities inversion as described in the current LTDC specification
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDCEx_StructInitFromVideoConfig(LTDC_HandleTypeDef *hltdc, DSI_VidCfgTypeDef *VidCfg)
{
 8007118:	b480      	push	{r7}
 800711a:	b083      	sub	sp, #12
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
 8007120:	6039      	str	r1, [r7, #0]

  /* The following polarity is inverted:
                     LTDC_DEPOLARITY_AL <-> LTDC_DEPOLARITY_AH */

  /* Note 1 : Code in line w/ Current LTDC specification */
  hltdc->Init.DEPolarity = (VidCfg->DEPolarity == \
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                            DSI_DATA_ENABLE_ACTIVE_HIGH) ? LTDC_DEPOLARITY_AL : LTDC_DEPOLARITY_AH;
 8007126:	2b00      	cmp	r3, #0
 8007128:	d101      	bne.n	800712e <HAL_LTDCEx_StructInitFromVideoConfig+0x16>
 800712a:	2200      	movs	r2, #0
 800712c:	e001      	b.n	8007132 <HAL_LTDCEx_StructInitFromVideoConfig+0x1a>
 800712e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  hltdc->Init.DEPolarity = (VidCfg->DEPolarity == \
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	60da      	str	r2, [r3, #12]
  hltdc->Init.VSPolarity = (VidCfg->VSPolarity == DSI_VSYNC_ACTIVE_HIGH) ? LTDC_VSPOLARITY_AH : LTDC_VSPOLARITY_AL;
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	6a1b      	ldr	r3, [r3, #32]
 800713a:	2b00      	cmp	r3, #0
 800713c:	d102      	bne.n	8007144 <HAL_LTDCEx_StructInitFromVideoConfig+0x2c>
 800713e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8007142:	e000      	b.n	8007146 <HAL_LTDCEx_StructInitFromVideoConfig+0x2e>
 8007144:	2200      	movs	r2, #0
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	609a      	str	r2, [r3, #8]
  hltdc->Init.HSPolarity = (VidCfg->HSPolarity == DSI_HSYNC_ACTIVE_HIGH) ? LTDC_HSPOLARITY_AH : LTDC_HSPOLARITY_AL;
 800714a:	683b      	ldr	r3, [r7, #0]
 800714c:	69db      	ldr	r3, [r3, #28]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d102      	bne.n	8007158 <HAL_LTDCEx_StructInitFromVideoConfig+0x40>
 8007152:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007156:	e000      	b.n	800715a <HAL_LTDCEx_StructInitFromVideoConfig+0x42>
 8007158:	2200      	movs	r2, #0
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	605a      	str	r2, [r3, #4]
  /* hltdc->Init.DEPolarity = VidCfg->DEPolarity << 29;
     hltdc->Init.VSPolarity = VidCfg->VSPolarity << 29;
     hltdc->Init.HSPolarity = VidCfg->HSPolarity << 29; */

  /* Retrieve vertical timing parameters from DSI */
  hltdc->Init.VerticalSync       = VidCfg->VerticalSyncActive - 1U;
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007162:	1e5a      	subs	r2, r3, #1
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	619a      	str	r2, [r3, #24]
  hltdc->Init.AccumulatedVBP     = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch - 1U;
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007170:	4413      	add	r3, r2
 8007172:	1e5a      	subs	r2, r3, #1
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	621a      	str	r2, [r3, #32]
  hltdc->Init.AccumulatedActiveH = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + \
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007180:	441a      	add	r2, r3
                                   VidCfg->VerticalActive - 1U;
 8007182:	683b      	ldr	r3, [r7, #0]
 8007184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  hltdc->Init.AccumulatedActiveH = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + \
 8007186:	4413      	add	r3, r2
                                   VidCfg->VerticalActive - 1U;
 8007188:	1e5a      	subs	r2, r3, #1
  hltdc->Init.AccumulatedActiveH = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + \
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc->Init.TotalHeigh         = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + \
 800718e:	683b      	ldr	r3, [r7, #0]
 8007190:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007196:	441a      	add	r2, r3
                                   VidCfg->VerticalActive + VidCfg->VerticalFrontPorch - 1U;
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  hltdc->Init.TotalHeigh         = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + \
 800719c:	441a      	add	r2, r3
                                   VidCfg->VerticalActive + VidCfg->VerticalFrontPorch - 1U;
 800719e:	683b      	ldr	r3, [r7, #0]
 80071a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071a2:	4413      	add	r3, r2
 80071a4:	1e5a      	subs	r2, r3, #1
  hltdc->Init.TotalHeigh         = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + \
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 80071aa:	2300      	movs	r3, #0
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	370c      	adds	r7, #12
 80071b0:	46bd      	mov	sp, r7
 80071b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b6:	4770      	bx	lr

080071b8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80071b8:	b590      	push	{r4, r7, lr}
 80071ba:	b08d      	sub	sp, #52	; 0x34
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071c6:	6a3b      	ldr	r3, [r7, #32]
 80071c8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	4618      	mov	r0, r3
 80071d0:	f003 f800 	bl	800a1d4 <USB_GetMode>
 80071d4:	4603      	mov	r3, r0
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	f040 84b7 	bne.w	8007b4a <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	4618      	mov	r0, r3
 80071e2:	f002 ff64 	bl	800a0ae <USB_ReadInterrupts>
 80071e6:	4603      	mov	r3, r0
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	f000 84ad 	beq.w	8007b48 <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80071ee:	69fb      	ldr	r3, [r7, #28]
 80071f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071f4:	689b      	ldr	r3, [r3, #8]
 80071f6:	0a1b      	lsrs	r3, r3, #8
 80071f8:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	4618      	mov	r0, r3
 8007208:	f002 ff51 	bl	800a0ae <USB_ReadInterrupts>
 800720c:	4603      	mov	r3, r0
 800720e:	f003 0302 	and.w	r3, r3, #2
 8007212:	2b02      	cmp	r3, #2
 8007214:	d107      	bne.n	8007226 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	695a      	ldr	r2, [r3, #20]
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f002 0202 	and.w	r2, r2, #2
 8007224:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	4618      	mov	r0, r3
 800722c:	f002 ff3f 	bl	800a0ae <USB_ReadInterrupts>
 8007230:	4603      	mov	r3, r0
 8007232:	f003 0310 	and.w	r3, r3, #16
 8007236:	2b10      	cmp	r3, #16
 8007238:	d161      	bne.n	80072fe <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	699a      	ldr	r2, [r3, #24]
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f022 0210 	bic.w	r2, r2, #16
 8007248:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800724a:	6a3b      	ldr	r3, [r7, #32]
 800724c:	6a1b      	ldr	r3, [r3, #32]
 800724e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8007250:	69bb      	ldr	r3, [r7, #24]
 8007252:	f003 020f 	and.w	r2, r3, #15
 8007256:	4613      	mov	r3, r2
 8007258:	00db      	lsls	r3, r3, #3
 800725a:	4413      	add	r3, r2
 800725c:	009b      	lsls	r3, r3, #2
 800725e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007262:	687a      	ldr	r2, [r7, #4]
 8007264:	4413      	add	r3, r2
 8007266:	3304      	adds	r3, #4
 8007268:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800726a:	69bb      	ldr	r3, [r7, #24]
 800726c:	0c5b      	lsrs	r3, r3, #17
 800726e:	f003 030f 	and.w	r3, r3, #15
 8007272:	2b02      	cmp	r3, #2
 8007274:	d124      	bne.n	80072c0 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8007276:	69ba      	ldr	r2, [r7, #24]
 8007278:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800727c:	4013      	ands	r3, r2
 800727e:	2b00      	cmp	r3, #0
 8007280:	d035      	beq.n	80072ee <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007282:	697b      	ldr	r3, [r7, #20]
 8007284:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8007286:	69bb      	ldr	r3, [r7, #24]
 8007288:	091b      	lsrs	r3, r3, #4
 800728a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800728c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007290:	b29b      	uxth	r3, r3
 8007292:	461a      	mov	r2, r3
 8007294:	6a38      	ldr	r0, [r7, #32]
 8007296:	f002 feb2 	bl	8009ffe <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800729a:	697b      	ldr	r3, [r7, #20]
 800729c:	691a      	ldr	r2, [r3, #16]
 800729e:	69bb      	ldr	r3, [r7, #24]
 80072a0:	091b      	lsrs	r3, r3, #4
 80072a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80072a6:	441a      	add	r2, r3
 80072a8:	697b      	ldr	r3, [r7, #20]
 80072aa:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80072ac:	697b      	ldr	r3, [r7, #20]
 80072ae:	6a1a      	ldr	r2, [r3, #32]
 80072b0:	69bb      	ldr	r3, [r7, #24]
 80072b2:	091b      	lsrs	r3, r3, #4
 80072b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80072b8:	441a      	add	r2, r3
 80072ba:	697b      	ldr	r3, [r7, #20]
 80072bc:	621a      	str	r2, [r3, #32]
 80072be:	e016      	b.n	80072ee <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80072c0:	69bb      	ldr	r3, [r7, #24]
 80072c2:	0c5b      	lsrs	r3, r3, #17
 80072c4:	f003 030f 	and.w	r3, r3, #15
 80072c8:	2b06      	cmp	r3, #6
 80072ca:	d110      	bne.n	80072ee <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80072d2:	2208      	movs	r2, #8
 80072d4:	4619      	mov	r1, r3
 80072d6:	6a38      	ldr	r0, [r7, #32]
 80072d8:	f002 fe91 	bl	8009ffe <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80072dc:	697b      	ldr	r3, [r7, #20]
 80072de:	6a1a      	ldr	r2, [r3, #32]
 80072e0:	69bb      	ldr	r3, [r7, #24]
 80072e2:	091b      	lsrs	r3, r3, #4
 80072e4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80072e8:	441a      	add	r2, r3
 80072ea:	697b      	ldr	r3, [r7, #20]
 80072ec:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	699a      	ldr	r2, [r3, #24]
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f042 0210 	orr.w	r2, r2, #16
 80072fc:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	4618      	mov	r0, r3
 8007304:	f002 fed3 	bl	800a0ae <USB_ReadInterrupts>
 8007308:	4603      	mov	r3, r0
 800730a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800730e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007312:	f040 80a7 	bne.w	8007464 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8007316:	2300      	movs	r3, #0
 8007318:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	4618      	mov	r0, r3
 8007320:	f002 fed8 	bl	800a0d4 <USB_ReadDevAllOutEpInterrupt>
 8007324:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8007326:	e099      	b.n	800745c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8007328:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800732a:	f003 0301 	and.w	r3, r3, #1
 800732e:	2b00      	cmp	r3, #0
 8007330:	f000 808e 	beq.w	8007450 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800733a:	b2d2      	uxtb	r2, r2
 800733c:	4611      	mov	r1, r2
 800733e:	4618      	mov	r0, r3
 8007340:	f002 fefc 	bl	800a13c <USB_ReadDevOutEPInterrupt>
 8007344:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8007346:	693b      	ldr	r3, [r7, #16]
 8007348:	f003 0301 	and.w	r3, r3, #1
 800734c:	2b00      	cmp	r3, #0
 800734e:	d00c      	beq.n	800736a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8007350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007352:	015a      	lsls	r2, r3, #5
 8007354:	69fb      	ldr	r3, [r7, #28]
 8007356:	4413      	add	r3, r2
 8007358:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800735c:	461a      	mov	r2, r3
 800735e:	2301      	movs	r3, #1
 8007360:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8007362:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007364:	6878      	ldr	r0, [r7, #4]
 8007366:	f000 fd27 	bl	8007db8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800736a:	693b      	ldr	r3, [r7, #16]
 800736c:	f003 0308 	and.w	r3, r3, #8
 8007370:	2b00      	cmp	r3, #0
 8007372:	d00c      	beq.n	800738e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8007374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007376:	015a      	lsls	r2, r3, #5
 8007378:	69fb      	ldr	r3, [r7, #28]
 800737a:	4413      	add	r3, r2
 800737c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007380:	461a      	mov	r2, r3
 8007382:	2308      	movs	r3, #8
 8007384:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8007386:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007388:	6878      	ldr	r0, [r7, #4]
 800738a:	f000 fdfd 	bl	8007f88 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800738e:	693b      	ldr	r3, [r7, #16]
 8007390:	f003 0310 	and.w	r3, r3, #16
 8007394:	2b00      	cmp	r3, #0
 8007396:	d008      	beq.n	80073aa <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8007398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800739a:	015a      	lsls	r2, r3, #5
 800739c:	69fb      	ldr	r3, [r7, #28]
 800739e:	4413      	add	r3, r2
 80073a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80073a4:	461a      	mov	r2, r3
 80073a6:	2310      	movs	r3, #16
 80073a8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	f003 0302 	and.w	r3, r3, #2
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d030      	beq.n	8007416 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80073b4:	6a3b      	ldr	r3, [r7, #32]
 80073b6:	695b      	ldr	r3, [r3, #20]
 80073b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073bc:	2b80      	cmp	r3, #128	; 0x80
 80073be:	d109      	bne.n	80073d4 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80073c0:	69fb      	ldr	r3, [r7, #28]
 80073c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073c6:	685b      	ldr	r3, [r3, #4]
 80073c8:	69fa      	ldr	r2, [r7, #28]
 80073ca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80073ce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80073d2:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80073d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80073d6:	4613      	mov	r3, r2
 80073d8:	00db      	lsls	r3, r3, #3
 80073da:	4413      	add	r3, r2
 80073dc:	009b      	lsls	r3, r3, #2
 80073de:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80073e2:	687a      	ldr	r2, [r7, #4]
 80073e4:	4413      	add	r3, r2
 80073e6:	3304      	adds	r3, #4
 80073e8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80073ea:	697b      	ldr	r3, [r7, #20]
 80073ec:	78db      	ldrb	r3, [r3, #3]
 80073ee:	2b01      	cmp	r3, #1
 80073f0:	d108      	bne.n	8007404 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80073f2:	697b      	ldr	r3, [r7, #20]
 80073f4:	2200      	movs	r2, #0
 80073f6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80073f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073fa:	b2db      	uxtb	r3, r3
 80073fc:	4619      	mov	r1, r3
 80073fe:	6878      	ldr	r0, [r7, #4]
 8007400:	f000 fbf0 	bl	8007be4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8007404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007406:	015a      	lsls	r2, r3, #5
 8007408:	69fb      	ldr	r3, [r7, #28]
 800740a:	4413      	add	r3, r2
 800740c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007410:	461a      	mov	r2, r3
 8007412:	2302      	movs	r3, #2
 8007414:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007416:	693b      	ldr	r3, [r7, #16]
 8007418:	f003 0320 	and.w	r3, r3, #32
 800741c:	2b00      	cmp	r3, #0
 800741e:	d008      	beq.n	8007432 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007422:	015a      	lsls	r2, r3, #5
 8007424:	69fb      	ldr	r3, [r7, #28]
 8007426:	4413      	add	r3, r2
 8007428:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800742c:	461a      	mov	r2, r3
 800742e:	2320      	movs	r3, #32
 8007430:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8007432:	693b      	ldr	r3, [r7, #16]
 8007434:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007438:	2b00      	cmp	r3, #0
 800743a:	d009      	beq.n	8007450 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800743c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800743e:	015a      	lsls	r2, r3, #5
 8007440:	69fb      	ldr	r3, [r7, #28]
 8007442:	4413      	add	r3, r2
 8007444:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007448:	461a      	mov	r2, r3
 800744a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800744e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8007450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007452:	3301      	adds	r3, #1
 8007454:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8007456:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007458:	085b      	lsrs	r3, r3, #1
 800745a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800745c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800745e:	2b00      	cmp	r3, #0
 8007460:	f47f af62 	bne.w	8007328 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	4618      	mov	r0, r3
 800746a:	f002 fe20 	bl	800a0ae <USB_ReadInterrupts>
 800746e:	4603      	mov	r3, r0
 8007470:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007474:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007478:	f040 80db 	bne.w	8007632 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	4618      	mov	r0, r3
 8007482:	f002 fe41 	bl	800a108 <USB_ReadDevAllInEpInterrupt>
 8007486:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8007488:	2300      	movs	r3, #0
 800748a:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800748c:	e0cd      	b.n	800762a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800748e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007490:	f003 0301 	and.w	r3, r3, #1
 8007494:	2b00      	cmp	r3, #0
 8007496:	f000 80c2 	beq.w	800761e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074a0:	b2d2      	uxtb	r2, r2
 80074a2:	4611      	mov	r1, r2
 80074a4:	4618      	mov	r0, r3
 80074a6:	f002 fe67 	bl	800a178 <USB_ReadDevInEPInterrupt>
 80074aa:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80074ac:	693b      	ldr	r3, [r7, #16]
 80074ae:	f003 0301 	and.w	r3, r3, #1
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d057      	beq.n	8007566 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80074b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074b8:	f003 030f 	and.w	r3, r3, #15
 80074bc:	2201      	movs	r2, #1
 80074be:	fa02 f303 	lsl.w	r3, r2, r3
 80074c2:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80074c4:	69fb      	ldr	r3, [r7, #28]
 80074c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	43db      	mvns	r3, r3
 80074d0:	69f9      	ldr	r1, [r7, #28]
 80074d2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80074d6:	4013      	ands	r3, r2
 80074d8:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80074da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074dc:	015a      	lsls	r2, r3, #5
 80074de:	69fb      	ldr	r3, [r7, #28]
 80074e0:	4413      	add	r3, r2
 80074e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074e6:	461a      	mov	r2, r3
 80074e8:	2301      	movs	r3, #1
 80074ea:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	691b      	ldr	r3, [r3, #16]
 80074f0:	2b01      	cmp	r3, #1
 80074f2:	d132      	bne.n	800755a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80074f4:	6879      	ldr	r1, [r7, #4]
 80074f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074f8:	4613      	mov	r3, r2
 80074fa:	00db      	lsls	r3, r3, #3
 80074fc:	4413      	add	r3, r2
 80074fe:	009b      	lsls	r3, r3, #2
 8007500:	440b      	add	r3, r1
 8007502:	334c      	adds	r3, #76	; 0x4c
 8007504:	6819      	ldr	r1, [r3, #0]
 8007506:	6878      	ldr	r0, [r7, #4]
 8007508:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800750a:	4613      	mov	r3, r2
 800750c:	00db      	lsls	r3, r3, #3
 800750e:	4413      	add	r3, r2
 8007510:	009b      	lsls	r3, r3, #2
 8007512:	4403      	add	r3, r0
 8007514:	3348      	adds	r3, #72	; 0x48
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	4419      	add	r1, r3
 800751a:	6878      	ldr	r0, [r7, #4]
 800751c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800751e:	4613      	mov	r3, r2
 8007520:	00db      	lsls	r3, r3, #3
 8007522:	4413      	add	r3, r2
 8007524:	009b      	lsls	r3, r3, #2
 8007526:	4403      	add	r3, r0
 8007528:	334c      	adds	r3, #76	; 0x4c
 800752a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800752c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800752e:	2b00      	cmp	r3, #0
 8007530:	d113      	bne.n	800755a <HAL_PCD_IRQHandler+0x3a2>
 8007532:	6879      	ldr	r1, [r7, #4]
 8007534:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007536:	4613      	mov	r3, r2
 8007538:	00db      	lsls	r3, r3, #3
 800753a:	4413      	add	r3, r2
 800753c:	009b      	lsls	r3, r3, #2
 800753e:	440b      	add	r3, r1
 8007540:	3354      	adds	r3, #84	; 0x54
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d108      	bne.n	800755a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	6818      	ldr	r0, [r3, #0]
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007552:	461a      	mov	r2, r3
 8007554:	2101      	movs	r1, #1
 8007556:	f002 fe6f 	bl	800a238 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800755a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800755c:	b2db      	uxtb	r3, r3
 800755e:	4619      	mov	r1, r3
 8007560:	6878      	ldr	r0, [r7, #4]
 8007562:	f000 fb01 	bl	8007b68 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8007566:	693b      	ldr	r3, [r7, #16]
 8007568:	f003 0308 	and.w	r3, r3, #8
 800756c:	2b00      	cmp	r3, #0
 800756e:	d008      	beq.n	8007582 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8007570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007572:	015a      	lsls	r2, r3, #5
 8007574:	69fb      	ldr	r3, [r7, #28]
 8007576:	4413      	add	r3, r2
 8007578:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800757c:	461a      	mov	r2, r3
 800757e:	2308      	movs	r3, #8
 8007580:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8007582:	693b      	ldr	r3, [r7, #16]
 8007584:	f003 0310 	and.w	r3, r3, #16
 8007588:	2b00      	cmp	r3, #0
 800758a:	d008      	beq.n	800759e <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800758c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800758e:	015a      	lsls	r2, r3, #5
 8007590:	69fb      	ldr	r3, [r7, #28]
 8007592:	4413      	add	r3, r2
 8007594:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007598:	461a      	mov	r2, r3
 800759a:	2310      	movs	r3, #16
 800759c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800759e:	693b      	ldr	r3, [r7, #16]
 80075a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d008      	beq.n	80075ba <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80075a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075aa:	015a      	lsls	r2, r3, #5
 80075ac:	69fb      	ldr	r3, [r7, #28]
 80075ae:	4413      	add	r3, r2
 80075b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075b4:	461a      	mov	r2, r3
 80075b6:	2340      	movs	r3, #64	; 0x40
 80075b8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80075ba:	693b      	ldr	r3, [r7, #16]
 80075bc:	f003 0302 	and.w	r3, r3, #2
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d023      	beq.n	800760c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80075c4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80075c6:	6a38      	ldr	r0, [r7, #32]
 80075c8:	f002 fbd8 	bl	8009d7c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80075cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80075ce:	4613      	mov	r3, r2
 80075d0:	00db      	lsls	r3, r3, #3
 80075d2:	4413      	add	r3, r2
 80075d4:	009b      	lsls	r3, r3, #2
 80075d6:	3338      	adds	r3, #56	; 0x38
 80075d8:	687a      	ldr	r2, [r7, #4]
 80075da:	4413      	add	r3, r2
 80075dc:	3304      	adds	r3, #4
 80075de:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80075e0:	697b      	ldr	r3, [r7, #20]
 80075e2:	78db      	ldrb	r3, [r3, #3]
 80075e4:	2b01      	cmp	r3, #1
 80075e6:	d108      	bne.n	80075fa <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80075e8:	697b      	ldr	r3, [r7, #20]
 80075ea:	2200      	movs	r2, #0
 80075ec:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80075ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075f0:	b2db      	uxtb	r3, r3
 80075f2:	4619      	mov	r1, r3
 80075f4:	6878      	ldr	r0, [r7, #4]
 80075f6:	f000 fb01 	bl	8007bfc <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80075fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075fc:	015a      	lsls	r2, r3, #5
 80075fe:	69fb      	ldr	r3, [r7, #28]
 8007600:	4413      	add	r3, r2
 8007602:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007606:	461a      	mov	r2, r3
 8007608:	2302      	movs	r3, #2
 800760a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800760c:	693b      	ldr	r3, [r7, #16]
 800760e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007612:	2b00      	cmp	r3, #0
 8007614:	d003      	beq.n	800761e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8007616:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007618:	6878      	ldr	r0, [r7, #4]
 800761a:	f000 fb40 	bl	8007c9e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800761e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007620:	3301      	adds	r3, #1
 8007622:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8007624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007626:	085b      	lsrs	r3, r3, #1
 8007628:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800762a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800762c:	2b00      	cmp	r3, #0
 800762e:	f47f af2e 	bne.w	800748e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	4618      	mov	r0, r3
 8007638:	f002 fd39 	bl	800a0ae <USB_ReadInterrupts>
 800763c:	4603      	mov	r3, r0
 800763e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007642:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007646:	d122      	bne.n	800768e <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007648:	69fb      	ldr	r3, [r7, #28]
 800764a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800764e:	685b      	ldr	r3, [r3, #4]
 8007650:	69fa      	ldr	r2, [r7, #28]
 8007652:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007656:	f023 0301 	bic.w	r3, r3, #1
 800765a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8007662:	2b01      	cmp	r3, #1
 8007664:	d108      	bne.n	8007678 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2200      	movs	r2, #0
 800766a:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800766e:	2100      	movs	r1, #0
 8007670:	6878      	ldr	r0, [r7, #4]
 8007672:	f000 fccf 	bl	8008014 <HAL_PCDEx_LPM_Callback>
 8007676:	e002      	b.n	800767e <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8007678:	6878      	ldr	r0, [r7, #4]
 800767a:	f000 faa9 	bl	8007bd0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	695a      	ldr	r2, [r3, #20]
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800768c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	4618      	mov	r0, r3
 8007694:	f002 fd0b 	bl	800a0ae <USB_ReadInterrupts>
 8007698:	4603      	mov	r3, r0
 800769a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800769e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80076a2:	d112      	bne.n	80076ca <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80076a4:	69fb      	ldr	r3, [r7, #28]
 80076a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076aa:	689b      	ldr	r3, [r3, #8]
 80076ac:	f003 0301 	and.w	r3, r3, #1
 80076b0:	2b01      	cmp	r3, #1
 80076b2:	d102      	bne.n	80076ba <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80076b4:	6878      	ldr	r0, [r7, #4]
 80076b6:	f000 fa81 	bl	8007bbc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	695a      	ldr	r2, [r3, #20]
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80076c8:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	4618      	mov	r0, r3
 80076d0:	f002 fced 	bl	800a0ae <USB_ReadInterrupts>
 80076d4:	4603      	mov	r3, r0
 80076d6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80076da:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80076de:	d121      	bne.n	8007724 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	695a      	ldr	r2, [r3, #20]
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 80076ee:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d111      	bne.n	800771e <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2201      	movs	r2, #1
 80076fe:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007708:	089b      	lsrs	r3, r3, #2
 800770a:	f003 020f 	and.w	r2, r3, #15
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8007714:	2101      	movs	r1, #1
 8007716:	6878      	ldr	r0, [r7, #4]
 8007718:	f000 fc7c 	bl	8008014 <HAL_PCDEx_LPM_Callback>
 800771c:	e002      	b.n	8007724 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800771e:	6878      	ldr	r0, [r7, #4]
 8007720:	f000 fa4c 	bl	8007bbc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	4618      	mov	r0, r3
 800772a:	f002 fcc0 	bl	800a0ae <USB_ReadInterrupts>
 800772e:	4603      	mov	r3, r0
 8007730:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007734:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007738:	f040 80b7 	bne.w	80078aa <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800773c:	69fb      	ldr	r3, [r7, #28]
 800773e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007742:	685b      	ldr	r3, [r3, #4]
 8007744:	69fa      	ldr	r2, [r7, #28]
 8007746:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800774a:	f023 0301 	bic.w	r3, r3, #1
 800774e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	2110      	movs	r1, #16
 8007756:	4618      	mov	r0, r3
 8007758:	f002 fb10 	bl	8009d7c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800775c:	2300      	movs	r3, #0
 800775e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007760:	e046      	b.n	80077f0 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8007762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007764:	015a      	lsls	r2, r3, #5
 8007766:	69fb      	ldr	r3, [r7, #28]
 8007768:	4413      	add	r3, r2
 800776a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800776e:	461a      	mov	r2, r3
 8007770:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007774:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007778:	015a      	lsls	r2, r3, #5
 800777a:	69fb      	ldr	r3, [r7, #28]
 800777c:	4413      	add	r3, r2
 800777e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007786:	0151      	lsls	r1, r2, #5
 8007788:	69fa      	ldr	r2, [r7, #28]
 800778a:	440a      	add	r2, r1
 800778c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007790:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007794:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8007796:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007798:	015a      	lsls	r2, r3, #5
 800779a:	69fb      	ldr	r3, [r7, #28]
 800779c:	4413      	add	r3, r2
 800779e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077a2:	461a      	mov	r2, r3
 80077a4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80077a8:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80077aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077ac:	015a      	lsls	r2, r3, #5
 80077ae:	69fb      	ldr	r3, [r7, #28]
 80077b0:	4413      	add	r3, r2
 80077b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80077ba:	0151      	lsls	r1, r2, #5
 80077bc:	69fa      	ldr	r2, [r7, #28]
 80077be:	440a      	add	r2, r1
 80077c0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80077c4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80077c8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80077ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077cc:	015a      	lsls	r2, r3, #5
 80077ce:	69fb      	ldr	r3, [r7, #28]
 80077d0:	4413      	add	r3, r2
 80077d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80077da:	0151      	lsls	r1, r2, #5
 80077dc:	69fa      	ldr	r2, [r7, #28]
 80077de:	440a      	add	r2, r1
 80077e0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80077e4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80077e8:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80077ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077ec:	3301      	adds	r3, #1
 80077ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	685b      	ldr	r3, [r3, #4]
 80077f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80077f6:	429a      	cmp	r2, r3
 80077f8:	d3b3      	bcc.n	8007762 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80077fa:	69fb      	ldr	r3, [r7, #28]
 80077fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007800:	69db      	ldr	r3, [r3, #28]
 8007802:	69fa      	ldr	r2, [r7, #28]
 8007804:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007808:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800780c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007812:	2b00      	cmp	r3, #0
 8007814:	d016      	beq.n	8007844 <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8007816:	69fb      	ldr	r3, [r7, #28]
 8007818:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800781c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007820:	69fa      	ldr	r2, [r7, #28]
 8007822:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007826:	f043 030b 	orr.w	r3, r3, #11
 800782a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800782e:	69fb      	ldr	r3, [r7, #28]
 8007830:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007834:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007836:	69fa      	ldr	r2, [r7, #28]
 8007838:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800783c:	f043 030b 	orr.w	r3, r3, #11
 8007840:	6453      	str	r3, [r2, #68]	; 0x44
 8007842:	e015      	b.n	8007870 <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8007844:	69fb      	ldr	r3, [r7, #28]
 8007846:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800784a:	695a      	ldr	r2, [r3, #20]
 800784c:	69fb      	ldr	r3, [r7, #28]
 800784e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007852:	4619      	mov	r1, r3
 8007854:	f242 032b 	movw	r3, #8235	; 0x202b
 8007858:	4313      	orrs	r3, r2
 800785a:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800785c:	69fb      	ldr	r3, [r7, #28]
 800785e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007862:	691b      	ldr	r3, [r3, #16]
 8007864:	69fa      	ldr	r2, [r7, #28]
 8007866:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800786a:	f043 030b 	orr.w	r3, r3, #11
 800786e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8007870:	69fb      	ldr	r3, [r7, #28]
 8007872:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	69fa      	ldr	r2, [r7, #28]
 800787a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800787e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8007882:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6818      	ldr	r0, [r3, #0]
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	691b      	ldr	r3, [r3, #16]
 800788c:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007894:	461a      	mov	r2, r3
 8007896:	f002 fccf 	bl	800a238 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	695a      	ldr	r2, [r3, #20]
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80078a8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	4618      	mov	r0, r3
 80078b0:	f002 fbfd 	bl	800a0ae <USB_ReadInterrupts>
 80078b4:	4603      	mov	r3, r0
 80078b6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80078ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80078be:	d124      	bne.n	800790a <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	4618      	mov	r0, r3
 80078c6:	f002 fc93 	bl	800a1f0 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	4618      	mov	r0, r3
 80078d0:	f002 fa88 	bl	8009de4 <USB_GetDevSpeed>
 80078d4:	4603      	mov	r3, r0
 80078d6:	461a      	mov	r2, r3
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681c      	ldr	r4, [r3, #0]
 80078e0:	f001 f8c8 	bl	8008a74 <HAL_RCC_GetHCLKFreq>
 80078e4:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80078ea:	b2db      	uxtb	r3, r3
 80078ec:	461a      	mov	r2, r3
 80078ee:	4620      	mov	r0, r4
 80078f0:	f002 f9a2 	bl	8009c38 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80078f4:	6878      	ldr	r0, [r7, #4]
 80078f6:	f000 f957 	bl	8007ba8 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	695a      	ldr	r2, [r3, #20]
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8007908:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	4618      	mov	r0, r3
 8007910:	f002 fbcd 	bl	800a0ae <USB_ReadInterrupts>
 8007914:	4603      	mov	r3, r0
 8007916:	f003 0308 	and.w	r3, r3, #8
 800791a:	2b08      	cmp	r3, #8
 800791c:	d10a      	bne.n	8007934 <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800791e:	6878      	ldr	r0, [r7, #4]
 8007920:	f000 f938 	bl	8007b94 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	695a      	ldr	r2, [r3, #20]
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	f002 0208 	and.w	r2, r2, #8
 8007932:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	4618      	mov	r0, r3
 800793a:	f002 fbb8 	bl	800a0ae <USB_ReadInterrupts>
 800793e:	4603      	mov	r3, r0
 8007940:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007944:	2b80      	cmp	r3, #128	; 0x80
 8007946:	d122      	bne.n	800798e <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8007948:	6a3b      	ldr	r3, [r7, #32]
 800794a:	699b      	ldr	r3, [r3, #24]
 800794c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007950:	6a3b      	ldr	r3, [r7, #32]
 8007952:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007954:	2301      	movs	r3, #1
 8007956:	627b      	str	r3, [r7, #36]	; 0x24
 8007958:	e014      	b.n	8007984 <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800795a:	6879      	ldr	r1, [r7, #4]
 800795c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800795e:	4613      	mov	r3, r2
 8007960:	00db      	lsls	r3, r3, #3
 8007962:	4413      	add	r3, r2
 8007964:	009b      	lsls	r3, r3, #2
 8007966:	440b      	add	r3, r1
 8007968:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800796c:	781b      	ldrb	r3, [r3, #0]
 800796e:	2b01      	cmp	r3, #1
 8007970:	d105      	bne.n	800797e <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8007972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007974:	b2db      	uxtb	r3, r3
 8007976:	4619      	mov	r1, r3
 8007978:	6878      	ldr	r0, [r7, #4]
 800797a:	f000 f95f 	bl	8007c3c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800797e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007980:	3301      	adds	r3, #1
 8007982:	627b      	str	r3, [r7, #36]	; 0x24
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	685b      	ldr	r3, [r3, #4]
 8007988:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800798a:	429a      	cmp	r2, r3
 800798c:	d3e5      	bcc.n	800795a <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	4618      	mov	r0, r3
 8007994:	f002 fb8b 	bl	800a0ae <USB_ReadInterrupts>
 8007998:	4603      	mov	r3, r0
 800799a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800799e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80079a2:	d13b      	bne.n	8007a1c <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80079a4:	2301      	movs	r3, #1
 80079a6:	627b      	str	r3, [r7, #36]	; 0x24
 80079a8:	e02b      	b.n	8007a02 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80079aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079ac:	015a      	lsls	r2, r3, #5
 80079ae:	69fb      	ldr	r3, [r7, #28]
 80079b0:	4413      	add	r3, r2
 80079b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80079ba:	6879      	ldr	r1, [r7, #4]
 80079bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80079be:	4613      	mov	r3, r2
 80079c0:	00db      	lsls	r3, r3, #3
 80079c2:	4413      	add	r3, r2
 80079c4:	009b      	lsls	r3, r3, #2
 80079c6:	440b      	add	r3, r1
 80079c8:	3340      	adds	r3, #64	; 0x40
 80079ca:	781b      	ldrb	r3, [r3, #0]
 80079cc:	2b01      	cmp	r3, #1
 80079ce:	d115      	bne.n	80079fc <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80079d0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	da12      	bge.n	80079fc <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80079d6:	6879      	ldr	r1, [r7, #4]
 80079d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80079da:	4613      	mov	r3, r2
 80079dc:	00db      	lsls	r3, r3, #3
 80079de:	4413      	add	r3, r2
 80079e0:	009b      	lsls	r3, r3, #2
 80079e2:	440b      	add	r3, r1
 80079e4:	333f      	adds	r3, #63	; 0x3f
 80079e6:	2201      	movs	r2, #1
 80079e8:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80079ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079ec:	b2db      	uxtb	r3, r3
 80079ee:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80079f2:	b2db      	uxtb	r3, r3
 80079f4:	4619      	mov	r1, r3
 80079f6:	6878      	ldr	r0, [r7, #4]
 80079f8:	f000 f920 	bl	8007c3c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80079fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079fe:	3301      	adds	r3, #1
 8007a00:	627b      	str	r3, [r7, #36]	; 0x24
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	685b      	ldr	r3, [r3, #4]
 8007a06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a08:	429a      	cmp	r2, r3
 8007a0a:	d3ce      	bcc.n	80079aa <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	695a      	ldr	r2, [r3, #20]
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8007a1a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	4618      	mov	r0, r3
 8007a22:	f002 fb44 	bl	800a0ae <USB_ReadInterrupts>
 8007a26:	4603      	mov	r3, r0
 8007a28:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007a2c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007a30:	d155      	bne.n	8007ade <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007a32:	2301      	movs	r3, #1
 8007a34:	627b      	str	r3, [r7, #36]	; 0x24
 8007a36:	e045      	b.n	8007ac4 <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8007a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a3a:	015a      	lsls	r2, r3, #5
 8007a3c:	69fb      	ldr	r3, [r7, #28]
 8007a3e:	4413      	add	r3, r2
 8007a40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8007a48:	6879      	ldr	r1, [r7, #4]
 8007a4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a4c:	4613      	mov	r3, r2
 8007a4e:	00db      	lsls	r3, r3, #3
 8007a50:	4413      	add	r3, r2
 8007a52:	009b      	lsls	r3, r3, #2
 8007a54:	440b      	add	r3, r1
 8007a56:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8007a5a:	781b      	ldrb	r3, [r3, #0]
 8007a5c:	2b01      	cmp	r3, #1
 8007a5e:	d12e      	bne.n	8007abe <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8007a60:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	da2b      	bge.n	8007abe <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8007a66:	69bb      	ldr	r3, [r7, #24]
 8007a68:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8007a72:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8007a76:	429a      	cmp	r2, r3
 8007a78:	d121      	bne.n	8007abe <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8007a7a:	6879      	ldr	r1, [r7, #4]
 8007a7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a7e:	4613      	mov	r3, r2
 8007a80:	00db      	lsls	r3, r3, #3
 8007a82:	4413      	add	r3, r2
 8007a84:	009b      	lsls	r3, r3, #2
 8007a86:	440b      	add	r3, r1
 8007a88:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8007a8c:	2201      	movs	r2, #1
 8007a8e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8007a90:	6a3b      	ldr	r3, [r7, #32]
 8007a92:	699b      	ldr	r3, [r3, #24]
 8007a94:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007a98:	6a3b      	ldr	r3, [r7, #32]
 8007a9a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8007a9c:	6a3b      	ldr	r3, [r7, #32]
 8007a9e:	695b      	ldr	r3, [r3, #20]
 8007aa0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d10a      	bne.n	8007abe <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8007aa8:	69fb      	ldr	r3, [r7, #28]
 8007aaa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007aae:	685b      	ldr	r3, [r3, #4]
 8007ab0:	69fa      	ldr	r2, [r7, #28]
 8007ab2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007ab6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007aba:	6053      	str	r3, [r2, #4]
            break;
 8007abc:	e007      	b.n	8007ace <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ac0:	3301      	adds	r3, #1
 8007ac2:	627b      	str	r3, [r7, #36]	; 0x24
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	685b      	ldr	r3, [r3, #4]
 8007ac8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007aca:	429a      	cmp	r2, r3
 8007acc:	d3b4      	bcc.n	8007a38 <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	695a      	ldr	r2, [r3, #20]
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8007adc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	f002 fae3 	bl	800a0ae <USB_ReadInterrupts>
 8007ae8:	4603      	mov	r3, r0
 8007aea:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007aee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007af2:	d10a      	bne.n	8007b0a <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8007af4:	6878      	ldr	r0, [r7, #4]
 8007af6:	f000 f88d 	bl	8007c14 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	695a      	ldr	r2, [r3, #20]
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8007b08:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	4618      	mov	r0, r3
 8007b10:	f002 facd 	bl	800a0ae <USB_ReadInterrupts>
 8007b14:	4603      	mov	r3, r0
 8007b16:	f003 0304 	and.w	r3, r3, #4
 8007b1a:	2b04      	cmp	r3, #4
 8007b1c:	d115      	bne.n	8007b4a <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	685b      	ldr	r3, [r3, #4]
 8007b24:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8007b26:	69bb      	ldr	r3, [r7, #24]
 8007b28:	f003 0304 	and.w	r3, r3, #4
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d002      	beq.n	8007b36 <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8007b30:	6878      	ldr	r0, [r7, #4]
 8007b32:	f000 f879 	bl	8007c28 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	6859      	ldr	r1, [r3, #4]
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	69ba      	ldr	r2, [r7, #24]
 8007b42:	430a      	orrs	r2, r1
 8007b44:	605a      	str	r2, [r3, #4]
 8007b46:	e000      	b.n	8007b4a <HAL_PCD_IRQHandler+0x992>
      return;
 8007b48:	bf00      	nop
    }
  }
}
 8007b4a:	3734      	adds	r7, #52	; 0x34
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	bd90      	pop	{r4, r7, pc}

08007b50 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8007b50:	b480      	push	{r7}
 8007b52:	b083      	sub	sp, #12
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
 8007b58:	460b      	mov	r3, r1
 8007b5a:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataOutStageCallback could be implemented in the user file
   */
}
 8007b5c:	bf00      	nop
 8007b5e:	370c      	adds	r7, #12
 8007b60:	46bd      	mov	sp, r7
 8007b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b66:	4770      	bx	lr

08007b68 <HAL_PCD_DataInStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8007b68:	b480      	push	{r7}
 8007b6a:	b083      	sub	sp, #12
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
 8007b70:	460b      	mov	r3, r1
 8007b72:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataInStageCallback could be implemented in the user file
   */
}
 8007b74:	bf00      	nop
 8007b76:	370c      	adds	r7, #12
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7e:	4770      	bx	lr

08007b80 <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8007b80:	b480      	push	{r7}
 8007b82:	b083      	sub	sp, #12
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SetupStageCallback could be implemented in the user file
   */
}
 8007b88:	bf00      	nop
 8007b8a:	370c      	adds	r7, #12
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b92:	4770      	bx	lr

08007b94 <HAL_PCD_SOFCallback>:
  * @brief  USB Start Of Frame callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8007b94:	b480      	push	{r7}
 8007b96:	b083      	sub	sp, #12
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SOFCallback could be implemented in the user file
   */
}
 8007b9c:	bf00      	nop
 8007b9e:	370c      	adds	r7, #12
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba6:	4770      	bx	lr

08007ba8 <HAL_PCD_ResetCallback>:
  * @brief  USB Reset callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 8007ba8:	b480      	push	{r7}
 8007baa:	b083      	sub	sp, #12
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResetCallback could be implemented in the user file
   */
}
 8007bb0:	bf00      	nop
 8007bb2:	370c      	adds	r7, #12
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bba:	4770      	bx	lr

08007bbc <HAL_PCD_SuspendCallback>:
  * @brief  Suspend event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8007bbc:	b480      	push	{r7}
 8007bbe:	b083      	sub	sp, #12
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SuspendCallback could be implemented in the user file
   */
}
 8007bc4:	bf00      	nop
 8007bc6:	370c      	adds	r7, #12
 8007bc8:	46bd      	mov	sp, r7
 8007bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bce:	4770      	bx	lr

08007bd0 <HAL_PCD_ResumeCallback>:
  * @brief  Resume event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8007bd0:	b480      	push	{r7}
 8007bd2:	b083      	sub	sp, #12
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResumeCallback could be implemented in the user file
   */
}
 8007bd8:	bf00      	nop
 8007bda:	370c      	adds	r7, #12
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be2:	4770      	bx	lr

08007be4 <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8007be4:	b480      	push	{r7}
 8007be6:	b083      	sub	sp, #12
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
 8007bec:	460b      	mov	r3, r1
 8007bee:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ISOOUTIncompleteCallback could be implemented in the user file
   */
}
 8007bf0:	bf00      	nop
 8007bf2:	370c      	adds	r7, #12
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfa:	4770      	bx	lr

08007bfc <HAL_PCD_ISOINIncompleteCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8007bfc:	b480      	push	{r7}
 8007bfe:	b083      	sub	sp, #12
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
 8007c04:	460b      	mov	r3, r1
 8007c06:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ISOINIncompleteCallback could be implemented in the user file
   */
}
 8007c08:	bf00      	nop
 8007c0a:	370c      	adds	r7, #12
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c12:	4770      	bx	lr

08007c14 <HAL_PCD_ConnectCallback>:
  * @brief  Connection event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
 8007c14:	b480      	push	{r7}
 8007c16:	b083      	sub	sp, #12
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ConnectCallback could be implemented in the user file
   */
}
 8007c1c:	bf00      	nop
 8007c1e:	370c      	adds	r7, #12
 8007c20:	46bd      	mov	sp, r7
 8007c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c26:	4770      	bx	lr

08007c28 <HAL_PCD_DisconnectCallback>:
  * @brief  Disconnection event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
 8007c28:	b480      	push	{r7}
 8007c2a:	b083      	sub	sp, #12
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DisconnectCallback could be implemented in the user file
   */
}
 8007c30:	bf00      	nop
 8007c32:	370c      	adds	r7, #12
 8007c34:	46bd      	mov	sp, r7
 8007c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3a:	4770      	bx	lr

08007c3c <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b084      	sub	sp, #16
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
 8007c44:	460b      	mov	r3, r1
 8007c46:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8007c48:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	da0c      	bge.n	8007c6a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007c50:	78fb      	ldrb	r3, [r7, #3]
 8007c52:	f003 020f 	and.w	r2, r3, #15
 8007c56:	4613      	mov	r3, r2
 8007c58:	00db      	lsls	r3, r3, #3
 8007c5a:	4413      	add	r3, r2
 8007c5c:	009b      	lsls	r3, r3, #2
 8007c5e:	3338      	adds	r3, #56	; 0x38
 8007c60:	687a      	ldr	r2, [r7, #4]
 8007c62:	4413      	add	r3, r2
 8007c64:	3304      	adds	r3, #4
 8007c66:	60fb      	str	r3, [r7, #12]
 8007c68:	e00c      	b.n	8007c84 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007c6a:	78fb      	ldrb	r3, [r7, #3]
 8007c6c:	f003 020f 	and.w	r2, r3, #15
 8007c70:	4613      	mov	r3, r2
 8007c72:	00db      	lsls	r3, r3, #3
 8007c74:	4413      	add	r3, r2
 8007c76:	009b      	lsls	r3, r3, #2
 8007c78:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007c7c:	687a      	ldr	r2, [r7, #4]
 8007c7e:	4413      	add	r3, r2
 8007c80:	3304      	adds	r3, #4
 8007c82:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	68f9      	ldr	r1, [r7, #12]
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	f002 f8cf 	bl	8009e2e <USB_EPStopXfer>
 8007c90:	4603      	mov	r3, r0
 8007c92:	72fb      	strb	r3, [r7, #11]

  return ret;
 8007c94:	7afb      	ldrb	r3, [r7, #11]
}
 8007c96:	4618      	mov	r0, r3
 8007c98:	3710      	adds	r7, #16
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	bd80      	pop	{r7, pc}

08007c9e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007c9e:	b580      	push	{r7, lr}
 8007ca0:	b08a      	sub	sp, #40	; 0x28
 8007ca2:	af02      	add	r7, sp, #8
 8007ca4:	6078      	str	r0, [r7, #4]
 8007ca6:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cae:	697b      	ldr	r3, [r7, #20]
 8007cb0:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8007cb2:	683a      	ldr	r2, [r7, #0]
 8007cb4:	4613      	mov	r3, r2
 8007cb6:	00db      	lsls	r3, r3, #3
 8007cb8:	4413      	add	r3, r2
 8007cba:	009b      	lsls	r3, r3, #2
 8007cbc:	3338      	adds	r3, #56	; 0x38
 8007cbe:	687a      	ldr	r2, [r7, #4]
 8007cc0:	4413      	add	r3, r2
 8007cc2:	3304      	adds	r3, #4
 8007cc4:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	6a1a      	ldr	r2, [r3, #32]
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	699b      	ldr	r3, [r3, #24]
 8007cce:	429a      	cmp	r2, r3
 8007cd0:	d901      	bls.n	8007cd6 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8007cd2:	2301      	movs	r3, #1
 8007cd4:	e06c      	b.n	8007db0 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	699a      	ldr	r2, [r3, #24]
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	6a1b      	ldr	r3, [r3, #32]
 8007cde:	1ad3      	subs	r3, r2, r3
 8007ce0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	68db      	ldr	r3, [r3, #12]
 8007ce6:	69fa      	ldr	r2, [r7, #28]
 8007ce8:	429a      	cmp	r2, r3
 8007cea:	d902      	bls.n	8007cf2 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	68db      	ldr	r3, [r3, #12]
 8007cf0:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8007cf2:	69fb      	ldr	r3, [r7, #28]
 8007cf4:	3303      	adds	r3, #3
 8007cf6:	089b      	lsrs	r3, r3, #2
 8007cf8:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007cfa:	e02b      	b.n	8007d54 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	699a      	ldr	r2, [r3, #24]
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	6a1b      	ldr	r3, [r3, #32]
 8007d04:	1ad3      	subs	r3, r2, r3
 8007d06:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	68db      	ldr	r3, [r3, #12]
 8007d0c:	69fa      	ldr	r2, [r7, #28]
 8007d0e:	429a      	cmp	r2, r3
 8007d10:	d902      	bls.n	8007d18 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	68db      	ldr	r3, [r3, #12]
 8007d16:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8007d18:	69fb      	ldr	r3, [r7, #28]
 8007d1a:	3303      	adds	r3, #3
 8007d1c:	089b      	lsrs	r3, r3, #2
 8007d1e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	6919      	ldr	r1, [r3, #16]
 8007d24:	683b      	ldr	r3, [r7, #0]
 8007d26:	b2da      	uxtb	r2, r3
 8007d28:	69fb      	ldr	r3, [r7, #28]
 8007d2a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007d30:	b2db      	uxtb	r3, r3
 8007d32:	9300      	str	r3, [sp, #0]
 8007d34:	4603      	mov	r3, r0
 8007d36:	6978      	ldr	r0, [r7, #20]
 8007d38:	f002 f923 	bl	8009f82 <USB_WritePacket>

    ep->xfer_buff  += len;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	691a      	ldr	r2, [r3, #16]
 8007d40:	69fb      	ldr	r3, [r7, #28]
 8007d42:	441a      	add	r2, r3
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	6a1a      	ldr	r2, [r3, #32]
 8007d4c:	69fb      	ldr	r3, [r7, #28]
 8007d4e:	441a      	add	r2, r3
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	015a      	lsls	r2, r3, #5
 8007d58:	693b      	ldr	r3, [r7, #16]
 8007d5a:	4413      	add	r3, r2
 8007d5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d60:	699b      	ldr	r3, [r3, #24]
 8007d62:	b29b      	uxth	r3, r3
 8007d64:	69ba      	ldr	r2, [r7, #24]
 8007d66:	429a      	cmp	r2, r3
 8007d68:	d809      	bhi.n	8007d7e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	6a1a      	ldr	r2, [r3, #32]
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007d72:	429a      	cmp	r2, r3
 8007d74:	d203      	bcs.n	8007d7e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	699b      	ldr	r3, [r3, #24]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d1be      	bne.n	8007cfc <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	699a      	ldr	r2, [r3, #24]
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	6a1b      	ldr	r3, [r3, #32]
 8007d86:	429a      	cmp	r2, r3
 8007d88:	d811      	bhi.n	8007dae <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007d8a:	683b      	ldr	r3, [r7, #0]
 8007d8c:	f003 030f 	and.w	r3, r3, #15
 8007d90:	2201      	movs	r2, #1
 8007d92:	fa02 f303 	lsl.w	r3, r2, r3
 8007d96:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007d98:	693b      	ldr	r3, [r7, #16]
 8007d9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d9e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007da0:	68bb      	ldr	r3, [r7, #8]
 8007da2:	43db      	mvns	r3, r3
 8007da4:	6939      	ldr	r1, [r7, #16]
 8007da6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007daa:	4013      	ands	r3, r2
 8007dac:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8007dae:	2300      	movs	r3, #0
}
 8007db0:	4618      	mov	r0, r3
 8007db2:	3720      	adds	r7, #32
 8007db4:	46bd      	mov	sp, r7
 8007db6:	bd80      	pop	{r7, pc}

08007db8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b088      	sub	sp, #32
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
 8007dc0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007dc8:	69fb      	ldr	r3, [r7, #28]
 8007dca:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007dcc:	69fb      	ldr	r3, [r7, #28]
 8007dce:	333c      	adds	r3, #60	; 0x3c
 8007dd0:	3304      	adds	r3, #4
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	015a      	lsls	r2, r3, #5
 8007dda:	69bb      	ldr	r3, [r7, #24]
 8007ddc:	4413      	add	r3, r2
 8007dde:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007de2:	689b      	ldr	r3, [r3, #8]
 8007de4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	691b      	ldr	r3, [r3, #16]
 8007dea:	2b01      	cmp	r3, #1
 8007dec:	d17b      	bne.n	8007ee6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8007dee:	693b      	ldr	r3, [r7, #16]
 8007df0:	f003 0308 	and.w	r3, r3, #8
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d015      	beq.n	8007e24 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007df8:	697b      	ldr	r3, [r7, #20]
 8007dfa:	4a61      	ldr	r2, [pc, #388]	; (8007f80 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	f240 80b9 	bls.w	8007f74 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007e02:	693b      	ldr	r3, [r7, #16]
 8007e04:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	f000 80b3 	beq.w	8007f74 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007e0e:	683b      	ldr	r3, [r7, #0]
 8007e10:	015a      	lsls	r2, r3, #5
 8007e12:	69bb      	ldr	r3, [r7, #24]
 8007e14:	4413      	add	r3, r2
 8007e16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e1a:	461a      	mov	r2, r3
 8007e1c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007e20:	6093      	str	r3, [r2, #8]
 8007e22:	e0a7      	b.n	8007f74 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8007e24:	693b      	ldr	r3, [r7, #16]
 8007e26:	f003 0320 	and.w	r3, r3, #32
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d009      	beq.n	8007e42 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007e2e:	683b      	ldr	r3, [r7, #0]
 8007e30:	015a      	lsls	r2, r3, #5
 8007e32:	69bb      	ldr	r3, [r7, #24]
 8007e34:	4413      	add	r3, r2
 8007e36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e3a:	461a      	mov	r2, r3
 8007e3c:	2320      	movs	r3, #32
 8007e3e:	6093      	str	r3, [r2, #8]
 8007e40:	e098      	b.n	8007f74 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8007e42:	693b      	ldr	r3, [r7, #16]
 8007e44:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	f040 8093 	bne.w	8007f74 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007e4e:	697b      	ldr	r3, [r7, #20]
 8007e50:	4a4b      	ldr	r2, [pc, #300]	; (8007f80 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007e52:	4293      	cmp	r3, r2
 8007e54:	d90f      	bls.n	8007e76 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007e56:	693b      	ldr	r3, [r7, #16]
 8007e58:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d00a      	beq.n	8007e76 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	015a      	lsls	r2, r3, #5
 8007e64:	69bb      	ldr	r3, [r7, #24]
 8007e66:	4413      	add	r3, r2
 8007e68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e6c:	461a      	mov	r2, r3
 8007e6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007e72:	6093      	str	r3, [r2, #8]
 8007e74:	e07e      	b.n	8007f74 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8007e76:	683a      	ldr	r2, [r7, #0]
 8007e78:	4613      	mov	r3, r2
 8007e7a:	00db      	lsls	r3, r3, #3
 8007e7c:	4413      	add	r3, r2
 8007e7e:	009b      	lsls	r3, r3, #2
 8007e80:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007e84:	687a      	ldr	r2, [r7, #4]
 8007e86:	4413      	add	r3, r2
 8007e88:	3304      	adds	r3, #4
 8007e8a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	69da      	ldr	r2, [r3, #28]
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	0159      	lsls	r1, r3, #5
 8007e94:	69bb      	ldr	r3, [r7, #24]
 8007e96:	440b      	add	r3, r1
 8007e98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e9c:	691b      	ldr	r3, [r3, #16]
 8007e9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007ea2:	1ad2      	subs	r2, r2, r3
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d114      	bne.n	8007ed8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	699b      	ldr	r3, [r3, #24]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d109      	bne.n	8007eca <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6818      	ldr	r0, [r3, #0]
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007ec0:	461a      	mov	r2, r3
 8007ec2:	2101      	movs	r1, #1
 8007ec4:	f002 f9b8 	bl	800a238 <USB_EP0_OutStart>
 8007ec8:	e006      	b.n	8007ed8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	691a      	ldr	r2, [r3, #16]
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	6a1b      	ldr	r3, [r3, #32]
 8007ed2:	441a      	add	r2, r3
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007ed8:	683b      	ldr	r3, [r7, #0]
 8007eda:	b2db      	uxtb	r3, r3
 8007edc:	4619      	mov	r1, r3
 8007ede:	6878      	ldr	r0, [r7, #4]
 8007ee0:	f7ff fe36 	bl	8007b50 <HAL_PCD_DataOutStageCallback>
 8007ee4:	e046      	b.n	8007f74 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8007ee6:	697b      	ldr	r3, [r7, #20]
 8007ee8:	4a26      	ldr	r2, [pc, #152]	; (8007f84 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d124      	bne.n	8007f38 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8007eee:	693b      	ldr	r3, [r7, #16]
 8007ef0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d00a      	beq.n	8007f0e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	015a      	lsls	r2, r3, #5
 8007efc:	69bb      	ldr	r3, [r7, #24]
 8007efe:	4413      	add	r3, r2
 8007f00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f04:	461a      	mov	r2, r3
 8007f06:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007f0a:	6093      	str	r3, [r2, #8]
 8007f0c:	e032      	b.n	8007f74 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	f003 0320 	and.w	r3, r3, #32
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d008      	beq.n	8007f2a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	015a      	lsls	r2, r3, #5
 8007f1c:	69bb      	ldr	r3, [r7, #24]
 8007f1e:	4413      	add	r3, r2
 8007f20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f24:	461a      	mov	r2, r3
 8007f26:	2320      	movs	r3, #32
 8007f28:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	b2db      	uxtb	r3, r3
 8007f2e:	4619      	mov	r1, r3
 8007f30:	6878      	ldr	r0, [r7, #4]
 8007f32:	f7ff fe0d 	bl	8007b50 <HAL_PCD_DataOutStageCallback>
 8007f36:	e01d      	b.n	8007f74 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d114      	bne.n	8007f68 <PCD_EP_OutXfrComplete_int+0x1b0>
 8007f3e:	6879      	ldr	r1, [r7, #4]
 8007f40:	683a      	ldr	r2, [r7, #0]
 8007f42:	4613      	mov	r3, r2
 8007f44:	00db      	lsls	r3, r3, #3
 8007f46:	4413      	add	r3, r2
 8007f48:	009b      	lsls	r3, r3, #2
 8007f4a:	440b      	add	r3, r1
 8007f4c:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d108      	bne.n	8007f68 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	6818      	ldr	r0, [r3, #0]
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007f60:	461a      	mov	r2, r3
 8007f62:	2100      	movs	r1, #0
 8007f64:	f002 f968 	bl	800a238 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	b2db      	uxtb	r3, r3
 8007f6c:	4619      	mov	r1, r3
 8007f6e:	6878      	ldr	r0, [r7, #4]
 8007f70:	f7ff fdee 	bl	8007b50 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8007f74:	2300      	movs	r3, #0
}
 8007f76:	4618      	mov	r0, r3
 8007f78:	3720      	adds	r7, #32
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	bd80      	pop	{r7, pc}
 8007f7e:	bf00      	nop
 8007f80:	4f54300a 	.word	0x4f54300a
 8007f84:	4f54310a 	.word	0x4f54310a

08007f88 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007f88:	b580      	push	{r7, lr}
 8007f8a:	b086      	sub	sp, #24
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
 8007f90:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f98:	697b      	ldr	r3, [r7, #20]
 8007f9a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007f9c:	697b      	ldr	r3, [r7, #20]
 8007f9e:	333c      	adds	r3, #60	; 0x3c
 8007fa0:	3304      	adds	r3, #4
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007fa6:	683b      	ldr	r3, [r7, #0]
 8007fa8:	015a      	lsls	r2, r3, #5
 8007faa:	693b      	ldr	r3, [r7, #16]
 8007fac:	4413      	add	r3, r2
 8007fae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fb2:	689b      	ldr	r3, [r3, #8]
 8007fb4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	4a15      	ldr	r2, [pc, #84]	; (8008010 <PCD_EP_OutSetupPacket_int+0x88>)
 8007fba:	4293      	cmp	r3, r2
 8007fbc:	d90e      	bls.n	8007fdc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007fbe:	68bb      	ldr	r3, [r7, #8]
 8007fc0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d009      	beq.n	8007fdc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	015a      	lsls	r2, r3, #5
 8007fcc:	693b      	ldr	r3, [r7, #16]
 8007fce:	4413      	add	r3, r2
 8007fd0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fd4:	461a      	mov	r2, r3
 8007fd6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007fda:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8007fdc:	6878      	ldr	r0, [r7, #4]
 8007fde:	f7ff fdcf 	bl	8007b80 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	4a0a      	ldr	r2, [pc, #40]	; (8008010 <PCD_EP_OutSetupPacket_int+0x88>)
 8007fe6:	4293      	cmp	r3, r2
 8007fe8:	d90c      	bls.n	8008004 <PCD_EP_OutSetupPacket_int+0x7c>
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	691b      	ldr	r3, [r3, #16]
 8007fee:	2b01      	cmp	r3, #1
 8007ff0:	d108      	bne.n	8008004 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	6818      	ldr	r0, [r3, #0]
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007ffc:	461a      	mov	r2, r3
 8007ffe:	2101      	movs	r1, #1
 8008000:	f002 f91a 	bl	800a238 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8008004:	2300      	movs	r3, #0
}
 8008006:	4618      	mov	r0, r3
 8008008:	3718      	adds	r7, #24
 800800a:	46bd      	mov	sp, r7
 800800c:	bd80      	pop	{r7, pc}
 800800e:	bf00      	nop
 8008010:	4f54300a 	.word	0x4f54300a

08008014 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8008014:	b480      	push	{r7}
 8008016:	b083      	sub	sp, #12
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
 800801c:	460b      	mov	r3, r1
 800801e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8008020:	bf00      	nop
 8008022:	370c      	adds	r7, #12
 8008024:	46bd      	mov	sp, r7
 8008026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802a:	4770      	bx	lr

0800802c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800802c:	b480      	push	{r7}
 800802e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008030:	4b05      	ldr	r3, [pc, #20]	; (8008048 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	4a04      	ldr	r2, [pc, #16]	; (8008048 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008036:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800803a:	6013      	str	r3, [r2, #0]
}
 800803c:	bf00      	nop
 800803e:	46bd      	mov	sp, r7
 8008040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008044:	4770      	bx	lr
 8008046:	bf00      	nop
 8008048:	40007000 	.word	0x40007000

0800804c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800804c:	b580      	push	{r7, lr}
 800804e:	b082      	sub	sp, #8
 8008050:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8008052:	2300      	movs	r3, #0
 8008054:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8008056:	4b23      	ldr	r3, [pc, #140]	; (80080e4 <HAL_PWREx_EnableOverDrive+0x98>)
 8008058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800805a:	4a22      	ldr	r2, [pc, #136]	; (80080e4 <HAL_PWREx_EnableOverDrive+0x98>)
 800805c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008060:	6413      	str	r3, [r2, #64]	; 0x40
 8008062:	4b20      	ldr	r3, [pc, #128]	; (80080e4 <HAL_PWREx_EnableOverDrive+0x98>)
 8008064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008066:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800806a:	603b      	str	r3, [r7, #0]
 800806c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800806e:	4b1e      	ldr	r3, [pc, #120]	; (80080e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	4a1d      	ldr	r2, [pc, #116]	; (80080e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008074:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008078:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800807a:	f7fb feeb 	bl	8003e54 <HAL_GetTick>
 800807e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8008080:	e009      	b.n	8008096 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8008082:	f7fb fee7 	bl	8003e54 <HAL_GetTick>
 8008086:	4602      	mov	r2, r0
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	1ad3      	subs	r3, r2, r3
 800808c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008090:	d901      	bls.n	8008096 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8008092:	2303      	movs	r3, #3
 8008094:	e022      	b.n	80080dc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8008096:	4b14      	ldr	r3, [pc, #80]	; (80080e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008098:	685b      	ldr	r3, [r3, #4]
 800809a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800809e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80080a2:	d1ee      	bne.n	8008082 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80080a4:	4b10      	ldr	r3, [pc, #64]	; (80080e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	4a0f      	ldr	r2, [pc, #60]	; (80080e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 80080aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80080ae:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80080b0:	f7fb fed0 	bl	8003e54 <HAL_GetTick>
 80080b4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80080b6:	e009      	b.n	80080cc <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80080b8:	f7fb fecc 	bl	8003e54 <HAL_GetTick>
 80080bc:	4602      	mov	r2, r0
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	1ad3      	subs	r3, r2, r3
 80080c2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80080c6:	d901      	bls.n	80080cc <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80080c8:	2303      	movs	r3, #3
 80080ca:	e007      	b.n	80080dc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80080cc:	4b06      	ldr	r3, [pc, #24]	; (80080e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 80080ce:	685b      	ldr	r3, [r3, #4]
 80080d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80080d4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80080d8:	d1ee      	bne.n	80080b8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80080da:	2300      	movs	r3, #0
}
 80080dc:	4618      	mov	r0, r3
 80080de:	3708      	adds	r7, #8
 80080e0:	46bd      	mov	sp, r7
 80080e2:	bd80      	pop	{r7, pc}
 80080e4:	40023800 	.word	0x40023800
 80080e8:	40007000 	.word	0x40007000

080080ec <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b086      	sub	sp, #24
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80080f4:	2300      	movs	r3, #0
 80080f6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d101      	bne.n	8008102 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80080fe:	2301      	movs	r3, #1
 8008100:	e29b      	b.n	800863a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	f003 0301 	and.w	r3, r3, #1
 800810a:	2b00      	cmp	r3, #0
 800810c:	f000 8087 	beq.w	800821e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008110:	4b96      	ldr	r3, [pc, #600]	; (800836c <HAL_RCC_OscConfig+0x280>)
 8008112:	689b      	ldr	r3, [r3, #8]
 8008114:	f003 030c 	and.w	r3, r3, #12
 8008118:	2b04      	cmp	r3, #4
 800811a:	d00c      	beq.n	8008136 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800811c:	4b93      	ldr	r3, [pc, #588]	; (800836c <HAL_RCC_OscConfig+0x280>)
 800811e:	689b      	ldr	r3, [r3, #8]
 8008120:	f003 030c 	and.w	r3, r3, #12
 8008124:	2b08      	cmp	r3, #8
 8008126:	d112      	bne.n	800814e <HAL_RCC_OscConfig+0x62>
 8008128:	4b90      	ldr	r3, [pc, #576]	; (800836c <HAL_RCC_OscConfig+0x280>)
 800812a:	685b      	ldr	r3, [r3, #4]
 800812c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008130:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008134:	d10b      	bne.n	800814e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008136:	4b8d      	ldr	r3, [pc, #564]	; (800836c <HAL_RCC_OscConfig+0x280>)
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800813e:	2b00      	cmp	r3, #0
 8008140:	d06c      	beq.n	800821c <HAL_RCC_OscConfig+0x130>
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	685b      	ldr	r3, [r3, #4]
 8008146:	2b00      	cmp	r3, #0
 8008148:	d168      	bne.n	800821c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800814a:	2301      	movs	r3, #1
 800814c:	e275      	b.n	800863a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	685b      	ldr	r3, [r3, #4]
 8008152:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008156:	d106      	bne.n	8008166 <HAL_RCC_OscConfig+0x7a>
 8008158:	4b84      	ldr	r3, [pc, #528]	; (800836c <HAL_RCC_OscConfig+0x280>)
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	4a83      	ldr	r2, [pc, #524]	; (800836c <HAL_RCC_OscConfig+0x280>)
 800815e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008162:	6013      	str	r3, [r2, #0]
 8008164:	e02e      	b.n	80081c4 <HAL_RCC_OscConfig+0xd8>
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	685b      	ldr	r3, [r3, #4]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d10c      	bne.n	8008188 <HAL_RCC_OscConfig+0x9c>
 800816e:	4b7f      	ldr	r3, [pc, #508]	; (800836c <HAL_RCC_OscConfig+0x280>)
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	4a7e      	ldr	r2, [pc, #504]	; (800836c <HAL_RCC_OscConfig+0x280>)
 8008174:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008178:	6013      	str	r3, [r2, #0]
 800817a:	4b7c      	ldr	r3, [pc, #496]	; (800836c <HAL_RCC_OscConfig+0x280>)
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	4a7b      	ldr	r2, [pc, #492]	; (800836c <HAL_RCC_OscConfig+0x280>)
 8008180:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008184:	6013      	str	r3, [r2, #0]
 8008186:	e01d      	b.n	80081c4 <HAL_RCC_OscConfig+0xd8>
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	685b      	ldr	r3, [r3, #4]
 800818c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008190:	d10c      	bne.n	80081ac <HAL_RCC_OscConfig+0xc0>
 8008192:	4b76      	ldr	r3, [pc, #472]	; (800836c <HAL_RCC_OscConfig+0x280>)
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	4a75      	ldr	r2, [pc, #468]	; (800836c <HAL_RCC_OscConfig+0x280>)
 8008198:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800819c:	6013      	str	r3, [r2, #0]
 800819e:	4b73      	ldr	r3, [pc, #460]	; (800836c <HAL_RCC_OscConfig+0x280>)
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	4a72      	ldr	r2, [pc, #456]	; (800836c <HAL_RCC_OscConfig+0x280>)
 80081a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80081a8:	6013      	str	r3, [r2, #0]
 80081aa:	e00b      	b.n	80081c4 <HAL_RCC_OscConfig+0xd8>
 80081ac:	4b6f      	ldr	r3, [pc, #444]	; (800836c <HAL_RCC_OscConfig+0x280>)
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	4a6e      	ldr	r2, [pc, #440]	; (800836c <HAL_RCC_OscConfig+0x280>)
 80081b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80081b6:	6013      	str	r3, [r2, #0]
 80081b8:	4b6c      	ldr	r3, [pc, #432]	; (800836c <HAL_RCC_OscConfig+0x280>)
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	4a6b      	ldr	r2, [pc, #428]	; (800836c <HAL_RCC_OscConfig+0x280>)
 80081be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80081c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	685b      	ldr	r3, [r3, #4]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d013      	beq.n	80081f4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081cc:	f7fb fe42 	bl	8003e54 <HAL_GetTick>
 80081d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80081d2:	e008      	b.n	80081e6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80081d4:	f7fb fe3e 	bl	8003e54 <HAL_GetTick>
 80081d8:	4602      	mov	r2, r0
 80081da:	693b      	ldr	r3, [r7, #16]
 80081dc:	1ad3      	subs	r3, r2, r3
 80081de:	2b64      	cmp	r3, #100	; 0x64
 80081e0:	d901      	bls.n	80081e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80081e2:	2303      	movs	r3, #3
 80081e4:	e229      	b.n	800863a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80081e6:	4b61      	ldr	r3, [pc, #388]	; (800836c <HAL_RCC_OscConfig+0x280>)
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d0f0      	beq.n	80081d4 <HAL_RCC_OscConfig+0xe8>
 80081f2:	e014      	b.n	800821e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081f4:	f7fb fe2e 	bl	8003e54 <HAL_GetTick>
 80081f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80081fa:	e008      	b.n	800820e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80081fc:	f7fb fe2a 	bl	8003e54 <HAL_GetTick>
 8008200:	4602      	mov	r2, r0
 8008202:	693b      	ldr	r3, [r7, #16]
 8008204:	1ad3      	subs	r3, r2, r3
 8008206:	2b64      	cmp	r3, #100	; 0x64
 8008208:	d901      	bls.n	800820e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800820a:	2303      	movs	r3, #3
 800820c:	e215      	b.n	800863a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800820e:	4b57      	ldr	r3, [pc, #348]	; (800836c <HAL_RCC_OscConfig+0x280>)
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008216:	2b00      	cmp	r3, #0
 8008218:	d1f0      	bne.n	80081fc <HAL_RCC_OscConfig+0x110>
 800821a:	e000      	b.n	800821e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800821c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	f003 0302 	and.w	r3, r3, #2
 8008226:	2b00      	cmp	r3, #0
 8008228:	d069      	beq.n	80082fe <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800822a:	4b50      	ldr	r3, [pc, #320]	; (800836c <HAL_RCC_OscConfig+0x280>)
 800822c:	689b      	ldr	r3, [r3, #8]
 800822e:	f003 030c 	and.w	r3, r3, #12
 8008232:	2b00      	cmp	r3, #0
 8008234:	d00b      	beq.n	800824e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008236:	4b4d      	ldr	r3, [pc, #308]	; (800836c <HAL_RCC_OscConfig+0x280>)
 8008238:	689b      	ldr	r3, [r3, #8]
 800823a:	f003 030c 	and.w	r3, r3, #12
 800823e:	2b08      	cmp	r3, #8
 8008240:	d11c      	bne.n	800827c <HAL_RCC_OscConfig+0x190>
 8008242:	4b4a      	ldr	r3, [pc, #296]	; (800836c <HAL_RCC_OscConfig+0x280>)
 8008244:	685b      	ldr	r3, [r3, #4]
 8008246:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800824a:	2b00      	cmp	r3, #0
 800824c:	d116      	bne.n	800827c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800824e:	4b47      	ldr	r3, [pc, #284]	; (800836c <HAL_RCC_OscConfig+0x280>)
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	f003 0302 	and.w	r3, r3, #2
 8008256:	2b00      	cmp	r3, #0
 8008258:	d005      	beq.n	8008266 <HAL_RCC_OscConfig+0x17a>
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	68db      	ldr	r3, [r3, #12]
 800825e:	2b01      	cmp	r3, #1
 8008260:	d001      	beq.n	8008266 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8008262:	2301      	movs	r3, #1
 8008264:	e1e9      	b.n	800863a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008266:	4b41      	ldr	r3, [pc, #260]	; (800836c <HAL_RCC_OscConfig+0x280>)
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	691b      	ldr	r3, [r3, #16]
 8008272:	00db      	lsls	r3, r3, #3
 8008274:	493d      	ldr	r1, [pc, #244]	; (800836c <HAL_RCC_OscConfig+0x280>)
 8008276:	4313      	orrs	r3, r2
 8008278:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800827a:	e040      	b.n	80082fe <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	68db      	ldr	r3, [r3, #12]
 8008280:	2b00      	cmp	r3, #0
 8008282:	d023      	beq.n	80082cc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008284:	4b39      	ldr	r3, [pc, #228]	; (800836c <HAL_RCC_OscConfig+0x280>)
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	4a38      	ldr	r2, [pc, #224]	; (800836c <HAL_RCC_OscConfig+0x280>)
 800828a:	f043 0301 	orr.w	r3, r3, #1
 800828e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008290:	f7fb fde0 	bl	8003e54 <HAL_GetTick>
 8008294:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008296:	e008      	b.n	80082aa <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008298:	f7fb fddc 	bl	8003e54 <HAL_GetTick>
 800829c:	4602      	mov	r2, r0
 800829e:	693b      	ldr	r3, [r7, #16]
 80082a0:	1ad3      	subs	r3, r2, r3
 80082a2:	2b02      	cmp	r3, #2
 80082a4:	d901      	bls.n	80082aa <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80082a6:	2303      	movs	r3, #3
 80082a8:	e1c7      	b.n	800863a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80082aa:	4b30      	ldr	r3, [pc, #192]	; (800836c <HAL_RCC_OscConfig+0x280>)
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	f003 0302 	and.w	r3, r3, #2
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d0f0      	beq.n	8008298 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80082b6:	4b2d      	ldr	r3, [pc, #180]	; (800836c <HAL_RCC_OscConfig+0x280>)
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	691b      	ldr	r3, [r3, #16]
 80082c2:	00db      	lsls	r3, r3, #3
 80082c4:	4929      	ldr	r1, [pc, #164]	; (800836c <HAL_RCC_OscConfig+0x280>)
 80082c6:	4313      	orrs	r3, r2
 80082c8:	600b      	str	r3, [r1, #0]
 80082ca:	e018      	b.n	80082fe <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80082cc:	4b27      	ldr	r3, [pc, #156]	; (800836c <HAL_RCC_OscConfig+0x280>)
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	4a26      	ldr	r2, [pc, #152]	; (800836c <HAL_RCC_OscConfig+0x280>)
 80082d2:	f023 0301 	bic.w	r3, r3, #1
 80082d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082d8:	f7fb fdbc 	bl	8003e54 <HAL_GetTick>
 80082dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80082de:	e008      	b.n	80082f2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80082e0:	f7fb fdb8 	bl	8003e54 <HAL_GetTick>
 80082e4:	4602      	mov	r2, r0
 80082e6:	693b      	ldr	r3, [r7, #16]
 80082e8:	1ad3      	subs	r3, r2, r3
 80082ea:	2b02      	cmp	r3, #2
 80082ec:	d901      	bls.n	80082f2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80082ee:	2303      	movs	r3, #3
 80082f0:	e1a3      	b.n	800863a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80082f2:	4b1e      	ldr	r3, [pc, #120]	; (800836c <HAL_RCC_OscConfig+0x280>)
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	f003 0302 	and.w	r3, r3, #2
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d1f0      	bne.n	80082e0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f003 0308 	and.w	r3, r3, #8
 8008306:	2b00      	cmp	r3, #0
 8008308:	d038      	beq.n	800837c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	695b      	ldr	r3, [r3, #20]
 800830e:	2b00      	cmp	r3, #0
 8008310:	d019      	beq.n	8008346 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008312:	4b16      	ldr	r3, [pc, #88]	; (800836c <HAL_RCC_OscConfig+0x280>)
 8008314:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008316:	4a15      	ldr	r2, [pc, #84]	; (800836c <HAL_RCC_OscConfig+0x280>)
 8008318:	f043 0301 	orr.w	r3, r3, #1
 800831c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800831e:	f7fb fd99 	bl	8003e54 <HAL_GetTick>
 8008322:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008324:	e008      	b.n	8008338 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008326:	f7fb fd95 	bl	8003e54 <HAL_GetTick>
 800832a:	4602      	mov	r2, r0
 800832c:	693b      	ldr	r3, [r7, #16]
 800832e:	1ad3      	subs	r3, r2, r3
 8008330:	2b02      	cmp	r3, #2
 8008332:	d901      	bls.n	8008338 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008334:	2303      	movs	r3, #3
 8008336:	e180      	b.n	800863a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008338:	4b0c      	ldr	r3, [pc, #48]	; (800836c <HAL_RCC_OscConfig+0x280>)
 800833a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800833c:	f003 0302 	and.w	r3, r3, #2
 8008340:	2b00      	cmp	r3, #0
 8008342:	d0f0      	beq.n	8008326 <HAL_RCC_OscConfig+0x23a>
 8008344:	e01a      	b.n	800837c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008346:	4b09      	ldr	r3, [pc, #36]	; (800836c <HAL_RCC_OscConfig+0x280>)
 8008348:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800834a:	4a08      	ldr	r2, [pc, #32]	; (800836c <HAL_RCC_OscConfig+0x280>)
 800834c:	f023 0301 	bic.w	r3, r3, #1
 8008350:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008352:	f7fb fd7f 	bl	8003e54 <HAL_GetTick>
 8008356:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008358:	e00a      	b.n	8008370 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800835a:	f7fb fd7b 	bl	8003e54 <HAL_GetTick>
 800835e:	4602      	mov	r2, r0
 8008360:	693b      	ldr	r3, [r7, #16]
 8008362:	1ad3      	subs	r3, r2, r3
 8008364:	2b02      	cmp	r3, #2
 8008366:	d903      	bls.n	8008370 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8008368:	2303      	movs	r3, #3
 800836a:	e166      	b.n	800863a <HAL_RCC_OscConfig+0x54e>
 800836c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008370:	4b92      	ldr	r3, [pc, #584]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 8008372:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008374:	f003 0302 	and.w	r3, r3, #2
 8008378:	2b00      	cmp	r3, #0
 800837a:	d1ee      	bne.n	800835a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	f003 0304 	and.w	r3, r3, #4
 8008384:	2b00      	cmp	r3, #0
 8008386:	f000 80a4 	beq.w	80084d2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800838a:	4b8c      	ldr	r3, [pc, #560]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 800838c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800838e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008392:	2b00      	cmp	r3, #0
 8008394:	d10d      	bne.n	80083b2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8008396:	4b89      	ldr	r3, [pc, #548]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 8008398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800839a:	4a88      	ldr	r2, [pc, #544]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 800839c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80083a0:	6413      	str	r3, [r2, #64]	; 0x40
 80083a2:	4b86      	ldr	r3, [pc, #536]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 80083a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80083aa:	60bb      	str	r3, [r7, #8]
 80083ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80083ae:	2301      	movs	r3, #1
 80083b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80083b2:	4b83      	ldr	r3, [pc, #524]	; (80085c0 <HAL_RCC_OscConfig+0x4d4>)
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d118      	bne.n	80083f0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80083be:	4b80      	ldr	r3, [pc, #512]	; (80085c0 <HAL_RCC_OscConfig+0x4d4>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	4a7f      	ldr	r2, [pc, #508]	; (80085c0 <HAL_RCC_OscConfig+0x4d4>)
 80083c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80083c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80083ca:	f7fb fd43 	bl	8003e54 <HAL_GetTick>
 80083ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80083d0:	e008      	b.n	80083e4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80083d2:	f7fb fd3f 	bl	8003e54 <HAL_GetTick>
 80083d6:	4602      	mov	r2, r0
 80083d8:	693b      	ldr	r3, [r7, #16]
 80083da:	1ad3      	subs	r3, r2, r3
 80083dc:	2b64      	cmp	r3, #100	; 0x64
 80083de:	d901      	bls.n	80083e4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80083e0:	2303      	movs	r3, #3
 80083e2:	e12a      	b.n	800863a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80083e4:	4b76      	ldr	r3, [pc, #472]	; (80085c0 <HAL_RCC_OscConfig+0x4d4>)
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d0f0      	beq.n	80083d2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	689b      	ldr	r3, [r3, #8]
 80083f4:	2b01      	cmp	r3, #1
 80083f6:	d106      	bne.n	8008406 <HAL_RCC_OscConfig+0x31a>
 80083f8:	4b70      	ldr	r3, [pc, #448]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 80083fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083fc:	4a6f      	ldr	r2, [pc, #444]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 80083fe:	f043 0301 	orr.w	r3, r3, #1
 8008402:	6713      	str	r3, [r2, #112]	; 0x70
 8008404:	e02d      	b.n	8008462 <HAL_RCC_OscConfig+0x376>
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	689b      	ldr	r3, [r3, #8]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d10c      	bne.n	8008428 <HAL_RCC_OscConfig+0x33c>
 800840e:	4b6b      	ldr	r3, [pc, #428]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 8008410:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008412:	4a6a      	ldr	r2, [pc, #424]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 8008414:	f023 0301 	bic.w	r3, r3, #1
 8008418:	6713      	str	r3, [r2, #112]	; 0x70
 800841a:	4b68      	ldr	r3, [pc, #416]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 800841c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800841e:	4a67      	ldr	r2, [pc, #412]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 8008420:	f023 0304 	bic.w	r3, r3, #4
 8008424:	6713      	str	r3, [r2, #112]	; 0x70
 8008426:	e01c      	b.n	8008462 <HAL_RCC_OscConfig+0x376>
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	689b      	ldr	r3, [r3, #8]
 800842c:	2b05      	cmp	r3, #5
 800842e:	d10c      	bne.n	800844a <HAL_RCC_OscConfig+0x35e>
 8008430:	4b62      	ldr	r3, [pc, #392]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 8008432:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008434:	4a61      	ldr	r2, [pc, #388]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 8008436:	f043 0304 	orr.w	r3, r3, #4
 800843a:	6713      	str	r3, [r2, #112]	; 0x70
 800843c:	4b5f      	ldr	r3, [pc, #380]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 800843e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008440:	4a5e      	ldr	r2, [pc, #376]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 8008442:	f043 0301 	orr.w	r3, r3, #1
 8008446:	6713      	str	r3, [r2, #112]	; 0x70
 8008448:	e00b      	b.n	8008462 <HAL_RCC_OscConfig+0x376>
 800844a:	4b5c      	ldr	r3, [pc, #368]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 800844c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800844e:	4a5b      	ldr	r2, [pc, #364]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 8008450:	f023 0301 	bic.w	r3, r3, #1
 8008454:	6713      	str	r3, [r2, #112]	; 0x70
 8008456:	4b59      	ldr	r3, [pc, #356]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 8008458:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800845a:	4a58      	ldr	r2, [pc, #352]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 800845c:	f023 0304 	bic.w	r3, r3, #4
 8008460:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	689b      	ldr	r3, [r3, #8]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d015      	beq.n	8008496 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800846a:	f7fb fcf3 	bl	8003e54 <HAL_GetTick>
 800846e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008470:	e00a      	b.n	8008488 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008472:	f7fb fcef 	bl	8003e54 <HAL_GetTick>
 8008476:	4602      	mov	r2, r0
 8008478:	693b      	ldr	r3, [r7, #16]
 800847a:	1ad3      	subs	r3, r2, r3
 800847c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008480:	4293      	cmp	r3, r2
 8008482:	d901      	bls.n	8008488 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8008484:	2303      	movs	r3, #3
 8008486:	e0d8      	b.n	800863a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008488:	4b4c      	ldr	r3, [pc, #304]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 800848a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800848c:	f003 0302 	and.w	r3, r3, #2
 8008490:	2b00      	cmp	r3, #0
 8008492:	d0ee      	beq.n	8008472 <HAL_RCC_OscConfig+0x386>
 8008494:	e014      	b.n	80084c0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008496:	f7fb fcdd 	bl	8003e54 <HAL_GetTick>
 800849a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800849c:	e00a      	b.n	80084b4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800849e:	f7fb fcd9 	bl	8003e54 <HAL_GetTick>
 80084a2:	4602      	mov	r2, r0
 80084a4:	693b      	ldr	r3, [r7, #16]
 80084a6:	1ad3      	subs	r3, r2, r3
 80084a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80084ac:	4293      	cmp	r3, r2
 80084ae:	d901      	bls.n	80084b4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80084b0:	2303      	movs	r3, #3
 80084b2:	e0c2      	b.n	800863a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80084b4:	4b41      	ldr	r3, [pc, #260]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 80084b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084b8:	f003 0302 	and.w	r3, r3, #2
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d1ee      	bne.n	800849e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80084c0:	7dfb      	ldrb	r3, [r7, #23]
 80084c2:	2b01      	cmp	r3, #1
 80084c4:	d105      	bne.n	80084d2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80084c6:	4b3d      	ldr	r3, [pc, #244]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 80084c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084ca:	4a3c      	ldr	r2, [pc, #240]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 80084cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80084d0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	699b      	ldr	r3, [r3, #24]
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	f000 80ae 	beq.w	8008638 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80084dc:	4b37      	ldr	r3, [pc, #220]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 80084de:	689b      	ldr	r3, [r3, #8]
 80084e0:	f003 030c 	and.w	r3, r3, #12
 80084e4:	2b08      	cmp	r3, #8
 80084e6:	d06d      	beq.n	80085c4 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	699b      	ldr	r3, [r3, #24]
 80084ec:	2b02      	cmp	r3, #2
 80084ee:	d14b      	bne.n	8008588 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80084f0:	4b32      	ldr	r3, [pc, #200]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	4a31      	ldr	r2, [pc, #196]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 80084f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80084fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084fc:	f7fb fcaa 	bl	8003e54 <HAL_GetTick>
 8008500:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008502:	e008      	b.n	8008516 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008504:	f7fb fca6 	bl	8003e54 <HAL_GetTick>
 8008508:	4602      	mov	r2, r0
 800850a:	693b      	ldr	r3, [r7, #16]
 800850c:	1ad3      	subs	r3, r2, r3
 800850e:	2b02      	cmp	r3, #2
 8008510:	d901      	bls.n	8008516 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8008512:	2303      	movs	r3, #3
 8008514:	e091      	b.n	800863a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008516:	4b29      	ldr	r3, [pc, #164]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800851e:	2b00      	cmp	r3, #0
 8008520:	d1f0      	bne.n	8008504 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	69da      	ldr	r2, [r3, #28]
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6a1b      	ldr	r3, [r3, #32]
 800852a:	431a      	orrs	r2, r3
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008530:	019b      	lsls	r3, r3, #6
 8008532:	431a      	orrs	r2, r3
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008538:	085b      	lsrs	r3, r3, #1
 800853a:	3b01      	subs	r3, #1
 800853c:	041b      	lsls	r3, r3, #16
 800853e:	431a      	orrs	r2, r3
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008544:	061b      	lsls	r3, r3, #24
 8008546:	431a      	orrs	r2, r3
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800854c:	071b      	lsls	r3, r3, #28
 800854e:	491b      	ldr	r1, [pc, #108]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 8008550:	4313      	orrs	r3, r2
 8008552:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008554:	4b19      	ldr	r3, [pc, #100]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	4a18      	ldr	r2, [pc, #96]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 800855a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800855e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008560:	f7fb fc78 	bl	8003e54 <HAL_GetTick>
 8008564:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008566:	e008      	b.n	800857a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008568:	f7fb fc74 	bl	8003e54 <HAL_GetTick>
 800856c:	4602      	mov	r2, r0
 800856e:	693b      	ldr	r3, [r7, #16]
 8008570:	1ad3      	subs	r3, r2, r3
 8008572:	2b02      	cmp	r3, #2
 8008574:	d901      	bls.n	800857a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8008576:	2303      	movs	r3, #3
 8008578:	e05f      	b.n	800863a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800857a:	4b10      	ldr	r3, [pc, #64]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008582:	2b00      	cmp	r3, #0
 8008584:	d0f0      	beq.n	8008568 <HAL_RCC_OscConfig+0x47c>
 8008586:	e057      	b.n	8008638 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008588:	4b0c      	ldr	r3, [pc, #48]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	4a0b      	ldr	r2, [pc, #44]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 800858e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008592:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008594:	f7fb fc5e 	bl	8003e54 <HAL_GetTick>
 8008598:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800859a:	e008      	b.n	80085ae <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800859c:	f7fb fc5a 	bl	8003e54 <HAL_GetTick>
 80085a0:	4602      	mov	r2, r0
 80085a2:	693b      	ldr	r3, [r7, #16]
 80085a4:	1ad3      	subs	r3, r2, r3
 80085a6:	2b02      	cmp	r3, #2
 80085a8:	d901      	bls.n	80085ae <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80085aa:	2303      	movs	r3, #3
 80085ac:	e045      	b.n	800863a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80085ae:	4b03      	ldr	r3, [pc, #12]	; (80085bc <HAL_RCC_OscConfig+0x4d0>)
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d1f0      	bne.n	800859c <HAL_RCC_OscConfig+0x4b0>
 80085ba:	e03d      	b.n	8008638 <HAL_RCC_OscConfig+0x54c>
 80085bc:	40023800 	.word	0x40023800
 80085c0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80085c4:	4b1f      	ldr	r3, [pc, #124]	; (8008644 <HAL_RCC_OscConfig+0x558>)
 80085c6:	685b      	ldr	r3, [r3, #4]
 80085c8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	699b      	ldr	r3, [r3, #24]
 80085ce:	2b01      	cmp	r3, #1
 80085d0:	d030      	beq.n	8008634 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80085dc:	429a      	cmp	r2, r3
 80085de:	d129      	bne.n	8008634 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80085ea:	429a      	cmp	r2, r3
 80085ec:	d122      	bne.n	8008634 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80085ee:	68fa      	ldr	r2, [r7, #12]
 80085f0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80085f4:	4013      	ands	r3, r2
 80085f6:	687a      	ldr	r2, [r7, #4]
 80085f8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80085fa:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80085fc:	4293      	cmp	r3, r2
 80085fe:	d119      	bne.n	8008634 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800860a:	085b      	lsrs	r3, r3, #1
 800860c:	3b01      	subs	r3, #1
 800860e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008610:	429a      	cmp	r2, r3
 8008612:	d10f      	bne.n	8008634 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800861e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8008620:	429a      	cmp	r2, r3
 8008622:	d107      	bne.n	8008634 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800862e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008630:	429a      	cmp	r2, r3
 8008632:	d001      	beq.n	8008638 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8008634:	2301      	movs	r3, #1
 8008636:	e000      	b.n	800863a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8008638:	2300      	movs	r3, #0
}
 800863a:	4618      	mov	r0, r3
 800863c:	3718      	adds	r7, #24
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}
 8008642:	bf00      	nop
 8008644:	40023800 	.word	0x40023800

08008648 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b084      	sub	sp, #16
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
 8008650:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8008652:	2300      	movs	r3, #0
 8008654:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	2b00      	cmp	r3, #0
 800865a:	d101      	bne.n	8008660 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800865c:	2301      	movs	r3, #1
 800865e:	e0d0      	b.n	8008802 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008660:	4b6a      	ldr	r3, [pc, #424]	; (800880c <HAL_RCC_ClockConfig+0x1c4>)
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	f003 030f 	and.w	r3, r3, #15
 8008668:	683a      	ldr	r2, [r7, #0]
 800866a:	429a      	cmp	r2, r3
 800866c:	d910      	bls.n	8008690 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800866e:	4b67      	ldr	r3, [pc, #412]	; (800880c <HAL_RCC_ClockConfig+0x1c4>)
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f023 020f 	bic.w	r2, r3, #15
 8008676:	4965      	ldr	r1, [pc, #404]	; (800880c <HAL_RCC_ClockConfig+0x1c4>)
 8008678:	683b      	ldr	r3, [r7, #0]
 800867a:	4313      	orrs	r3, r2
 800867c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800867e:	4b63      	ldr	r3, [pc, #396]	; (800880c <HAL_RCC_ClockConfig+0x1c4>)
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	f003 030f 	and.w	r3, r3, #15
 8008686:	683a      	ldr	r2, [r7, #0]
 8008688:	429a      	cmp	r2, r3
 800868a:	d001      	beq.n	8008690 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800868c:	2301      	movs	r3, #1
 800868e:	e0b8      	b.n	8008802 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	f003 0302 	and.w	r3, r3, #2
 8008698:	2b00      	cmp	r3, #0
 800869a:	d020      	beq.n	80086de <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	f003 0304 	and.w	r3, r3, #4
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d005      	beq.n	80086b4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80086a8:	4b59      	ldr	r3, [pc, #356]	; (8008810 <HAL_RCC_ClockConfig+0x1c8>)
 80086aa:	689b      	ldr	r3, [r3, #8]
 80086ac:	4a58      	ldr	r2, [pc, #352]	; (8008810 <HAL_RCC_ClockConfig+0x1c8>)
 80086ae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80086b2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	f003 0308 	and.w	r3, r3, #8
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d005      	beq.n	80086cc <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80086c0:	4b53      	ldr	r3, [pc, #332]	; (8008810 <HAL_RCC_ClockConfig+0x1c8>)
 80086c2:	689b      	ldr	r3, [r3, #8]
 80086c4:	4a52      	ldr	r2, [pc, #328]	; (8008810 <HAL_RCC_ClockConfig+0x1c8>)
 80086c6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80086ca:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80086cc:	4b50      	ldr	r3, [pc, #320]	; (8008810 <HAL_RCC_ClockConfig+0x1c8>)
 80086ce:	689b      	ldr	r3, [r3, #8]
 80086d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	689b      	ldr	r3, [r3, #8]
 80086d8:	494d      	ldr	r1, [pc, #308]	; (8008810 <HAL_RCC_ClockConfig+0x1c8>)
 80086da:	4313      	orrs	r3, r2
 80086dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	f003 0301 	and.w	r3, r3, #1
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d040      	beq.n	800876c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	685b      	ldr	r3, [r3, #4]
 80086ee:	2b01      	cmp	r3, #1
 80086f0:	d107      	bne.n	8008702 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80086f2:	4b47      	ldr	r3, [pc, #284]	; (8008810 <HAL_RCC_ClockConfig+0x1c8>)
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d115      	bne.n	800872a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80086fe:	2301      	movs	r3, #1
 8008700:	e07f      	b.n	8008802 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	685b      	ldr	r3, [r3, #4]
 8008706:	2b02      	cmp	r3, #2
 8008708:	d107      	bne.n	800871a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800870a:	4b41      	ldr	r3, [pc, #260]	; (8008810 <HAL_RCC_ClockConfig+0x1c8>)
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008712:	2b00      	cmp	r3, #0
 8008714:	d109      	bne.n	800872a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8008716:	2301      	movs	r3, #1
 8008718:	e073      	b.n	8008802 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800871a:	4b3d      	ldr	r3, [pc, #244]	; (8008810 <HAL_RCC_ClockConfig+0x1c8>)
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f003 0302 	and.w	r3, r3, #2
 8008722:	2b00      	cmp	r3, #0
 8008724:	d101      	bne.n	800872a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8008726:	2301      	movs	r3, #1
 8008728:	e06b      	b.n	8008802 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800872a:	4b39      	ldr	r3, [pc, #228]	; (8008810 <HAL_RCC_ClockConfig+0x1c8>)
 800872c:	689b      	ldr	r3, [r3, #8]
 800872e:	f023 0203 	bic.w	r2, r3, #3
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	685b      	ldr	r3, [r3, #4]
 8008736:	4936      	ldr	r1, [pc, #216]	; (8008810 <HAL_RCC_ClockConfig+0x1c8>)
 8008738:	4313      	orrs	r3, r2
 800873a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800873c:	f7fb fb8a 	bl	8003e54 <HAL_GetTick>
 8008740:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008742:	e00a      	b.n	800875a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008744:	f7fb fb86 	bl	8003e54 <HAL_GetTick>
 8008748:	4602      	mov	r2, r0
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	1ad3      	subs	r3, r2, r3
 800874e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008752:	4293      	cmp	r3, r2
 8008754:	d901      	bls.n	800875a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8008756:	2303      	movs	r3, #3
 8008758:	e053      	b.n	8008802 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800875a:	4b2d      	ldr	r3, [pc, #180]	; (8008810 <HAL_RCC_ClockConfig+0x1c8>)
 800875c:	689b      	ldr	r3, [r3, #8]
 800875e:	f003 020c 	and.w	r2, r3, #12
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	685b      	ldr	r3, [r3, #4]
 8008766:	009b      	lsls	r3, r3, #2
 8008768:	429a      	cmp	r2, r3
 800876a:	d1eb      	bne.n	8008744 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800876c:	4b27      	ldr	r3, [pc, #156]	; (800880c <HAL_RCC_ClockConfig+0x1c4>)
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	f003 030f 	and.w	r3, r3, #15
 8008774:	683a      	ldr	r2, [r7, #0]
 8008776:	429a      	cmp	r2, r3
 8008778:	d210      	bcs.n	800879c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800877a:	4b24      	ldr	r3, [pc, #144]	; (800880c <HAL_RCC_ClockConfig+0x1c4>)
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	f023 020f 	bic.w	r2, r3, #15
 8008782:	4922      	ldr	r1, [pc, #136]	; (800880c <HAL_RCC_ClockConfig+0x1c4>)
 8008784:	683b      	ldr	r3, [r7, #0]
 8008786:	4313      	orrs	r3, r2
 8008788:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800878a:	4b20      	ldr	r3, [pc, #128]	; (800880c <HAL_RCC_ClockConfig+0x1c4>)
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	f003 030f 	and.w	r3, r3, #15
 8008792:	683a      	ldr	r2, [r7, #0]
 8008794:	429a      	cmp	r2, r3
 8008796:	d001      	beq.n	800879c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8008798:	2301      	movs	r3, #1
 800879a:	e032      	b.n	8008802 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	f003 0304 	and.w	r3, r3, #4
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d008      	beq.n	80087ba <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80087a8:	4b19      	ldr	r3, [pc, #100]	; (8008810 <HAL_RCC_ClockConfig+0x1c8>)
 80087aa:	689b      	ldr	r3, [r3, #8]
 80087ac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	68db      	ldr	r3, [r3, #12]
 80087b4:	4916      	ldr	r1, [pc, #88]	; (8008810 <HAL_RCC_ClockConfig+0x1c8>)
 80087b6:	4313      	orrs	r3, r2
 80087b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	f003 0308 	and.w	r3, r3, #8
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d009      	beq.n	80087da <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80087c6:	4b12      	ldr	r3, [pc, #72]	; (8008810 <HAL_RCC_ClockConfig+0x1c8>)
 80087c8:	689b      	ldr	r3, [r3, #8]
 80087ca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	691b      	ldr	r3, [r3, #16]
 80087d2:	00db      	lsls	r3, r3, #3
 80087d4:	490e      	ldr	r1, [pc, #56]	; (8008810 <HAL_RCC_ClockConfig+0x1c8>)
 80087d6:	4313      	orrs	r3, r2
 80087d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80087da:	f000 f885 	bl	80088e8 <HAL_RCC_GetSysClockFreq>
 80087de:	4602      	mov	r2, r0
 80087e0:	4b0b      	ldr	r3, [pc, #44]	; (8008810 <HAL_RCC_ClockConfig+0x1c8>)
 80087e2:	689b      	ldr	r3, [r3, #8]
 80087e4:	091b      	lsrs	r3, r3, #4
 80087e6:	f003 030f 	and.w	r3, r3, #15
 80087ea:	490a      	ldr	r1, [pc, #40]	; (8008814 <HAL_RCC_ClockConfig+0x1cc>)
 80087ec:	5ccb      	ldrb	r3, [r1, r3]
 80087ee:	fa22 f303 	lsr.w	r3, r2, r3
 80087f2:	4a09      	ldr	r2, [pc, #36]	; (8008818 <HAL_RCC_ClockConfig+0x1d0>)
 80087f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80087f6:	4b09      	ldr	r3, [pc, #36]	; (800881c <HAL_RCC_ClockConfig+0x1d4>)
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	4618      	mov	r0, r3
 80087fc:	f7f9 fa9c 	bl	8001d38 <HAL_InitTick>

  return HAL_OK;
 8008800:	2300      	movs	r3, #0
}
 8008802:	4618      	mov	r0, r3
 8008804:	3710      	adds	r7, #16
 8008806:	46bd      	mov	sp, r7
 8008808:	bd80      	pop	{r7, pc}
 800880a:	bf00      	nop
 800880c:	40023c00 	.word	0x40023c00
 8008810:	40023800 	.word	0x40023800
 8008814:	0800e4a4 	.word	0x0800e4a4
 8008818:	20000008 	.word	0x20000008
 800881c:	20000048 	.word	0x20000048

08008820 <HAL_RCC_MCOConfig>:
  *            @arg RCC_MCODIV_4: division by 4 applied to MCOx clock
  *            @arg RCC_MCODIV_5: division by 5 applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8008820:	b580      	push	{r7, lr}
 8008822:	b08c      	sub	sp, #48	; 0x30
 8008824:	af00      	add	r7, sp, #0
 8008826:	60f8      	str	r0, [r7, #12]
 8008828:	60b9      	str	r1, [r7, #8]
 800882a:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	2b00      	cmp	r3, #0
 8008830:	d127      	bne.n	8008882 <HAL_RCC_MCOConfig+0x62>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 8008832:	4b2a      	ldr	r3, [pc, #168]	; (80088dc <HAL_RCC_MCOConfig+0xbc>)
 8008834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008836:	4a29      	ldr	r2, [pc, #164]	; (80088dc <HAL_RCC_MCOConfig+0xbc>)
 8008838:	f043 0301 	orr.w	r3, r3, #1
 800883c:	6313      	str	r3, [r2, #48]	; 0x30
 800883e:	4b27      	ldr	r3, [pc, #156]	; (80088dc <HAL_RCC_MCOConfig+0xbc>)
 8008840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008842:	f003 0301 	and.w	r3, r3, #1
 8008846:	61bb      	str	r3, [r7, #24]
 8008848:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 800884a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800884e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008850:	2302      	movs	r3, #2
 8008852:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8008854:	2303      	movs	r3, #3
 8008856:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008858:	2300      	movs	r3, #0
 800885a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800885c:	2300      	movs	r3, #0
 800885e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8008860:	f107 031c 	add.w	r3, r7, #28
 8008864:	4619      	mov	r1, r3
 8008866:	481e      	ldr	r0, [pc, #120]	; (80088e0 <HAL_RCC_MCOConfig+0xc0>)
 8008868:	f7fd f860 	bl	800592c <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 800886c:	4b1b      	ldr	r3, [pc, #108]	; (80088dc <HAL_RCC_MCOConfig+0xbc>)
 800886e:	689b      	ldr	r3, [r3, #8]
 8008870:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 8008874:	68b9      	ldr	r1, [r7, #8]
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	430b      	orrs	r3, r1
 800887a:	4918      	ldr	r1, [pc, #96]	; (80088dc <HAL_RCC_MCOConfig+0xbc>)
 800887c:	4313      	orrs	r3, r2
 800887e:	608b      	str	r3, [r1, #8]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[2:0] bits then Select MCO2 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3)));
  }
}
 8008880:	e027      	b.n	80088d2 <HAL_RCC_MCOConfig+0xb2>
    MCO2_CLK_ENABLE();
 8008882:	4b16      	ldr	r3, [pc, #88]	; (80088dc <HAL_RCC_MCOConfig+0xbc>)
 8008884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008886:	4a15      	ldr	r2, [pc, #84]	; (80088dc <HAL_RCC_MCOConfig+0xbc>)
 8008888:	f043 0304 	orr.w	r3, r3, #4
 800888c:	6313      	str	r3, [r2, #48]	; 0x30
 800888e:	4b13      	ldr	r3, [pc, #76]	; (80088dc <HAL_RCC_MCOConfig+0xbc>)
 8008890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008892:	f003 0304 	and.w	r3, r3, #4
 8008896:	617b      	str	r3, [r7, #20]
 8008898:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 800889a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800889e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80088a0:	2302      	movs	r3, #2
 80088a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80088a4:	2303      	movs	r3, #3
 80088a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80088a8:	2300      	movs	r3, #0
 80088aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80088ac:	2300      	movs	r3, #0
 80088ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 80088b0:	f107 031c 	add.w	r3, r7, #28
 80088b4:	4619      	mov	r1, r3
 80088b6:	480b      	ldr	r0, [pc, #44]	; (80088e4 <HAL_RCC_MCOConfig+0xc4>)
 80088b8:	f7fd f838 	bl	800592c <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3)));
 80088bc:	4b07      	ldr	r3, [pc, #28]	; (80088dc <HAL_RCC_MCOConfig+0xbc>)
 80088be:	689b      	ldr	r3, [r3, #8]
 80088c0:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	00d9      	lsls	r1, r3, #3
 80088c8:	68bb      	ldr	r3, [r7, #8]
 80088ca:	430b      	orrs	r3, r1
 80088cc:	4903      	ldr	r1, [pc, #12]	; (80088dc <HAL_RCC_MCOConfig+0xbc>)
 80088ce:	4313      	orrs	r3, r2
 80088d0:	608b      	str	r3, [r1, #8]
}
 80088d2:	bf00      	nop
 80088d4:	3730      	adds	r7, #48	; 0x30
 80088d6:	46bd      	mov	sp, r7
 80088d8:	bd80      	pop	{r7, pc}
 80088da:	bf00      	nop
 80088dc:	40023800 	.word	0x40023800
 80088e0:	40020000 	.word	0x40020000
 80088e4:	40020800 	.word	0x40020800

080088e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80088e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80088ec:	b090      	sub	sp, #64	; 0x40
 80088ee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80088f0:	2300      	movs	r3, #0
 80088f2:	637b      	str	r3, [r7, #52]	; 0x34
 80088f4:	2300      	movs	r3, #0
 80088f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80088f8:	2300      	movs	r3, #0
 80088fa:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 80088fc:	2300      	movs	r3, #0
 80088fe:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008900:	4b59      	ldr	r3, [pc, #356]	; (8008a68 <HAL_RCC_GetSysClockFreq+0x180>)
 8008902:	689b      	ldr	r3, [r3, #8]
 8008904:	f003 030c 	and.w	r3, r3, #12
 8008908:	2b08      	cmp	r3, #8
 800890a:	d00d      	beq.n	8008928 <HAL_RCC_GetSysClockFreq+0x40>
 800890c:	2b08      	cmp	r3, #8
 800890e:	f200 80a1 	bhi.w	8008a54 <HAL_RCC_GetSysClockFreq+0x16c>
 8008912:	2b00      	cmp	r3, #0
 8008914:	d002      	beq.n	800891c <HAL_RCC_GetSysClockFreq+0x34>
 8008916:	2b04      	cmp	r3, #4
 8008918:	d003      	beq.n	8008922 <HAL_RCC_GetSysClockFreq+0x3a>
 800891a:	e09b      	b.n	8008a54 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800891c:	4b53      	ldr	r3, [pc, #332]	; (8008a6c <HAL_RCC_GetSysClockFreq+0x184>)
 800891e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8008920:	e09b      	b.n	8008a5a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008922:	4b53      	ldr	r3, [pc, #332]	; (8008a70 <HAL_RCC_GetSysClockFreq+0x188>)
 8008924:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8008926:	e098      	b.n	8008a5a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008928:	4b4f      	ldr	r3, [pc, #316]	; (8008a68 <HAL_RCC_GetSysClockFreq+0x180>)
 800892a:	685b      	ldr	r3, [r3, #4]
 800892c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008930:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8008932:	4b4d      	ldr	r3, [pc, #308]	; (8008a68 <HAL_RCC_GetSysClockFreq+0x180>)
 8008934:	685b      	ldr	r3, [r3, #4]
 8008936:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800893a:	2b00      	cmp	r3, #0
 800893c:	d028      	beq.n	8008990 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800893e:	4b4a      	ldr	r3, [pc, #296]	; (8008a68 <HAL_RCC_GetSysClockFreq+0x180>)
 8008940:	685b      	ldr	r3, [r3, #4]
 8008942:	099b      	lsrs	r3, r3, #6
 8008944:	2200      	movs	r2, #0
 8008946:	623b      	str	r3, [r7, #32]
 8008948:	627a      	str	r2, [r7, #36]	; 0x24
 800894a:	6a3b      	ldr	r3, [r7, #32]
 800894c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8008950:	2100      	movs	r1, #0
 8008952:	4b47      	ldr	r3, [pc, #284]	; (8008a70 <HAL_RCC_GetSysClockFreq+0x188>)
 8008954:	fb03 f201 	mul.w	r2, r3, r1
 8008958:	2300      	movs	r3, #0
 800895a:	fb00 f303 	mul.w	r3, r0, r3
 800895e:	4413      	add	r3, r2
 8008960:	4a43      	ldr	r2, [pc, #268]	; (8008a70 <HAL_RCC_GetSysClockFreq+0x188>)
 8008962:	fba0 1202 	umull	r1, r2, r0, r2
 8008966:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008968:	460a      	mov	r2, r1
 800896a:	62ba      	str	r2, [r7, #40]	; 0x28
 800896c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800896e:	4413      	add	r3, r2
 8008970:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008972:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008974:	2200      	movs	r2, #0
 8008976:	61bb      	str	r3, [r7, #24]
 8008978:	61fa      	str	r2, [r7, #28]
 800897a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800897e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8008982:	f7f7 fcb5 	bl	80002f0 <__aeabi_uldivmod>
 8008986:	4602      	mov	r2, r0
 8008988:	460b      	mov	r3, r1
 800898a:	4613      	mov	r3, r2
 800898c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800898e:	e053      	b.n	8008a38 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008990:	4b35      	ldr	r3, [pc, #212]	; (8008a68 <HAL_RCC_GetSysClockFreq+0x180>)
 8008992:	685b      	ldr	r3, [r3, #4]
 8008994:	099b      	lsrs	r3, r3, #6
 8008996:	2200      	movs	r2, #0
 8008998:	613b      	str	r3, [r7, #16]
 800899a:	617a      	str	r2, [r7, #20]
 800899c:	693b      	ldr	r3, [r7, #16]
 800899e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80089a2:	f04f 0b00 	mov.w	fp, #0
 80089a6:	4652      	mov	r2, sl
 80089a8:	465b      	mov	r3, fp
 80089aa:	f04f 0000 	mov.w	r0, #0
 80089ae:	f04f 0100 	mov.w	r1, #0
 80089b2:	0159      	lsls	r1, r3, #5
 80089b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80089b8:	0150      	lsls	r0, r2, #5
 80089ba:	4602      	mov	r2, r0
 80089bc:	460b      	mov	r3, r1
 80089be:	ebb2 080a 	subs.w	r8, r2, sl
 80089c2:	eb63 090b 	sbc.w	r9, r3, fp
 80089c6:	f04f 0200 	mov.w	r2, #0
 80089ca:	f04f 0300 	mov.w	r3, #0
 80089ce:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80089d2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80089d6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80089da:	ebb2 0408 	subs.w	r4, r2, r8
 80089de:	eb63 0509 	sbc.w	r5, r3, r9
 80089e2:	f04f 0200 	mov.w	r2, #0
 80089e6:	f04f 0300 	mov.w	r3, #0
 80089ea:	00eb      	lsls	r3, r5, #3
 80089ec:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80089f0:	00e2      	lsls	r2, r4, #3
 80089f2:	4614      	mov	r4, r2
 80089f4:	461d      	mov	r5, r3
 80089f6:	eb14 030a 	adds.w	r3, r4, sl
 80089fa:	603b      	str	r3, [r7, #0]
 80089fc:	eb45 030b 	adc.w	r3, r5, fp
 8008a00:	607b      	str	r3, [r7, #4]
 8008a02:	f04f 0200 	mov.w	r2, #0
 8008a06:	f04f 0300 	mov.w	r3, #0
 8008a0a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008a0e:	4629      	mov	r1, r5
 8008a10:	028b      	lsls	r3, r1, #10
 8008a12:	4621      	mov	r1, r4
 8008a14:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008a18:	4621      	mov	r1, r4
 8008a1a:	028a      	lsls	r2, r1, #10
 8008a1c:	4610      	mov	r0, r2
 8008a1e:	4619      	mov	r1, r3
 8008a20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a22:	2200      	movs	r2, #0
 8008a24:	60bb      	str	r3, [r7, #8]
 8008a26:	60fa      	str	r2, [r7, #12]
 8008a28:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008a2c:	f7f7 fc60 	bl	80002f0 <__aeabi_uldivmod>
 8008a30:	4602      	mov	r2, r0
 8008a32:	460b      	mov	r3, r1
 8008a34:	4613      	mov	r3, r2
 8008a36:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8008a38:	4b0b      	ldr	r3, [pc, #44]	; (8008a68 <HAL_RCC_GetSysClockFreq+0x180>)
 8008a3a:	685b      	ldr	r3, [r3, #4]
 8008a3c:	0c1b      	lsrs	r3, r3, #16
 8008a3e:	f003 0303 	and.w	r3, r3, #3
 8008a42:	3301      	adds	r3, #1
 8008a44:	005b      	lsls	r3, r3, #1
 8008a46:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8008a48:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008a4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a50:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8008a52:	e002      	b.n	8008a5a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008a54:	4b05      	ldr	r3, [pc, #20]	; (8008a6c <HAL_RCC_GetSysClockFreq+0x184>)
 8008a56:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8008a58:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008a5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8008a5c:	4618      	mov	r0, r3
 8008a5e:	3740      	adds	r7, #64	; 0x40
 8008a60:	46bd      	mov	sp, r7
 8008a62:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008a66:	bf00      	nop
 8008a68:	40023800 	.word	0x40023800
 8008a6c:	00f42400 	.word	0x00f42400
 8008a70:	017d7840 	.word	0x017d7840

08008a74 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008a74:	b480      	push	{r7}
 8008a76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008a78:	4b03      	ldr	r3, [pc, #12]	; (8008a88 <HAL_RCC_GetHCLKFreq+0x14>)
 8008a7a:	681b      	ldr	r3, [r3, #0]
}
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a84:	4770      	bx	lr
 8008a86:	bf00      	nop
 8008a88:	20000008 	.word	0x20000008

08008a8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008a90:	f7ff fff0 	bl	8008a74 <HAL_RCC_GetHCLKFreq>
 8008a94:	4602      	mov	r2, r0
 8008a96:	4b05      	ldr	r3, [pc, #20]	; (8008aac <HAL_RCC_GetPCLK1Freq+0x20>)
 8008a98:	689b      	ldr	r3, [r3, #8]
 8008a9a:	0a9b      	lsrs	r3, r3, #10
 8008a9c:	f003 0307 	and.w	r3, r3, #7
 8008aa0:	4903      	ldr	r1, [pc, #12]	; (8008ab0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008aa2:	5ccb      	ldrb	r3, [r1, r3]
 8008aa4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008aa8:	4618      	mov	r0, r3
 8008aaa:	bd80      	pop	{r7, pc}
 8008aac:	40023800 	.word	0x40023800
 8008ab0:	0800e4b4 	.word	0x0800e4b4

08008ab4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008ab4:	b480      	push	{r7}
 8008ab6:	b083      	sub	sp, #12
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	6078      	str	r0, [r7, #4]
 8008abc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	220f      	movs	r2, #15
 8008ac2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008ac4:	4b12      	ldr	r3, [pc, #72]	; (8008b10 <HAL_RCC_GetClockConfig+0x5c>)
 8008ac6:	689b      	ldr	r3, [r3, #8]
 8008ac8:	f003 0203 	and.w	r2, r3, #3
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8008ad0:	4b0f      	ldr	r3, [pc, #60]	; (8008b10 <HAL_RCC_GetClockConfig+0x5c>)
 8008ad2:	689b      	ldr	r3, [r3, #8]
 8008ad4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8008adc:	4b0c      	ldr	r3, [pc, #48]	; (8008b10 <HAL_RCC_GetClockConfig+0x5c>)
 8008ade:	689b      	ldr	r3, [r3, #8]
 8008ae0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8008ae8:	4b09      	ldr	r3, [pc, #36]	; (8008b10 <HAL_RCC_GetClockConfig+0x5c>)
 8008aea:	689b      	ldr	r3, [r3, #8]
 8008aec:	08db      	lsrs	r3, r3, #3
 8008aee:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8008af6:	4b07      	ldr	r3, [pc, #28]	; (8008b14 <HAL_RCC_GetClockConfig+0x60>)
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	f003 020f 	and.w	r2, r3, #15
 8008afe:	683b      	ldr	r3, [r7, #0]
 8008b00:	601a      	str	r2, [r3, #0]
}
 8008b02:	bf00      	nop
 8008b04:	370c      	adds	r7, #12
 8008b06:	46bd      	mov	sp, r7
 8008b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0c:	4770      	bx	lr
 8008b0e:	bf00      	nop
 8008b10:	40023800 	.word	0x40023800
 8008b14:	40023c00 	.word	0x40023c00

08008b18 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008b18:	b580      	push	{r7, lr}
 8008b1a:	b088      	sub	sp, #32
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8008b20:	2300      	movs	r3, #0
 8008b22:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8008b24:	2300      	movs	r3, #0
 8008b26:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8008b28:	2300      	movs	r3, #0
 8008b2a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8008b30:	2300      	movs	r3, #0
 8008b32:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	f003 0301 	and.w	r3, r3, #1
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d012      	beq.n	8008b66 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008b40:	4b69      	ldr	r3, [pc, #420]	; (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008b42:	689b      	ldr	r3, [r3, #8]
 8008b44:	4a68      	ldr	r2, [pc, #416]	; (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008b46:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8008b4a:	6093      	str	r3, [r2, #8]
 8008b4c:	4b66      	ldr	r3, [pc, #408]	; (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008b4e:	689a      	ldr	r2, [r3, #8]
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b54:	4964      	ldr	r1, [pc, #400]	; (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008b56:	4313      	orrs	r3, r2
 8008b58:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d101      	bne.n	8008b66 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8008b62:	2301      	movs	r3, #1
 8008b64:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d017      	beq.n	8008ba2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008b72:	4b5d      	ldr	r3, [pc, #372]	; (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008b74:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008b78:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b80:	4959      	ldr	r1, [pc, #356]	; (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008b82:	4313      	orrs	r3, r2
 8008b84:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b8c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008b90:	d101      	bne.n	8008b96 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8008b92:	2301      	movs	r3, #1
 8008b94:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d101      	bne.n	8008ba2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8008b9e:	2301      	movs	r3, #1
 8008ba0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d017      	beq.n	8008bde <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8008bae:	4b4e      	ldr	r3, [pc, #312]	; (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008bb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008bb4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bbc:	494a      	ldr	r1, [pc, #296]	; (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008bbe:	4313      	orrs	r3, r2
 8008bc0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bc8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008bcc:	d101      	bne.n	8008bd2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8008bce:	2301      	movs	r3, #1
 8008bd0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d101      	bne.n	8008bde <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8008bda:	2301      	movs	r3, #1
 8008bdc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d001      	beq.n	8008bee <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8008bea:	2301      	movs	r3, #1
 8008bec:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	f003 0320 	and.w	r3, r3, #32
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	f000 808b 	beq.w	8008d12 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008bfc:	4b3a      	ldr	r3, [pc, #232]	; (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008bfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c00:	4a39      	ldr	r2, [pc, #228]	; (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008c02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008c06:	6413      	str	r3, [r2, #64]	; 0x40
 8008c08:	4b37      	ldr	r3, [pc, #220]	; (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008c10:	60bb      	str	r3, [r7, #8]
 8008c12:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008c14:	4b35      	ldr	r3, [pc, #212]	; (8008cec <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	4a34      	ldr	r2, [pc, #208]	; (8008cec <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008c1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008c1e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008c20:	f7fb f918 	bl	8003e54 <HAL_GetTick>
 8008c24:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008c26:	e008      	b.n	8008c3a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008c28:	f7fb f914 	bl	8003e54 <HAL_GetTick>
 8008c2c:	4602      	mov	r2, r0
 8008c2e:	697b      	ldr	r3, [r7, #20]
 8008c30:	1ad3      	subs	r3, r2, r3
 8008c32:	2b64      	cmp	r3, #100	; 0x64
 8008c34:	d901      	bls.n	8008c3a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8008c36:	2303      	movs	r3, #3
 8008c38:	e38f      	b.n	800935a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008c3a:	4b2c      	ldr	r3, [pc, #176]	; (8008cec <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d0f0      	beq.n	8008c28 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008c46:	4b28      	ldr	r3, [pc, #160]	; (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008c48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008c4e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008c50:	693b      	ldr	r3, [r7, #16]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d035      	beq.n	8008cc2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008c5e:	693a      	ldr	r2, [r7, #16]
 8008c60:	429a      	cmp	r2, r3
 8008c62:	d02e      	beq.n	8008cc2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008c64:	4b20      	ldr	r3, [pc, #128]	; (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008c66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008c6c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008c6e:	4b1e      	ldr	r3, [pc, #120]	; (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008c70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c72:	4a1d      	ldr	r2, [pc, #116]	; (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008c74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008c78:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008c7a:	4b1b      	ldr	r3, [pc, #108]	; (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008c7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c7e:	4a1a      	ldr	r2, [pc, #104]	; (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008c80:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008c84:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8008c86:	4a18      	ldr	r2, [pc, #96]	; (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008c88:	693b      	ldr	r3, [r7, #16]
 8008c8a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8008c8c:	4b16      	ldr	r3, [pc, #88]	; (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008c8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c90:	f003 0301 	and.w	r3, r3, #1
 8008c94:	2b01      	cmp	r3, #1
 8008c96:	d114      	bne.n	8008cc2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c98:	f7fb f8dc 	bl	8003e54 <HAL_GetTick>
 8008c9c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008c9e:	e00a      	b.n	8008cb6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008ca0:	f7fb f8d8 	bl	8003e54 <HAL_GetTick>
 8008ca4:	4602      	mov	r2, r0
 8008ca6:	697b      	ldr	r3, [r7, #20]
 8008ca8:	1ad3      	subs	r3, r2, r3
 8008caa:	f241 3288 	movw	r2, #5000	; 0x1388
 8008cae:	4293      	cmp	r3, r2
 8008cb0:	d901      	bls.n	8008cb6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8008cb2:	2303      	movs	r3, #3
 8008cb4:	e351      	b.n	800935a <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008cb6:	4b0c      	ldr	r3, [pc, #48]	; (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008cb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008cba:	f003 0302 	and.w	r3, r3, #2
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d0ee      	beq.n	8008ca0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cc6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008cca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008cce:	d111      	bne.n	8008cf4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8008cd0:	4b05      	ldr	r3, [pc, #20]	; (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008cd2:	689b      	ldr	r3, [r3, #8]
 8008cd4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8008cdc:	4b04      	ldr	r3, [pc, #16]	; (8008cf0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8008cde:	400b      	ands	r3, r1
 8008ce0:	4901      	ldr	r1, [pc, #4]	; (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ce2:	4313      	orrs	r3, r2
 8008ce4:	608b      	str	r3, [r1, #8]
 8008ce6:	e00b      	b.n	8008d00 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8008ce8:	40023800 	.word	0x40023800
 8008cec:	40007000 	.word	0x40007000
 8008cf0:	0ffffcff 	.word	0x0ffffcff
 8008cf4:	4bac      	ldr	r3, [pc, #688]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008cf6:	689b      	ldr	r3, [r3, #8]
 8008cf8:	4aab      	ldr	r2, [pc, #684]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008cfa:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8008cfe:	6093      	str	r3, [r2, #8]
 8008d00:	4ba9      	ldr	r3, [pc, #676]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008d02:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008d0c:	49a6      	ldr	r1, [pc, #664]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008d0e:	4313      	orrs	r3, r2
 8008d10:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	f003 0310 	and.w	r3, r3, #16
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d010      	beq.n	8008d40 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008d1e:	4ba2      	ldr	r3, [pc, #648]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008d20:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008d24:	4aa0      	ldr	r2, [pc, #640]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008d26:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008d2a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8008d2e:	4b9e      	ldr	r3, [pc, #632]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008d30:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d38:	499b      	ldr	r1, [pc, #620]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008d3a:	4313      	orrs	r3, r2
 8008d3c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d00a      	beq.n	8008d62 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008d4c:	4b96      	ldr	r3, [pc, #600]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008d4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008d52:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d5a:	4993      	ldr	r1, [pc, #588]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008d5c:	4313      	orrs	r3, r2
 8008d5e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d00a      	beq.n	8008d84 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008d6e:	4b8e      	ldr	r3, [pc, #568]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008d70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008d74:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008d7c:	498a      	ldr	r1, [pc, #552]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008d7e:	4313      	orrs	r3, r2
 8008d80:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d00a      	beq.n	8008da6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008d90:	4b85      	ldr	r3, [pc, #532]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008d96:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008d9e:	4982      	ldr	r1, [pc, #520]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008da0:	4313      	orrs	r3, r2
 8008da2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d00a      	beq.n	8008dc8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008db2:	4b7d      	ldr	r3, [pc, #500]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008db4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008db8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008dc0:	4979      	ldr	r1, [pc, #484]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008dc2:	4313      	orrs	r3, r2
 8008dc4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d00a      	beq.n	8008dea <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008dd4:	4b74      	ldr	r3, [pc, #464]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008dd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008dda:	f023 0203 	bic.w	r2, r3, #3
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008de2:	4971      	ldr	r1, [pc, #452]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008de4:	4313      	orrs	r3, r2
 8008de6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d00a      	beq.n	8008e0c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008df6:	4b6c      	ldr	r3, [pc, #432]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008df8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008dfc:	f023 020c 	bic.w	r2, r3, #12
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008e04:	4968      	ldr	r1, [pc, #416]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008e06:	4313      	orrs	r3, r2
 8008e08:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d00a      	beq.n	8008e2e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008e18:	4b63      	ldr	r3, [pc, #396]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008e1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e1e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008e26:	4960      	ldr	r1, [pc, #384]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008e28:	4313      	orrs	r3, r2
 8008e2a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d00a      	beq.n	8008e50 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008e3a:	4b5b      	ldr	r3, [pc, #364]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008e3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e40:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008e48:	4957      	ldr	r1, [pc, #348]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008e4a:	4313      	orrs	r3, r2
 8008e4c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d00a      	beq.n	8008e72 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008e5c:	4b52      	ldr	r3, [pc, #328]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008e5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e62:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e6a:	494f      	ldr	r1, [pc, #316]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008e6c:	4313      	orrs	r3, r2
 8008e6e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d00a      	beq.n	8008e94 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8008e7e:	4b4a      	ldr	r3, [pc, #296]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008e80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e84:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e8c:	4946      	ldr	r1, [pc, #280]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008e8e:	4313      	orrs	r3, r2
 8008e90:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d00a      	beq.n	8008eb6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8008ea0:	4b41      	ldr	r3, [pc, #260]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008ea2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ea6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008eae:	493e      	ldr	r1, [pc, #248]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008eb0:	4313      	orrs	r3, r2
 8008eb2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d00a      	beq.n	8008ed8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8008ec2:	4b39      	ldr	r3, [pc, #228]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008ec4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ec8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008ed0:	4935      	ldr	r1, [pc, #212]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008ed2:	4313      	orrs	r3, r2
 8008ed4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d00a      	beq.n	8008efa <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008ee4:	4b30      	ldr	r3, [pc, #192]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008ee6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008eea:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008ef2:	492d      	ldr	r1, [pc, #180]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008ef4:	4313      	orrs	r3, r2
 8008ef6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d011      	beq.n	8008f2a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8008f06:	4b28      	ldr	r3, [pc, #160]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008f08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008f0c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008f14:	4924      	ldr	r1, [pc, #144]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008f16:	4313      	orrs	r3, r2
 8008f18:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008f20:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008f24:	d101      	bne.n	8008f2a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8008f26:	2301      	movs	r3, #1
 8008f28:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	f003 0308 	and.w	r3, r3, #8
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d001      	beq.n	8008f3a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8008f36:	2301      	movs	r3, #1
 8008f38:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d00a      	beq.n	8008f5c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008f46:	4b18      	ldr	r3, [pc, #96]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008f48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008f4c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008f54:	4914      	ldr	r1, [pc, #80]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008f56:	4313      	orrs	r3, r2
 8008f58:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d00b      	beq.n	8008f80 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8008f68:	4b0f      	ldr	r3, [pc, #60]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008f6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008f6e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008f78:	490b      	ldr	r1, [pc, #44]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008f7a:	4313      	orrs	r3, r2
 8008f7c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d00f      	beq.n	8008fac <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8008f8c:	4b06      	ldr	r3, [pc, #24]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008f8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008f92:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008f9c:	4902      	ldr	r1, [pc, #8]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008f9e:	4313      	orrs	r3, r2
 8008fa0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8008fa4:	e002      	b.n	8008fac <HAL_RCCEx_PeriphCLKConfig+0x494>
 8008fa6:	bf00      	nop
 8008fa8:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d00b      	beq.n	8008fd0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008fb8:	4b8a      	ldr	r3, [pc, #552]	; (80091e4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008fba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008fbe:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008fc8:	4986      	ldr	r1, [pc, #536]	; (80091e4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008fca:	4313      	orrs	r3, r2
 8008fcc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d00b      	beq.n	8008ff4 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8008fdc:	4b81      	ldr	r3, [pc, #516]	; (80091e4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008fde:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008fe2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008fec:	497d      	ldr	r1, [pc, #500]	; (80091e4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008fee:	4313      	orrs	r3, r2
 8008ff0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008ff4:	69fb      	ldr	r3, [r7, #28]
 8008ff6:	2b01      	cmp	r3, #1
 8008ff8:	d006      	beq.n	8009008 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009002:	2b00      	cmp	r3, #0
 8009004:	f000 80d6 	beq.w	80091b4 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8009008:	4b76      	ldr	r3, [pc, #472]	; (80091e4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	4a75      	ldr	r2, [pc, #468]	; (80091e4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800900e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009012:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009014:	f7fa ff1e 	bl	8003e54 <HAL_GetTick>
 8009018:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800901a:	e008      	b.n	800902e <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800901c:	f7fa ff1a 	bl	8003e54 <HAL_GetTick>
 8009020:	4602      	mov	r2, r0
 8009022:	697b      	ldr	r3, [r7, #20]
 8009024:	1ad3      	subs	r3, r2, r3
 8009026:	2b64      	cmp	r3, #100	; 0x64
 8009028:	d901      	bls.n	800902e <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800902a:	2303      	movs	r3, #3
 800902c:	e195      	b.n	800935a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800902e:	4b6d      	ldr	r3, [pc, #436]	; (80091e4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009036:	2b00      	cmp	r3, #0
 8009038:	d1f0      	bne.n	800901c <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	f003 0301 	and.w	r3, r3, #1
 8009042:	2b00      	cmp	r3, #0
 8009044:	d021      	beq.n	800908a <HAL_RCCEx_PeriphCLKConfig+0x572>
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800904a:	2b00      	cmp	r3, #0
 800904c:	d11d      	bne.n	800908a <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800904e:	4b65      	ldr	r3, [pc, #404]	; (80091e4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8009050:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009054:	0c1b      	lsrs	r3, r3, #16
 8009056:	f003 0303 	and.w	r3, r3, #3
 800905a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800905c:	4b61      	ldr	r3, [pc, #388]	; (80091e4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800905e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009062:	0e1b      	lsrs	r3, r3, #24
 8009064:	f003 030f 	and.w	r3, r3, #15
 8009068:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	685b      	ldr	r3, [r3, #4]
 800906e:	019a      	lsls	r2, r3, #6
 8009070:	693b      	ldr	r3, [r7, #16]
 8009072:	041b      	lsls	r3, r3, #16
 8009074:	431a      	orrs	r2, r3
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	061b      	lsls	r3, r3, #24
 800907a:	431a      	orrs	r2, r3
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	689b      	ldr	r3, [r3, #8]
 8009080:	071b      	lsls	r3, r3, #28
 8009082:	4958      	ldr	r1, [pc, #352]	; (80091e4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8009084:	4313      	orrs	r3, r2
 8009086:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009092:	2b00      	cmp	r3, #0
 8009094:	d004      	beq.n	80090a0 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800909a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800909e:	d00a      	beq.n	80090b6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d02e      	beq.n	800910a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090b0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80090b4:	d129      	bne.n	800910a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80090b6:	4b4b      	ldr	r3, [pc, #300]	; (80091e4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80090b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80090bc:	0c1b      	lsrs	r3, r3, #16
 80090be:	f003 0303 	and.w	r3, r3, #3
 80090c2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80090c4:	4b47      	ldr	r3, [pc, #284]	; (80091e4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80090c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80090ca:	0f1b      	lsrs	r3, r3, #28
 80090cc:	f003 0307 	and.w	r3, r3, #7
 80090d0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	685b      	ldr	r3, [r3, #4]
 80090d6:	019a      	lsls	r2, r3, #6
 80090d8:	693b      	ldr	r3, [r7, #16]
 80090da:	041b      	lsls	r3, r3, #16
 80090dc:	431a      	orrs	r2, r3
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	68db      	ldr	r3, [r3, #12]
 80090e2:	061b      	lsls	r3, r3, #24
 80090e4:	431a      	orrs	r2, r3
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	071b      	lsls	r3, r3, #28
 80090ea:	493e      	ldr	r1, [pc, #248]	; (80091e4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80090ec:	4313      	orrs	r3, r2
 80090ee:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80090f2:	4b3c      	ldr	r3, [pc, #240]	; (80091e4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80090f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80090f8:	f023 021f 	bic.w	r2, r3, #31
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009100:	3b01      	subs	r3, #1
 8009102:	4938      	ldr	r1, [pc, #224]	; (80091e4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8009104:	4313      	orrs	r3, r2
 8009106:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009112:	2b00      	cmp	r3, #0
 8009114:	d01d      	beq.n	8009152 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8009116:	4b33      	ldr	r3, [pc, #204]	; (80091e4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8009118:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800911c:	0e1b      	lsrs	r3, r3, #24
 800911e:	f003 030f 	and.w	r3, r3, #15
 8009122:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8009124:	4b2f      	ldr	r3, [pc, #188]	; (80091e4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8009126:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800912a:	0f1b      	lsrs	r3, r3, #28
 800912c:	f003 0307 	and.w	r3, r3, #7
 8009130:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	685b      	ldr	r3, [r3, #4]
 8009136:	019a      	lsls	r2, r3, #6
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	691b      	ldr	r3, [r3, #16]
 800913c:	041b      	lsls	r3, r3, #16
 800913e:	431a      	orrs	r2, r3
 8009140:	693b      	ldr	r3, [r7, #16]
 8009142:	061b      	lsls	r3, r3, #24
 8009144:	431a      	orrs	r2, r3
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	071b      	lsls	r3, r3, #28
 800914a:	4926      	ldr	r1, [pc, #152]	; (80091e4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800914c:	4313      	orrs	r3, r2
 800914e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800915a:	2b00      	cmp	r3, #0
 800915c:	d011      	beq.n	8009182 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	685b      	ldr	r3, [r3, #4]
 8009162:	019a      	lsls	r2, r3, #6
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	691b      	ldr	r3, [r3, #16]
 8009168:	041b      	lsls	r3, r3, #16
 800916a:	431a      	orrs	r2, r3
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	68db      	ldr	r3, [r3, #12]
 8009170:	061b      	lsls	r3, r3, #24
 8009172:	431a      	orrs	r2, r3
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	689b      	ldr	r3, [r3, #8]
 8009178:	071b      	lsls	r3, r3, #28
 800917a:	491a      	ldr	r1, [pc, #104]	; (80091e4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800917c:	4313      	orrs	r3, r2
 800917e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8009182:	4b18      	ldr	r3, [pc, #96]	; (80091e4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	4a17      	ldr	r2, [pc, #92]	; (80091e4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8009188:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800918c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800918e:	f7fa fe61 	bl	8003e54 <HAL_GetTick>
 8009192:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009194:	e008      	b.n	80091a8 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8009196:	f7fa fe5d 	bl	8003e54 <HAL_GetTick>
 800919a:	4602      	mov	r2, r0
 800919c:	697b      	ldr	r3, [r7, #20]
 800919e:	1ad3      	subs	r3, r2, r3
 80091a0:	2b64      	cmp	r3, #100	; 0x64
 80091a2:	d901      	bls.n	80091a8 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80091a4:	2303      	movs	r3, #3
 80091a6:	e0d8      	b.n	800935a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80091a8:	4b0e      	ldr	r3, [pc, #56]	; (80091e4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d0f0      	beq.n	8009196 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80091b4:	69bb      	ldr	r3, [r7, #24]
 80091b6:	2b01      	cmp	r3, #1
 80091b8:	f040 80ce 	bne.w	8009358 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80091bc:	4b09      	ldr	r3, [pc, #36]	; (80091e4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	4a08      	ldr	r2, [pc, #32]	; (80091e4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80091c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80091c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80091c8:	f7fa fe44 	bl	8003e54 <HAL_GetTick>
 80091cc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80091ce:	e00b      	b.n	80091e8 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80091d0:	f7fa fe40 	bl	8003e54 <HAL_GetTick>
 80091d4:	4602      	mov	r2, r0
 80091d6:	697b      	ldr	r3, [r7, #20]
 80091d8:	1ad3      	subs	r3, r2, r3
 80091da:	2b64      	cmp	r3, #100	; 0x64
 80091dc:	d904      	bls.n	80091e8 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80091de:	2303      	movs	r3, #3
 80091e0:	e0bb      	b.n	800935a <HAL_RCCEx_PeriphCLKConfig+0x842>
 80091e2:	bf00      	nop
 80091e4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80091e8:	4b5e      	ldr	r3, [pc, #376]	; (8009364 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80091f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80091f4:	d0ec      	beq.n	80091d0 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d003      	beq.n	800920a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009206:	2b00      	cmp	r3, #0
 8009208:	d009      	beq.n	800921e <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8009212:	2b00      	cmp	r3, #0
 8009214:	d02e      	beq.n	8009274 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800921a:	2b00      	cmp	r3, #0
 800921c:	d12a      	bne.n	8009274 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800921e:	4b51      	ldr	r3, [pc, #324]	; (8009364 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8009220:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009224:	0c1b      	lsrs	r3, r3, #16
 8009226:	f003 0303 	and.w	r3, r3, #3
 800922a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800922c:	4b4d      	ldr	r3, [pc, #308]	; (8009364 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800922e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009232:	0f1b      	lsrs	r3, r3, #28
 8009234:	f003 0307 	and.w	r3, r3, #7
 8009238:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	695b      	ldr	r3, [r3, #20]
 800923e:	019a      	lsls	r2, r3, #6
 8009240:	693b      	ldr	r3, [r7, #16]
 8009242:	041b      	lsls	r3, r3, #16
 8009244:	431a      	orrs	r2, r3
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	699b      	ldr	r3, [r3, #24]
 800924a:	061b      	lsls	r3, r3, #24
 800924c:	431a      	orrs	r2, r3
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	071b      	lsls	r3, r3, #28
 8009252:	4944      	ldr	r1, [pc, #272]	; (8009364 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8009254:	4313      	orrs	r3, r2
 8009256:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800925a:	4b42      	ldr	r3, [pc, #264]	; (8009364 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800925c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009260:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009268:	3b01      	subs	r3, #1
 800926a:	021b      	lsls	r3, r3, #8
 800926c:	493d      	ldr	r1, [pc, #244]	; (8009364 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800926e:	4313      	orrs	r3, r2
 8009270:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800927c:	2b00      	cmp	r3, #0
 800927e:	d022      	beq.n	80092c6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009284:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009288:	d11d      	bne.n	80092c6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800928a:	4b36      	ldr	r3, [pc, #216]	; (8009364 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800928c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009290:	0e1b      	lsrs	r3, r3, #24
 8009292:	f003 030f 	and.w	r3, r3, #15
 8009296:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8009298:	4b32      	ldr	r3, [pc, #200]	; (8009364 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800929a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800929e:	0f1b      	lsrs	r3, r3, #28
 80092a0:	f003 0307 	and.w	r3, r3, #7
 80092a4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	695b      	ldr	r3, [r3, #20]
 80092aa:	019a      	lsls	r2, r3, #6
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	6a1b      	ldr	r3, [r3, #32]
 80092b0:	041b      	lsls	r3, r3, #16
 80092b2:	431a      	orrs	r2, r3
 80092b4:	693b      	ldr	r3, [r7, #16]
 80092b6:	061b      	lsls	r3, r3, #24
 80092b8:	431a      	orrs	r2, r3
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	071b      	lsls	r3, r3, #28
 80092be:	4929      	ldr	r1, [pc, #164]	; (8009364 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80092c0:	4313      	orrs	r3, r2
 80092c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	f003 0308 	and.w	r3, r3, #8
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d028      	beq.n	8009324 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80092d2:	4b24      	ldr	r3, [pc, #144]	; (8009364 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80092d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80092d8:	0e1b      	lsrs	r3, r3, #24
 80092da:	f003 030f 	and.w	r3, r3, #15
 80092de:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80092e0:	4b20      	ldr	r3, [pc, #128]	; (8009364 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80092e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80092e6:	0c1b      	lsrs	r3, r3, #16
 80092e8:	f003 0303 	and.w	r3, r3, #3
 80092ec:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	695b      	ldr	r3, [r3, #20]
 80092f2:	019a      	lsls	r2, r3, #6
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	041b      	lsls	r3, r3, #16
 80092f8:	431a      	orrs	r2, r3
 80092fa:	693b      	ldr	r3, [r7, #16]
 80092fc:	061b      	lsls	r3, r3, #24
 80092fe:	431a      	orrs	r2, r3
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	69db      	ldr	r3, [r3, #28]
 8009304:	071b      	lsls	r3, r3, #28
 8009306:	4917      	ldr	r1, [pc, #92]	; (8009364 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8009308:	4313      	orrs	r3, r2
 800930a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800930e:	4b15      	ldr	r3, [pc, #84]	; (8009364 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8009310:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009314:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800931c:	4911      	ldr	r1, [pc, #68]	; (8009364 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800931e:	4313      	orrs	r3, r2
 8009320:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8009324:	4b0f      	ldr	r3, [pc, #60]	; (8009364 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	4a0e      	ldr	r2, [pc, #56]	; (8009364 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800932a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800932e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009330:	f7fa fd90 	bl	8003e54 <HAL_GetTick>
 8009334:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8009336:	e008      	b.n	800934a <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8009338:	f7fa fd8c 	bl	8003e54 <HAL_GetTick>
 800933c:	4602      	mov	r2, r0
 800933e:	697b      	ldr	r3, [r7, #20]
 8009340:	1ad3      	subs	r3, r2, r3
 8009342:	2b64      	cmp	r3, #100	; 0x64
 8009344:	d901      	bls.n	800934a <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009346:	2303      	movs	r3, #3
 8009348:	e007      	b.n	800935a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800934a:	4b06      	ldr	r3, [pc, #24]	; (8009364 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009352:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009356:	d1ef      	bne.n	8009338 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8009358:	2300      	movs	r3, #0
}
 800935a:	4618      	mov	r0, r3
 800935c:	3720      	adds	r7, #32
 800935e:	46bd      	mov	sp, r7
 8009360:	bd80      	pop	{r7, pc}
 8009362:	bf00      	nop
 8009364:	40023800 	.word	0x40023800

08009368 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8009368:	b580      	push	{r7, lr}
 800936a:	b082      	sub	sp, #8
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
 8009370:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d101      	bne.n	800937c <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8009378:	2301      	movs	r3, #1
 800937a:	e025      	b.n	80093c8 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009382:	b2db      	uxtb	r3, r3
 8009384:	2b00      	cmp	r3, #0
 8009386:	d106      	bne.n	8009396 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	2200      	movs	r2, #0
 800938c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8009390:	6878      	ldr	r0, [r7, #4]
 8009392:	f7f8 fcc7 	bl	8001d24 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	2202      	movs	r2, #2
 800939a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681a      	ldr	r2, [r3, #0]
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	3304      	adds	r3, #4
 80093a6:	4619      	mov	r1, r3
 80093a8:	4610      	mov	r0, r2
 80093aa:	f000 fb43 	bl	8009a34 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	6818      	ldr	r0, [r3, #0]
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	685b      	ldr	r3, [r3, #4]
 80093b6:	461a      	mov	r2, r3
 80093b8:	6839      	ldr	r1, [r7, #0]
 80093ba:	f000 fb97 	bl	8009aec <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	2201      	movs	r2, #1
 80093c2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80093c6:	2300      	movs	r3, #0
}
 80093c8:	4618      	mov	r0, r3
 80093ca:	3708      	adds	r7, #8
 80093cc:	46bd      	mov	sp, r7
 80093ce:	bd80      	pop	{r7, pc}

080093d0 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 80093d0:	b580      	push	{r7, lr}
 80093d2:	b086      	sub	sp, #24
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	60f8      	str	r0, [r7, #12]
 80093d8:	60b9      	str	r1, [r7, #8]
 80093da:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80093e2:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 80093e4:	7dfb      	ldrb	r3, [r7, #23]
 80093e6:	2b02      	cmp	r3, #2
 80093e8:	d101      	bne.n	80093ee <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 80093ea:	2302      	movs	r3, #2
 80093ec:	e021      	b.n	8009432 <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 80093ee:	7dfb      	ldrb	r3, [r7, #23]
 80093f0:	2b01      	cmp	r3, #1
 80093f2:	d002      	beq.n	80093fa <HAL_SDRAM_SendCommand+0x2a>
 80093f4:	7dfb      	ldrb	r3, [r7, #23]
 80093f6:	2b05      	cmp	r3, #5
 80093f8:	d118      	bne.n	800942c <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	2202      	movs	r2, #2
 80093fe:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	687a      	ldr	r2, [r7, #4]
 8009408:	68b9      	ldr	r1, [r7, #8]
 800940a:	4618      	mov	r0, r3
 800940c:	f000 fbd8 	bl	8009bc0 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8009410:	68bb      	ldr	r3, [r7, #8]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	2b02      	cmp	r3, #2
 8009416:	d104      	bne.n	8009422 <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	2205      	movs	r2, #5
 800941c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8009420:	e006      	b.n	8009430 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	2201      	movs	r2, #1
 8009426:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800942a:	e001      	b.n	8009430 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 800942c:	2301      	movs	r3, #1
 800942e:	e000      	b.n	8009432 <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 8009430:	2300      	movs	r3, #0
}
 8009432:	4618      	mov	r0, r3
 8009434:	3718      	adds	r7, #24
 8009436:	46bd      	mov	sp, r7
 8009438:	bd80      	pop	{r7, pc}

0800943a <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800943a:	b580      	push	{r7, lr}
 800943c:	b082      	sub	sp, #8
 800943e:	af00      	add	r7, sp, #0
 8009440:	6078      	str	r0, [r7, #4]
 8009442:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800944a:	b2db      	uxtb	r3, r3
 800944c:	2b02      	cmp	r3, #2
 800944e:	d101      	bne.n	8009454 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8009450:	2302      	movs	r3, #2
 8009452:	e016      	b.n	8009482 <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800945a:	b2db      	uxtb	r3, r3
 800945c:	2b01      	cmp	r3, #1
 800945e:	d10f      	bne.n	8009480 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	2202      	movs	r2, #2
 8009464:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	6839      	ldr	r1, [r7, #0]
 800946e:	4618      	mov	r0, r3
 8009470:	f000 fbca 	bl	8009c08 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	2201      	movs	r2, #1
 8009478:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800947c:	2300      	movs	r3, #0
 800947e:	e000      	b.n	8009482 <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 8009480:	2301      	movs	r3, #1
}
 8009482:	4618      	mov	r0, r3
 8009484:	3708      	adds	r7, #8
 8009486:	46bd      	mov	sp, r7
 8009488:	bd80      	pop	{r7, pc}

0800948a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800948a:	b580      	push	{r7, lr}
 800948c:	b082      	sub	sp, #8
 800948e:	af00      	add	r7, sp, #0
 8009490:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d101      	bne.n	800949c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009498:	2301      	movs	r3, #1
 800949a:	e049      	b.n	8009530 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80094a2:	b2db      	uxtb	r3, r3
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d106      	bne.n	80094b6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	2200      	movs	r2, #0
 80094ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80094b0:	6878      	ldr	r0, [r7, #4]
 80094b2:	f7f8 fb5d 	bl	8001b70 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	2202      	movs	r2, #2
 80094ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681a      	ldr	r2, [r3, #0]
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	3304      	adds	r3, #4
 80094c6:	4619      	mov	r1, r3
 80094c8:	4610      	mov	r0, r2
 80094ca:	f000 f9f5 	bl	80098b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	2201      	movs	r2, #1
 80094d2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	2201      	movs	r2, #1
 80094da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	2201      	movs	r2, #1
 80094e2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	2201      	movs	r2, #1
 80094ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	2201      	movs	r2, #1
 80094f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	2201      	movs	r2, #1
 80094fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	2201      	movs	r2, #1
 8009502:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	2201      	movs	r2, #1
 800950a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	2201      	movs	r2, #1
 8009512:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	2201      	movs	r2, #1
 800951a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	2201      	movs	r2, #1
 8009522:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	2201      	movs	r2, #1
 800952a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800952e:	2300      	movs	r3, #0
}
 8009530:	4618      	mov	r0, r3
 8009532:	3708      	adds	r7, #8
 8009534:	46bd      	mov	sp, r7
 8009536:	bd80      	pop	{r7, pc}

08009538 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009538:	b480      	push	{r7}
 800953a:	b085      	sub	sp, #20
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009546:	b2db      	uxtb	r3, r3
 8009548:	2b01      	cmp	r3, #1
 800954a:	d001      	beq.n	8009550 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800954c:	2301      	movs	r3, #1
 800954e:	e054      	b.n	80095fa <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	2202      	movs	r2, #2
 8009554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	68da      	ldr	r2, [r3, #12]
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	f042 0201 	orr.w	r2, r2, #1
 8009566:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	4a26      	ldr	r2, [pc, #152]	; (8009608 <HAL_TIM_Base_Start_IT+0xd0>)
 800956e:	4293      	cmp	r3, r2
 8009570:	d022      	beq.n	80095b8 <HAL_TIM_Base_Start_IT+0x80>
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800957a:	d01d      	beq.n	80095b8 <HAL_TIM_Base_Start_IT+0x80>
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	4a22      	ldr	r2, [pc, #136]	; (800960c <HAL_TIM_Base_Start_IT+0xd4>)
 8009582:	4293      	cmp	r3, r2
 8009584:	d018      	beq.n	80095b8 <HAL_TIM_Base_Start_IT+0x80>
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	4a21      	ldr	r2, [pc, #132]	; (8009610 <HAL_TIM_Base_Start_IT+0xd8>)
 800958c:	4293      	cmp	r3, r2
 800958e:	d013      	beq.n	80095b8 <HAL_TIM_Base_Start_IT+0x80>
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	4a1f      	ldr	r2, [pc, #124]	; (8009614 <HAL_TIM_Base_Start_IT+0xdc>)
 8009596:	4293      	cmp	r3, r2
 8009598:	d00e      	beq.n	80095b8 <HAL_TIM_Base_Start_IT+0x80>
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	4a1e      	ldr	r2, [pc, #120]	; (8009618 <HAL_TIM_Base_Start_IT+0xe0>)
 80095a0:	4293      	cmp	r3, r2
 80095a2:	d009      	beq.n	80095b8 <HAL_TIM_Base_Start_IT+0x80>
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	4a1c      	ldr	r2, [pc, #112]	; (800961c <HAL_TIM_Base_Start_IT+0xe4>)
 80095aa:	4293      	cmp	r3, r2
 80095ac:	d004      	beq.n	80095b8 <HAL_TIM_Base_Start_IT+0x80>
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	4a1b      	ldr	r2, [pc, #108]	; (8009620 <HAL_TIM_Base_Start_IT+0xe8>)
 80095b4:	4293      	cmp	r3, r2
 80095b6:	d115      	bne.n	80095e4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	689a      	ldr	r2, [r3, #8]
 80095be:	4b19      	ldr	r3, [pc, #100]	; (8009624 <HAL_TIM_Base_Start_IT+0xec>)
 80095c0:	4013      	ands	r3, r2
 80095c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	2b06      	cmp	r3, #6
 80095c8:	d015      	beq.n	80095f6 <HAL_TIM_Base_Start_IT+0xbe>
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80095d0:	d011      	beq.n	80095f6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	681a      	ldr	r2, [r3, #0]
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	f042 0201 	orr.w	r2, r2, #1
 80095e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095e2:	e008      	b.n	80095f6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	681a      	ldr	r2, [r3, #0]
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	f042 0201 	orr.w	r2, r2, #1
 80095f2:	601a      	str	r2, [r3, #0]
 80095f4:	e000      	b.n	80095f8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095f6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80095f8:	2300      	movs	r3, #0
}
 80095fa:	4618      	mov	r0, r3
 80095fc:	3714      	adds	r7, #20
 80095fe:	46bd      	mov	sp, r7
 8009600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009604:	4770      	bx	lr
 8009606:	bf00      	nop
 8009608:	40010000 	.word	0x40010000
 800960c:	40000400 	.word	0x40000400
 8009610:	40000800 	.word	0x40000800
 8009614:	40000c00 	.word	0x40000c00
 8009618:	40010400 	.word	0x40010400
 800961c:	40014000 	.word	0x40014000
 8009620:	40001800 	.word	0x40001800
 8009624:	00010007 	.word	0x00010007

08009628 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b082      	sub	sp, #8
 800962c:	af00      	add	r7, sp, #0
 800962e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	691b      	ldr	r3, [r3, #16]
 8009636:	f003 0302 	and.w	r3, r3, #2
 800963a:	2b02      	cmp	r3, #2
 800963c:	d122      	bne.n	8009684 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	68db      	ldr	r3, [r3, #12]
 8009644:	f003 0302 	and.w	r3, r3, #2
 8009648:	2b02      	cmp	r3, #2
 800964a:	d11b      	bne.n	8009684 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	f06f 0202 	mvn.w	r2, #2
 8009654:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	2201      	movs	r2, #1
 800965a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	699b      	ldr	r3, [r3, #24]
 8009662:	f003 0303 	and.w	r3, r3, #3
 8009666:	2b00      	cmp	r3, #0
 8009668:	d003      	beq.n	8009672 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800966a:	6878      	ldr	r0, [r7, #4]
 800966c:	f000 f905 	bl	800987a <HAL_TIM_IC_CaptureCallback>
 8009670:	e005      	b.n	800967e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009672:	6878      	ldr	r0, [r7, #4]
 8009674:	f000 f8f7 	bl	8009866 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009678:	6878      	ldr	r0, [r7, #4]
 800967a:	f000 f908 	bl	800988e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	2200      	movs	r2, #0
 8009682:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	691b      	ldr	r3, [r3, #16]
 800968a:	f003 0304 	and.w	r3, r3, #4
 800968e:	2b04      	cmp	r3, #4
 8009690:	d122      	bne.n	80096d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	68db      	ldr	r3, [r3, #12]
 8009698:	f003 0304 	and.w	r3, r3, #4
 800969c:	2b04      	cmp	r3, #4
 800969e:	d11b      	bne.n	80096d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	f06f 0204 	mvn.w	r2, #4
 80096a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2202      	movs	r2, #2
 80096ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	699b      	ldr	r3, [r3, #24]
 80096b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d003      	beq.n	80096c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80096be:	6878      	ldr	r0, [r7, #4]
 80096c0:	f000 f8db 	bl	800987a <HAL_TIM_IC_CaptureCallback>
 80096c4:	e005      	b.n	80096d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80096c6:	6878      	ldr	r0, [r7, #4]
 80096c8:	f000 f8cd 	bl	8009866 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80096cc:	6878      	ldr	r0, [r7, #4]
 80096ce:	f000 f8de 	bl	800988e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	2200      	movs	r2, #0
 80096d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	691b      	ldr	r3, [r3, #16]
 80096de:	f003 0308 	and.w	r3, r3, #8
 80096e2:	2b08      	cmp	r3, #8
 80096e4:	d122      	bne.n	800972c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	68db      	ldr	r3, [r3, #12]
 80096ec:	f003 0308 	and.w	r3, r3, #8
 80096f0:	2b08      	cmp	r3, #8
 80096f2:	d11b      	bne.n	800972c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	f06f 0208 	mvn.w	r2, #8
 80096fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	2204      	movs	r2, #4
 8009702:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	69db      	ldr	r3, [r3, #28]
 800970a:	f003 0303 	and.w	r3, r3, #3
 800970e:	2b00      	cmp	r3, #0
 8009710:	d003      	beq.n	800971a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009712:	6878      	ldr	r0, [r7, #4]
 8009714:	f000 f8b1 	bl	800987a <HAL_TIM_IC_CaptureCallback>
 8009718:	e005      	b.n	8009726 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800971a:	6878      	ldr	r0, [r7, #4]
 800971c:	f000 f8a3 	bl	8009866 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009720:	6878      	ldr	r0, [r7, #4]
 8009722:	f000 f8b4 	bl	800988e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	2200      	movs	r2, #0
 800972a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	691b      	ldr	r3, [r3, #16]
 8009732:	f003 0310 	and.w	r3, r3, #16
 8009736:	2b10      	cmp	r3, #16
 8009738:	d122      	bne.n	8009780 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	68db      	ldr	r3, [r3, #12]
 8009740:	f003 0310 	and.w	r3, r3, #16
 8009744:	2b10      	cmp	r3, #16
 8009746:	d11b      	bne.n	8009780 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	f06f 0210 	mvn.w	r2, #16
 8009750:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	2208      	movs	r2, #8
 8009756:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	69db      	ldr	r3, [r3, #28]
 800975e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009762:	2b00      	cmp	r3, #0
 8009764:	d003      	beq.n	800976e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009766:	6878      	ldr	r0, [r7, #4]
 8009768:	f000 f887 	bl	800987a <HAL_TIM_IC_CaptureCallback>
 800976c:	e005      	b.n	800977a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800976e:	6878      	ldr	r0, [r7, #4]
 8009770:	f000 f879 	bl	8009866 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009774:	6878      	ldr	r0, [r7, #4]
 8009776:	f000 f88a 	bl	800988e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	2200      	movs	r2, #0
 800977e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	691b      	ldr	r3, [r3, #16]
 8009786:	f003 0301 	and.w	r3, r3, #1
 800978a:	2b01      	cmp	r3, #1
 800978c:	d10e      	bne.n	80097ac <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	68db      	ldr	r3, [r3, #12]
 8009794:	f003 0301 	and.w	r3, r3, #1
 8009798:	2b01      	cmp	r3, #1
 800979a:	d107      	bne.n	80097ac <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	f06f 0201 	mvn.w	r2, #1
 80097a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80097a6:	6878      	ldr	r0, [r7, #4]
 80097a8:	f7f7 ffe4 	bl	8001774 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	691b      	ldr	r3, [r3, #16]
 80097b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80097b6:	2b80      	cmp	r3, #128	; 0x80
 80097b8:	d10e      	bne.n	80097d8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	68db      	ldr	r3, [r3, #12]
 80097c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80097c4:	2b80      	cmp	r3, #128	; 0x80
 80097c6:	d107      	bne.n	80097d8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80097d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80097d2:	6878      	ldr	r0, [r7, #4]
 80097d4:	f000 f91a 	bl	8009a0c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	691b      	ldr	r3, [r3, #16]
 80097de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80097e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80097e6:	d10e      	bne.n	8009806 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	68db      	ldr	r3, [r3, #12]
 80097ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80097f2:	2b80      	cmp	r3, #128	; 0x80
 80097f4:	d107      	bne.n	8009806 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80097fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009800:	6878      	ldr	r0, [r7, #4]
 8009802:	f000 f90d 	bl	8009a20 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	691b      	ldr	r3, [r3, #16]
 800980c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009810:	2b40      	cmp	r3, #64	; 0x40
 8009812:	d10e      	bne.n	8009832 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	68db      	ldr	r3, [r3, #12]
 800981a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800981e:	2b40      	cmp	r3, #64	; 0x40
 8009820:	d107      	bne.n	8009832 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800982a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800982c:	6878      	ldr	r0, [r7, #4]
 800982e:	f000 f838 	bl	80098a2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	691b      	ldr	r3, [r3, #16]
 8009838:	f003 0320 	and.w	r3, r3, #32
 800983c:	2b20      	cmp	r3, #32
 800983e:	d10e      	bne.n	800985e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	68db      	ldr	r3, [r3, #12]
 8009846:	f003 0320 	and.w	r3, r3, #32
 800984a:	2b20      	cmp	r3, #32
 800984c:	d107      	bne.n	800985e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	f06f 0220 	mvn.w	r2, #32
 8009856:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009858:	6878      	ldr	r0, [r7, #4]
 800985a:	f000 f8cd 	bl	80099f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800985e:	bf00      	nop
 8009860:	3708      	adds	r7, #8
 8009862:	46bd      	mov	sp, r7
 8009864:	bd80      	pop	{r7, pc}

08009866 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009866:	b480      	push	{r7}
 8009868:	b083      	sub	sp, #12
 800986a:	af00      	add	r7, sp, #0
 800986c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800986e:	bf00      	nop
 8009870:	370c      	adds	r7, #12
 8009872:	46bd      	mov	sp, r7
 8009874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009878:	4770      	bx	lr

0800987a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800987a:	b480      	push	{r7}
 800987c:	b083      	sub	sp, #12
 800987e:	af00      	add	r7, sp, #0
 8009880:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009882:	bf00      	nop
 8009884:	370c      	adds	r7, #12
 8009886:	46bd      	mov	sp, r7
 8009888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800988c:	4770      	bx	lr

0800988e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800988e:	b480      	push	{r7}
 8009890:	b083      	sub	sp, #12
 8009892:	af00      	add	r7, sp, #0
 8009894:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009896:	bf00      	nop
 8009898:	370c      	adds	r7, #12
 800989a:	46bd      	mov	sp, r7
 800989c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a0:	4770      	bx	lr

080098a2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80098a2:	b480      	push	{r7}
 80098a4:	b083      	sub	sp, #12
 80098a6:	af00      	add	r7, sp, #0
 80098a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80098aa:	bf00      	nop
 80098ac:	370c      	adds	r7, #12
 80098ae:	46bd      	mov	sp, r7
 80098b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b4:	4770      	bx	lr
	...

080098b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80098b8:	b480      	push	{r7}
 80098ba:	b085      	sub	sp, #20
 80098bc:	af00      	add	r7, sp, #0
 80098be:	6078      	str	r0, [r7, #4]
 80098c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	4a40      	ldr	r2, [pc, #256]	; (80099cc <TIM_Base_SetConfig+0x114>)
 80098cc:	4293      	cmp	r3, r2
 80098ce:	d013      	beq.n	80098f8 <TIM_Base_SetConfig+0x40>
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80098d6:	d00f      	beq.n	80098f8 <TIM_Base_SetConfig+0x40>
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	4a3d      	ldr	r2, [pc, #244]	; (80099d0 <TIM_Base_SetConfig+0x118>)
 80098dc:	4293      	cmp	r3, r2
 80098de:	d00b      	beq.n	80098f8 <TIM_Base_SetConfig+0x40>
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	4a3c      	ldr	r2, [pc, #240]	; (80099d4 <TIM_Base_SetConfig+0x11c>)
 80098e4:	4293      	cmp	r3, r2
 80098e6:	d007      	beq.n	80098f8 <TIM_Base_SetConfig+0x40>
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	4a3b      	ldr	r2, [pc, #236]	; (80099d8 <TIM_Base_SetConfig+0x120>)
 80098ec:	4293      	cmp	r3, r2
 80098ee:	d003      	beq.n	80098f8 <TIM_Base_SetConfig+0x40>
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	4a3a      	ldr	r2, [pc, #232]	; (80099dc <TIM_Base_SetConfig+0x124>)
 80098f4:	4293      	cmp	r3, r2
 80098f6:	d108      	bne.n	800990a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80098fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009900:	683b      	ldr	r3, [r7, #0]
 8009902:	685b      	ldr	r3, [r3, #4]
 8009904:	68fa      	ldr	r2, [r7, #12]
 8009906:	4313      	orrs	r3, r2
 8009908:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	4a2f      	ldr	r2, [pc, #188]	; (80099cc <TIM_Base_SetConfig+0x114>)
 800990e:	4293      	cmp	r3, r2
 8009910:	d02b      	beq.n	800996a <TIM_Base_SetConfig+0xb2>
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009918:	d027      	beq.n	800996a <TIM_Base_SetConfig+0xb2>
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	4a2c      	ldr	r2, [pc, #176]	; (80099d0 <TIM_Base_SetConfig+0x118>)
 800991e:	4293      	cmp	r3, r2
 8009920:	d023      	beq.n	800996a <TIM_Base_SetConfig+0xb2>
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	4a2b      	ldr	r2, [pc, #172]	; (80099d4 <TIM_Base_SetConfig+0x11c>)
 8009926:	4293      	cmp	r3, r2
 8009928:	d01f      	beq.n	800996a <TIM_Base_SetConfig+0xb2>
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	4a2a      	ldr	r2, [pc, #168]	; (80099d8 <TIM_Base_SetConfig+0x120>)
 800992e:	4293      	cmp	r3, r2
 8009930:	d01b      	beq.n	800996a <TIM_Base_SetConfig+0xb2>
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	4a29      	ldr	r2, [pc, #164]	; (80099dc <TIM_Base_SetConfig+0x124>)
 8009936:	4293      	cmp	r3, r2
 8009938:	d017      	beq.n	800996a <TIM_Base_SetConfig+0xb2>
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	4a28      	ldr	r2, [pc, #160]	; (80099e0 <TIM_Base_SetConfig+0x128>)
 800993e:	4293      	cmp	r3, r2
 8009940:	d013      	beq.n	800996a <TIM_Base_SetConfig+0xb2>
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	4a27      	ldr	r2, [pc, #156]	; (80099e4 <TIM_Base_SetConfig+0x12c>)
 8009946:	4293      	cmp	r3, r2
 8009948:	d00f      	beq.n	800996a <TIM_Base_SetConfig+0xb2>
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	4a26      	ldr	r2, [pc, #152]	; (80099e8 <TIM_Base_SetConfig+0x130>)
 800994e:	4293      	cmp	r3, r2
 8009950:	d00b      	beq.n	800996a <TIM_Base_SetConfig+0xb2>
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	4a25      	ldr	r2, [pc, #148]	; (80099ec <TIM_Base_SetConfig+0x134>)
 8009956:	4293      	cmp	r3, r2
 8009958:	d007      	beq.n	800996a <TIM_Base_SetConfig+0xb2>
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	4a24      	ldr	r2, [pc, #144]	; (80099f0 <TIM_Base_SetConfig+0x138>)
 800995e:	4293      	cmp	r3, r2
 8009960:	d003      	beq.n	800996a <TIM_Base_SetConfig+0xb2>
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	4a23      	ldr	r2, [pc, #140]	; (80099f4 <TIM_Base_SetConfig+0x13c>)
 8009966:	4293      	cmp	r3, r2
 8009968:	d108      	bne.n	800997c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009970:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009972:	683b      	ldr	r3, [r7, #0]
 8009974:	68db      	ldr	r3, [r3, #12]
 8009976:	68fa      	ldr	r2, [r7, #12]
 8009978:	4313      	orrs	r3, r2
 800997a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009982:	683b      	ldr	r3, [r7, #0]
 8009984:	695b      	ldr	r3, [r3, #20]
 8009986:	4313      	orrs	r3, r2
 8009988:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	68fa      	ldr	r2, [r7, #12]
 800998e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009990:	683b      	ldr	r3, [r7, #0]
 8009992:	689a      	ldr	r2, [r3, #8]
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009998:	683b      	ldr	r3, [r7, #0]
 800999a:	681a      	ldr	r2, [r3, #0]
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	4a0a      	ldr	r2, [pc, #40]	; (80099cc <TIM_Base_SetConfig+0x114>)
 80099a4:	4293      	cmp	r3, r2
 80099a6:	d003      	beq.n	80099b0 <TIM_Base_SetConfig+0xf8>
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	4a0c      	ldr	r2, [pc, #48]	; (80099dc <TIM_Base_SetConfig+0x124>)
 80099ac:	4293      	cmp	r3, r2
 80099ae:	d103      	bne.n	80099b8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80099b0:	683b      	ldr	r3, [r7, #0]
 80099b2:	691a      	ldr	r2, [r3, #16]
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	2201      	movs	r2, #1
 80099bc:	615a      	str	r2, [r3, #20]
}
 80099be:	bf00      	nop
 80099c0:	3714      	adds	r7, #20
 80099c2:	46bd      	mov	sp, r7
 80099c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c8:	4770      	bx	lr
 80099ca:	bf00      	nop
 80099cc:	40010000 	.word	0x40010000
 80099d0:	40000400 	.word	0x40000400
 80099d4:	40000800 	.word	0x40000800
 80099d8:	40000c00 	.word	0x40000c00
 80099dc:	40010400 	.word	0x40010400
 80099e0:	40014000 	.word	0x40014000
 80099e4:	40014400 	.word	0x40014400
 80099e8:	40014800 	.word	0x40014800
 80099ec:	40001800 	.word	0x40001800
 80099f0:	40001c00 	.word	0x40001c00
 80099f4:	40002000 	.word	0x40002000

080099f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80099f8:	b480      	push	{r7}
 80099fa:	b083      	sub	sp, #12
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009a00:	bf00      	nop
 8009a02:	370c      	adds	r7, #12
 8009a04:	46bd      	mov	sp, r7
 8009a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0a:	4770      	bx	lr

08009a0c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009a0c:	b480      	push	{r7}
 8009a0e:	b083      	sub	sp, #12
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009a14:	bf00      	nop
 8009a16:	370c      	adds	r7, #12
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1e:	4770      	bx	lr

08009a20 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009a20:	b480      	push	{r7}
 8009a22:	b083      	sub	sp, #12
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009a28:	bf00      	nop
 8009a2a:	370c      	adds	r7, #12
 8009a2c:	46bd      	mov	sp, r7
 8009a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a32:	4770      	bx	lr

08009a34 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8009a34:	b480      	push	{r7}
 8009a36:	b083      	sub	sp, #12
 8009a38:	af00      	add	r7, sp, #0
 8009a3a:	6078      	str	r0, [r7, #4]
 8009a3c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8009a3e:	683b      	ldr	r3, [r7, #0]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d121      	bne.n	8009a8a <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681a      	ldr	r2, [r3, #0]
 8009a4a:	4b27      	ldr	r3, [pc, #156]	; (8009ae8 <FMC_SDRAM_Init+0xb4>)
 8009a4c:	4013      	ands	r3, r2
 8009a4e:	683a      	ldr	r2, [r7, #0]
 8009a50:	6851      	ldr	r1, [r2, #4]
 8009a52:	683a      	ldr	r2, [r7, #0]
 8009a54:	6892      	ldr	r2, [r2, #8]
 8009a56:	4311      	orrs	r1, r2
 8009a58:	683a      	ldr	r2, [r7, #0]
 8009a5a:	68d2      	ldr	r2, [r2, #12]
 8009a5c:	4311      	orrs	r1, r2
 8009a5e:	683a      	ldr	r2, [r7, #0]
 8009a60:	6912      	ldr	r2, [r2, #16]
 8009a62:	4311      	orrs	r1, r2
 8009a64:	683a      	ldr	r2, [r7, #0]
 8009a66:	6952      	ldr	r2, [r2, #20]
 8009a68:	4311      	orrs	r1, r2
 8009a6a:	683a      	ldr	r2, [r7, #0]
 8009a6c:	6992      	ldr	r2, [r2, #24]
 8009a6e:	4311      	orrs	r1, r2
 8009a70:	683a      	ldr	r2, [r7, #0]
 8009a72:	69d2      	ldr	r2, [r2, #28]
 8009a74:	4311      	orrs	r1, r2
 8009a76:	683a      	ldr	r2, [r7, #0]
 8009a78:	6a12      	ldr	r2, [r2, #32]
 8009a7a:	4311      	orrs	r1, r2
 8009a7c:	683a      	ldr	r2, [r7, #0]
 8009a7e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009a80:	430a      	orrs	r2, r1
 8009a82:	431a      	orrs	r2, r3
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	601a      	str	r2, [r3, #0]
 8009a88:	e026      	b.n	8009ad8 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8009a92:	683b      	ldr	r3, [r7, #0]
 8009a94:	69d9      	ldr	r1, [r3, #28]
 8009a96:	683b      	ldr	r3, [r7, #0]
 8009a98:	6a1b      	ldr	r3, [r3, #32]
 8009a9a:	4319      	orrs	r1, r3
 8009a9c:	683b      	ldr	r3, [r7, #0]
 8009a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009aa0:	430b      	orrs	r3, r1
 8009aa2:	431a      	orrs	r2, r3
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	685a      	ldr	r2, [r3, #4]
 8009aac:	4b0e      	ldr	r3, [pc, #56]	; (8009ae8 <FMC_SDRAM_Init+0xb4>)
 8009aae:	4013      	ands	r3, r2
 8009ab0:	683a      	ldr	r2, [r7, #0]
 8009ab2:	6851      	ldr	r1, [r2, #4]
 8009ab4:	683a      	ldr	r2, [r7, #0]
 8009ab6:	6892      	ldr	r2, [r2, #8]
 8009ab8:	4311      	orrs	r1, r2
 8009aba:	683a      	ldr	r2, [r7, #0]
 8009abc:	68d2      	ldr	r2, [r2, #12]
 8009abe:	4311      	orrs	r1, r2
 8009ac0:	683a      	ldr	r2, [r7, #0]
 8009ac2:	6912      	ldr	r2, [r2, #16]
 8009ac4:	4311      	orrs	r1, r2
 8009ac6:	683a      	ldr	r2, [r7, #0]
 8009ac8:	6952      	ldr	r2, [r2, #20]
 8009aca:	4311      	orrs	r1, r2
 8009acc:	683a      	ldr	r2, [r7, #0]
 8009ace:	6992      	ldr	r2, [r2, #24]
 8009ad0:	430a      	orrs	r2, r1
 8009ad2:	431a      	orrs	r2, r3
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8009ad8:	2300      	movs	r3, #0
}
 8009ada:	4618      	mov	r0, r3
 8009adc:	370c      	adds	r7, #12
 8009ade:	46bd      	mov	sp, r7
 8009ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae4:	4770      	bx	lr
 8009ae6:	bf00      	nop
 8009ae8:	ffff8000 	.word	0xffff8000

08009aec <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8009aec:	b480      	push	{r7}
 8009aee:	b085      	sub	sp, #20
 8009af0:	af00      	add	r7, sp, #0
 8009af2:	60f8      	str	r0, [r7, #12]
 8009af4:	60b9      	str	r1, [r7, #8]
 8009af6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d128      	bne.n	8009b50 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	689b      	ldr	r3, [r3, #8]
 8009b02:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8009b06:	68bb      	ldr	r3, [r7, #8]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	1e59      	subs	r1, r3, #1
 8009b0c:	68bb      	ldr	r3, [r7, #8]
 8009b0e:	685b      	ldr	r3, [r3, #4]
 8009b10:	3b01      	subs	r3, #1
 8009b12:	011b      	lsls	r3, r3, #4
 8009b14:	4319      	orrs	r1, r3
 8009b16:	68bb      	ldr	r3, [r7, #8]
 8009b18:	689b      	ldr	r3, [r3, #8]
 8009b1a:	3b01      	subs	r3, #1
 8009b1c:	021b      	lsls	r3, r3, #8
 8009b1e:	4319      	orrs	r1, r3
 8009b20:	68bb      	ldr	r3, [r7, #8]
 8009b22:	68db      	ldr	r3, [r3, #12]
 8009b24:	3b01      	subs	r3, #1
 8009b26:	031b      	lsls	r3, r3, #12
 8009b28:	4319      	orrs	r1, r3
 8009b2a:	68bb      	ldr	r3, [r7, #8]
 8009b2c:	691b      	ldr	r3, [r3, #16]
 8009b2e:	3b01      	subs	r3, #1
 8009b30:	041b      	lsls	r3, r3, #16
 8009b32:	4319      	orrs	r1, r3
 8009b34:	68bb      	ldr	r3, [r7, #8]
 8009b36:	695b      	ldr	r3, [r3, #20]
 8009b38:	3b01      	subs	r3, #1
 8009b3a:	051b      	lsls	r3, r3, #20
 8009b3c:	4319      	orrs	r1, r3
 8009b3e:	68bb      	ldr	r3, [r7, #8]
 8009b40:	699b      	ldr	r3, [r3, #24]
 8009b42:	3b01      	subs	r3, #1
 8009b44:	061b      	lsls	r3, r3, #24
 8009b46:	430b      	orrs	r3, r1
 8009b48:	431a      	orrs	r2, r3
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	609a      	str	r2, [r3, #8]
 8009b4e:	e02d      	b.n	8009bac <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	689a      	ldr	r2, [r3, #8]
 8009b54:	4b19      	ldr	r3, [pc, #100]	; (8009bbc <FMC_SDRAM_Timing_Init+0xd0>)
 8009b56:	4013      	ands	r3, r2
 8009b58:	68ba      	ldr	r2, [r7, #8]
 8009b5a:	68d2      	ldr	r2, [r2, #12]
 8009b5c:	3a01      	subs	r2, #1
 8009b5e:	0311      	lsls	r1, r2, #12
 8009b60:	68ba      	ldr	r2, [r7, #8]
 8009b62:	6952      	ldr	r2, [r2, #20]
 8009b64:	3a01      	subs	r2, #1
 8009b66:	0512      	lsls	r2, r2, #20
 8009b68:	430a      	orrs	r2, r1
 8009b6a:	431a      	orrs	r2, r3
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	68db      	ldr	r3, [r3, #12]
 8009b74:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8009b78:	68bb      	ldr	r3, [r7, #8]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	1e59      	subs	r1, r3, #1
 8009b7e:	68bb      	ldr	r3, [r7, #8]
 8009b80:	685b      	ldr	r3, [r3, #4]
 8009b82:	3b01      	subs	r3, #1
 8009b84:	011b      	lsls	r3, r3, #4
 8009b86:	4319      	orrs	r1, r3
 8009b88:	68bb      	ldr	r3, [r7, #8]
 8009b8a:	689b      	ldr	r3, [r3, #8]
 8009b8c:	3b01      	subs	r3, #1
 8009b8e:	021b      	lsls	r3, r3, #8
 8009b90:	4319      	orrs	r1, r3
 8009b92:	68bb      	ldr	r3, [r7, #8]
 8009b94:	691b      	ldr	r3, [r3, #16]
 8009b96:	3b01      	subs	r3, #1
 8009b98:	041b      	lsls	r3, r3, #16
 8009b9a:	4319      	orrs	r1, r3
 8009b9c:	68bb      	ldr	r3, [r7, #8]
 8009b9e:	699b      	ldr	r3, [r3, #24]
 8009ba0:	3b01      	subs	r3, #1
 8009ba2:	061b      	lsls	r3, r3, #24
 8009ba4:	430b      	orrs	r3, r1
 8009ba6:	431a      	orrs	r2, r3
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8009bac:	2300      	movs	r3, #0
}
 8009bae:	4618      	mov	r0, r3
 8009bb0:	3714      	adds	r7, #20
 8009bb2:	46bd      	mov	sp, r7
 8009bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb8:	4770      	bx	lr
 8009bba:	bf00      	nop
 8009bbc:	ff0f0fff 	.word	0xff0f0fff

08009bc0 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8009bc0:	b480      	push	{r7}
 8009bc2:	b085      	sub	sp, #20
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	60f8      	str	r0, [r7, #12]
 8009bc8:	60b9      	str	r1, [r7, #8]
 8009bca:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	691a      	ldr	r2, [r3, #16]
 8009bd0:	4b0c      	ldr	r3, [pc, #48]	; (8009c04 <FMC_SDRAM_SendCommand+0x44>)
 8009bd2:	4013      	ands	r3, r2
 8009bd4:	68ba      	ldr	r2, [r7, #8]
 8009bd6:	6811      	ldr	r1, [r2, #0]
 8009bd8:	68ba      	ldr	r2, [r7, #8]
 8009bda:	6852      	ldr	r2, [r2, #4]
 8009bdc:	4311      	orrs	r1, r2
 8009bde:	68ba      	ldr	r2, [r7, #8]
 8009be0:	6892      	ldr	r2, [r2, #8]
 8009be2:	3a01      	subs	r2, #1
 8009be4:	0152      	lsls	r2, r2, #5
 8009be6:	4311      	orrs	r1, r2
 8009be8:	68ba      	ldr	r2, [r7, #8]
 8009bea:	68d2      	ldr	r2, [r2, #12]
 8009bec:	0252      	lsls	r2, r2, #9
 8009bee:	430a      	orrs	r2, r1
 8009bf0:	431a      	orrs	r2, r3
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 8009bf6:	2300      	movs	r3, #0
}
 8009bf8:	4618      	mov	r0, r3
 8009bfa:	3714      	adds	r7, #20
 8009bfc:	46bd      	mov	sp, r7
 8009bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c02:	4770      	bx	lr
 8009c04:	ffc00000 	.word	0xffc00000

08009c08 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8009c08:	b480      	push	{r7}
 8009c0a:	b083      	sub	sp, #12
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	6078      	str	r0, [r7, #4]
 8009c10:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	695a      	ldr	r2, [r3, #20]
 8009c16:	4b07      	ldr	r3, [pc, #28]	; (8009c34 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 8009c18:	4013      	ands	r3, r2
 8009c1a:	683a      	ldr	r2, [r7, #0]
 8009c1c:	0052      	lsls	r2, r2, #1
 8009c1e:	431a      	orrs	r2, r3
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8009c24:	2300      	movs	r3, #0
}
 8009c26:	4618      	mov	r0, r3
 8009c28:	370c      	adds	r7, #12
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c30:	4770      	bx	lr
 8009c32:	bf00      	nop
 8009c34:	ffffc001 	.word	0xffffc001

08009c38 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8009c38:	b480      	push	{r7}
 8009c3a:	b087      	sub	sp, #28
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	60f8      	str	r0, [r7, #12]
 8009c40:	60b9      	str	r1, [r7, #8]
 8009c42:	4613      	mov	r3, r2
 8009c44:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8009c46:	79fb      	ldrb	r3, [r7, #7]
 8009c48:	2b02      	cmp	r3, #2
 8009c4a:	d165      	bne.n	8009d18 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8009c4c:	68bb      	ldr	r3, [r7, #8]
 8009c4e:	4a41      	ldr	r2, [pc, #260]	; (8009d54 <USB_SetTurnaroundTime+0x11c>)
 8009c50:	4293      	cmp	r3, r2
 8009c52:	d906      	bls.n	8009c62 <USB_SetTurnaroundTime+0x2a>
 8009c54:	68bb      	ldr	r3, [r7, #8]
 8009c56:	4a40      	ldr	r2, [pc, #256]	; (8009d58 <USB_SetTurnaroundTime+0x120>)
 8009c58:	4293      	cmp	r3, r2
 8009c5a:	d202      	bcs.n	8009c62 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8009c5c:	230f      	movs	r3, #15
 8009c5e:	617b      	str	r3, [r7, #20]
 8009c60:	e062      	b.n	8009d28 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8009c62:	68bb      	ldr	r3, [r7, #8]
 8009c64:	4a3c      	ldr	r2, [pc, #240]	; (8009d58 <USB_SetTurnaroundTime+0x120>)
 8009c66:	4293      	cmp	r3, r2
 8009c68:	d306      	bcc.n	8009c78 <USB_SetTurnaroundTime+0x40>
 8009c6a:	68bb      	ldr	r3, [r7, #8]
 8009c6c:	4a3b      	ldr	r2, [pc, #236]	; (8009d5c <USB_SetTurnaroundTime+0x124>)
 8009c6e:	4293      	cmp	r3, r2
 8009c70:	d202      	bcs.n	8009c78 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8009c72:	230e      	movs	r3, #14
 8009c74:	617b      	str	r3, [r7, #20]
 8009c76:	e057      	b.n	8009d28 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8009c78:	68bb      	ldr	r3, [r7, #8]
 8009c7a:	4a38      	ldr	r2, [pc, #224]	; (8009d5c <USB_SetTurnaroundTime+0x124>)
 8009c7c:	4293      	cmp	r3, r2
 8009c7e:	d306      	bcc.n	8009c8e <USB_SetTurnaroundTime+0x56>
 8009c80:	68bb      	ldr	r3, [r7, #8]
 8009c82:	4a37      	ldr	r2, [pc, #220]	; (8009d60 <USB_SetTurnaroundTime+0x128>)
 8009c84:	4293      	cmp	r3, r2
 8009c86:	d202      	bcs.n	8009c8e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8009c88:	230d      	movs	r3, #13
 8009c8a:	617b      	str	r3, [r7, #20]
 8009c8c:	e04c      	b.n	8009d28 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8009c8e:	68bb      	ldr	r3, [r7, #8]
 8009c90:	4a33      	ldr	r2, [pc, #204]	; (8009d60 <USB_SetTurnaroundTime+0x128>)
 8009c92:	4293      	cmp	r3, r2
 8009c94:	d306      	bcc.n	8009ca4 <USB_SetTurnaroundTime+0x6c>
 8009c96:	68bb      	ldr	r3, [r7, #8]
 8009c98:	4a32      	ldr	r2, [pc, #200]	; (8009d64 <USB_SetTurnaroundTime+0x12c>)
 8009c9a:	4293      	cmp	r3, r2
 8009c9c:	d802      	bhi.n	8009ca4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8009c9e:	230c      	movs	r3, #12
 8009ca0:	617b      	str	r3, [r7, #20]
 8009ca2:	e041      	b.n	8009d28 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8009ca4:	68bb      	ldr	r3, [r7, #8]
 8009ca6:	4a2f      	ldr	r2, [pc, #188]	; (8009d64 <USB_SetTurnaroundTime+0x12c>)
 8009ca8:	4293      	cmp	r3, r2
 8009caa:	d906      	bls.n	8009cba <USB_SetTurnaroundTime+0x82>
 8009cac:	68bb      	ldr	r3, [r7, #8]
 8009cae:	4a2e      	ldr	r2, [pc, #184]	; (8009d68 <USB_SetTurnaroundTime+0x130>)
 8009cb0:	4293      	cmp	r3, r2
 8009cb2:	d802      	bhi.n	8009cba <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8009cb4:	230b      	movs	r3, #11
 8009cb6:	617b      	str	r3, [r7, #20]
 8009cb8:	e036      	b.n	8009d28 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8009cba:	68bb      	ldr	r3, [r7, #8]
 8009cbc:	4a2a      	ldr	r2, [pc, #168]	; (8009d68 <USB_SetTurnaroundTime+0x130>)
 8009cbe:	4293      	cmp	r3, r2
 8009cc0:	d906      	bls.n	8009cd0 <USB_SetTurnaroundTime+0x98>
 8009cc2:	68bb      	ldr	r3, [r7, #8]
 8009cc4:	4a29      	ldr	r2, [pc, #164]	; (8009d6c <USB_SetTurnaroundTime+0x134>)
 8009cc6:	4293      	cmp	r3, r2
 8009cc8:	d802      	bhi.n	8009cd0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8009cca:	230a      	movs	r3, #10
 8009ccc:	617b      	str	r3, [r7, #20]
 8009cce:	e02b      	b.n	8009d28 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8009cd0:	68bb      	ldr	r3, [r7, #8]
 8009cd2:	4a26      	ldr	r2, [pc, #152]	; (8009d6c <USB_SetTurnaroundTime+0x134>)
 8009cd4:	4293      	cmp	r3, r2
 8009cd6:	d906      	bls.n	8009ce6 <USB_SetTurnaroundTime+0xae>
 8009cd8:	68bb      	ldr	r3, [r7, #8]
 8009cda:	4a25      	ldr	r2, [pc, #148]	; (8009d70 <USB_SetTurnaroundTime+0x138>)
 8009cdc:	4293      	cmp	r3, r2
 8009cde:	d202      	bcs.n	8009ce6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8009ce0:	2309      	movs	r3, #9
 8009ce2:	617b      	str	r3, [r7, #20]
 8009ce4:	e020      	b.n	8009d28 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8009ce6:	68bb      	ldr	r3, [r7, #8]
 8009ce8:	4a21      	ldr	r2, [pc, #132]	; (8009d70 <USB_SetTurnaroundTime+0x138>)
 8009cea:	4293      	cmp	r3, r2
 8009cec:	d306      	bcc.n	8009cfc <USB_SetTurnaroundTime+0xc4>
 8009cee:	68bb      	ldr	r3, [r7, #8]
 8009cf0:	4a20      	ldr	r2, [pc, #128]	; (8009d74 <USB_SetTurnaroundTime+0x13c>)
 8009cf2:	4293      	cmp	r3, r2
 8009cf4:	d802      	bhi.n	8009cfc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8009cf6:	2308      	movs	r3, #8
 8009cf8:	617b      	str	r3, [r7, #20]
 8009cfa:	e015      	b.n	8009d28 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8009cfc:	68bb      	ldr	r3, [r7, #8]
 8009cfe:	4a1d      	ldr	r2, [pc, #116]	; (8009d74 <USB_SetTurnaroundTime+0x13c>)
 8009d00:	4293      	cmp	r3, r2
 8009d02:	d906      	bls.n	8009d12 <USB_SetTurnaroundTime+0xda>
 8009d04:	68bb      	ldr	r3, [r7, #8]
 8009d06:	4a1c      	ldr	r2, [pc, #112]	; (8009d78 <USB_SetTurnaroundTime+0x140>)
 8009d08:	4293      	cmp	r3, r2
 8009d0a:	d202      	bcs.n	8009d12 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8009d0c:	2307      	movs	r3, #7
 8009d0e:	617b      	str	r3, [r7, #20]
 8009d10:	e00a      	b.n	8009d28 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8009d12:	2306      	movs	r3, #6
 8009d14:	617b      	str	r3, [r7, #20]
 8009d16:	e007      	b.n	8009d28 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8009d18:	79fb      	ldrb	r3, [r7, #7]
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d102      	bne.n	8009d24 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8009d1e:	2309      	movs	r3, #9
 8009d20:	617b      	str	r3, [r7, #20]
 8009d22:	e001      	b.n	8009d28 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8009d24:	2309      	movs	r3, #9
 8009d26:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	68db      	ldr	r3, [r3, #12]
 8009d2c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	68da      	ldr	r2, [r3, #12]
 8009d38:	697b      	ldr	r3, [r7, #20]
 8009d3a:	029b      	lsls	r3, r3, #10
 8009d3c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8009d40:	431a      	orrs	r2, r3
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009d46:	2300      	movs	r3, #0
}
 8009d48:	4618      	mov	r0, r3
 8009d4a:	371c      	adds	r7, #28
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d52:	4770      	bx	lr
 8009d54:	00d8acbf 	.word	0x00d8acbf
 8009d58:	00e4e1c0 	.word	0x00e4e1c0
 8009d5c:	00f42400 	.word	0x00f42400
 8009d60:	01067380 	.word	0x01067380
 8009d64:	011a499f 	.word	0x011a499f
 8009d68:	01312cff 	.word	0x01312cff
 8009d6c:	014ca43f 	.word	0x014ca43f
 8009d70:	016e3600 	.word	0x016e3600
 8009d74:	01a6ab1f 	.word	0x01a6ab1f
 8009d78:	01e84800 	.word	0x01e84800

08009d7c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009d7c:	b480      	push	{r7}
 8009d7e:	b085      	sub	sp, #20
 8009d80:	af00      	add	r7, sp, #0
 8009d82:	6078      	str	r0, [r7, #4]
 8009d84:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009d86:	2300      	movs	r3, #0
 8009d88:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	3301      	adds	r3, #1
 8009d8e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	4a13      	ldr	r2, [pc, #76]	; (8009de0 <USB_FlushTxFifo+0x64>)
 8009d94:	4293      	cmp	r3, r2
 8009d96:	d901      	bls.n	8009d9c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009d98:	2303      	movs	r3, #3
 8009d9a:	e01b      	b.n	8009dd4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	691b      	ldr	r3, [r3, #16]
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	daf2      	bge.n	8009d8a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009da4:	2300      	movs	r3, #0
 8009da6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009da8:	683b      	ldr	r3, [r7, #0]
 8009daa:	019b      	lsls	r3, r3, #6
 8009dac:	f043 0220 	orr.w	r2, r3, #32
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	3301      	adds	r3, #1
 8009db8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	4a08      	ldr	r2, [pc, #32]	; (8009de0 <USB_FlushTxFifo+0x64>)
 8009dbe:	4293      	cmp	r3, r2
 8009dc0:	d901      	bls.n	8009dc6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009dc2:	2303      	movs	r3, #3
 8009dc4:	e006      	b.n	8009dd4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	691b      	ldr	r3, [r3, #16]
 8009dca:	f003 0320 	and.w	r3, r3, #32
 8009dce:	2b20      	cmp	r3, #32
 8009dd0:	d0f0      	beq.n	8009db4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009dd2:	2300      	movs	r3, #0
}
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	3714      	adds	r7, #20
 8009dd8:	46bd      	mov	sp, r7
 8009dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dde:	4770      	bx	lr
 8009de0:	00030d40 	.word	0x00030d40

08009de4 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8009de4:	b480      	push	{r7}
 8009de6:	b087      	sub	sp, #28
 8009de8:	af00      	add	r7, sp, #0
 8009dea:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009df0:	693b      	ldr	r3, [r7, #16]
 8009df2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009df6:	689b      	ldr	r3, [r3, #8]
 8009df8:	f003 0306 	and.w	r3, r3, #6
 8009dfc:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d102      	bne.n	8009e0a <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8009e04:	2300      	movs	r3, #0
 8009e06:	75fb      	strb	r3, [r7, #23]
 8009e08:	e00a      	b.n	8009e20 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	2b02      	cmp	r3, #2
 8009e0e:	d002      	beq.n	8009e16 <USB_GetDevSpeed+0x32>
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	2b06      	cmp	r3, #6
 8009e14:	d102      	bne.n	8009e1c <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8009e16:	2302      	movs	r3, #2
 8009e18:	75fb      	strb	r3, [r7, #23]
 8009e1a:	e001      	b.n	8009e20 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8009e1c:	230f      	movs	r3, #15
 8009e1e:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8009e20:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e22:	4618      	mov	r0, r3
 8009e24:	371c      	adds	r7, #28
 8009e26:	46bd      	mov	sp, r7
 8009e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2c:	4770      	bx	lr

08009e2e <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009e2e:	b480      	push	{r7}
 8009e30:	b087      	sub	sp, #28
 8009e32:	af00      	add	r7, sp, #0
 8009e34:	6078      	str	r0, [r7, #4]
 8009e36:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009e38:	2300      	movs	r3, #0
 8009e3a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8009e3c:	2300      	movs	r3, #0
 8009e3e:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009e44:	683b      	ldr	r3, [r7, #0]
 8009e46:	785b      	ldrb	r3, [r3, #1]
 8009e48:	2b01      	cmp	r3, #1
 8009e4a:	d14a      	bne.n	8009ee2 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009e4c:	683b      	ldr	r3, [r7, #0]
 8009e4e:	781b      	ldrb	r3, [r3, #0]
 8009e50:	015a      	lsls	r2, r3, #5
 8009e52:	693b      	ldr	r3, [r7, #16]
 8009e54:	4413      	add	r3, r2
 8009e56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009e60:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009e64:	f040 8086 	bne.w	8009f74 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8009e68:	683b      	ldr	r3, [r7, #0]
 8009e6a:	781b      	ldrb	r3, [r3, #0]
 8009e6c:	015a      	lsls	r2, r3, #5
 8009e6e:	693b      	ldr	r3, [r7, #16]
 8009e70:	4413      	add	r3, r2
 8009e72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	683a      	ldr	r2, [r7, #0]
 8009e7a:	7812      	ldrb	r2, [r2, #0]
 8009e7c:	0151      	lsls	r1, r2, #5
 8009e7e:	693a      	ldr	r2, [r7, #16]
 8009e80:	440a      	add	r2, r1
 8009e82:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e86:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009e8a:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8009e8c:	683b      	ldr	r3, [r7, #0]
 8009e8e:	781b      	ldrb	r3, [r3, #0]
 8009e90:	015a      	lsls	r2, r3, #5
 8009e92:	693b      	ldr	r3, [r7, #16]
 8009e94:	4413      	add	r3, r2
 8009e96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	683a      	ldr	r2, [r7, #0]
 8009e9e:	7812      	ldrb	r2, [r2, #0]
 8009ea0:	0151      	lsls	r1, r2, #5
 8009ea2:	693a      	ldr	r2, [r7, #16]
 8009ea4:	440a      	add	r2, r1
 8009ea6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009eaa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009eae:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	3301      	adds	r3, #1
 8009eb4:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	f242 7210 	movw	r2, #10000	; 0x2710
 8009ebc:	4293      	cmp	r3, r2
 8009ebe:	d902      	bls.n	8009ec6 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8009ec0:	2301      	movs	r3, #1
 8009ec2:	75fb      	strb	r3, [r7, #23]
          break;
 8009ec4:	e056      	b.n	8009f74 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009ec6:	683b      	ldr	r3, [r7, #0]
 8009ec8:	781b      	ldrb	r3, [r3, #0]
 8009eca:	015a      	lsls	r2, r3, #5
 8009ecc:	693b      	ldr	r3, [r7, #16]
 8009ece:	4413      	add	r3, r2
 8009ed0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009eda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009ede:	d0e7      	beq.n	8009eb0 <USB_EPStopXfer+0x82>
 8009ee0:	e048      	b.n	8009f74 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009ee2:	683b      	ldr	r3, [r7, #0]
 8009ee4:	781b      	ldrb	r3, [r3, #0]
 8009ee6:	015a      	lsls	r2, r3, #5
 8009ee8:	693b      	ldr	r3, [r7, #16]
 8009eea:	4413      	add	r3, r2
 8009eec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009ef6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009efa:	d13b      	bne.n	8009f74 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8009efc:	683b      	ldr	r3, [r7, #0]
 8009efe:	781b      	ldrb	r3, [r3, #0]
 8009f00:	015a      	lsls	r2, r3, #5
 8009f02:	693b      	ldr	r3, [r7, #16]
 8009f04:	4413      	add	r3, r2
 8009f06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	683a      	ldr	r2, [r7, #0]
 8009f0e:	7812      	ldrb	r2, [r2, #0]
 8009f10:	0151      	lsls	r1, r2, #5
 8009f12:	693a      	ldr	r2, [r7, #16]
 8009f14:	440a      	add	r2, r1
 8009f16:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009f1a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009f1e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8009f20:	683b      	ldr	r3, [r7, #0]
 8009f22:	781b      	ldrb	r3, [r3, #0]
 8009f24:	015a      	lsls	r2, r3, #5
 8009f26:	693b      	ldr	r3, [r7, #16]
 8009f28:	4413      	add	r3, r2
 8009f2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	683a      	ldr	r2, [r7, #0]
 8009f32:	7812      	ldrb	r2, [r2, #0]
 8009f34:	0151      	lsls	r1, r2, #5
 8009f36:	693a      	ldr	r2, [r7, #16]
 8009f38:	440a      	add	r2, r1
 8009f3a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009f3e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009f42:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	3301      	adds	r3, #1
 8009f48:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	f242 7210 	movw	r2, #10000	; 0x2710
 8009f50:	4293      	cmp	r3, r2
 8009f52:	d902      	bls.n	8009f5a <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8009f54:	2301      	movs	r3, #1
 8009f56:	75fb      	strb	r3, [r7, #23]
          break;
 8009f58:	e00c      	b.n	8009f74 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8009f5a:	683b      	ldr	r3, [r7, #0]
 8009f5c:	781b      	ldrb	r3, [r3, #0]
 8009f5e:	015a      	lsls	r2, r3, #5
 8009f60:	693b      	ldr	r3, [r7, #16]
 8009f62:	4413      	add	r3, r2
 8009f64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009f6e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009f72:	d0e7      	beq.n	8009f44 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8009f74:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f76:	4618      	mov	r0, r3
 8009f78:	371c      	adds	r7, #28
 8009f7a:	46bd      	mov	sp, r7
 8009f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f80:	4770      	bx	lr

08009f82 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009f82:	b480      	push	{r7}
 8009f84:	b089      	sub	sp, #36	; 0x24
 8009f86:	af00      	add	r7, sp, #0
 8009f88:	60f8      	str	r0, [r7, #12]
 8009f8a:	60b9      	str	r1, [r7, #8]
 8009f8c:	4611      	mov	r1, r2
 8009f8e:	461a      	mov	r2, r3
 8009f90:	460b      	mov	r3, r1
 8009f92:	71fb      	strb	r3, [r7, #7]
 8009f94:	4613      	mov	r3, r2
 8009f96:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009f9c:	68bb      	ldr	r3, [r7, #8]
 8009f9e:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8009fa0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d123      	bne.n	8009ff0 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009fa8:	88bb      	ldrh	r3, [r7, #4]
 8009faa:	3303      	adds	r3, #3
 8009fac:	089b      	lsrs	r3, r3, #2
 8009fae:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	61bb      	str	r3, [r7, #24]
 8009fb4:	e018      	b.n	8009fe8 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009fb6:	79fb      	ldrb	r3, [r7, #7]
 8009fb8:	031a      	lsls	r2, r3, #12
 8009fba:	697b      	ldr	r3, [r7, #20]
 8009fbc:	4413      	add	r3, r2
 8009fbe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009fc2:	461a      	mov	r2, r3
 8009fc4:	69fb      	ldr	r3, [r7, #28]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009fca:	69fb      	ldr	r3, [r7, #28]
 8009fcc:	3301      	adds	r3, #1
 8009fce:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009fd0:	69fb      	ldr	r3, [r7, #28]
 8009fd2:	3301      	adds	r3, #1
 8009fd4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009fd6:	69fb      	ldr	r3, [r7, #28]
 8009fd8:	3301      	adds	r3, #1
 8009fda:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009fdc:	69fb      	ldr	r3, [r7, #28]
 8009fde:	3301      	adds	r3, #1
 8009fe0:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009fe2:	69bb      	ldr	r3, [r7, #24]
 8009fe4:	3301      	adds	r3, #1
 8009fe6:	61bb      	str	r3, [r7, #24]
 8009fe8:	69ba      	ldr	r2, [r7, #24]
 8009fea:	693b      	ldr	r3, [r7, #16]
 8009fec:	429a      	cmp	r2, r3
 8009fee:	d3e2      	bcc.n	8009fb6 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009ff0:	2300      	movs	r3, #0
}
 8009ff2:	4618      	mov	r0, r3
 8009ff4:	3724      	adds	r7, #36	; 0x24
 8009ff6:	46bd      	mov	sp, r7
 8009ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ffc:	4770      	bx	lr

08009ffe <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009ffe:	b480      	push	{r7}
 800a000:	b08b      	sub	sp, #44	; 0x2c
 800a002:	af00      	add	r7, sp, #0
 800a004:	60f8      	str	r0, [r7, #12]
 800a006:	60b9      	str	r1, [r7, #8]
 800a008:	4613      	mov	r3, r2
 800a00a:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a010:	68bb      	ldr	r3, [r7, #8]
 800a012:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a014:	88fb      	ldrh	r3, [r7, #6]
 800a016:	089b      	lsrs	r3, r3, #2
 800a018:	b29b      	uxth	r3, r3
 800a01a:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a01c:	88fb      	ldrh	r3, [r7, #6]
 800a01e:	f003 0303 	and.w	r3, r3, #3
 800a022:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a024:	2300      	movs	r3, #0
 800a026:	623b      	str	r3, [r7, #32]
 800a028:	e014      	b.n	800a054 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a02a:	69bb      	ldr	r3, [r7, #24]
 800a02c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a030:	681a      	ldr	r2, [r3, #0]
 800a032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a034:	601a      	str	r2, [r3, #0]
    pDest++;
 800a036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a038:	3301      	adds	r3, #1
 800a03a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a03c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a03e:	3301      	adds	r3, #1
 800a040:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a044:	3301      	adds	r3, #1
 800a046:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a04a:	3301      	adds	r3, #1
 800a04c:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800a04e:	6a3b      	ldr	r3, [r7, #32]
 800a050:	3301      	adds	r3, #1
 800a052:	623b      	str	r3, [r7, #32]
 800a054:	6a3a      	ldr	r2, [r7, #32]
 800a056:	697b      	ldr	r3, [r7, #20]
 800a058:	429a      	cmp	r2, r3
 800a05a:	d3e6      	bcc.n	800a02a <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a05c:	8bfb      	ldrh	r3, [r7, #30]
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d01e      	beq.n	800a0a0 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a062:	2300      	movs	r3, #0
 800a064:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a066:	69bb      	ldr	r3, [r7, #24]
 800a068:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a06c:	461a      	mov	r2, r3
 800a06e:	f107 0310 	add.w	r3, r7, #16
 800a072:	6812      	ldr	r2, [r2, #0]
 800a074:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a076:	693a      	ldr	r2, [r7, #16]
 800a078:	6a3b      	ldr	r3, [r7, #32]
 800a07a:	b2db      	uxtb	r3, r3
 800a07c:	00db      	lsls	r3, r3, #3
 800a07e:	fa22 f303 	lsr.w	r3, r2, r3
 800a082:	b2da      	uxtb	r2, r3
 800a084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a086:	701a      	strb	r2, [r3, #0]
      i++;
 800a088:	6a3b      	ldr	r3, [r7, #32]
 800a08a:	3301      	adds	r3, #1
 800a08c:	623b      	str	r3, [r7, #32]
      pDest++;
 800a08e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a090:	3301      	adds	r3, #1
 800a092:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800a094:	8bfb      	ldrh	r3, [r7, #30]
 800a096:	3b01      	subs	r3, #1
 800a098:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a09a:	8bfb      	ldrh	r3, [r7, #30]
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d1ea      	bne.n	800a076 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a0a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a0a2:	4618      	mov	r0, r3
 800a0a4:	372c      	adds	r7, #44	; 0x2c
 800a0a6:	46bd      	mov	sp, r7
 800a0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ac:	4770      	bx	lr

0800a0ae <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800a0ae:	b480      	push	{r7}
 800a0b0:	b085      	sub	sp, #20
 800a0b2:	af00      	add	r7, sp, #0
 800a0b4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	695b      	ldr	r3, [r3, #20]
 800a0ba:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	699b      	ldr	r3, [r3, #24]
 800a0c0:	68fa      	ldr	r2, [r7, #12]
 800a0c2:	4013      	ands	r3, r2
 800a0c4:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a0c6:	68fb      	ldr	r3, [r7, #12]
}
 800a0c8:	4618      	mov	r0, r3
 800a0ca:	3714      	adds	r7, #20
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d2:	4770      	bx	lr

0800a0d4 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a0d4:	b480      	push	{r7}
 800a0d6:	b085      	sub	sp, #20
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a0e6:	699b      	ldr	r3, [r3, #24]
 800a0e8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a0f0:	69db      	ldr	r3, [r3, #28]
 800a0f2:	68ba      	ldr	r2, [r7, #8]
 800a0f4:	4013      	ands	r3, r2
 800a0f6:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800a0f8:	68bb      	ldr	r3, [r7, #8]
 800a0fa:	0c1b      	lsrs	r3, r3, #16
}
 800a0fc:	4618      	mov	r0, r3
 800a0fe:	3714      	adds	r7, #20
 800a100:	46bd      	mov	sp, r7
 800a102:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a106:	4770      	bx	lr

0800a108 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a108:	b480      	push	{r7}
 800a10a:	b085      	sub	sp, #20
 800a10c:	af00      	add	r7, sp, #0
 800a10e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a11a:	699b      	ldr	r3, [r3, #24]
 800a11c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a124:	69db      	ldr	r3, [r3, #28]
 800a126:	68ba      	ldr	r2, [r7, #8]
 800a128:	4013      	ands	r3, r2
 800a12a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800a12c:	68bb      	ldr	r3, [r7, #8]
 800a12e:	b29b      	uxth	r3, r3
}
 800a130:	4618      	mov	r0, r3
 800a132:	3714      	adds	r7, #20
 800a134:	46bd      	mov	sp, r7
 800a136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13a:	4770      	bx	lr

0800a13c <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a13c:	b480      	push	{r7}
 800a13e:	b085      	sub	sp, #20
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
 800a144:	460b      	mov	r3, r1
 800a146:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800a14c:	78fb      	ldrb	r3, [r7, #3]
 800a14e:	015a      	lsls	r2, r3, #5
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	4413      	add	r3, r2
 800a154:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a158:	689b      	ldr	r3, [r3, #8]
 800a15a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a162:	695b      	ldr	r3, [r3, #20]
 800a164:	68ba      	ldr	r2, [r7, #8]
 800a166:	4013      	ands	r3, r2
 800a168:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a16a:	68bb      	ldr	r3, [r7, #8]
}
 800a16c:	4618      	mov	r0, r3
 800a16e:	3714      	adds	r7, #20
 800a170:	46bd      	mov	sp, r7
 800a172:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a176:	4770      	bx	lr

0800a178 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a178:	b480      	push	{r7}
 800a17a:	b087      	sub	sp, #28
 800a17c:	af00      	add	r7, sp, #0
 800a17e:	6078      	str	r0, [r7, #4]
 800a180:	460b      	mov	r3, r1
 800a182:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a188:	697b      	ldr	r3, [r7, #20]
 800a18a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a18e:	691b      	ldr	r3, [r3, #16]
 800a190:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a192:	697b      	ldr	r3, [r7, #20]
 800a194:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a198:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a19a:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a19c:	78fb      	ldrb	r3, [r7, #3]
 800a19e:	f003 030f 	and.w	r3, r3, #15
 800a1a2:	68fa      	ldr	r2, [r7, #12]
 800a1a4:	fa22 f303 	lsr.w	r3, r2, r3
 800a1a8:	01db      	lsls	r3, r3, #7
 800a1aa:	b2db      	uxtb	r3, r3
 800a1ac:	693a      	ldr	r2, [r7, #16]
 800a1ae:	4313      	orrs	r3, r2
 800a1b0:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a1b2:	78fb      	ldrb	r3, [r7, #3]
 800a1b4:	015a      	lsls	r2, r3, #5
 800a1b6:	697b      	ldr	r3, [r7, #20]
 800a1b8:	4413      	add	r3, r2
 800a1ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a1be:	689b      	ldr	r3, [r3, #8]
 800a1c0:	693a      	ldr	r2, [r7, #16]
 800a1c2:	4013      	ands	r3, r2
 800a1c4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a1c6:	68bb      	ldr	r3, [r7, #8]
}
 800a1c8:	4618      	mov	r0, r3
 800a1ca:	371c      	adds	r7, #28
 800a1cc:	46bd      	mov	sp, r7
 800a1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d2:	4770      	bx	lr

0800a1d4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a1d4:	b480      	push	{r7}
 800a1d6:	b083      	sub	sp, #12
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	695b      	ldr	r3, [r3, #20]
 800a1e0:	f003 0301 	and.w	r3, r3, #1
}
 800a1e4:	4618      	mov	r0, r3
 800a1e6:	370c      	adds	r7, #12
 800a1e8:	46bd      	mov	sp, r7
 800a1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ee:	4770      	bx	lr

0800a1f0 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800a1f0:	b480      	push	{r7}
 800a1f2:	b085      	sub	sp, #20
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a202:	681a      	ldr	r2, [r3, #0]
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a20a:	4619      	mov	r1, r3
 800a20c:	4b09      	ldr	r3, [pc, #36]	; (800a234 <USB_ActivateSetup+0x44>)
 800a20e:	4013      	ands	r3, r2
 800a210:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a218:	685b      	ldr	r3, [r3, #4]
 800a21a:	68fa      	ldr	r2, [r7, #12]
 800a21c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a220:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a224:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a226:	2300      	movs	r3, #0
}
 800a228:	4618      	mov	r0, r3
 800a22a:	3714      	adds	r7, #20
 800a22c:	46bd      	mov	sp, r7
 800a22e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a232:	4770      	bx	lr
 800a234:	fffff800 	.word	0xfffff800

0800a238 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800a238:	b480      	push	{r7}
 800a23a:	b087      	sub	sp, #28
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	60f8      	str	r0, [r7, #12]
 800a240:	460b      	mov	r3, r1
 800a242:	607a      	str	r2, [r7, #4]
 800a244:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	333c      	adds	r3, #60	; 0x3c
 800a24e:	3304      	adds	r3, #4
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800a254:	693b      	ldr	r3, [r7, #16]
 800a256:	4a26      	ldr	r2, [pc, #152]	; (800a2f0 <USB_EP0_OutStart+0xb8>)
 800a258:	4293      	cmp	r3, r2
 800a25a:	d90a      	bls.n	800a272 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a25c:	697b      	ldr	r3, [r7, #20]
 800a25e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a268:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a26c:	d101      	bne.n	800a272 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800a26e:	2300      	movs	r3, #0
 800a270:	e037      	b.n	800a2e2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800a272:	697b      	ldr	r3, [r7, #20]
 800a274:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a278:	461a      	mov	r2, r3
 800a27a:	2300      	movs	r3, #0
 800a27c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a27e:	697b      	ldr	r3, [r7, #20]
 800a280:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a284:	691b      	ldr	r3, [r3, #16]
 800a286:	697a      	ldr	r2, [r7, #20]
 800a288:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a28c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a290:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800a292:	697b      	ldr	r3, [r7, #20]
 800a294:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a298:	691b      	ldr	r3, [r3, #16]
 800a29a:	697a      	ldr	r2, [r7, #20]
 800a29c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a2a0:	f043 0318 	orr.w	r3, r3, #24
 800a2a4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800a2a6:	697b      	ldr	r3, [r7, #20]
 800a2a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a2ac:	691b      	ldr	r3, [r3, #16]
 800a2ae:	697a      	ldr	r2, [r7, #20]
 800a2b0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a2b4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800a2b8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800a2ba:	7afb      	ldrb	r3, [r7, #11]
 800a2bc:	2b01      	cmp	r3, #1
 800a2be:	d10f      	bne.n	800a2e0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800a2c0:	697b      	ldr	r3, [r7, #20]
 800a2c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a2c6:	461a      	mov	r2, r3
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800a2cc:	697b      	ldr	r3, [r7, #20]
 800a2ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	697a      	ldr	r2, [r7, #20]
 800a2d6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a2da:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800a2de:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a2e0:	2300      	movs	r3, #0
}
 800a2e2:	4618      	mov	r0, r3
 800a2e4:	371c      	adds	r7, #28
 800a2e6:	46bd      	mov	sp, r7
 800a2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ec:	4770      	bx	lr
 800a2ee:	bf00      	nop
 800a2f0:	4f54300a 	.word	0x4f54300a

0800a2f4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a2f4:	b480      	push	{r7}
 800a2f6:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800a2f8:	bf00      	nop
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a300:	4770      	bx	lr
	...

0800a304 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a304:	b480      	push	{r7}
 800a306:	b085      	sub	sp, #20
 800a308:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a30a:	f3ef 8305 	mrs	r3, IPSR
 800a30e:	60bb      	str	r3, [r7, #8]
  return(result);
 800a310:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a312:	2b00      	cmp	r3, #0
 800a314:	d10f      	bne.n	800a336 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a316:	f3ef 8310 	mrs	r3, PRIMASK
 800a31a:	607b      	str	r3, [r7, #4]
  return(result);
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d105      	bne.n	800a32e <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a322:	f3ef 8311 	mrs	r3, BASEPRI
 800a326:	603b      	str	r3, [r7, #0]
  return(result);
 800a328:	683b      	ldr	r3, [r7, #0]
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d007      	beq.n	800a33e <osKernelInitialize+0x3a>
 800a32e:	4b0e      	ldr	r3, [pc, #56]	; (800a368 <osKernelInitialize+0x64>)
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	2b02      	cmp	r3, #2
 800a334:	d103      	bne.n	800a33e <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800a336:	f06f 0305 	mvn.w	r3, #5
 800a33a:	60fb      	str	r3, [r7, #12]
 800a33c:	e00c      	b.n	800a358 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a33e:	4b0a      	ldr	r3, [pc, #40]	; (800a368 <osKernelInitialize+0x64>)
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	2b00      	cmp	r3, #0
 800a344:	d105      	bne.n	800a352 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800a346:	4b08      	ldr	r3, [pc, #32]	; (800a368 <osKernelInitialize+0x64>)
 800a348:	2201      	movs	r2, #1
 800a34a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800a34c:	2300      	movs	r3, #0
 800a34e:	60fb      	str	r3, [r7, #12]
 800a350:	e002      	b.n	800a358 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800a352:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a356:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800a358:	68fb      	ldr	r3, [r7, #12]
}
 800a35a:	4618      	mov	r0, r3
 800a35c:	3714      	adds	r7, #20
 800a35e:	46bd      	mov	sp, r7
 800a360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a364:	4770      	bx	lr
 800a366:	bf00      	nop
 800a368:	20000b84 	.word	0x20000b84

0800a36c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b084      	sub	sp, #16
 800a370:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a372:	f3ef 8305 	mrs	r3, IPSR
 800a376:	60bb      	str	r3, [r7, #8]
  return(result);
 800a378:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d10f      	bne.n	800a39e <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a37e:	f3ef 8310 	mrs	r3, PRIMASK
 800a382:	607b      	str	r3, [r7, #4]
  return(result);
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	2b00      	cmp	r3, #0
 800a388:	d105      	bne.n	800a396 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a38a:	f3ef 8311 	mrs	r3, BASEPRI
 800a38e:	603b      	str	r3, [r7, #0]
  return(result);
 800a390:	683b      	ldr	r3, [r7, #0]
 800a392:	2b00      	cmp	r3, #0
 800a394:	d007      	beq.n	800a3a6 <osKernelStart+0x3a>
 800a396:	4b0f      	ldr	r3, [pc, #60]	; (800a3d4 <osKernelStart+0x68>)
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	2b02      	cmp	r3, #2
 800a39c:	d103      	bne.n	800a3a6 <osKernelStart+0x3a>
    stat = osErrorISR;
 800a39e:	f06f 0305 	mvn.w	r3, #5
 800a3a2:	60fb      	str	r3, [r7, #12]
 800a3a4:	e010      	b.n	800a3c8 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800a3a6:	4b0b      	ldr	r3, [pc, #44]	; (800a3d4 <osKernelStart+0x68>)
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	2b01      	cmp	r3, #1
 800a3ac:	d109      	bne.n	800a3c2 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800a3ae:	f7ff ffa1 	bl	800a2f4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800a3b2:	4b08      	ldr	r3, [pc, #32]	; (800a3d4 <osKernelStart+0x68>)
 800a3b4:	2202      	movs	r2, #2
 800a3b6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800a3b8:	f001 fd34 	bl	800be24 <vTaskStartScheduler>
      stat = osOK;
 800a3bc:	2300      	movs	r3, #0
 800a3be:	60fb      	str	r3, [r7, #12]
 800a3c0:	e002      	b.n	800a3c8 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800a3c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a3c6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800a3c8:	68fb      	ldr	r3, [r7, #12]
}
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	3710      	adds	r7, #16
 800a3ce:	46bd      	mov	sp, r7
 800a3d0:	bd80      	pop	{r7, pc}
 800a3d2:	bf00      	nop
 800a3d4:	20000b84 	.word	0x20000b84

0800a3d8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800a3d8:	b580      	push	{r7, lr}
 800a3da:	b090      	sub	sp, #64	; 0x40
 800a3dc:	af04      	add	r7, sp, #16
 800a3de:	60f8      	str	r0, [r7, #12]
 800a3e0:	60b9      	str	r1, [r7, #8]
 800a3e2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800a3e4:	2300      	movs	r3, #0
 800a3e6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a3e8:	f3ef 8305 	mrs	r3, IPSR
 800a3ec:	61fb      	str	r3, [r7, #28]
  return(result);
 800a3ee:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	f040 808f 	bne.w	800a514 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a3f6:	f3ef 8310 	mrs	r3, PRIMASK
 800a3fa:	61bb      	str	r3, [r7, #24]
  return(result);
 800a3fc:	69bb      	ldr	r3, [r7, #24]
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d105      	bne.n	800a40e <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a402:	f3ef 8311 	mrs	r3, BASEPRI
 800a406:	617b      	str	r3, [r7, #20]
  return(result);
 800a408:	697b      	ldr	r3, [r7, #20]
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d003      	beq.n	800a416 <osThreadNew+0x3e>
 800a40e:	4b44      	ldr	r3, [pc, #272]	; (800a520 <osThreadNew+0x148>)
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	2b02      	cmp	r3, #2
 800a414:	d07e      	beq.n	800a514 <osThreadNew+0x13c>
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d07b      	beq.n	800a514 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 800a41c:	2380      	movs	r3, #128	; 0x80
 800a41e:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800a420:	2318      	movs	r3, #24
 800a422:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 800a424:	2300      	movs	r3, #0
 800a426:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 800a428:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a42c:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	2b00      	cmp	r3, #0
 800a432:	d045      	beq.n	800a4c0 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d002      	beq.n	800a442 <osThreadNew+0x6a>
        name = attr->name;
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	699b      	ldr	r3, [r3, #24]
 800a446:	2b00      	cmp	r3, #0
 800a448:	d002      	beq.n	800a450 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	699b      	ldr	r3, [r3, #24]
 800a44e:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a452:	2b00      	cmp	r3, #0
 800a454:	d008      	beq.n	800a468 <osThreadNew+0x90>
 800a456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a458:	2b38      	cmp	r3, #56	; 0x38
 800a45a:	d805      	bhi.n	800a468 <osThreadNew+0x90>
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	685b      	ldr	r3, [r3, #4]
 800a460:	f003 0301 	and.w	r3, r3, #1
 800a464:	2b00      	cmp	r3, #0
 800a466:	d001      	beq.n	800a46c <osThreadNew+0x94>
        return (NULL);
 800a468:	2300      	movs	r3, #0
 800a46a:	e054      	b.n	800a516 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	695b      	ldr	r3, [r3, #20]
 800a470:	2b00      	cmp	r3, #0
 800a472:	d003      	beq.n	800a47c <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	695b      	ldr	r3, [r3, #20]
 800a478:	089b      	lsrs	r3, r3, #2
 800a47a:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	689b      	ldr	r3, [r3, #8]
 800a480:	2b00      	cmp	r3, #0
 800a482:	d00e      	beq.n	800a4a2 <osThreadNew+0xca>
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	68db      	ldr	r3, [r3, #12]
 800a488:	2b5f      	cmp	r3, #95	; 0x5f
 800a48a:	d90a      	bls.n	800a4a2 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a490:	2b00      	cmp	r3, #0
 800a492:	d006      	beq.n	800a4a2 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	695b      	ldr	r3, [r3, #20]
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d002      	beq.n	800a4a2 <osThreadNew+0xca>
        mem = 1;
 800a49c:	2301      	movs	r3, #1
 800a49e:	623b      	str	r3, [r7, #32]
 800a4a0:	e010      	b.n	800a4c4 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	689b      	ldr	r3, [r3, #8]
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d10c      	bne.n	800a4c4 <osThreadNew+0xec>
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	68db      	ldr	r3, [r3, #12]
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d108      	bne.n	800a4c4 <osThreadNew+0xec>
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	691b      	ldr	r3, [r3, #16]
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d104      	bne.n	800a4c4 <osThreadNew+0xec>
          mem = 0;
 800a4ba:	2300      	movs	r3, #0
 800a4bc:	623b      	str	r3, [r7, #32]
 800a4be:	e001      	b.n	800a4c4 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 800a4c0:	2300      	movs	r3, #0
 800a4c2:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800a4c4:	6a3b      	ldr	r3, [r7, #32]
 800a4c6:	2b01      	cmp	r3, #1
 800a4c8:	d110      	bne.n	800a4ec <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800a4ce:	687a      	ldr	r2, [r7, #4]
 800a4d0:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a4d2:	9202      	str	r2, [sp, #8]
 800a4d4:	9301      	str	r3, [sp, #4]
 800a4d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4d8:	9300      	str	r3, [sp, #0]
 800a4da:	68bb      	ldr	r3, [r7, #8]
 800a4dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a4de:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a4e0:	68f8      	ldr	r0, [r7, #12]
 800a4e2:	f001 f9e1 	bl	800b8a8 <xTaskCreateStatic>
 800a4e6:	4603      	mov	r3, r0
 800a4e8:	613b      	str	r3, [r7, #16]
 800a4ea:	e013      	b.n	800a514 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 800a4ec:	6a3b      	ldr	r3, [r7, #32]
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d110      	bne.n	800a514 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a4f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4f4:	b29a      	uxth	r2, r3
 800a4f6:	f107 0310 	add.w	r3, r7, #16
 800a4fa:	9301      	str	r3, [sp, #4]
 800a4fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4fe:	9300      	str	r3, [sp, #0]
 800a500:	68bb      	ldr	r3, [r7, #8]
 800a502:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a504:	68f8      	ldr	r0, [r7, #12]
 800a506:	f001 fa32 	bl	800b96e <xTaskCreate>
 800a50a:	4603      	mov	r3, r0
 800a50c:	2b01      	cmp	r3, #1
 800a50e:	d001      	beq.n	800a514 <osThreadNew+0x13c>
          hTask = NULL;
 800a510:	2300      	movs	r3, #0
 800a512:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a514:	693b      	ldr	r3, [r7, #16]
}
 800a516:	4618      	mov	r0, r3
 800a518:	3730      	adds	r7, #48	; 0x30
 800a51a:	46bd      	mov	sp, r7
 800a51c:	bd80      	pop	{r7, pc}
 800a51e:	bf00      	nop
 800a520:	20000b84 	.word	0x20000b84

0800a524 <osThreadGetStackSpace>:
  }

  return (state);
}

uint32_t osThreadGetStackSpace (osThreadId_t thread_id) {
 800a524:	b580      	push	{r7, lr}
 800a526:	b088      	sub	sp, #32
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a530:	f3ef 8305 	mrs	r3, IPSR
 800a534:	617b      	str	r3, [r7, #20]
  return(result);
 800a536:	697b      	ldr	r3, [r7, #20]
  uint32_t sz;

  if (IS_IRQ() || (hTask == NULL)) {
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d112      	bne.n	800a562 <osThreadGetStackSpace+0x3e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a53c:	f3ef 8310 	mrs	r3, PRIMASK
 800a540:	613b      	str	r3, [r7, #16]
  return(result);
 800a542:	693b      	ldr	r3, [r7, #16]
 800a544:	2b00      	cmp	r3, #0
 800a546:	d105      	bne.n	800a554 <osThreadGetStackSpace+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a548:	f3ef 8311 	mrs	r3, BASEPRI
 800a54c:	60fb      	str	r3, [r7, #12]
  return(result);
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	2b00      	cmp	r3, #0
 800a552:	d003      	beq.n	800a55c <osThreadGetStackSpace+0x38>
 800a554:	4b09      	ldr	r3, [pc, #36]	; (800a57c <osThreadGetStackSpace+0x58>)
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	2b02      	cmp	r3, #2
 800a55a:	d002      	beq.n	800a562 <osThreadGetStackSpace+0x3e>
 800a55c:	69bb      	ldr	r3, [r7, #24]
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d102      	bne.n	800a568 <osThreadGetStackSpace+0x44>
    sz = 0U;
 800a562:	2300      	movs	r3, #0
 800a564:	61fb      	str	r3, [r7, #28]
 800a566:	e003      	b.n	800a570 <osThreadGetStackSpace+0x4c>
  } else {
    sz = (uint32_t)uxTaskGetStackHighWaterMark (hTask);
 800a568:	69b8      	ldr	r0, [r7, #24]
 800a56a:	f002 f8b5 	bl	800c6d8 <uxTaskGetStackHighWaterMark>
 800a56e:	61f8      	str	r0, [r7, #28]
  }

  return (sz);
 800a570:	69fb      	ldr	r3, [r7, #28]
}
 800a572:	4618      	mov	r0, r3
 800a574:	3720      	adds	r7, #32
 800a576:	46bd      	mov	sp, r7
 800a578:	bd80      	pop	{r7, pc}
 800a57a:	bf00      	nop
 800a57c:	20000b84 	.word	0x20000b84

0800a580 <osThreadTerminate>:
  vTaskDelete (NULL);
#endif
  for (;;);
}

osStatus_t osThreadTerminate (osThreadId_t thread_id) {
 800a580:	b580      	push	{r7, lr}
 800a582:	b088      	sub	sp, #32
 800a584:	af00      	add	r7, sp, #0
 800a586:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a58c:	f3ef 8305 	mrs	r3, IPSR
 800a590:	613b      	str	r3, [r7, #16]
  return(result);
 800a592:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;
#ifndef USE_FreeRTOS_HEAP_1
  eTaskState tstate;

  if (IS_IRQ()) {
 800a594:	2b00      	cmp	r3, #0
 800a596:	d10f      	bne.n	800a5b8 <osThreadTerminate+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a598:	f3ef 8310 	mrs	r3, PRIMASK
 800a59c:	60fb      	str	r3, [r7, #12]
  return(result);
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d105      	bne.n	800a5b0 <osThreadTerminate+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a5a4:	f3ef 8311 	mrs	r3, BASEPRI
 800a5a8:	60bb      	str	r3, [r7, #8]
  return(result);
 800a5aa:	68bb      	ldr	r3, [r7, #8]
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d007      	beq.n	800a5c0 <osThreadTerminate+0x40>
 800a5b0:	4b12      	ldr	r3, [pc, #72]	; (800a5fc <osThreadTerminate+0x7c>)
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	2b02      	cmp	r3, #2
 800a5b6:	d103      	bne.n	800a5c0 <osThreadTerminate+0x40>
    stat = osErrorISR;
 800a5b8:	f06f 0305 	mvn.w	r3, #5
 800a5bc:	61fb      	str	r3, [r7, #28]
 800a5be:	e017      	b.n	800a5f0 <osThreadTerminate+0x70>
  }
  else if (hTask == NULL) {
 800a5c0:	69bb      	ldr	r3, [r7, #24]
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d103      	bne.n	800a5ce <osThreadTerminate+0x4e>
    stat = osErrorParameter;
 800a5c6:	f06f 0303 	mvn.w	r3, #3
 800a5ca:	61fb      	str	r3, [r7, #28]
 800a5cc:	e010      	b.n	800a5f0 <osThreadTerminate+0x70>
  }
  else {
    tstate = eTaskGetState (hTask);
 800a5ce:	69b8      	ldr	r0, [r7, #24]
 800a5d0:	f001 fbc0 	bl	800bd54 <eTaskGetState>
 800a5d4:	4603      	mov	r3, r0
 800a5d6:	75fb      	strb	r3, [r7, #23]

    if (tstate != eDeleted) {
 800a5d8:	7dfb      	ldrb	r3, [r7, #23]
 800a5da:	2b04      	cmp	r3, #4
 800a5dc:	d005      	beq.n	800a5ea <osThreadTerminate+0x6a>
      stat = osOK;
 800a5de:	2300      	movs	r3, #0
 800a5e0:	61fb      	str	r3, [r7, #28]
      vTaskDelete (hTask);
 800a5e2:	69b8      	ldr	r0, [r7, #24]
 800a5e4:	f001 fb0c 	bl	800bc00 <vTaskDelete>
 800a5e8:	e002      	b.n	800a5f0 <osThreadTerminate+0x70>
    } else {
      stat = osErrorResource;
 800a5ea:	f06f 0302 	mvn.w	r3, #2
 800a5ee:	61fb      	str	r3, [r7, #28]
  }
#else
  stat = osError;
#endif

  return (stat);
 800a5f0:	69fb      	ldr	r3, [r7, #28]
}
 800a5f2:	4618      	mov	r0, r3
 800a5f4:	3720      	adds	r7, #32
 800a5f6:	46bd      	mov	sp, r7
 800a5f8:	bd80      	pop	{r7, pc}
 800a5fa:	bf00      	nop
 800a5fc:	20000b84 	.word	0x20000b84

0800a600 <osThreadGetCount>:

uint32_t osThreadGetCount (void) {
 800a600:	b580      	push	{r7, lr}
 800a602:	b084      	sub	sp, #16
 800a604:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a606:	f3ef 8305 	mrs	r3, IPSR
 800a60a:	60bb      	str	r3, [r7, #8]
  return(result);
 800a60c:	68bb      	ldr	r3, [r7, #8]
  uint32_t count;

  if (IS_IRQ()) {
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d10f      	bne.n	800a632 <osThreadGetCount+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a612:	f3ef 8310 	mrs	r3, PRIMASK
 800a616:	607b      	str	r3, [r7, #4]
  return(result);
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d105      	bne.n	800a62a <osThreadGetCount+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a61e:	f3ef 8311 	mrs	r3, BASEPRI
 800a622:	603b      	str	r3, [r7, #0]
  return(result);
 800a624:	683b      	ldr	r3, [r7, #0]
 800a626:	2b00      	cmp	r3, #0
 800a628:	d006      	beq.n	800a638 <osThreadGetCount+0x38>
 800a62a:	4b07      	ldr	r3, [pc, #28]	; (800a648 <osThreadGetCount+0x48>)
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	2b02      	cmp	r3, #2
 800a630:	d102      	bne.n	800a638 <osThreadGetCount+0x38>
    count = 0U;
 800a632:	2300      	movs	r3, #0
 800a634:	60fb      	str	r3, [r7, #12]
 800a636:	e002      	b.n	800a63e <osThreadGetCount+0x3e>
  } else {
    count = uxTaskGetNumberOfTasks();
 800a638:	f001 fd1c 	bl	800c074 <uxTaskGetNumberOfTasks>
 800a63c:	60f8      	str	r0, [r7, #12]
  }

  return (count);
 800a63e:	68fb      	ldr	r3, [r7, #12]
}
 800a640:	4618      	mov	r0, r3
 800a642:	3710      	adds	r7, #16
 800a644:	46bd      	mov	sp, r7
 800a646:	bd80      	pop	{r7, pc}
 800a648:	20000b84 	.word	0x20000b84

0800a64c <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800a64c:	b580      	push	{r7, lr}
 800a64e:	b086      	sub	sp, #24
 800a650:	af00      	add	r7, sp, #0
 800a652:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a654:	f3ef 8305 	mrs	r3, IPSR
 800a658:	613b      	str	r3, [r7, #16]
  return(result);
 800a65a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d10f      	bne.n	800a680 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a660:	f3ef 8310 	mrs	r3, PRIMASK
 800a664:	60fb      	str	r3, [r7, #12]
  return(result);
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d105      	bne.n	800a678 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a66c:	f3ef 8311 	mrs	r3, BASEPRI
 800a670:	60bb      	str	r3, [r7, #8]
  return(result);
 800a672:	68bb      	ldr	r3, [r7, #8]
 800a674:	2b00      	cmp	r3, #0
 800a676:	d007      	beq.n	800a688 <osDelay+0x3c>
 800a678:	4b0a      	ldr	r3, [pc, #40]	; (800a6a4 <osDelay+0x58>)
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	2b02      	cmp	r3, #2
 800a67e:	d103      	bne.n	800a688 <osDelay+0x3c>
    stat = osErrorISR;
 800a680:	f06f 0305 	mvn.w	r3, #5
 800a684:	617b      	str	r3, [r7, #20]
 800a686:	e007      	b.n	800a698 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 800a688:	2300      	movs	r3, #0
 800a68a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d002      	beq.n	800a698 <osDelay+0x4c>
      vTaskDelay(ticks);
 800a692:	6878      	ldr	r0, [r7, #4]
 800a694:	f001 fb28 	bl	800bce8 <vTaskDelay>
    }
  }

  return (stat);
 800a698:	697b      	ldr	r3, [r7, #20]
}
 800a69a:	4618      	mov	r0, r3
 800a69c:	3718      	adds	r7, #24
 800a69e:	46bd      	mov	sp, r7
 800a6a0:	bd80      	pop	{r7, pc}
 800a6a2:	bf00      	nop
 800a6a4:	20000b84 	.word	0x20000b84

0800a6a8 <TimerCallback>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

static void TimerCallback (TimerHandle_t hTimer) {
 800a6a8:	b580      	push	{r7, lr}
 800a6aa:	b084      	sub	sp, #16
 800a6ac:	af00      	add	r7, sp, #0
 800a6ae:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 800a6b0:	6878      	ldr	r0, [r7, #4]
 800a6b2:	f002 fd5f 	bl	800d174 <pvTimerGetTimerID>
 800a6b6:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d005      	beq.n	800a6ca <TimerCallback+0x22>
    callb->func (callb->arg);
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	68fa      	ldr	r2, [r7, #12]
 800a6c4:	6852      	ldr	r2, [r2, #4]
 800a6c6:	4610      	mov	r0, r2
 800a6c8:	4798      	blx	r3
  }
}
 800a6ca:	bf00      	nop
 800a6cc:	3710      	adds	r7, #16
 800a6ce:	46bd      	mov	sp, r7
 800a6d0:	bd80      	pop	{r7, pc}
	...

0800a6d4 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 800a6d4:	b580      	push	{r7, lr}
 800a6d6:	b08e      	sub	sp, #56	; 0x38
 800a6d8:	af02      	add	r7, sp, #8
 800a6da:	60f8      	str	r0, [r7, #12]
 800a6dc:	607a      	str	r2, [r7, #4]
 800a6de:	603b      	str	r3, [r7, #0]
 800a6e0:	460b      	mov	r3, r1
 800a6e2:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 800a6e4:	2300      	movs	r3, #0
 800a6e6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a6e8:	f3ef 8305 	mrs	r3, IPSR
 800a6ec:	61bb      	str	r3, [r7, #24]
  return(result);
 800a6ee:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (func != NULL)) {
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d16a      	bne.n	800a7ca <osTimerNew+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a6f4:	f3ef 8310 	mrs	r3, PRIMASK
 800a6f8:	617b      	str	r3, [r7, #20]
  return(result);
 800a6fa:	697b      	ldr	r3, [r7, #20]
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d105      	bne.n	800a70c <osTimerNew+0x38>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a700:	f3ef 8311 	mrs	r3, BASEPRI
 800a704:	613b      	str	r3, [r7, #16]
  return(result);
 800a706:	693b      	ldr	r3, [r7, #16]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d003      	beq.n	800a714 <osTimerNew+0x40>
 800a70c:	4b31      	ldr	r3, [pc, #196]	; (800a7d4 <osTimerNew+0x100>)
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	2b02      	cmp	r3, #2
 800a712:	d05a      	beq.n	800a7ca <osTimerNew+0xf6>
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	2b00      	cmp	r3, #0
 800a718:	d057      	beq.n	800a7ca <osTimerNew+0xf6>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 800a71a:	2008      	movs	r0, #8
 800a71c:	f002 ff82 	bl	800d624 <pvPortMalloc>
 800a720:	61f8      	str	r0, [r7, #28]

    if (callb != NULL) {
 800a722:	69fb      	ldr	r3, [r7, #28]
 800a724:	2b00      	cmp	r3, #0
 800a726:	d050      	beq.n	800a7ca <osTimerNew+0xf6>
      callb->func = func;
 800a728:	69fb      	ldr	r3, [r7, #28]
 800a72a:	68fa      	ldr	r2, [r7, #12]
 800a72c:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 800a72e:	69fb      	ldr	r3, [r7, #28]
 800a730:	687a      	ldr	r2, [r7, #4]
 800a732:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 800a734:	7afb      	ldrb	r3, [r7, #11]
 800a736:	2b00      	cmp	r3, #0
 800a738:	d102      	bne.n	800a740 <osTimerNew+0x6c>
        reload = pdFALSE;
 800a73a:	2300      	movs	r3, #0
 800a73c:	627b      	str	r3, [r7, #36]	; 0x24
 800a73e:	e001      	b.n	800a744 <osTimerNew+0x70>
      } else {
        reload = pdTRUE;
 800a740:	2301      	movs	r3, #1
 800a742:	627b      	str	r3, [r7, #36]	; 0x24
      }

      mem  = -1;
 800a744:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a748:	623b      	str	r3, [r7, #32]
      name = NULL;
 800a74a:	2300      	movs	r3, #0
 800a74c:	62fb      	str	r3, [r7, #44]	; 0x2c

      if (attr != NULL) {
 800a74e:	683b      	ldr	r3, [r7, #0]
 800a750:	2b00      	cmp	r3, #0
 800a752:	d01c      	beq.n	800a78e <osTimerNew+0xba>
        if (attr->name != NULL) {
 800a754:	683b      	ldr	r3, [r7, #0]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d002      	beq.n	800a762 <osTimerNew+0x8e>
          name = attr->name;
 800a75c:	683b      	ldr	r3, [r7, #0]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	62fb      	str	r3, [r7, #44]	; 0x2c
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 800a762:	683b      	ldr	r3, [r7, #0]
 800a764:	689b      	ldr	r3, [r3, #8]
 800a766:	2b00      	cmp	r3, #0
 800a768:	d006      	beq.n	800a778 <osTimerNew+0xa4>
 800a76a:	683b      	ldr	r3, [r7, #0]
 800a76c:	68db      	ldr	r3, [r3, #12]
 800a76e:	2b2b      	cmp	r3, #43	; 0x2b
 800a770:	d902      	bls.n	800a778 <osTimerNew+0xa4>
          mem = 1;
 800a772:	2301      	movs	r3, #1
 800a774:	623b      	str	r3, [r7, #32]
 800a776:	e00c      	b.n	800a792 <osTimerNew+0xbe>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800a778:	683b      	ldr	r3, [r7, #0]
 800a77a:	689b      	ldr	r3, [r3, #8]
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d108      	bne.n	800a792 <osTimerNew+0xbe>
 800a780:	683b      	ldr	r3, [r7, #0]
 800a782:	68db      	ldr	r3, [r3, #12]
 800a784:	2b00      	cmp	r3, #0
 800a786:	d104      	bne.n	800a792 <osTimerNew+0xbe>
            mem = 0;
 800a788:	2300      	movs	r3, #0
 800a78a:	623b      	str	r3, [r7, #32]
 800a78c:	e001      	b.n	800a792 <osTimerNew+0xbe>
          }
        }
      }
      else {
        mem = 0;
 800a78e:	2300      	movs	r3, #0
 800a790:	623b      	str	r3, [r7, #32]
      }

      if (mem == 1) {
 800a792:	6a3b      	ldr	r3, [r7, #32]
 800a794:	2b01      	cmp	r3, #1
 800a796:	d10c      	bne.n	800a7b2 <osTimerNew+0xde>
        hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 800a798:	683b      	ldr	r3, [r7, #0]
 800a79a:	689b      	ldr	r3, [r3, #8]
 800a79c:	9301      	str	r3, [sp, #4]
 800a79e:	4b0e      	ldr	r3, [pc, #56]	; (800a7d8 <osTimerNew+0x104>)
 800a7a0:	9300      	str	r3, [sp, #0]
 800a7a2:	69fb      	ldr	r3, [r7, #28]
 800a7a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a7a6:	2101      	movs	r1, #1
 800a7a8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a7aa:	f002 f952 	bl	800ca52 <xTimerCreateStatic>
 800a7ae:	62b8      	str	r0, [r7, #40]	; 0x28
 800a7b0:	e00b      	b.n	800a7ca <osTimerNew+0xf6>
      }
      else {
        if (mem == 0) {
 800a7b2:	6a3b      	ldr	r3, [r7, #32]
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d108      	bne.n	800a7ca <osTimerNew+0xf6>
          hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 800a7b8:	4b07      	ldr	r3, [pc, #28]	; (800a7d8 <osTimerNew+0x104>)
 800a7ba:	9300      	str	r3, [sp, #0]
 800a7bc:	69fb      	ldr	r3, [r7, #28]
 800a7be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a7c0:	2101      	movs	r1, #1
 800a7c2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a7c4:	f002 f924 	bl	800ca10 <xTimerCreate>
 800a7c8:	62b8      	str	r0, [r7, #40]	; 0x28
        }
      }
    }
  }

  return ((osTimerId_t)hTimer);
 800a7ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800a7cc:	4618      	mov	r0, r3
 800a7ce:	3730      	adds	r7, #48	; 0x30
 800a7d0:	46bd      	mov	sp, r7
 800a7d2:	bd80      	pop	{r7, pc}
 800a7d4:	20000b84 	.word	0x20000b84
 800a7d8:	0800a6a9 	.word	0x0800a6a9

0800a7dc <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 800a7dc:	b580      	push	{r7, lr}
 800a7de:	b08a      	sub	sp, #40	; 0x28
 800a7e0:	af02      	add	r7, sp, #8
 800a7e2:	6078      	str	r0, [r7, #4]
 800a7e4:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a7ea:	f3ef 8305 	mrs	r3, IPSR
 800a7ee:	617b      	str	r3, [r7, #20]
  return(result);
 800a7f0:	697b      	ldr	r3, [r7, #20]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d10f      	bne.n	800a816 <osTimerStart+0x3a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a7f6:	f3ef 8310 	mrs	r3, PRIMASK
 800a7fa:	613b      	str	r3, [r7, #16]
  return(result);
 800a7fc:	693b      	ldr	r3, [r7, #16]
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d105      	bne.n	800a80e <osTimerStart+0x32>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a802:	f3ef 8311 	mrs	r3, BASEPRI
 800a806:	60fb      	str	r3, [r7, #12]
  return(result);
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d007      	beq.n	800a81e <osTimerStart+0x42>
 800a80e:	4b12      	ldr	r3, [pc, #72]	; (800a858 <osTimerStart+0x7c>)
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	2b02      	cmp	r3, #2
 800a814:	d103      	bne.n	800a81e <osTimerStart+0x42>
    stat = osErrorISR;
 800a816:	f06f 0305 	mvn.w	r3, #5
 800a81a:	61fb      	str	r3, [r7, #28]
 800a81c:	e017      	b.n	800a84e <osTimerStart+0x72>
  }
  else if (hTimer == NULL) {
 800a81e:	69bb      	ldr	r3, [r7, #24]
 800a820:	2b00      	cmp	r3, #0
 800a822:	d103      	bne.n	800a82c <osTimerStart+0x50>
    stat = osErrorParameter;
 800a824:	f06f 0303 	mvn.w	r3, #3
 800a828:	61fb      	str	r3, [r7, #28]
 800a82a:	e010      	b.n	800a84e <osTimerStart+0x72>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 800a82c:	2300      	movs	r3, #0
 800a82e:	9300      	str	r3, [sp, #0]
 800a830:	2300      	movs	r3, #0
 800a832:	683a      	ldr	r2, [r7, #0]
 800a834:	2104      	movs	r1, #4
 800a836:	69b8      	ldr	r0, [r7, #24]
 800a838:	f002 f98a 	bl	800cb50 <xTimerGenericCommand>
 800a83c:	4603      	mov	r3, r0
 800a83e:	2b01      	cmp	r3, #1
 800a840:	d102      	bne.n	800a848 <osTimerStart+0x6c>
      stat = osOK;
 800a842:	2300      	movs	r3, #0
 800a844:	61fb      	str	r3, [r7, #28]
 800a846:	e002      	b.n	800a84e <osTimerStart+0x72>
    } else {
      stat = osErrorResource;
 800a848:	f06f 0302 	mvn.w	r3, #2
 800a84c:	61fb      	str	r3, [r7, #28]
    }
  }

  return (stat);
 800a84e:	69fb      	ldr	r3, [r7, #28]
}
 800a850:	4618      	mov	r0, r3
 800a852:	3720      	adds	r7, #32
 800a854:	46bd      	mov	sp, r7
 800a856:	bd80      	pop	{r7, pc}
 800a858:	20000b84 	.word	0x20000b84

0800a85c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800a85c:	b580      	push	{r7, lr}
 800a85e:	b08c      	sub	sp, #48	; 0x30
 800a860:	af02      	add	r7, sp, #8
 800a862:	60f8      	str	r0, [r7, #12]
 800a864:	60b9      	str	r1, [r7, #8]
 800a866:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800a868:	2300      	movs	r3, #0
 800a86a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a86c:	f3ef 8305 	mrs	r3, IPSR
 800a870:	61bb      	str	r3, [r7, #24]
  return(result);
 800a872:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800a874:	2b00      	cmp	r3, #0
 800a876:	d16f      	bne.n	800a958 <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a878:	f3ef 8310 	mrs	r3, PRIMASK
 800a87c:	617b      	str	r3, [r7, #20]
  return(result);
 800a87e:	697b      	ldr	r3, [r7, #20]
 800a880:	2b00      	cmp	r3, #0
 800a882:	d105      	bne.n	800a890 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a884:	f3ef 8311 	mrs	r3, BASEPRI
 800a888:	613b      	str	r3, [r7, #16]
  return(result);
 800a88a:	693b      	ldr	r3, [r7, #16]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d003      	beq.n	800a898 <osMessageQueueNew+0x3c>
 800a890:	4b34      	ldr	r3, [pc, #208]	; (800a964 <osMessageQueueNew+0x108>)
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	2b02      	cmp	r3, #2
 800a896:	d05f      	beq.n	800a958 <osMessageQueueNew+0xfc>
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d05c      	beq.n	800a958 <osMessageQueueNew+0xfc>
 800a89e:	68bb      	ldr	r3, [r7, #8]
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d059      	beq.n	800a958 <osMessageQueueNew+0xfc>
    mem = -1;
 800a8a4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a8a8:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d029      	beq.n	800a904 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	689b      	ldr	r3, [r3, #8]
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d012      	beq.n	800a8de <osMessageQueueNew+0x82>
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	68db      	ldr	r3, [r3, #12]
 800a8bc:	2b4f      	cmp	r3, #79	; 0x4f
 800a8be:	d90e      	bls.n	800a8de <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d00a      	beq.n	800a8de <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	695a      	ldr	r2, [r3, #20]
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	68b9      	ldr	r1, [r7, #8]
 800a8d0:	fb01 f303 	mul.w	r3, r1, r3
 800a8d4:	429a      	cmp	r2, r3
 800a8d6:	d302      	bcc.n	800a8de <osMessageQueueNew+0x82>
        mem = 1;
 800a8d8:	2301      	movs	r3, #1
 800a8da:	623b      	str	r3, [r7, #32]
 800a8dc:	e014      	b.n	800a908 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	689b      	ldr	r3, [r3, #8]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d110      	bne.n	800a908 <osMessageQueueNew+0xac>
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	68db      	ldr	r3, [r3, #12]
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d10c      	bne.n	800a908 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d108      	bne.n	800a908 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	695b      	ldr	r3, [r3, #20]
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d104      	bne.n	800a908 <osMessageQueueNew+0xac>
          mem = 0;
 800a8fe:	2300      	movs	r3, #0
 800a900:	623b      	str	r3, [r7, #32]
 800a902:	e001      	b.n	800a908 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 800a904:	2300      	movs	r3, #0
 800a906:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800a908:	6a3b      	ldr	r3, [r7, #32]
 800a90a:	2b01      	cmp	r3, #1
 800a90c:	d10b      	bne.n	800a926 <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	691a      	ldr	r2, [r3, #16]
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	689b      	ldr	r3, [r3, #8]
 800a916:	2100      	movs	r1, #0
 800a918:	9100      	str	r1, [sp, #0]
 800a91a:	68b9      	ldr	r1, [r7, #8]
 800a91c:	68f8      	ldr	r0, [r7, #12]
 800a91e:	f000 fa5b 	bl	800add8 <xQueueGenericCreateStatic>
 800a922:	6278      	str	r0, [r7, #36]	; 0x24
 800a924:	e008      	b.n	800a938 <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 800a926:	6a3b      	ldr	r3, [r7, #32]
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d105      	bne.n	800a938 <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 800a92c:	2200      	movs	r2, #0
 800a92e:	68b9      	ldr	r1, [r7, #8]
 800a930:	68f8      	ldr	r0, [r7, #12]
 800a932:	f000 fad3 	bl	800aedc <xQueueGenericCreate>
 800a936:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800a938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d00c      	beq.n	800a958 <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	2b00      	cmp	r3, #0
 800a942:	d003      	beq.n	800a94c <osMessageQueueNew+0xf0>
        name = attr->name;
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	61fb      	str	r3, [r7, #28]
 800a94a:	e001      	b.n	800a950 <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 800a94c:	2300      	movs	r3, #0
 800a94e:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 800a950:	69f9      	ldr	r1, [r7, #28]
 800a952:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a954:	f000 ff4a 	bl	800b7ec <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800a958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a95a:	4618      	mov	r0, r3
 800a95c:	3728      	adds	r7, #40	; 0x28
 800a95e:	46bd      	mov	sp, r7
 800a960:	bd80      	pop	{r7, pc}
 800a962:	bf00      	nop
 800a964:	20000b84 	.word	0x20000b84

0800a968 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800a968:	b580      	push	{r7, lr}
 800a96a:	b08a      	sub	sp, #40	; 0x28
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	60f8      	str	r0, [r7, #12]
 800a970:	60b9      	str	r1, [r7, #8]
 800a972:	603b      	str	r3, [r7, #0]
 800a974:	4613      	mov	r3, r2
 800a976:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800a97c:	2300      	movs	r3, #0
 800a97e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a980:	f3ef 8305 	mrs	r3, IPSR
 800a984:	61fb      	str	r3, [r7, #28]
  return(result);
 800a986:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d10f      	bne.n	800a9ac <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a98c:	f3ef 8310 	mrs	r3, PRIMASK
 800a990:	61bb      	str	r3, [r7, #24]
  return(result);
 800a992:	69bb      	ldr	r3, [r7, #24]
 800a994:	2b00      	cmp	r3, #0
 800a996:	d105      	bne.n	800a9a4 <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a998:	f3ef 8311 	mrs	r3, BASEPRI
 800a99c:	617b      	str	r3, [r7, #20]
  return(result);
 800a99e:	697b      	ldr	r3, [r7, #20]
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d02c      	beq.n	800a9fe <osMessageQueuePut+0x96>
 800a9a4:	4b28      	ldr	r3, [pc, #160]	; (800aa48 <osMessageQueuePut+0xe0>)
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	2b02      	cmp	r3, #2
 800a9aa:	d128      	bne.n	800a9fe <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800a9ac:	6a3b      	ldr	r3, [r7, #32]
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d005      	beq.n	800a9be <osMessageQueuePut+0x56>
 800a9b2:	68bb      	ldr	r3, [r7, #8]
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d002      	beq.n	800a9be <osMessageQueuePut+0x56>
 800a9b8:	683b      	ldr	r3, [r7, #0]
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d003      	beq.n	800a9c6 <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 800a9be:	f06f 0303 	mvn.w	r3, #3
 800a9c2:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800a9c4:	e039      	b.n	800aa3a <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 800a9c6:	2300      	movs	r3, #0
 800a9c8:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800a9ca:	f107 0210 	add.w	r2, r7, #16
 800a9ce:	2300      	movs	r3, #0
 800a9d0:	68b9      	ldr	r1, [r7, #8]
 800a9d2:	6a38      	ldr	r0, [r7, #32]
 800a9d4:	f000 fbee 	bl	800b1b4 <xQueueGenericSendFromISR>
 800a9d8:	4603      	mov	r3, r0
 800a9da:	2b01      	cmp	r3, #1
 800a9dc:	d003      	beq.n	800a9e6 <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 800a9de:	f06f 0302 	mvn.w	r3, #2
 800a9e2:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800a9e4:	e029      	b.n	800aa3a <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 800a9e6:	693b      	ldr	r3, [r7, #16]
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d026      	beq.n	800aa3a <osMessageQueuePut+0xd2>
 800a9ec:	4b17      	ldr	r3, [pc, #92]	; (800aa4c <osMessageQueuePut+0xe4>)
 800a9ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a9f2:	601a      	str	r2, [r3, #0]
 800a9f4:	f3bf 8f4f 	dsb	sy
 800a9f8:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800a9fc:	e01d      	b.n	800aa3a <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800a9fe:	6a3b      	ldr	r3, [r7, #32]
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d002      	beq.n	800aa0a <osMessageQueuePut+0xa2>
 800aa04:	68bb      	ldr	r3, [r7, #8]
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d103      	bne.n	800aa12 <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 800aa0a:	f06f 0303 	mvn.w	r3, #3
 800aa0e:	627b      	str	r3, [r7, #36]	; 0x24
 800aa10:	e014      	b.n	800aa3c <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800aa12:	2300      	movs	r3, #0
 800aa14:	683a      	ldr	r2, [r7, #0]
 800aa16:	68b9      	ldr	r1, [r7, #8]
 800aa18:	6a38      	ldr	r0, [r7, #32]
 800aa1a:	f000 fac5 	bl	800afa8 <xQueueGenericSend>
 800aa1e:	4603      	mov	r3, r0
 800aa20:	2b01      	cmp	r3, #1
 800aa22:	d00b      	beq.n	800aa3c <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 800aa24:	683b      	ldr	r3, [r7, #0]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d003      	beq.n	800aa32 <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 800aa2a:	f06f 0301 	mvn.w	r3, #1
 800aa2e:	627b      	str	r3, [r7, #36]	; 0x24
 800aa30:	e004      	b.n	800aa3c <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 800aa32:	f06f 0302 	mvn.w	r3, #2
 800aa36:	627b      	str	r3, [r7, #36]	; 0x24
 800aa38:	e000      	b.n	800aa3c <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800aa3a:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 800aa3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800aa3e:	4618      	mov	r0, r3
 800aa40:	3728      	adds	r7, #40	; 0x28
 800aa42:	46bd      	mov	sp, r7
 800aa44:	bd80      	pop	{r7, pc}
 800aa46:	bf00      	nop
 800aa48:	20000b84 	.word	0x20000b84
 800aa4c:	e000ed04 	.word	0xe000ed04

0800aa50 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800aa50:	b580      	push	{r7, lr}
 800aa52:	b08a      	sub	sp, #40	; 0x28
 800aa54:	af00      	add	r7, sp, #0
 800aa56:	60f8      	str	r0, [r7, #12]
 800aa58:	60b9      	str	r1, [r7, #8]
 800aa5a:	607a      	str	r2, [r7, #4]
 800aa5c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800aa62:	2300      	movs	r3, #0
 800aa64:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aa66:	f3ef 8305 	mrs	r3, IPSR
 800aa6a:	61fb      	str	r3, [r7, #28]
  return(result);
 800aa6c:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d10f      	bne.n	800aa92 <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800aa72:	f3ef 8310 	mrs	r3, PRIMASK
 800aa76:	61bb      	str	r3, [r7, #24]
  return(result);
 800aa78:	69bb      	ldr	r3, [r7, #24]
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d105      	bne.n	800aa8a <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800aa7e:	f3ef 8311 	mrs	r3, BASEPRI
 800aa82:	617b      	str	r3, [r7, #20]
  return(result);
 800aa84:	697b      	ldr	r3, [r7, #20]
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d02c      	beq.n	800aae4 <osMessageQueueGet+0x94>
 800aa8a:	4b28      	ldr	r3, [pc, #160]	; (800ab2c <osMessageQueueGet+0xdc>)
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	2b02      	cmp	r3, #2
 800aa90:	d128      	bne.n	800aae4 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800aa92:	6a3b      	ldr	r3, [r7, #32]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d005      	beq.n	800aaa4 <osMessageQueueGet+0x54>
 800aa98:	68bb      	ldr	r3, [r7, #8]
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d002      	beq.n	800aaa4 <osMessageQueueGet+0x54>
 800aa9e:	683b      	ldr	r3, [r7, #0]
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d003      	beq.n	800aaac <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 800aaa4:	f06f 0303 	mvn.w	r3, #3
 800aaa8:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800aaaa:	e038      	b.n	800ab1e <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 800aaac:	2300      	movs	r3, #0
 800aaae:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800aab0:	f107 0310 	add.w	r3, r7, #16
 800aab4:	461a      	mov	r2, r3
 800aab6:	68b9      	ldr	r1, [r7, #8]
 800aab8:	6a38      	ldr	r0, [r7, #32]
 800aaba:	f000 fd01 	bl	800b4c0 <xQueueReceiveFromISR>
 800aabe:	4603      	mov	r3, r0
 800aac0:	2b01      	cmp	r3, #1
 800aac2:	d003      	beq.n	800aacc <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 800aac4:	f06f 0302 	mvn.w	r3, #2
 800aac8:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800aaca:	e028      	b.n	800ab1e <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 800aacc:	693b      	ldr	r3, [r7, #16]
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d025      	beq.n	800ab1e <osMessageQueueGet+0xce>
 800aad2:	4b17      	ldr	r3, [pc, #92]	; (800ab30 <osMessageQueueGet+0xe0>)
 800aad4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aad8:	601a      	str	r2, [r3, #0]
 800aada:	f3bf 8f4f 	dsb	sy
 800aade:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800aae2:	e01c      	b.n	800ab1e <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800aae4:	6a3b      	ldr	r3, [r7, #32]
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d002      	beq.n	800aaf0 <osMessageQueueGet+0xa0>
 800aaea:	68bb      	ldr	r3, [r7, #8]
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d103      	bne.n	800aaf8 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 800aaf0:	f06f 0303 	mvn.w	r3, #3
 800aaf4:	627b      	str	r3, [r7, #36]	; 0x24
 800aaf6:	e013      	b.n	800ab20 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800aaf8:	683a      	ldr	r2, [r7, #0]
 800aafa:	68b9      	ldr	r1, [r7, #8]
 800aafc:	6a38      	ldr	r0, [r7, #32]
 800aafe:	f000 fbf9 	bl	800b2f4 <xQueueReceive>
 800ab02:	4603      	mov	r3, r0
 800ab04:	2b01      	cmp	r3, #1
 800ab06:	d00b      	beq.n	800ab20 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 800ab08:	683b      	ldr	r3, [r7, #0]
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d003      	beq.n	800ab16 <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 800ab0e:	f06f 0301 	mvn.w	r3, #1
 800ab12:	627b      	str	r3, [r7, #36]	; 0x24
 800ab14:	e004      	b.n	800ab20 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 800ab16:	f06f 0302 	mvn.w	r3, #2
 800ab1a:	627b      	str	r3, [r7, #36]	; 0x24
 800ab1c:	e000      	b.n	800ab20 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800ab1e:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 800ab20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ab22:	4618      	mov	r0, r3
 800ab24:	3728      	adds	r7, #40	; 0x28
 800ab26:	46bd      	mov	sp, r7
 800ab28:	bd80      	pop	{r7, pc}
 800ab2a:	bf00      	nop
 800ab2c:	20000b84 	.word	0x20000b84
 800ab30:	e000ed04 	.word	0xe000ed04

0800ab34 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800ab34:	b480      	push	{r7}
 800ab36:	b085      	sub	sp, #20
 800ab38:	af00      	add	r7, sp, #0
 800ab3a:	60f8      	str	r0, [r7, #12]
 800ab3c:	60b9      	str	r1, [r7, #8]
 800ab3e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	4a07      	ldr	r2, [pc, #28]	; (800ab60 <vApplicationGetIdleTaskMemory+0x2c>)
 800ab44:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800ab46:	68bb      	ldr	r3, [r7, #8]
 800ab48:	4a06      	ldr	r2, [pc, #24]	; (800ab64 <vApplicationGetIdleTaskMemory+0x30>)
 800ab4a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	2280      	movs	r2, #128	; 0x80
 800ab50:	601a      	str	r2, [r3, #0]
}
 800ab52:	bf00      	nop
 800ab54:	3714      	adds	r7, #20
 800ab56:	46bd      	mov	sp, r7
 800ab58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab5c:	4770      	bx	lr
 800ab5e:	bf00      	nop
 800ab60:	20000b88 	.word	0x20000b88
 800ab64:	20000be8 	.word	0x20000be8

0800ab68 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800ab68:	b480      	push	{r7}
 800ab6a:	b085      	sub	sp, #20
 800ab6c:	af00      	add	r7, sp, #0
 800ab6e:	60f8      	str	r0, [r7, #12]
 800ab70:	60b9      	str	r1, [r7, #8]
 800ab72:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	4a07      	ldr	r2, [pc, #28]	; (800ab94 <vApplicationGetTimerTaskMemory+0x2c>)
 800ab78:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800ab7a:	68bb      	ldr	r3, [r7, #8]
 800ab7c:	4a06      	ldr	r2, [pc, #24]	; (800ab98 <vApplicationGetTimerTaskMemory+0x30>)
 800ab7e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ab86:	601a      	str	r2, [r3, #0]
}
 800ab88:	bf00      	nop
 800ab8a:	3714      	adds	r7, #20
 800ab8c:	46bd      	mov	sp, r7
 800ab8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab92:	4770      	bx	lr
 800ab94:	20000de8 	.word	0x20000de8
 800ab98:	20000e48 	.word	0x20000e48

0800ab9c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800ab9c:	b480      	push	{r7}
 800ab9e:	b083      	sub	sp, #12
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	f103 0208 	add.w	r2, r3, #8
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800abb4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	f103 0208 	add.w	r2, r3, #8
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	f103 0208 	add.w	r2, r3, #8
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	2200      	movs	r2, #0
 800abce:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800abd0:	bf00      	nop
 800abd2:	370c      	adds	r7, #12
 800abd4:	46bd      	mov	sp, r7
 800abd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abda:	4770      	bx	lr

0800abdc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800abdc:	b480      	push	{r7}
 800abde:	b083      	sub	sp, #12
 800abe0:	af00      	add	r7, sp, #0
 800abe2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	2200      	movs	r2, #0
 800abe8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800abea:	bf00      	nop
 800abec:	370c      	adds	r7, #12
 800abee:	46bd      	mov	sp, r7
 800abf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf4:	4770      	bx	lr

0800abf6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800abf6:	b480      	push	{r7}
 800abf8:	b085      	sub	sp, #20
 800abfa:	af00      	add	r7, sp, #0
 800abfc:	6078      	str	r0, [r7, #4]
 800abfe:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	685b      	ldr	r3, [r3, #4]
 800ac04:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800ac06:	683b      	ldr	r3, [r7, #0]
 800ac08:	68fa      	ldr	r2, [r7, #12]
 800ac0a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	689a      	ldr	r2, [r3, #8]
 800ac10:	683b      	ldr	r3, [r7, #0]
 800ac12:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	689b      	ldr	r3, [r3, #8]
 800ac18:	683a      	ldr	r2, [r7, #0]
 800ac1a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	683a      	ldr	r2, [r7, #0]
 800ac20:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800ac22:	683b      	ldr	r3, [r7, #0]
 800ac24:	687a      	ldr	r2, [r7, #4]
 800ac26:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	1c5a      	adds	r2, r3, #1
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	601a      	str	r2, [r3, #0]
}
 800ac32:	bf00      	nop
 800ac34:	3714      	adds	r7, #20
 800ac36:	46bd      	mov	sp, r7
 800ac38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac3c:	4770      	bx	lr

0800ac3e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ac3e:	b480      	push	{r7}
 800ac40:	b085      	sub	sp, #20
 800ac42:	af00      	add	r7, sp, #0
 800ac44:	6078      	str	r0, [r7, #4]
 800ac46:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800ac48:	683b      	ldr	r3, [r7, #0]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800ac4e:	68bb      	ldr	r3, [r7, #8]
 800ac50:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ac54:	d103      	bne.n	800ac5e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	691b      	ldr	r3, [r3, #16]
 800ac5a:	60fb      	str	r3, [r7, #12]
 800ac5c:	e00c      	b.n	800ac78 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	3308      	adds	r3, #8
 800ac62:	60fb      	str	r3, [r7, #12]
 800ac64:	e002      	b.n	800ac6c <vListInsert+0x2e>
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	685b      	ldr	r3, [r3, #4]
 800ac6a:	60fb      	str	r3, [r7, #12]
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	685b      	ldr	r3, [r3, #4]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	68ba      	ldr	r2, [r7, #8]
 800ac74:	429a      	cmp	r2, r3
 800ac76:	d2f6      	bcs.n	800ac66 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	685a      	ldr	r2, [r3, #4]
 800ac7c:	683b      	ldr	r3, [r7, #0]
 800ac7e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800ac80:	683b      	ldr	r3, [r7, #0]
 800ac82:	685b      	ldr	r3, [r3, #4]
 800ac84:	683a      	ldr	r2, [r7, #0]
 800ac86:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800ac88:	683b      	ldr	r3, [r7, #0]
 800ac8a:	68fa      	ldr	r2, [r7, #12]
 800ac8c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	683a      	ldr	r2, [r7, #0]
 800ac92:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800ac94:	683b      	ldr	r3, [r7, #0]
 800ac96:	687a      	ldr	r2, [r7, #4]
 800ac98:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	1c5a      	adds	r2, r3, #1
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	601a      	str	r2, [r3, #0]
}
 800aca4:	bf00      	nop
 800aca6:	3714      	adds	r7, #20
 800aca8:	46bd      	mov	sp, r7
 800acaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acae:	4770      	bx	lr

0800acb0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800acb0:	b480      	push	{r7}
 800acb2:	b085      	sub	sp, #20
 800acb4:	af00      	add	r7, sp, #0
 800acb6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	691b      	ldr	r3, [r3, #16]
 800acbc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	685b      	ldr	r3, [r3, #4]
 800acc2:	687a      	ldr	r2, [r7, #4]
 800acc4:	6892      	ldr	r2, [r2, #8]
 800acc6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	689b      	ldr	r3, [r3, #8]
 800accc:	687a      	ldr	r2, [r7, #4]
 800acce:	6852      	ldr	r2, [r2, #4]
 800acd0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	685b      	ldr	r3, [r3, #4]
 800acd6:	687a      	ldr	r2, [r7, #4]
 800acd8:	429a      	cmp	r2, r3
 800acda:	d103      	bne.n	800ace4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	689a      	ldr	r2, [r3, #8]
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	2200      	movs	r2, #0
 800ace8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	1e5a      	subs	r2, r3, #1
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	681b      	ldr	r3, [r3, #0]
}
 800acf8:	4618      	mov	r0, r3
 800acfa:	3714      	adds	r7, #20
 800acfc:	46bd      	mov	sp, r7
 800acfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad02:	4770      	bx	lr

0800ad04 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800ad04:	b580      	push	{r7, lr}
 800ad06:	b084      	sub	sp, #16
 800ad08:	af00      	add	r7, sp, #0
 800ad0a:	6078      	str	r0, [r7, #4]
 800ad0c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d10c      	bne.n	800ad32 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800ad18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad1c:	b672      	cpsid	i
 800ad1e:	f383 8811 	msr	BASEPRI, r3
 800ad22:	f3bf 8f6f 	isb	sy
 800ad26:	f3bf 8f4f 	dsb	sy
 800ad2a:	b662      	cpsie	i
 800ad2c:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800ad2e:	bf00      	nop
 800ad30:	e7fe      	b.n	800ad30 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800ad32:	f002 fb4b 	bl	800d3cc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	681a      	ldr	r2, [r3, #0]
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad3e:	68f9      	ldr	r1, [r7, #12]
 800ad40:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800ad42:	fb01 f303 	mul.w	r3, r1, r3
 800ad46:	441a      	add	r2, r3
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	2200      	movs	r2, #0
 800ad50:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	681a      	ldr	r2, [r3, #0]
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	681a      	ldr	r2, [r3, #0]
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad62:	3b01      	subs	r3, #1
 800ad64:	68f9      	ldr	r1, [r7, #12]
 800ad66:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800ad68:	fb01 f303 	mul.w	r3, r1, r3
 800ad6c:	441a      	add	r2, r3
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	22ff      	movs	r2, #255	; 0xff
 800ad76:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	22ff      	movs	r2, #255	; 0xff
 800ad7e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800ad82:	683b      	ldr	r3, [r7, #0]
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d114      	bne.n	800adb2 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	691b      	ldr	r3, [r3, #16]
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d01a      	beq.n	800adc6 <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	3310      	adds	r3, #16
 800ad94:	4618      	mov	r0, r3
 800ad96:	f001 fb0d 	bl	800c3b4 <xTaskRemoveFromEventList>
 800ad9a:	4603      	mov	r3, r0
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d012      	beq.n	800adc6 <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800ada0:	4b0c      	ldr	r3, [pc, #48]	; (800add4 <xQueueGenericReset+0xd0>)
 800ada2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ada6:	601a      	str	r2, [r3, #0]
 800ada8:	f3bf 8f4f 	dsb	sy
 800adac:	f3bf 8f6f 	isb	sy
 800adb0:	e009      	b.n	800adc6 <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	3310      	adds	r3, #16
 800adb6:	4618      	mov	r0, r3
 800adb8:	f7ff fef0 	bl	800ab9c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	3324      	adds	r3, #36	; 0x24
 800adc0:	4618      	mov	r0, r3
 800adc2:	f7ff feeb 	bl	800ab9c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800adc6:	f002 fb35 	bl	800d434 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800adca:	2301      	movs	r3, #1
}
 800adcc:	4618      	mov	r0, r3
 800adce:	3710      	adds	r7, #16
 800add0:	46bd      	mov	sp, r7
 800add2:	bd80      	pop	{r7, pc}
 800add4:	e000ed04 	.word	0xe000ed04

0800add8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800add8:	b580      	push	{r7, lr}
 800adda:	b08e      	sub	sp, #56	; 0x38
 800addc:	af02      	add	r7, sp, #8
 800adde:	60f8      	str	r0, [r7, #12]
 800ade0:	60b9      	str	r1, [r7, #8]
 800ade2:	607a      	str	r2, [r7, #4]
 800ade4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d10c      	bne.n	800ae06 <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 800adec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adf0:	b672      	cpsid	i
 800adf2:	f383 8811 	msr	BASEPRI, r3
 800adf6:	f3bf 8f6f 	isb	sy
 800adfa:	f3bf 8f4f 	dsb	sy
 800adfe:	b662      	cpsie	i
 800ae00:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ae02:	bf00      	nop
 800ae04:	e7fe      	b.n	800ae04 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ae06:	683b      	ldr	r3, [r7, #0]
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d10c      	bne.n	800ae26 <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 800ae0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae10:	b672      	cpsid	i
 800ae12:	f383 8811 	msr	BASEPRI, r3
 800ae16:	f3bf 8f6f 	isb	sy
 800ae1a:	f3bf 8f4f 	dsb	sy
 800ae1e:	b662      	cpsie	i
 800ae20:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ae22:	bf00      	nop
 800ae24:	e7fe      	b.n	800ae24 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d002      	beq.n	800ae32 <xQueueGenericCreateStatic+0x5a>
 800ae2c:	68bb      	ldr	r3, [r7, #8]
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d001      	beq.n	800ae36 <xQueueGenericCreateStatic+0x5e>
 800ae32:	2301      	movs	r3, #1
 800ae34:	e000      	b.n	800ae38 <xQueueGenericCreateStatic+0x60>
 800ae36:	2300      	movs	r3, #0
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d10c      	bne.n	800ae56 <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 800ae3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae40:	b672      	cpsid	i
 800ae42:	f383 8811 	msr	BASEPRI, r3
 800ae46:	f3bf 8f6f 	isb	sy
 800ae4a:	f3bf 8f4f 	dsb	sy
 800ae4e:	b662      	cpsie	i
 800ae50:	623b      	str	r3, [r7, #32]
}
 800ae52:	bf00      	nop
 800ae54:	e7fe      	b.n	800ae54 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d102      	bne.n	800ae62 <xQueueGenericCreateStatic+0x8a>
 800ae5c:	68bb      	ldr	r3, [r7, #8]
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d101      	bne.n	800ae66 <xQueueGenericCreateStatic+0x8e>
 800ae62:	2301      	movs	r3, #1
 800ae64:	e000      	b.n	800ae68 <xQueueGenericCreateStatic+0x90>
 800ae66:	2300      	movs	r3, #0
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d10c      	bne.n	800ae86 <xQueueGenericCreateStatic+0xae>
	__asm volatile
 800ae6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae70:	b672      	cpsid	i
 800ae72:	f383 8811 	msr	BASEPRI, r3
 800ae76:	f3bf 8f6f 	isb	sy
 800ae7a:	f3bf 8f4f 	dsb	sy
 800ae7e:	b662      	cpsie	i
 800ae80:	61fb      	str	r3, [r7, #28]
}
 800ae82:	bf00      	nop
 800ae84:	e7fe      	b.n	800ae84 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ae86:	2350      	movs	r3, #80	; 0x50
 800ae88:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800ae8a:	697b      	ldr	r3, [r7, #20]
 800ae8c:	2b50      	cmp	r3, #80	; 0x50
 800ae8e:	d00c      	beq.n	800aeaa <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 800ae90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae94:	b672      	cpsid	i
 800ae96:	f383 8811 	msr	BASEPRI, r3
 800ae9a:	f3bf 8f6f 	isb	sy
 800ae9e:	f3bf 8f4f 	dsb	sy
 800aea2:	b662      	cpsie	i
 800aea4:	61bb      	str	r3, [r7, #24]
}
 800aea6:	bf00      	nop
 800aea8:	e7fe      	b.n	800aea8 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800aeaa:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800aeac:	683b      	ldr	r3, [r7, #0]
 800aeae:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800aeb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d00d      	beq.n	800aed2 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800aeb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aeb8:	2201      	movs	r2, #1
 800aeba:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800aebe:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800aec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aec4:	9300      	str	r3, [sp, #0]
 800aec6:	4613      	mov	r3, r2
 800aec8:	687a      	ldr	r2, [r7, #4]
 800aeca:	68b9      	ldr	r1, [r7, #8]
 800aecc:	68f8      	ldr	r0, [r7, #12]
 800aece:	f000 f847 	bl	800af60 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800aed2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800aed4:	4618      	mov	r0, r3
 800aed6:	3730      	adds	r7, #48	; 0x30
 800aed8:	46bd      	mov	sp, r7
 800aeda:	bd80      	pop	{r7, pc}

0800aedc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800aedc:	b580      	push	{r7, lr}
 800aede:	b08a      	sub	sp, #40	; 0x28
 800aee0:	af02      	add	r7, sp, #8
 800aee2:	60f8      	str	r0, [r7, #12]
 800aee4:	60b9      	str	r1, [r7, #8]
 800aee6:	4613      	mov	r3, r2
 800aee8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d10c      	bne.n	800af0a <xQueueGenericCreate+0x2e>
	__asm volatile
 800aef0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aef4:	b672      	cpsid	i
 800aef6:	f383 8811 	msr	BASEPRI, r3
 800aefa:	f3bf 8f6f 	isb	sy
 800aefe:	f3bf 8f4f 	dsb	sy
 800af02:	b662      	cpsie	i
 800af04:	613b      	str	r3, [r7, #16]
}
 800af06:	bf00      	nop
 800af08:	e7fe      	b.n	800af08 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800af0a:	68bb      	ldr	r3, [r7, #8]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d102      	bne.n	800af16 <xQueueGenericCreate+0x3a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800af10:	2300      	movs	r3, #0
 800af12:	61fb      	str	r3, [r7, #28]
 800af14:	e004      	b.n	800af20 <xQueueGenericCreate+0x44>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	68ba      	ldr	r2, [r7, #8]
 800af1a:	fb02 f303 	mul.w	r3, r2, r3
 800af1e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800af20:	69fb      	ldr	r3, [r7, #28]
 800af22:	3350      	adds	r3, #80	; 0x50
 800af24:	4618      	mov	r0, r3
 800af26:	f002 fb7d 	bl	800d624 <pvPortMalloc>
 800af2a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800af2c:	69bb      	ldr	r3, [r7, #24]
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d011      	beq.n	800af56 <xQueueGenericCreate+0x7a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800af32:	69bb      	ldr	r3, [r7, #24]
 800af34:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800af36:	697b      	ldr	r3, [r7, #20]
 800af38:	3350      	adds	r3, #80	; 0x50
 800af3a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800af3c:	69bb      	ldr	r3, [r7, #24]
 800af3e:	2200      	movs	r2, #0
 800af40:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800af44:	79fa      	ldrb	r2, [r7, #7]
 800af46:	69bb      	ldr	r3, [r7, #24]
 800af48:	9300      	str	r3, [sp, #0]
 800af4a:	4613      	mov	r3, r2
 800af4c:	697a      	ldr	r2, [r7, #20]
 800af4e:	68b9      	ldr	r1, [r7, #8]
 800af50:	68f8      	ldr	r0, [r7, #12]
 800af52:	f000 f805 	bl	800af60 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800af56:	69bb      	ldr	r3, [r7, #24]
	}
 800af58:	4618      	mov	r0, r3
 800af5a:	3720      	adds	r7, #32
 800af5c:	46bd      	mov	sp, r7
 800af5e:	bd80      	pop	{r7, pc}

0800af60 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800af60:	b580      	push	{r7, lr}
 800af62:	b084      	sub	sp, #16
 800af64:	af00      	add	r7, sp, #0
 800af66:	60f8      	str	r0, [r7, #12]
 800af68:	60b9      	str	r1, [r7, #8]
 800af6a:	607a      	str	r2, [r7, #4]
 800af6c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800af6e:	68bb      	ldr	r3, [r7, #8]
 800af70:	2b00      	cmp	r3, #0
 800af72:	d103      	bne.n	800af7c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800af74:	69bb      	ldr	r3, [r7, #24]
 800af76:	69ba      	ldr	r2, [r7, #24]
 800af78:	601a      	str	r2, [r3, #0]
 800af7a:	e002      	b.n	800af82 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800af7c:	69bb      	ldr	r3, [r7, #24]
 800af7e:	687a      	ldr	r2, [r7, #4]
 800af80:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800af82:	69bb      	ldr	r3, [r7, #24]
 800af84:	68fa      	ldr	r2, [r7, #12]
 800af86:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800af88:	69bb      	ldr	r3, [r7, #24]
 800af8a:	68ba      	ldr	r2, [r7, #8]
 800af8c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800af8e:	2101      	movs	r1, #1
 800af90:	69b8      	ldr	r0, [r7, #24]
 800af92:	f7ff feb7 	bl	800ad04 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800af96:	69bb      	ldr	r3, [r7, #24]
 800af98:	78fa      	ldrb	r2, [r7, #3]
 800af9a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800af9e:	bf00      	nop
 800afa0:	3710      	adds	r7, #16
 800afa2:	46bd      	mov	sp, r7
 800afa4:	bd80      	pop	{r7, pc}
	...

0800afa8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800afa8:	b580      	push	{r7, lr}
 800afaa:	b08e      	sub	sp, #56	; 0x38
 800afac:	af00      	add	r7, sp, #0
 800afae:	60f8      	str	r0, [r7, #12]
 800afb0:	60b9      	str	r1, [r7, #8]
 800afb2:	607a      	str	r2, [r7, #4]
 800afb4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800afb6:	2300      	movs	r3, #0
 800afb8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800afbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d10c      	bne.n	800afde <xQueueGenericSend+0x36>
	__asm volatile
 800afc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afc8:	b672      	cpsid	i
 800afca:	f383 8811 	msr	BASEPRI, r3
 800afce:	f3bf 8f6f 	isb	sy
 800afd2:	f3bf 8f4f 	dsb	sy
 800afd6:	b662      	cpsie	i
 800afd8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800afda:	bf00      	nop
 800afdc:	e7fe      	b.n	800afdc <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800afde:	68bb      	ldr	r3, [r7, #8]
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d103      	bne.n	800afec <xQueueGenericSend+0x44>
 800afe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d101      	bne.n	800aff0 <xQueueGenericSend+0x48>
 800afec:	2301      	movs	r3, #1
 800afee:	e000      	b.n	800aff2 <xQueueGenericSend+0x4a>
 800aff0:	2300      	movs	r3, #0
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d10c      	bne.n	800b010 <xQueueGenericSend+0x68>
	__asm volatile
 800aff6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800affa:	b672      	cpsid	i
 800affc:	f383 8811 	msr	BASEPRI, r3
 800b000:	f3bf 8f6f 	isb	sy
 800b004:	f3bf 8f4f 	dsb	sy
 800b008:	b662      	cpsie	i
 800b00a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b00c:	bf00      	nop
 800b00e:	e7fe      	b.n	800b00e <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b010:	683b      	ldr	r3, [r7, #0]
 800b012:	2b02      	cmp	r3, #2
 800b014:	d103      	bne.n	800b01e <xQueueGenericSend+0x76>
 800b016:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b018:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b01a:	2b01      	cmp	r3, #1
 800b01c:	d101      	bne.n	800b022 <xQueueGenericSend+0x7a>
 800b01e:	2301      	movs	r3, #1
 800b020:	e000      	b.n	800b024 <xQueueGenericSend+0x7c>
 800b022:	2300      	movs	r3, #0
 800b024:	2b00      	cmp	r3, #0
 800b026:	d10c      	bne.n	800b042 <xQueueGenericSend+0x9a>
	__asm volatile
 800b028:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b02c:	b672      	cpsid	i
 800b02e:	f383 8811 	msr	BASEPRI, r3
 800b032:	f3bf 8f6f 	isb	sy
 800b036:	f3bf 8f4f 	dsb	sy
 800b03a:	b662      	cpsie	i
 800b03c:	623b      	str	r3, [r7, #32]
}
 800b03e:	bf00      	nop
 800b040:	e7fe      	b.n	800b040 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b042:	f001 fbb7 	bl	800c7b4 <xTaskGetSchedulerState>
 800b046:	4603      	mov	r3, r0
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d102      	bne.n	800b052 <xQueueGenericSend+0xaa>
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d101      	bne.n	800b056 <xQueueGenericSend+0xae>
 800b052:	2301      	movs	r3, #1
 800b054:	e000      	b.n	800b058 <xQueueGenericSend+0xb0>
 800b056:	2300      	movs	r3, #0
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d10c      	bne.n	800b076 <xQueueGenericSend+0xce>
	__asm volatile
 800b05c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b060:	b672      	cpsid	i
 800b062:	f383 8811 	msr	BASEPRI, r3
 800b066:	f3bf 8f6f 	isb	sy
 800b06a:	f3bf 8f4f 	dsb	sy
 800b06e:	b662      	cpsie	i
 800b070:	61fb      	str	r3, [r7, #28]
}
 800b072:	bf00      	nop
 800b074:	e7fe      	b.n	800b074 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b076:	f002 f9a9 	bl	800d3cc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b07a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b07c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b07e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b080:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b082:	429a      	cmp	r2, r3
 800b084:	d302      	bcc.n	800b08c <xQueueGenericSend+0xe4>
 800b086:	683b      	ldr	r3, [r7, #0]
 800b088:	2b02      	cmp	r3, #2
 800b08a:	d129      	bne.n	800b0e0 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b08c:	683a      	ldr	r2, [r7, #0]
 800b08e:	68b9      	ldr	r1, [r7, #8]
 800b090:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b092:	f000 fa9b 	bl	800b5cc <prvCopyDataToQueue>
 800b096:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b098:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b09a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d010      	beq.n	800b0c2 <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b0a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0a2:	3324      	adds	r3, #36	; 0x24
 800b0a4:	4618      	mov	r0, r3
 800b0a6:	f001 f985 	bl	800c3b4 <xTaskRemoveFromEventList>
 800b0aa:	4603      	mov	r3, r0
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d013      	beq.n	800b0d8 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b0b0:	4b3f      	ldr	r3, [pc, #252]	; (800b1b0 <xQueueGenericSend+0x208>)
 800b0b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b0b6:	601a      	str	r2, [r3, #0]
 800b0b8:	f3bf 8f4f 	dsb	sy
 800b0bc:	f3bf 8f6f 	isb	sy
 800b0c0:	e00a      	b.n	800b0d8 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b0c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d007      	beq.n	800b0d8 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b0c8:	4b39      	ldr	r3, [pc, #228]	; (800b1b0 <xQueueGenericSend+0x208>)
 800b0ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b0ce:	601a      	str	r2, [r3, #0]
 800b0d0:	f3bf 8f4f 	dsb	sy
 800b0d4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b0d8:	f002 f9ac 	bl	800d434 <vPortExitCritical>
				return pdPASS;
 800b0dc:	2301      	movs	r3, #1
 800b0de:	e063      	b.n	800b1a8 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d103      	bne.n	800b0ee <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b0e6:	f002 f9a5 	bl	800d434 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b0ea:	2300      	movs	r3, #0
 800b0ec:	e05c      	b.n	800b1a8 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b0ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d106      	bne.n	800b102 <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b0f4:	f107 0314 	add.w	r3, r7, #20
 800b0f8:	4618      	mov	r0, r3
 800b0fa:	f001 f9c1 	bl	800c480 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b0fe:	2301      	movs	r3, #1
 800b100:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b102:	f002 f997 	bl	800d434 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b106:	f000 fef7 	bl	800bef8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b10a:	f002 f95f 	bl	800d3cc <vPortEnterCritical>
 800b10e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b110:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b114:	b25b      	sxtb	r3, r3
 800b116:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b11a:	d103      	bne.n	800b124 <xQueueGenericSend+0x17c>
 800b11c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b11e:	2200      	movs	r2, #0
 800b120:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b124:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b126:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b12a:	b25b      	sxtb	r3, r3
 800b12c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b130:	d103      	bne.n	800b13a <xQueueGenericSend+0x192>
 800b132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b134:	2200      	movs	r2, #0
 800b136:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b13a:	f002 f97b 	bl	800d434 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b13e:	1d3a      	adds	r2, r7, #4
 800b140:	f107 0314 	add.w	r3, r7, #20
 800b144:	4611      	mov	r1, r2
 800b146:	4618      	mov	r0, r3
 800b148:	f001 f9b0 	bl	800c4ac <xTaskCheckForTimeOut>
 800b14c:	4603      	mov	r3, r0
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d124      	bne.n	800b19c <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b152:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b154:	f000 fb32 	bl	800b7bc <prvIsQueueFull>
 800b158:	4603      	mov	r3, r0
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d018      	beq.n	800b190 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b15e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b160:	3310      	adds	r3, #16
 800b162:	687a      	ldr	r2, [r7, #4]
 800b164:	4611      	mov	r1, r2
 800b166:	4618      	mov	r0, r3
 800b168:	f001 f8d0 	bl	800c30c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b16c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b16e:	f000 fabd 	bl	800b6ec <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b172:	f000 fecf 	bl	800bf14 <xTaskResumeAll>
 800b176:	4603      	mov	r3, r0
 800b178:	2b00      	cmp	r3, #0
 800b17a:	f47f af7c 	bne.w	800b076 <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 800b17e:	4b0c      	ldr	r3, [pc, #48]	; (800b1b0 <xQueueGenericSend+0x208>)
 800b180:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b184:	601a      	str	r2, [r3, #0]
 800b186:	f3bf 8f4f 	dsb	sy
 800b18a:	f3bf 8f6f 	isb	sy
 800b18e:	e772      	b.n	800b076 <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b190:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b192:	f000 faab 	bl	800b6ec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b196:	f000 febd 	bl	800bf14 <xTaskResumeAll>
 800b19a:	e76c      	b.n	800b076 <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b19c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b19e:	f000 faa5 	bl	800b6ec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b1a2:	f000 feb7 	bl	800bf14 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b1a6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b1a8:	4618      	mov	r0, r3
 800b1aa:	3738      	adds	r7, #56	; 0x38
 800b1ac:	46bd      	mov	sp, r7
 800b1ae:	bd80      	pop	{r7, pc}
 800b1b0:	e000ed04 	.word	0xe000ed04

0800b1b4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b1b4:	b580      	push	{r7, lr}
 800b1b6:	b08e      	sub	sp, #56	; 0x38
 800b1b8:	af00      	add	r7, sp, #0
 800b1ba:	60f8      	str	r0, [r7, #12]
 800b1bc:	60b9      	str	r1, [r7, #8]
 800b1be:	607a      	str	r2, [r7, #4]
 800b1c0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b1c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d10c      	bne.n	800b1e6 <xQueueGenericSendFromISR+0x32>
	__asm volatile
 800b1cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1d0:	b672      	cpsid	i
 800b1d2:	f383 8811 	msr	BASEPRI, r3
 800b1d6:	f3bf 8f6f 	isb	sy
 800b1da:	f3bf 8f4f 	dsb	sy
 800b1de:	b662      	cpsie	i
 800b1e0:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b1e2:	bf00      	nop
 800b1e4:	e7fe      	b.n	800b1e4 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b1e6:	68bb      	ldr	r3, [r7, #8]
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d103      	bne.n	800b1f4 <xQueueGenericSendFromISR+0x40>
 800b1ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d101      	bne.n	800b1f8 <xQueueGenericSendFromISR+0x44>
 800b1f4:	2301      	movs	r3, #1
 800b1f6:	e000      	b.n	800b1fa <xQueueGenericSendFromISR+0x46>
 800b1f8:	2300      	movs	r3, #0
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d10c      	bne.n	800b218 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 800b1fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b202:	b672      	cpsid	i
 800b204:	f383 8811 	msr	BASEPRI, r3
 800b208:	f3bf 8f6f 	isb	sy
 800b20c:	f3bf 8f4f 	dsb	sy
 800b210:	b662      	cpsie	i
 800b212:	623b      	str	r3, [r7, #32]
}
 800b214:	bf00      	nop
 800b216:	e7fe      	b.n	800b216 <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b218:	683b      	ldr	r3, [r7, #0]
 800b21a:	2b02      	cmp	r3, #2
 800b21c:	d103      	bne.n	800b226 <xQueueGenericSendFromISR+0x72>
 800b21e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b220:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b222:	2b01      	cmp	r3, #1
 800b224:	d101      	bne.n	800b22a <xQueueGenericSendFromISR+0x76>
 800b226:	2301      	movs	r3, #1
 800b228:	e000      	b.n	800b22c <xQueueGenericSendFromISR+0x78>
 800b22a:	2300      	movs	r3, #0
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d10c      	bne.n	800b24a <xQueueGenericSendFromISR+0x96>
	__asm volatile
 800b230:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b234:	b672      	cpsid	i
 800b236:	f383 8811 	msr	BASEPRI, r3
 800b23a:	f3bf 8f6f 	isb	sy
 800b23e:	f3bf 8f4f 	dsb	sy
 800b242:	b662      	cpsie	i
 800b244:	61fb      	str	r3, [r7, #28]
}
 800b246:	bf00      	nop
 800b248:	e7fe      	b.n	800b248 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b24a:	f002 f9a7 	bl	800d59c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b24e:	f3ef 8211 	mrs	r2, BASEPRI
 800b252:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b256:	b672      	cpsid	i
 800b258:	f383 8811 	msr	BASEPRI, r3
 800b25c:	f3bf 8f6f 	isb	sy
 800b260:	f3bf 8f4f 	dsb	sy
 800b264:	b662      	cpsie	i
 800b266:	61ba      	str	r2, [r7, #24]
 800b268:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b26a:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b26c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b26e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b270:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b274:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b276:	429a      	cmp	r2, r3
 800b278:	d302      	bcc.n	800b280 <xQueueGenericSendFromISR+0xcc>
 800b27a:	683b      	ldr	r3, [r7, #0]
 800b27c:	2b02      	cmp	r3, #2
 800b27e:	d12c      	bne.n	800b2da <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b282:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b286:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b28a:	683a      	ldr	r2, [r7, #0]
 800b28c:	68b9      	ldr	r1, [r7, #8]
 800b28e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b290:	f000 f99c 	bl	800b5cc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b294:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800b298:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b29c:	d112      	bne.n	800b2c4 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b29e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d016      	beq.n	800b2d4 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b2a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2a8:	3324      	adds	r3, #36	; 0x24
 800b2aa:	4618      	mov	r0, r3
 800b2ac:	f001 f882 	bl	800c3b4 <xTaskRemoveFromEventList>
 800b2b0:	4603      	mov	r3, r0
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d00e      	beq.n	800b2d4 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d00b      	beq.n	800b2d4 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	2201      	movs	r2, #1
 800b2c0:	601a      	str	r2, [r3, #0]
 800b2c2:	e007      	b.n	800b2d4 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b2c4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b2c8:	3301      	adds	r3, #1
 800b2ca:	b2db      	uxtb	r3, r3
 800b2cc:	b25a      	sxtb	r2, r3
 800b2ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b2d4:	2301      	movs	r3, #1
 800b2d6:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800b2d8:	e001      	b.n	800b2de <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b2da:	2300      	movs	r3, #0
 800b2dc:	637b      	str	r3, [r7, #52]	; 0x34
 800b2de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2e0:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b2e2:	693b      	ldr	r3, [r7, #16]
 800b2e4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b2e8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b2ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b2ec:	4618      	mov	r0, r3
 800b2ee:	3738      	adds	r7, #56	; 0x38
 800b2f0:	46bd      	mov	sp, r7
 800b2f2:	bd80      	pop	{r7, pc}

0800b2f4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b2f4:	b580      	push	{r7, lr}
 800b2f6:	b08c      	sub	sp, #48	; 0x30
 800b2f8:	af00      	add	r7, sp, #0
 800b2fa:	60f8      	str	r0, [r7, #12]
 800b2fc:	60b9      	str	r1, [r7, #8]
 800b2fe:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b300:	2300      	movs	r3, #0
 800b302:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d10c      	bne.n	800b328 <xQueueReceive+0x34>
	__asm volatile
 800b30e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b312:	b672      	cpsid	i
 800b314:	f383 8811 	msr	BASEPRI, r3
 800b318:	f3bf 8f6f 	isb	sy
 800b31c:	f3bf 8f4f 	dsb	sy
 800b320:	b662      	cpsie	i
 800b322:	623b      	str	r3, [r7, #32]
}
 800b324:	bf00      	nop
 800b326:	e7fe      	b.n	800b326 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b328:	68bb      	ldr	r3, [r7, #8]
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d103      	bne.n	800b336 <xQueueReceive+0x42>
 800b32e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b332:	2b00      	cmp	r3, #0
 800b334:	d101      	bne.n	800b33a <xQueueReceive+0x46>
 800b336:	2301      	movs	r3, #1
 800b338:	e000      	b.n	800b33c <xQueueReceive+0x48>
 800b33a:	2300      	movs	r3, #0
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d10c      	bne.n	800b35a <xQueueReceive+0x66>
	__asm volatile
 800b340:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b344:	b672      	cpsid	i
 800b346:	f383 8811 	msr	BASEPRI, r3
 800b34a:	f3bf 8f6f 	isb	sy
 800b34e:	f3bf 8f4f 	dsb	sy
 800b352:	b662      	cpsie	i
 800b354:	61fb      	str	r3, [r7, #28]
}
 800b356:	bf00      	nop
 800b358:	e7fe      	b.n	800b358 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b35a:	f001 fa2b 	bl	800c7b4 <xTaskGetSchedulerState>
 800b35e:	4603      	mov	r3, r0
 800b360:	2b00      	cmp	r3, #0
 800b362:	d102      	bne.n	800b36a <xQueueReceive+0x76>
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	2b00      	cmp	r3, #0
 800b368:	d101      	bne.n	800b36e <xQueueReceive+0x7a>
 800b36a:	2301      	movs	r3, #1
 800b36c:	e000      	b.n	800b370 <xQueueReceive+0x7c>
 800b36e:	2300      	movs	r3, #0
 800b370:	2b00      	cmp	r3, #0
 800b372:	d10c      	bne.n	800b38e <xQueueReceive+0x9a>
	__asm volatile
 800b374:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b378:	b672      	cpsid	i
 800b37a:	f383 8811 	msr	BASEPRI, r3
 800b37e:	f3bf 8f6f 	isb	sy
 800b382:	f3bf 8f4f 	dsb	sy
 800b386:	b662      	cpsie	i
 800b388:	61bb      	str	r3, [r7, #24]
}
 800b38a:	bf00      	nop
 800b38c:	e7fe      	b.n	800b38c <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b38e:	f002 f81d 	bl	800d3cc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b392:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b394:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b396:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d01f      	beq.n	800b3de <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b39e:	68b9      	ldr	r1, [r7, #8]
 800b3a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b3a2:	f000 f97d 	bl	800b6a0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b3a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3a8:	1e5a      	subs	r2, r3, #1
 800b3aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3ac:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b3ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3b0:	691b      	ldr	r3, [r3, #16]
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d00f      	beq.n	800b3d6 <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b3b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3b8:	3310      	adds	r3, #16
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	f000 fffa 	bl	800c3b4 <xTaskRemoveFromEventList>
 800b3c0:	4603      	mov	r3, r0
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d007      	beq.n	800b3d6 <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b3c6:	4b3d      	ldr	r3, [pc, #244]	; (800b4bc <xQueueReceive+0x1c8>)
 800b3c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b3cc:	601a      	str	r2, [r3, #0]
 800b3ce:	f3bf 8f4f 	dsb	sy
 800b3d2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b3d6:	f002 f82d 	bl	800d434 <vPortExitCritical>
				return pdPASS;
 800b3da:	2301      	movs	r3, #1
 800b3dc:	e069      	b.n	800b4b2 <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d103      	bne.n	800b3ec <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b3e4:	f002 f826 	bl	800d434 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b3e8:	2300      	movs	r3, #0
 800b3ea:	e062      	b.n	800b4b2 <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b3ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d106      	bne.n	800b400 <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b3f2:	f107 0310 	add.w	r3, r7, #16
 800b3f6:	4618      	mov	r0, r3
 800b3f8:	f001 f842 	bl	800c480 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b3fc:	2301      	movs	r3, #1
 800b3fe:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b400:	f002 f818 	bl	800d434 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b404:	f000 fd78 	bl	800bef8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b408:	f001 ffe0 	bl	800d3cc <vPortEnterCritical>
 800b40c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b40e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b412:	b25b      	sxtb	r3, r3
 800b414:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b418:	d103      	bne.n	800b422 <xQueueReceive+0x12e>
 800b41a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b41c:	2200      	movs	r2, #0
 800b41e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b422:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b424:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b428:	b25b      	sxtb	r3, r3
 800b42a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b42e:	d103      	bne.n	800b438 <xQueueReceive+0x144>
 800b430:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b432:	2200      	movs	r2, #0
 800b434:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b438:	f001 fffc 	bl	800d434 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b43c:	1d3a      	adds	r2, r7, #4
 800b43e:	f107 0310 	add.w	r3, r7, #16
 800b442:	4611      	mov	r1, r2
 800b444:	4618      	mov	r0, r3
 800b446:	f001 f831 	bl	800c4ac <xTaskCheckForTimeOut>
 800b44a:	4603      	mov	r3, r0
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d123      	bne.n	800b498 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b450:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b452:	f000 f99d 	bl	800b790 <prvIsQueueEmpty>
 800b456:	4603      	mov	r3, r0
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d017      	beq.n	800b48c <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b45c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b45e:	3324      	adds	r3, #36	; 0x24
 800b460:	687a      	ldr	r2, [r7, #4]
 800b462:	4611      	mov	r1, r2
 800b464:	4618      	mov	r0, r3
 800b466:	f000 ff51 	bl	800c30c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b46a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b46c:	f000 f93e 	bl	800b6ec <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b470:	f000 fd50 	bl	800bf14 <xTaskResumeAll>
 800b474:	4603      	mov	r3, r0
 800b476:	2b00      	cmp	r3, #0
 800b478:	d189      	bne.n	800b38e <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 800b47a:	4b10      	ldr	r3, [pc, #64]	; (800b4bc <xQueueReceive+0x1c8>)
 800b47c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b480:	601a      	str	r2, [r3, #0]
 800b482:	f3bf 8f4f 	dsb	sy
 800b486:	f3bf 8f6f 	isb	sy
 800b48a:	e780      	b.n	800b38e <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b48c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b48e:	f000 f92d 	bl	800b6ec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b492:	f000 fd3f 	bl	800bf14 <xTaskResumeAll>
 800b496:	e77a      	b.n	800b38e <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b498:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b49a:	f000 f927 	bl	800b6ec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b49e:	f000 fd39 	bl	800bf14 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b4a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b4a4:	f000 f974 	bl	800b790 <prvIsQueueEmpty>
 800b4a8:	4603      	mov	r3, r0
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	f43f af6f 	beq.w	800b38e <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b4b0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b4b2:	4618      	mov	r0, r3
 800b4b4:	3730      	adds	r7, #48	; 0x30
 800b4b6:	46bd      	mov	sp, r7
 800b4b8:	bd80      	pop	{r7, pc}
 800b4ba:	bf00      	nop
 800b4bc:	e000ed04 	.word	0xe000ed04

0800b4c0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b4c0:	b580      	push	{r7, lr}
 800b4c2:	b08e      	sub	sp, #56	; 0x38
 800b4c4:	af00      	add	r7, sp, #0
 800b4c6:	60f8      	str	r0, [r7, #12]
 800b4c8:	60b9      	str	r1, [r7, #8]
 800b4ca:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b4d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d10c      	bne.n	800b4f0 <xQueueReceiveFromISR+0x30>
	__asm volatile
 800b4d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4da:	b672      	cpsid	i
 800b4dc:	f383 8811 	msr	BASEPRI, r3
 800b4e0:	f3bf 8f6f 	isb	sy
 800b4e4:	f3bf 8f4f 	dsb	sy
 800b4e8:	b662      	cpsie	i
 800b4ea:	623b      	str	r3, [r7, #32]
}
 800b4ec:	bf00      	nop
 800b4ee:	e7fe      	b.n	800b4ee <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b4f0:	68bb      	ldr	r3, [r7, #8]
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d103      	bne.n	800b4fe <xQueueReceiveFromISR+0x3e>
 800b4f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d101      	bne.n	800b502 <xQueueReceiveFromISR+0x42>
 800b4fe:	2301      	movs	r3, #1
 800b500:	e000      	b.n	800b504 <xQueueReceiveFromISR+0x44>
 800b502:	2300      	movs	r3, #0
 800b504:	2b00      	cmp	r3, #0
 800b506:	d10c      	bne.n	800b522 <xQueueReceiveFromISR+0x62>
	__asm volatile
 800b508:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b50c:	b672      	cpsid	i
 800b50e:	f383 8811 	msr	BASEPRI, r3
 800b512:	f3bf 8f6f 	isb	sy
 800b516:	f3bf 8f4f 	dsb	sy
 800b51a:	b662      	cpsie	i
 800b51c:	61fb      	str	r3, [r7, #28]
}
 800b51e:	bf00      	nop
 800b520:	e7fe      	b.n	800b520 <xQueueReceiveFromISR+0x60>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b522:	f002 f83b 	bl	800d59c <vPortValidateInterruptPriority>
	__asm volatile
 800b526:	f3ef 8211 	mrs	r2, BASEPRI
 800b52a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b52e:	b672      	cpsid	i
 800b530:	f383 8811 	msr	BASEPRI, r3
 800b534:	f3bf 8f6f 	isb	sy
 800b538:	f3bf 8f4f 	dsb	sy
 800b53c:	b662      	cpsie	i
 800b53e:	61ba      	str	r2, [r7, #24]
 800b540:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800b542:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b544:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b548:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b54a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b54c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d02f      	beq.n	800b5b2 <xQueueReceiveFromISR+0xf2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800b552:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b554:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b558:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b55c:	68b9      	ldr	r1, [r7, #8]
 800b55e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b560:	f000 f89e 	bl	800b6a0 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b566:	1e5a      	subs	r2, r3, #1
 800b568:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b56a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800b56c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b570:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b574:	d112      	bne.n	800b59c <xQueueReceiveFromISR+0xdc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b576:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b578:	691b      	ldr	r3, [r3, #16]
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d016      	beq.n	800b5ac <xQueueReceiveFromISR+0xec>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b57e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b580:	3310      	adds	r3, #16
 800b582:	4618      	mov	r0, r3
 800b584:	f000 ff16 	bl	800c3b4 <xTaskRemoveFromEventList>
 800b588:	4603      	mov	r3, r0
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d00e      	beq.n	800b5ac <xQueueReceiveFromISR+0xec>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	2b00      	cmp	r3, #0
 800b592:	d00b      	beq.n	800b5ac <xQueueReceiveFromISR+0xec>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	2201      	movs	r2, #1
 800b598:	601a      	str	r2, [r3, #0]
 800b59a:	e007      	b.n	800b5ac <xQueueReceiveFromISR+0xec>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800b59c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b5a0:	3301      	adds	r3, #1
 800b5a2:	b2db      	uxtb	r3, r3
 800b5a4:	b25a      	sxtb	r2, r3
 800b5a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800b5ac:	2301      	movs	r3, #1
 800b5ae:	637b      	str	r3, [r7, #52]	; 0x34
 800b5b0:	e001      	b.n	800b5b6 <xQueueReceiveFromISR+0xf6>
		}
		else
		{
			xReturn = pdFAIL;
 800b5b2:	2300      	movs	r3, #0
 800b5b4:	637b      	str	r3, [r7, #52]	; 0x34
 800b5b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5b8:	613b      	str	r3, [r7, #16]
	__asm volatile
 800b5ba:	693b      	ldr	r3, [r7, #16]
 800b5bc:	f383 8811 	msr	BASEPRI, r3
}
 800b5c0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b5c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b5c4:	4618      	mov	r0, r3
 800b5c6:	3738      	adds	r7, #56	; 0x38
 800b5c8:	46bd      	mov	sp, r7
 800b5ca:	bd80      	pop	{r7, pc}

0800b5cc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b5cc:	b580      	push	{r7, lr}
 800b5ce:	b086      	sub	sp, #24
 800b5d0:	af00      	add	r7, sp, #0
 800b5d2:	60f8      	str	r0, [r7, #12]
 800b5d4:	60b9      	str	r1, [r7, #8]
 800b5d6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b5d8:	2300      	movs	r3, #0
 800b5da:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5e0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d10d      	bne.n	800b606 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d14d      	bne.n	800b68e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	689b      	ldr	r3, [r3, #8]
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	f001 f8fa 	bl	800c7f0 <xTaskPriorityDisinherit>
 800b5fc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	2200      	movs	r2, #0
 800b602:	609a      	str	r2, [r3, #8]
 800b604:	e043      	b.n	800b68e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d119      	bne.n	800b640 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	6858      	ldr	r0, [r3, #4]
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b614:	461a      	mov	r2, r3
 800b616:	68b9      	ldr	r1, [r7, #8]
 800b618:	f002 fa20 	bl	800da5c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	685a      	ldr	r2, [r3, #4]
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b624:	441a      	add	r2, r3
 800b626:	68fb      	ldr	r3, [r7, #12]
 800b628:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	685a      	ldr	r2, [r3, #4]
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	689b      	ldr	r3, [r3, #8]
 800b632:	429a      	cmp	r2, r3
 800b634:	d32b      	bcc.n	800b68e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b636:	68fb      	ldr	r3, [r7, #12]
 800b638:	681a      	ldr	r2, [r3, #0]
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	605a      	str	r2, [r3, #4]
 800b63e:	e026      	b.n	800b68e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	68d8      	ldr	r0, [r3, #12]
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b648:	461a      	mov	r2, r3
 800b64a:	68b9      	ldr	r1, [r7, #8]
 800b64c:	f002 fa06 	bl	800da5c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	68da      	ldr	r2, [r3, #12]
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b658:	425b      	negs	r3, r3
 800b65a:	441a      	add	r2, r3
 800b65c:	68fb      	ldr	r3, [r7, #12]
 800b65e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	68da      	ldr	r2, [r3, #12]
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	429a      	cmp	r2, r3
 800b66a:	d207      	bcs.n	800b67c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	689a      	ldr	r2, [r3, #8]
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b674:	425b      	negs	r3, r3
 800b676:	441a      	add	r2, r3
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	2b02      	cmp	r3, #2
 800b680:	d105      	bne.n	800b68e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b682:	693b      	ldr	r3, [r7, #16]
 800b684:	2b00      	cmp	r3, #0
 800b686:	d002      	beq.n	800b68e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b688:	693b      	ldr	r3, [r7, #16]
 800b68a:	3b01      	subs	r3, #1
 800b68c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b68e:	693b      	ldr	r3, [r7, #16]
 800b690:	1c5a      	adds	r2, r3, #1
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800b696:	697b      	ldr	r3, [r7, #20]
}
 800b698:	4618      	mov	r0, r3
 800b69a:	3718      	adds	r7, #24
 800b69c:	46bd      	mov	sp, r7
 800b69e:	bd80      	pop	{r7, pc}

0800b6a0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b6a0:	b580      	push	{r7, lr}
 800b6a2:	b082      	sub	sp, #8
 800b6a4:	af00      	add	r7, sp, #0
 800b6a6:	6078      	str	r0, [r7, #4]
 800b6a8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d018      	beq.n	800b6e4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	68da      	ldr	r2, [r3, #12]
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b6ba:	441a      	add	r2, r3
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	68da      	ldr	r2, [r3, #12]
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	689b      	ldr	r3, [r3, #8]
 800b6c8:	429a      	cmp	r2, r3
 800b6ca:	d303      	bcc.n	800b6d4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	681a      	ldr	r2, [r3, #0]
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	68d9      	ldr	r1, [r3, #12]
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b6dc:	461a      	mov	r2, r3
 800b6de:	6838      	ldr	r0, [r7, #0]
 800b6e0:	f002 f9bc 	bl	800da5c <memcpy>
	}
}
 800b6e4:	bf00      	nop
 800b6e6:	3708      	adds	r7, #8
 800b6e8:	46bd      	mov	sp, r7
 800b6ea:	bd80      	pop	{r7, pc}

0800b6ec <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b6ec:	b580      	push	{r7, lr}
 800b6ee:	b084      	sub	sp, #16
 800b6f0:	af00      	add	r7, sp, #0
 800b6f2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b6f4:	f001 fe6a 	bl	800d3cc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b6fe:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b700:	e011      	b.n	800b726 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b706:	2b00      	cmp	r3, #0
 800b708:	d012      	beq.n	800b730 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	3324      	adds	r3, #36	; 0x24
 800b70e:	4618      	mov	r0, r3
 800b710:	f000 fe50 	bl	800c3b4 <xTaskRemoveFromEventList>
 800b714:	4603      	mov	r3, r0
 800b716:	2b00      	cmp	r3, #0
 800b718:	d001      	beq.n	800b71e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b71a:	f000 ff2d 	bl	800c578 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b71e:	7bfb      	ldrb	r3, [r7, #15]
 800b720:	3b01      	subs	r3, #1
 800b722:	b2db      	uxtb	r3, r3
 800b724:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b726:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	dce9      	bgt.n	800b702 <prvUnlockQueue+0x16>
 800b72e:	e000      	b.n	800b732 <prvUnlockQueue+0x46>
					break;
 800b730:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	22ff      	movs	r2, #255	; 0xff
 800b736:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800b73a:	f001 fe7b 	bl	800d434 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b73e:	f001 fe45 	bl	800d3cc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b748:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b74a:	e011      	b.n	800b770 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	691b      	ldr	r3, [r3, #16]
 800b750:	2b00      	cmp	r3, #0
 800b752:	d012      	beq.n	800b77a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	3310      	adds	r3, #16
 800b758:	4618      	mov	r0, r3
 800b75a:	f000 fe2b 	bl	800c3b4 <xTaskRemoveFromEventList>
 800b75e:	4603      	mov	r3, r0
 800b760:	2b00      	cmp	r3, #0
 800b762:	d001      	beq.n	800b768 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b764:	f000 ff08 	bl	800c578 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b768:	7bbb      	ldrb	r3, [r7, #14]
 800b76a:	3b01      	subs	r3, #1
 800b76c:	b2db      	uxtb	r3, r3
 800b76e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b770:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b774:	2b00      	cmp	r3, #0
 800b776:	dce9      	bgt.n	800b74c <prvUnlockQueue+0x60>
 800b778:	e000      	b.n	800b77c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b77a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	22ff      	movs	r2, #255	; 0xff
 800b780:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800b784:	f001 fe56 	bl	800d434 <vPortExitCritical>
}
 800b788:	bf00      	nop
 800b78a:	3710      	adds	r7, #16
 800b78c:	46bd      	mov	sp, r7
 800b78e:	bd80      	pop	{r7, pc}

0800b790 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b790:	b580      	push	{r7, lr}
 800b792:	b084      	sub	sp, #16
 800b794:	af00      	add	r7, sp, #0
 800b796:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b798:	f001 fe18 	bl	800d3cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d102      	bne.n	800b7aa <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b7a4:	2301      	movs	r3, #1
 800b7a6:	60fb      	str	r3, [r7, #12]
 800b7a8:	e001      	b.n	800b7ae <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b7aa:	2300      	movs	r3, #0
 800b7ac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b7ae:	f001 fe41 	bl	800d434 <vPortExitCritical>

	return xReturn;
 800b7b2:	68fb      	ldr	r3, [r7, #12]
}
 800b7b4:	4618      	mov	r0, r3
 800b7b6:	3710      	adds	r7, #16
 800b7b8:	46bd      	mov	sp, r7
 800b7ba:	bd80      	pop	{r7, pc}

0800b7bc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b7bc:	b580      	push	{r7, lr}
 800b7be:	b084      	sub	sp, #16
 800b7c0:	af00      	add	r7, sp, #0
 800b7c2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b7c4:	f001 fe02 	bl	800d3cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b7d0:	429a      	cmp	r2, r3
 800b7d2:	d102      	bne.n	800b7da <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b7d4:	2301      	movs	r3, #1
 800b7d6:	60fb      	str	r3, [r7, #12]
 800b7d8:	e001      	b.n	800b7de <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b7da:	2300      	movs	r3, #0
 800b7dc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b7de:	f001 fe29 	bl	800d434 <vPortExitCritical>

	return xReturn;
 800b7e2:	68fb      	ldr	r3, [r7, #12]
}
 800b7e4:	4618      	mov	r0, r3
 800b7e6:	3710      	adds	r7, #16
 800b7e8:	46bd      	mov	sp, r7
 800b7ea:	bd80      	pop	{r7, pc}

0800b7ec <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b7ec:	b480      	push	{r7}
 800b7ee:	b085      	sub	sp, #20
 800b7f0:	af00      	add	r7, sp, #0
 800b7f2:	6078      	str	r0, [r7, #4]
 800b7f4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b7f6:	2300      	movs	r3, #0
 800b7f8:	60fb      	str	r3, [r7, #12]
 800b7fa:	e014      	b.n	800b826 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b7fc:	4a0f      	ldr	r2, [pc, #60]	; (800b83c <vQueueAddToRegistry+0x50>)
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b804:	2b00      	cmp	r3, #0
 800b806:	d10b      	bne.n	800b820 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b808:	490c      	ldr	r1, [pc, #48]	; (800b83c <vQueueAddToRegistry+0x50>)
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	683a      	ldr	r2, [r7, #0]
 800b80e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b812:	4a0a      	ldr	r2, [pc, #40]	; (800b83c <vQueueAddToRegistry+0x50>)
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	00db      	lsls	r3, r3, #3
 800b818:	4413      	add	r3, r2
 800b81a:	687a      	ldr	r2, [r7, #4]
 800b81c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b81e:	e006      	b.n	800b82e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	3301      	adds	r3, #1
 800b824:	60fb      	str	r3, [r7, #12]
 800b826:	68fb      	ldr	r3, [r7, #12]
 800b828:	2b07      	cmp	r3, #7
 800b82a:	d9e7      	bls.n	800b7fc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b82c:	bf00      	nop
 800b82e:	bf00      	nop
 800b830:	3714      	adds	r7, #20
 800b832:	46bd      	mov	sp, r7
 800b834:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b838:	4770      	bx	lr
 800b83a:	bf00      	nop
 800b83c:	20001248 	.word	0x20001248

0800b840 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b840:	b580      	push	{r7, lr}
 800b842:	b086      	sub	sp, #24
 800b844:	af00      	add	r7, sp, #0
 800b846:	60f8      	str	r0, [r7, #12]
 800b848:	60b9      	str	r1, [r7, #8]
 800b84a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b850:	f001 fdbc 	bl	800d3cc <vPortEnterCritical>
 800b854:	697b      	ldr	r3, [r7, #20]
 800b856:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b85a:	b25b      	sxtb	r3, r3
 800b85c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b860:	d103      	bne.n	800b86a <vQueueWaitForMessageRestricted+0x2a>
 800b862:	697b      	ldr	r3, [r7, #20]
 800b864:	2200      	movs	r2, #0
 800b866:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b86a:	697b      	ldr	r3, [r7, #20]
 800b86c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b870:	b25b      	sxtb	r3, r3
 800b872:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b876:	d103      	bne.n	800b880 <vQueueWaitForMessageRestricted+0x40>
 800b878:	697b      	ldr	r3, [r7, #20]
 800b87a:	2200      	movs	r2, #0
 800b87c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b880:	f001 fdd8 	bl	800d434 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b884:	697b      	ldr	r3, [r7, #20]
 800b886:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d106      	bne.n	800b89a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b88c:	697b      	ldr	r3, [r7, #20]
 800b88e:	3324      	adds	r3, #36	; 0x24
 800b890:	687a      	ldr	r2, [r7, #4]
 800b892:	68b9      	ldr	r1, [r7, #8]
 800b894:	4618      	mov	r0, r3
 800b896:	f000 fd5f 	bl	800c358 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b89a:	6978      	ldr	r0, [r7, #20]
 800b89c:	f7ff ff26 	bl	800b6ec <prvUnlockQueue>
	}
 800b8a0:	bf00      	nop
 800b8a2:	3718      	adds	r7, #24
 800b8a4:	46bd      	mov	sp, r7
 800b8a6:	bd80      	pop	{r7, pc}

0800b8a8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b8a8:	b580      	push	{r7, lr}
 800b8aa:	b08e      	sub	sp, #56	; 0x38
 800b8ac:	af04      	add	r7, sp, #16
 800b8ae:	60f8      	str	r0, [r7, #12]
 800b8b0:	60b9      	str	r1, [r7, #8]
 800b8b2:	607a      	str	r2, [r7, #4]
 800b8b4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b8b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d10c      	bne.n	800b8d6 <xTaskCreateStatic+0x2e>
	__asm volatile
 800b8bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8c0:	b672      	cpsid	i
 800b8c2:	f383 8811 	msr	BASEPRI, r3
 800b8c6:	f3bf 8f6f 	isb	sy
 800b8ca:	f3bf 8f4f 	dsb	sy
 800b8ce:	b662      	cpsie	i
 800b8d0:	623b      	str	r3, [r7, #32]
}
 800b8d2:	bf00      	nop
 800b8d4:	e7fe      	b.n	800b8d4 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800b8d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d10c      	bne.n	800b8f6 <xTaskCreateStatic+0x4e>
	__asm volatile
 800b8dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8e0:	b672      	cpsid	i
 800b8e2:	f383 8811 	msr	BASEPRI, r3
 800b8e6:	f3bf 8f6f 	isb	sy
 800b8ea:	f3bf 8f4f 	dsb	sy
 800b8ee:	b662      	cpsie	i
 800b8f0:	61fb      	str	r3, [r7, #28]
}
 800b8f2:	bf00      	nop
 800b8f4:	e7fe      	b.n	800b8f4 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b8f6:	2360      	movs	r3, #96	; 0x60
 800b8f8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b8fa:	693b      	ldr	r3, [r7, #16]
 800b8fc:	2b60      	cmp	r3, #96	; 0x60
 800b8fe:	d00c      	beq.n	800b91a <xTaskCreateStatic+0x72>
	__asm volatile
 800b900:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b904:	b672      	cpsid	i
 800b906:	f383 8811 	msr	BASEPRI, r3
 800b90a:	f3bf 8f6f 	isb	sy
 800b90e:	f3bf 8f4f 	dsb	sy
 800b912:	b662      	cpsie	i
 800b914:	61bb      	str	r3, [r7, #24]
}
 800b916:	bf00      	nop
 800b918:	e7fe      	b.n	800b918 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b91a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b91c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d01e      	beq.n	800b960 <xTaskCreateStatic+0xb8>
 800b922:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b924:	2b00      	cmp	r3, #0
 800b926:	d01b      	beq.n	800b960 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b92a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b92c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b92e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b930:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b934:	2202      	movs	r2, #2
 800b936:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b93a:	2300      	movs	r3, #0
 800b93c:	9303      	str	r3, [sp, #12]
 800b93e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b940:	9302      	str	r3, [sp, #8]
 800b942:	f107 0314 	add.w	r3, r7, #20
 800b946:	9301      	str	r3, [sp, #4]
 800b948:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b94a:	9300      	str	r3, [sp, #0]
 800b94c:	683b      	ldr	r3, [r7, #0]
 800b94e:	687a      	ldr	r2, [r7, #4]
 800b950:	68b9      	ldr	r1, [r7, #8]
 800b952:	68f8      	ldr	r0, [r7, #12]
 800b954:	f000 f850 	bl	800b9f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b958:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b95a:	f000 f8e1 	bl	800bb20 <prvAddNewTaskToReadyList>
 800b95e:	e001      	b.n	800b964 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 800b960:	2300      	movs	r3, #0
 800b962:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b964:	697b      	ldr	r3, [r7, #20]
	}
 800b966:	4618      	mov	r0, r3
 800b968:	3728      	adds	r7, #40	; 0x28
 800b96a:	46bd      	mov	sp, r7
 800b96c:	bd80      	pop	{r7, pc}

0800b96e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b96e:	b580      	push	{r7, lr}
 800b970:	b08c      	sub	sp, #48	; 0x30
 800b972:	af04      	add	r7, sp, #16
 800b974:	60f8      	str	r0, [r7, #12]
 800b976:	60b9      	str	r1, [r7, #8]
 800b978:	603b      	str	r3, [r7, #0]
 800b97a:	4613      	mov	r3, r2
 800b97c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b97e:	88fb      	ldrh	r3, [r7, #6]
 800b980:	009b      	lsls	r3, r3, #2
 800b982:	4618      	mov	r0, r3
 800b984:	f001 fe4e 	bl	800d624 <pvPortMalloc>
 800b988:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b98a:	697b      	ldr	r3, [r7, #20]
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d00e      	beq.n	800b9ae <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b990:	2060      	movs	r0, #96	; 0x60
 800b992:	f001 fe47 	bl	800d624 <pvPortMalloc>
 800b996:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b998:	69fb      	ldr	r3, [r7, #28]
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d003      	beq.n	800b9a6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b99e:	69fb      	ldr	r3, [r7, #28]
 800b9a0:	697a      	ldr	r2, [r7, #20]
 800b9a2:	631a      	str	r2, [r3, #48]	; 0x30
 800b9a4:	e005      	b.n	800b9b2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b9a6:	6978      	ldr	r0, [r7, #20]
 800b9a8:	f001 ff0c 	bl	800d7c4 <vPortFree>
 800b9ac:	e001      	b.n	800b9b2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b9ae:	2300      	movs	r3, #0
 800b9b0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b9b2:	69fb      	ldr	r3, [r7, #28]
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d017      	beq.n	800b9e8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b9b8:	69fb      	ldr	r3, [r7, #28]
 800b9ba:	2200      	movs	r2, #0
 800b9bc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b9c0:	88fa      	ldrh	r2, [r7, #6]
 800b9c2:	2300      	movs	r3, #0
 800b9c4:	9303      	str	r3, [sp, #12]
 800b9c6:	69fb      	ldr	r3, [r7, #28]
 800b9c8:	9302      	str	r3, [sp, #8]
 800b9ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9cc:	9301      	str	r3, [sp, #4]
 800b9ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9d0:	9300      	str	r3, [sp, #0]
 800b9d2:	683b      	ldr	r3, [r7, #0]
 800b9d4:	68b9      	ldr	r1, [r7, #8]
 800b9d6:	68f8      	ldr	r0, [r7, #12]
 800b9d8:	f000 f80e 	bl	800b9f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b9dc:	69f8      	ldr	r0, [r7, #28]
 800b9de:	f000 f89f 	bl	800bb20 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b9e2:	2301      	movs	r3, #1
 800b9e4:	61bb      	str	r3, [r7, #24]
 800b9e6:	e002      	b.n	800b9ee <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b9e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b9ec:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b9ee:	69bb      	ldr	r3, [r7, #24]
	}
 800b9f0:	4618      	mov	r0, r3
 800b9f2:	3720      	adds	r7, #32
 800b9f4:	46bd      	mov	sp, r7
 800b9f6:	bd80      	pop	{r7, pc}

0800b9f8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b9f8:	b580      	push	{r7, lr}
 800b9fa:	b088      	sub	sp, #32
 800b9fc:	af00      	add	r7, sp, #0
 800b9fe:	60f8      	str	r0, [r7, #12]
 800ba00:	60b9      	str	r1, [r7, #8]
 800ba02:	607a      	str	r2, [r7, #4]
 800ba04:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800ba06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba08:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	009b      	lsls	r3, r3, #2
 800ba0e:	461a      	mov	r2, r3
 800ba10:	21a5      	movs	r1, #165	; 0xa5
 800ba12:	f002 f831 	bl	800da78 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800ba16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ba1a:	6879      	ldr	r1, [r7, #4]
 800ba1c:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800ba20:	440b      	add	r3, r1
 800ba22:	009b      	lsls	r3, r3, #2
 800ba24:	4413      	add	r3, r2
 800ba26:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800ba28:	69bb      	ldr	r3, [r7, #24]
 800ba2a:	f023 0307 	bic.w	r3, r3, #7
 800ba2e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ba30:	69bb      	ldr	r3, [r7, #24]
 800ba32:	f003 0307 	and.w	r3, r3, #7
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d00c      	beq.n	800ba54 <prvInitialiseNewTask+0x5c>
	__asm volatile
 800ba3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba3e:	b672      	cpsid	i
 800ba40:	f383 8811 	msr	BASEPRI, r3
 800ba44:	f3bf 8f6f 	isb	sy
 800ba48:	f3bf 8f4f 	dsb	sy
 800ba4c:	b662      	cpsie	i
 800ba4e:	617b      	str	r3, [r7, #20]
}
 800ba50:	bf00      	nop
 800ba52:	e7fe      	b.n	800ba52 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800ba54:	68bb      	ldr	r3, [r7, #8]
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d01f      	beq.n	800ba9a <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ba5a:	2300      	movs	r3, #0
 800ba5c:	61fb      	str	r3, [r7, #28]
 800ba5e:	e012      	b.n	800ba86 <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ba60:	68ba      	ldr	r2, [r7, #8]
 800ba62:	69fb      	ldr	r3, [r7, #28]
 800ba64:	4413      	add	r3, r2
 800ba66:	7819      	ldrb	r1, [r3, #0]
 800ba68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ba6a:	69fb      	ldr	r3, [r7, #28]
 800ba6c:	4413      	add	r3, r2
 800ba6e:	3334      	adds	r3, #52	; 0x34
 800ba70:	460a      	mov	r2, r1
 800ba72:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800ba74:	68ba      	ldr	r2, [r7, #8]
 800ba76:	69fb      	ldr	r3, [r7, #28]
 800ba78:	4413      	add	r3, r2
 800ba7a:	781b      	ldrb	r3, [r3, #0]
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d006      	beq.n	800ba8e <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ba80:	69fb      	ldr	r3, [r7, #28]
 800ba82:	3301      	adds	r3, #1
 800ba84:	61fb      	str	r3, [r7, #28]
 800ba86:	69fb      	ldr	r3, [r7, #28]
 800ba88:	2b0f      	cmp	r3, #15
 800ba8a:	d9e9      	bls.n	800ba60 <prvInitialiseNewTask+0x68>
 800ba8c:	e000      	b.n	800ba90 <prvInitialiseNewTask+0x98>
			{
				break;
 800ba8e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ba90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba92:	2200      	movs	r2, #0
 800ba94:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800ba98:	e003      	b.n	800baa2 <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ba9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba9c:	2200      	movs	r2, #0
 800ba9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800baa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800baa4:	2b37      	cmp	r3, #55	; 0x37
 800baa6:	d901      	bls.n	800baac <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800baa8:	2337      	movs	r3, #55	; 0x37
 800baaa:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800baac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bab0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800bab2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bab4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bab6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800bab8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baba:	2200      	movs	r2, #0
 800babc:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800babe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bac0:	3304      	adds	r3, #4
 800bac2:	4618      	mov	r0, r3
 800bac4:	f7ff f88a 	bl	800abdc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800bac8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baca:	3318      	adds	r3, #24
 800bacc:	4618      	mov	r0, r3
 800bace:	f7ff f885 	bl	800abdc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800bad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bad4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bad6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bad8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bada:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800bade:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bae0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800bae2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bae4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bae6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 800bae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baea:	2200      	movs	r2, #0
 800baec:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800baee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baf0:	2200      	movs	r2, #0
 800baf2:	659a      	str	r2, [r3, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800baf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baf6:	2200      	movs	r2, #0
 800baf8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800bafc:	683a      	ldr	r2, [r7, #0]
 800bafe:	68f9      	ldr	r1, [r7, #12]
 800bb00:	69b8      	ldr	r0, [r7, #24]
 800bb02:	f001 fb59 	bl	800d1b8 <pxPortInitialiseStack>
 800bb06:	4602      	mov	r2, r0
 800bb08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb0a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800bb0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d002      	beq.n	800bb18 <prvInitialiseNewTask+0x120>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800bb12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bb16:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bb18:	bf00      	nop
 800bb1a:	3720      	adds	r7, #32
 800bb1c:	46bd      	mov	sp, r7
 800bb1e:	bd80      	pop	{r7, pc}

0800bb20 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800bb20:	b580      	push	{r7, lr}
 800bb22:	b082      	sub	sp, #8
 800bb24:	af00      	add	r7, sp, #0
 800bb26:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800bb28:	f001 fc50 	bl	800d3cc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800bb2c:	4b2d      	ldr	r3, [pc, #180]	; (800bbe4 <prvAddNewTaskToReadyList+0xc4>)
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	3301      	adds	r3, #1
 800bb32:	4a2c      	ldr	r2, [pc, #176]	; (800bbe4 <prvAddNewTaskToReadyList+0xc4>)
 800bb34:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800bb36:	4b2c      	ldr	r3, [pc, #176]	; (800bbe8 <prvAddNewTaskToReadyList+0xc8>)
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d109      	bne.n	800bb52 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800bb3e:	4a2a      	ldr	r2, [pc, #168]	; (800bbe8 <prvAddNewTaskToReadyList+0xc8>)
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800bb44:	4b27      	ldr	r3, [pc, #156]	; (800bbe4 <prvAddNewTaskToReadyList+0xc4>)
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	2b01      	cmp	r3, #1
 800bb4a:	d110      	bne.n	800bb6e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800bb4c:	f000 fd3a 	bl	800c5c4 <prvInitialiseTaskLists>
 800bb50:	e00d      	b.n	800bb6e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800bb52:	4b26      	ldr	r3, [pc, #152]	; (800bbec <prvAddNewTaskToReadyList+0xcc>)
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d109      	bne.n	800bb6e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800bb5a:	4b23      	ldr	r3, [pc, #140]	; (800bbe8 <prvAddNewTaskToReadyList+0xc8>)
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb64:	429a      	cmp	r2, r3
 800bb66:	d802      	bhi.n	800bb6e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800bb68:	4a1f      	ldr	r2, [pc, #124]	; (800bbe8 <prvAddNewTaskToReadyList+0xc8>)
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800bb6e:	4b20      	ldr	r3, [pc, #128]	; (800bbf0 <prvAddNewTaskToReadyList+0xd0>)
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	3301      	adds	r3, #1
 800bb74:	4a1e      	ldr	r2, [pc, #120]	; (800bbf0 <prvAddNewTaskToReadyList+0xd0>)
 800bb76:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800bb78:	4b1d      	ldr	r3, [pc, #116]	; (800bbf0 <prvAddNewTaskToReadyList+0xd0>)
 800bb7a:	681a      	ldr	r2, [r3, #0]
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb84:	4b1b      	ldr	r3, [pc, #108]	; (800bbf4 <prvAddNewTaskToReadyList+0xd4>)
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	429a      	cmp	r2, r3
 800bb8a:	d903      	bls.n	800bb94 <prvAddNewTaskToReadyList+0x74>
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb90:	4a18      	ldr	r2, [pc, #96]	; (800bbf4 <prvAddNewTaskToReadyList+0xd4>)
 800bb92:	6013      	str	r3, [r2, #0]
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb98:	4613      	mov	r3, r2
 800bb9a:	009b      	lsls	r3, r3, #2
 800bb9c:	4413      	add	r3, r2
 800bb9e:	009b      	lsls	r3, r3, #2
 800bba0:	4a15      	ldr	r2, [pc, #84]	; (800bbf8 <prvAddNewTaskToReadyList+0xd8>)
 800bba2:	441a      	add	r2, r3
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	3304      	adds	r3, #4
 800bba8:	4619      	mov	r1, r3
 800bbaa:	4610      	mov	r0, r2
 800bbac:	f7ff f823 	bl	800abf6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800bbb0:	f001 fc40 	bl	800d434 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800bbb4:	4b0d      	ldr	r3, [pc, #52]	; (800bbec <prvAddNewTaskToReadyList+0xcc>)
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d00e      	beq.n	800bbda <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800bbbc:	4b0a      	ldr	r3, [pc, #40]	; (800bbe8 <prvAddNewTaskToReadyList+0xc8>)
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bbc6:	429a      	cmp	r2, r3
 800bbc8:	d207      	bcs.n	800bbda <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800bbca:	4b0c      	ldr	r3, [pc, #48]	; (800bbfc <prvAddNewTaskToReadyList+0xdc>)
 800bbcc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bbd0:	601a      	str	r2, [r3, #0]
 800bbd2:	f3bf 8f4f 	dsb	sy
 800bbd6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bbda:	bf00      	nop
 800bbdc:	3708      	adds	r7, #8
 800bbde:	46bd      	mov	sp, r7
 800bbe0:	bd80      	pop	{r7, pc}
 800bbe2:	bf00      	nop
 800bbe4:	2000175c 	.word	0x2000175c
 800bbe8:	20001288 	.word	0x20001288
 800bbec:	20001768 	.word	0x20001768
 800bbf0:	20001778 	.word	0x20001778
 800bbf4:	20001764 	.word	0x20001764
 800bbf8:	2000128c 	.word	0x2000128c
 800bbfc:	e000ed04 	.word	0xe000ed04

0800bc00 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800bc00:	b580      	push	{r7, lr}
 800bc02:	b084      	sub	sp, #16
 800bc04:	af00      	add	r7, sp, #0
 800bc06:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800bc08:	f001 fbe0 	bl	800d3cc <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d102      	bne.n	800bc18 <vTaskDelete+0x18>
 800bc12:	4b2d      	ldr	r3, [pc, #180]	; (800bcc8 <vTaskDelete+0xc8>)
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	e000      	b.n	800bc1a <vTaskDelete+0x1a>
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	3304      	adds	r3, #4
 800bc20:	4618      	mov	r0, r3
 800bc22:	f7ff f845 	bl	800acb0 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800bc26:	68fb      	ldr	r3, [r7, #12]
 800bc28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d004      	beq.n	800bc38 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	3318      	adds	r3, #24
 800bc32:	4618      	mov	r0, r3
 800bc34:	f7ff f83c 	bl	800acb0 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800bc38:	4b24      	ldr	r3, [pc, #144]	; (800bccc <vTaskDelete+0xcc>)
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	3301      	adds	r3, #1
 800bc3e:	4a23      	ldr	r2, [pc, #140]	; (800bccc <vTaskDelete+0xcc>)
 800bc40:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800bc42:	4b21      	ldr	r3, [pc, #132]	; (800bcc8 <vTaskDelete+0xc8>)
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	68fa      	ldr	r2, [r7, #12]
 800bc48:	429a      	cmp	r2, r3
 800bc4a:	d10b      	bne.n	800bc64 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	3304      	adds	r3, #4
 800bc50:	4619      	mov	r1, r3
 800bc52:	481f      	ldr	r0, [pc, #124]	; (800bcd0 <vTaskDelete+0xd0>)
 800bc54:	f7fe ffcf 	bl	800abf6 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800bc58:	4b1e      	ldr	r3, [pc, #120]	; (800bcd4 <vTaskDelete+0xd4>)
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	3301      	adds	r3, #1
 800bc5e:	4a1d      	ldr	r2, [pc, #116]	; (800bcd4 <vTaskDelete+0xd4>)
 800bc60:	6013      	str	r3, [r2, #0]
 800bc62:	e009      	b.n	800bc78 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800bc64:	4b1c      	ldr	r3, [pc, #112]	; (800bcd8 <vTaskDelete+0xd8>)
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	3b01      	subs	r3, #1
 800bc6a:	4a1b      	ldr	r2, [pc, #108]	; (800bcd8 <vTaskDelete+0xd8>)
 800bc6c:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 800bc6e:	68f8      	ldr	r0, [r7, #12]
 800bc70:	f000 fd4e 	bl	800c710 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800bc74:	f000 fd7e 	bl	800c774 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 800bc78:	f001 fbdc 	bl	800d434 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800bc7c:	4b17      	ldr	r3, [pc, #92]	; (800bcdc <vTaskDelete+0xdc>)
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	d01d      	beq.n	800bcc0 <vTaskDelete+0xc0>
		{
			if( pxTCB == pxCurrentTCB )
 800bc84:	4b10      	ldr	r3, [pc, #64]	; (800bcc8 <vTaskDelete+0xc8>)
 800bc86:	681b      	ldr	r3, [r3, #0]
 800bc88:	68fa      	ldr	r2, [r7, #12]
 800bc8a:	429a      	cmp	r2, r3
 800bc8c:	d118      	bne.n	800bcc0 <vTaskDelete+0xc0>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800bc8e:	4b14      	ldr	r3, [pc, #80]	; (800bce0 <vTaskDelete+0xe0>)
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d00c      	beq.n	800bcb0 <vTaskDelete+0xb0>
	__asm volatile
 800bc96:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc9a:	b672      	cpsid	i
 800bc9c:	f383 8811 	msr	BASEPRI, r3
 800bca0:	f3bf 8f6f 	isb	sy
 800bca4:	f3bf 8f4f 	dsb	sy
 800bca8:	b662      	cpsie	i
 800bcaa:	60bb      	str	r3, [r7, #8]
}
 800bcac:	bf00      	nop
 800bcae:	e7fe      	b.n	800bcae <vTaskDelete+0xae>
				portYIELD_WITHIN_API();
 800bcb0:	4b0c      	ldr	r3, [pc, #48]	; (800bce4 <vTaskDelete+0xe4>)
 800bcb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bcb6:	601a      	str	r2, [r3, #0]
 800bcb8:	f3bf 8f4f 	dsb	sy
 800bcbc:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800bcc0:	bf00      	nop
 800bcc2:	3710      	adds	r7, #16
 800bcc4:	46bd      	mov	sp, r7
 800bcc6:	bd80      	pop	{r7, pc}
 800bcc8:	20001288 	.word	0x20001288
 800bccc:	20001778 	.word	0x20001778
 800bcd0:	20001730 	.word	0x20001730
 800bcd4:	20001744 	.word	0x20001744
 800bcd8:	2000175c 	.word	0x2000175c
 800bcdc:	20001768 	.word	0x20001768
 800bce0:	20001784 	.word	0x20001784
 800bce4:	e000ed04 	.word	0xe000ed04

0800bce8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800bce8:	b580      	push	{r7, lr}
 800bcea:	b084      	sub	sp, #16
 800bcec:	af00      	add	r7, sp, #0
 800bcee:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800bcf0:	2300      	movs	r3, #0
 800bcf2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d019      	beq.n	800bd2e <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800bcfa:	4b14      	ldr	r3, [pc, #80]	; (800bd4c <vTaskDelay+0x64>)
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d00c      	beq.n	800bd1c <vTaskDelay+0x34>
	__asm volatile
 800bd02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd06:	b672      	cpsid	i
 800bd08:	f383 8811 	msr	BASEPRI, r3
 800bd0c:	f3bf 8f6f 	isb	sy
 800bd10:	f3bf 8f4f 	dsb	sy
 800bd14:	b662      	cpsie	i
 800bd16:	60bb      	str	r3, [r7, #8]
}
 800bd18:	bf00      	nop
 800bd1a:	e7fe      	b.n	800bd1a <vTaskDelay+0x32>
			vTaskSuspendAll();
 800bd1c:	f000 f8ec 	bl	800bef8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800bd20:	2100      	movs	r1, #0
 800bd22:	6878      	ldr	r0, [r7, #4]
 800bd24:	f000 fdd6 	bl	800c8d4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800bd28:	f000 f8f4 	bl	800bf14 <xTaskResumeAll>
 800bd2c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d107      	bne.n	800bd44 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 800bd34:	4b06      	ldr	r3, [pc, #24]	; (800bd50 <vTaskDelay+0x68>)
 800bd36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bd3a:	601a      	str	r2, [r3, #0]
 800bd3c:	f3bf 8f4f 	dsb	sy
 800bd40:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bd44:	bf00      	nop
 800bd46:	3710      	adds	r7, #16
 800bd48:	46bd      	mov	sp, r7
 800bd4a:	bd80      	pop	{r7, pc}
 800bd4c:	20001784 	.word	0x20001784
 800bd50:	e000ed04 	.word	0xe000ed04

0800bd54 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 800bd54:	b580      	push	{r7, lr}
 800bd56:	b088      	sub	sp, #32
 800bd58:	af00      	add	r7, sp, #0
 800bd5a:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 800bd60:	69bb      	ldr	r3, [r7, #24]
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d10c      	bne.n	800bd80 <eTaskGetState+0x2c>
	__asm volatile
 800bd66:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd6a:	b672      	cpsid	i
 800bd6c:	f383 8811 	msr	BASEPRI, r3
 800bd70:	f3bf 8f6f 	isb	sy
 800bd74:	f3bf 8f4f 	dsb	sy
 800bd78:	b662      	cpsie	i
 800bd7a:	60bb      	str	r3, [r7, #8]
}
 800bd7c:	bf00      	nop
 800bd7e:	e7fe      	b.n	800bd7e <eTaskGetState+0x2a>

		if( pxTCB == pxCurrentTCB )
 800bd80:	4b23      	ldr	r3, [pc, #140]	; (800be10 <eTaskGetState+0xbc>)
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	69ba      	ldr	r2, [r7, #24]
 800bd86:	429a      	cmp	r2, r3
 800bd88:	d102      	bne.n	800bd90 <eTaskGetState+0x3c>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 800bd8a:	2300      	movs	r3, #0
 800bd8c:	77fb      	strb	r3, [r7, #31]
 800bd8e:	e03a      	b.n	800be06 <eTaskGetState+0xb2>
		}
		else
		{
			taskENTER_CRITICAL();
 800bd90:	f001 fb1c 	bl	800d3cc <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 800bd94:	69bb      	ldr	r3, [r7, #24]
 800bd96:	695b      	ldr	r3, [r3, #20]
 800bd98:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 800bd9a:	4b1e      	ldr	r3, [pc, #120]	; (800be14 <eTaskGetState+0xc0>)
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 800bda0:	4b1d      	ldr	r3, [pc, #116]	; (800be18 <eTaskGetState+0xc4>)
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 800bda6:	f001 fb45 	bl	800d434 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 800bdaa:	697a      	ldr	r2, [r7, #20]
 800bdac:	693b      	ldr	r3, [r7, #16]
 800bdae:	429a      	cmp	r2, r3
 800bdb0:	d003      	beq.n	800bdba <eTaskGetState+0x66>
 800bdb2:	697a      	ldr	r2, [r7, #20]
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	429a      	cmp	r2, r3
 800bdb8:	d102      	bne.n	800bdc0 <eTaskGetState+0x6c>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 800bdba:	2302      	movs	r3, #2
 800bdbc:	77fb      	strb	r3, [r7, #31]
 800bdbe:	e022      	b.n	800be06 <eTaskGetState+0xb2>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 800bdc0:	697b      	ldr	r3, [r7, #20]
 800bdc2:	4a16      	ldr	r2, [pc, #88]	; (800be1c <eTaskGetState+0xc8>)
 800bdc4:	4293      	cmp	r3, r2
 800bdc6:	d112      	bne.n	800bdee <eTaskGetState+0x9a>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 800bdc8:	69bb      	ldr	r3, [r7, #24]
 800bdca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d10b      	bne.n	800bde8 <eTaskGetState+0x94>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800bdd0:	69bb      	ldr	r3, [r7, #24]
 800bdd2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800bdd6:	b2db      	uxtb	r3, r3
 800bdd8:	2b01      	cmp	r3, #1
 800bdda:	d102      	bne.n	800bde2 <eTaskGetState+0x8e>
							{
								eReturn = eBlocked;
 800bddc:	2302      	movs	r3, #2
 800bdde:	77fb      	strb	r3, [r7, #31]
 800bde0:	e011      	b.n	800be06 <eTaskGetState+0xb2>
							}
							else
							{
								eReturn = eSuspended;
 800bde2:	2303      	movs	r3, #3
 800bde4:	77fb      	strb	r3, [r7, #31]
 800bde6:	e00e      	b.n	800be06 <eTaskGetState+0xb2>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 800bde8:	2302      	movs	r3, #2
 800bdea:	77fb      	strb	r3, [r7, #31]
 800bdec:	e00b      	b.n	800be06 <eTaskGetState+0xb2>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 800bdee:	697b      	ldr	r3, [r7, #20]
 800bdf0:	4a0b      	ldr	r2, [pc, #44]	; (800be20 <eTaskGetState+0xcc>)
 800bdf2:	4293      	cmp	r3, r2
 800bdf4:	d002      	beq.n	800bdfc <eTaskGetState+0xa8>
 800bdf6:	697b      	ldr	r3, [r7, #20]
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d102      	bne.n	800be02 <eTaskGetState+0xae>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 800bdfc:	2304      	movs	r3, #4
 800bdfe:	77fb      	strb	r3, [r7, #31]
 800be00:	e001      	b.n	800be06 <eTaskGetState+0xb2>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 800be02:	2301      	movs	r3, #1
 800be04:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 800be06:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800be08:	4618      	mov	r0, r3
 800be0a:	3720      	adds	r7, #32
 800be0c:	46bd      	mov	sp, r7
 800be0e:	bd80      	pop	{r7, pc}
 800be10:	20001288 	.word	0x20001288
 800be14:	20001714 	.word	0x20001714
 800be18:	20001718 	.word	0x20001718
 800be1c:	20001748 	.word	0x20001748
 800be20:	20001730 	.word	0x20001730

0800be24 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800be24:	b580      	push	{r7, lr}
 800be26:	b08a      	sub	sp, #40	; 0x28
 800be28:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800be2a:	2300      	movs	r3, #0
 800be2c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800be2e:	2300      	movs	r3, #0
 800be30:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800be32:	463a      	mov	r2, r7
 800be34:	1d39      	adds	r1, r7, #4
 800be36:	f107 0308 	add.w	r3, r7, #8
 800be3a:	4618      	mov	r0, r3
 800be3c:	f7fe fe7a 	bl	800ab34 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800be40:	6839      	ldr	r1, [r7, #0]
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	68ba      	ldr	r2, [r7, #8]
 800be46:	9202      	str	r2, [sp, #8]
 800be48:	9301      	str	r3, [sp, #4]
 800be4a:	2300      	movs	r3, #0
 800be4c:	9300      	str	r3, [sp, #0]
 800be4e:	2300      	movs	r3, #0
 800be50:	460a      	mov	r2, r1
 800be52:	4923      	ldr	r1, [pc, #140]	; (800bee0 <vTaskStartScheduler+0xbc>)
 800be54:	4823      	ldr	r0, [pc, #140]	; (800bee4 <vTaskStartScheduler+0xc0>)
 800be56:	f7ff fd27 	bl	800b8a8 <xTaskCreateStatic>
 800be5a:	4603      	mov	r3, r0
 800be5c:	4a22      	ldr	r2, [pc, #136]	; (800bee8 <vTaskStartScheduler+0xc4>)
 800be5e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800be60:	4b21      	ldr	r3, [pc, #132]	; (800bee8 <vTaskStartScheduler+0xc4>)
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	2b00      	cmp	r3, #0
 800be66:	d002      	beq.n	800be6e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800be68:	2301      	movs	r3, #1
 800be6a:	617b      	str	r3, [r7, #20]
 800be6c:	e001      	b.n	800be72 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800be6e:	2300      	movs	r3, #0
 800be70:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800be72:	697b      	ldr	r3, [r7, #20]
 800be74:	2b01      	cmp	r3, #1
 800be76:	d102      	bne.n	800be7e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800be78:	f000 fd80 	bl	800c97c <xTimerCreateTimerTask>
 800be7c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800be7e:	697b      	ldr	r3, [r7, #20]
 800be80:	2b01      	cmp	r3, #1
 800be82:	d118      	bne.n	800beb6 <vTaskStartScheduler+0x92>
	__asm volatile
 800be84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be88:	b672      	cpsid	i
 800be8a:	f383 8811 	msr	BASEPRI, r3
 800be8e:	f3bf 8f6f 	isb	sy
 800be92:	f3bf 8f4f 	dsb	sy
 800be96:	b662      	cpsie	i
 800be98:	613b      	str	r3, [r7, #16]
}
 800be9a:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800be9c:	4b13      	ldr	r3, [pc, #76]	; (800beec <vTaskStartScheduler+0xc8>)
 800be9e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bea2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800bea4:	4b12      	ldr	r3, [pc, #72]	; (800bef0 <vTaskStartScheduler+0xcc>)
 800bea6:	2201      	movs	r2, #1
 800bea8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800beaa:	4b12      	ldr	r3, [pc, #72]	; (800bef4 <vTaskStartScheduler+0xd0>)
 800beac:	2200      	movs	r2, #0
 800beae:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800beb0:	f001 fa0e 	bl	800d2d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800beb4:	e010      	b.n	800bed8 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800beb6:	697b      	ldr	r3, [r7, #20]
 800beb8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bebc:	d10c      	bne.n	800bed8 <vTaskStartScheduler+0xb4>
	__asm volatile
 800bebe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bec2:	b672      	cpsid	i
 800bec4:	f383 8811 	msr	BASEPRI, r3
 800bec8:	f3bf 8f6f 	isb	sy
 800becc:	f3bf 8f4f 	dsb	sy
 800bed0:	b662      	cpsie	i
 800bed2:	60fb      	str	r3, [r7, #12]
}
 800bed4:	bf00      	nop
 800bed6:	e7fe      	b.n	800bed6 <vTaskStartScheduler+0xb2>
}
 800bed8:	bf00      	nop
 800beda:	3718      	adds	r7, #24
 800bedc:	46bd      	mov	sp, r7
 800bede:	bd80      	pop	{r7, pc}
 800bee0:	0800e3fc 	.word	0x0800e3fc
 800bee4:	0800c591 	.word	0x0800c591
 800bee8:	20001780 	.word	0x20001780
 800beec:	2000177c 	.word	0x2000177c
 800bef0:	20001768 	.word	0x20001768
 800bef4:	20001760 	.word	0x20001760

0800bef8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800bef8:	b480      	push	{r7}
 800befa:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800befc:	4b04      	ldr	r3, [pc, #16]	; (800bf10 <vTaskSuspendAll+0x18>)
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	3301      	adds	r3, #1
 800bf02:	4a03      	ldr	r2, [pc, #12]	; (800bf10 <vTaskSuspendAll+0x18>)
 800bf04:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800bf06:	bf00      	nop
 800bf08:	46bd      	mov	sp, r7
 800bf0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf0e:	4770      	bx	lr
 800bf10:	20001784 	.word	0x20001784

0800bf14 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800bf14:	b580      	push	{r7, lr}
 800bf16:	b084      	sub	sp, #16
 800bf18:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800bf1a:	2300      	movs	r3, #0
 800bf1c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800bf1e:	2300      	movs	r3, #0
 800bf20:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800bf22:	4b43      	ldr	r3, [pc, #268]	; (800c030 <xTaskResumeAll+0x11c>)
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d10c      	bne.n	800bf44 <xTaskResumeAll+0x30>
	__asm volatile
 800bf2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf2e:	b672      	cpsid	i
 800bf30:	f383 8811 	msr	BASEPRI, r3
 800bf34:	f3bf 8f6f 	isb	sy
 800bf38:	f3bf 8f4f 	dsb	sy
 800bf3c:	b662      	cpsie	i
 800bf3e:	603b      	str	r3, [r7, #0]
}
 800bf40:	bf00      	nop
 800bf42:	e7fe      	b.n	800bf42 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800bf44:	f001 fa42 	bl	800d3cc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800bf48:	4b39      	ldr	r3, [pc, #228]	; (800c030 <xTaskResumeAll+0x11c>)
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	3b01      	subs	r3, #1
 800bf4e:	4a38      	ldr	r2, [pc, #224]	; (800c030 <xTaskResumeAll+0x11c>)
 800bf50:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bf52:	4b37      	ldr	r3, [pc, #220]	; (800c030 <xTaskResumeAll+0x11c>)
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d162      	bne.n	800c020 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800bf5a:	4b36      	ldr	r3, [pc, #216]	; (800c034 <xTaskResumeAll+0x120>)
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d05e      	beq.n	800c020 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bf62:	e02f      	b.n	800bfc4 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf64:	4b34      	ldr	r3, [pc, #208]	; (800c038 <xTaskResumeAll+0x124>)
 800bf66:	68db      	ldr	r3, [r3, #12]
 800bf68:	68db      	ldr	r3, [r3, #12]
 800bf6a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	3318      	adds	r3, #24
 800bf70:	4618      	mov	r0, r3
 800bf72:	f7fe fe9d 	bl	800acb0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	3304      	adds	r3, #4
 800bf7a:	4618      	mov	r0, r3
 800bf7c:	f7fe fe98 	bl	800acb0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf84:	4b2d      	ldr	r3, [pc, #180]	; (800c03c <xTaskResumeAll+0x128>)
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	429a      	cmp	r2, r3
 800bf8a:	d903      	bls.n	800bf94 <xTaskResumeAll+0x80>
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf90:	4a2a      	ldr	r2, [pc, #168]	; (800c03c <xTaskResumeAll+0x128>)
 800bf92:	6013      	str	r3, [r2, #0]
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf98:	4613      	mov	r3, r2
 800bf9a:	009b      	lsls	r3, r3, #2
 800bf9c:	4413      	add	r3, r2
 800bf9e:	009b      	lsls	r3, r3, #2
 800bfa0:	4a27      	ldr	r2, [pc, #156]	; (800c040 <xTaskResumeAll+0x12c>)
 800bfa2:	441a      	add	r2, r3
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	3304      	adds	r3, #4
 800bfa8:	4619      	mov	r1, r3
 800bfaa:	4610      	mov	r0, r2
 800bfac:	f7fe fe23 	bl	800abf6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bfb0:	68fb      	ldr	r3, [r7, #12]
 800bfb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfb4:	4b23      	ldr	r3, [pc, #140]	; (800c044 <xTaskResumeAll+0x130>)
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfba:	429a      	cmp	r2, r3
 800bfbc:	d302      	bcc.n	800bfc4 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800bfbe:	4b22      	ldr	r3, [pc, #136]	; (800c048 <xTaskResumeAll+0x134>)
 800bfc0:	2201      	movs	r2, #1
 800bfc2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bfc4:	4b1c      	ldr	r3, [pc, #112]	; (800c038 <xTaskResumeAll+0x124>)
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d1cb      	bne.n	800bf64 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d001      	beq.n	800bfd6 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800bfd2:	f000 fbcf 	bl	800c774 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800bfd6:	4b1d      	ldr	r3, [pc, #116]	; (800c04c <xTaskResumeAll+0x138>)
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d010      	beq.n	800c004 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800bfe2:	f000 f853 	bl	800c08c <xTaskIncrementTick>
 800bfe6:	4603      	mov	r3, r0
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d002      	beq.n	800bff2 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800bfec:	4b16      	ldr	r3, [pc, #88]	; (800c048 <xTaskResumeAll+0x134>)
 800bfee:	2201      	movs	r2, #1
 800bff0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	3b01      	subs	r3, #1
 800bff6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d1f1      	bne.n	800bfe2 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800bffe:	4b13      	ldr	r3, [pc, #76]	; (800c04c <xTaskResumeAll+0x138>)
 800c000:	2200      	movs	r2, #0
 800c002:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c004:	4b10      	ldr	r3, [pc, #64]	; (800c048 <xTaskResumeAll+0x134>)
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d009      	beq.n	800c020 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c00c:	2301      	movs	r3, #1
 800c00e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c010:	4b0f      	ldr	r3, [pc, #60]	; (800c050 <xTaskResumeAll+0x13c>)
 800c012:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c016:	601a      	str	r2, [r3, #0]
 800c018:	f3bf 8f4f 	dsb	sy
 800c01c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c020:	f001 fa08 	bl	800d434 <vPortExitCritical>

	return xAlreadyYielded;
 800c024:	68bb      	ldr	r3, [r7, #8]
}
 800c026:	4618      	mov	r0, r3
 800c028:	3710      	adds	r7, #16
 800c02a:	46bd      	mov	sp, r7
 800c02c:	bd80      	pop	{r7, pc}
 800c02e:	bf00      	nop
 800c030:	20001784 	.word	0x20001784
 800c034:	2000175c 	.word	0x2000175c
 800c038:	2000171c 	.word	0x2000171c
 800c03c:	20001764 	.word	0x20001764
 800c040:	2000128c 	.word	0x2000128c
 800c044:	20001288 	.word	0x20001288
 800c048:	20001770 	.word	0x20001770
 800c04c:	2000176c 	.word	0x2000176c
 800c050:	e000ed04 	.word	0xe000ed04

0800c054 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c054:	b480      	push	{r7}
 800c056:	b083      	sub	sp, #12
 800c058:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c05a:	4b05      	ldr	r3, [pc, #20]	; (800c070 <xTaskGetTickCount+0x1c>)
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c060:	687b      	ldr	r3, [r7, #4]
}
 800c062:	4618      	mov	r0, r3
 800c064:	370c      	adds	r7, #12
 800c066:	46bd      	mov	sp, r7
 800c068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c06c:	4770      	bx	lr
 800c06e:	bf00      	nop
 800c070:	20001760 	.word	0x20001760

0800c074 <uxTaskGetNumberOfTasks>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 800c074:	b480      	push	{r7}
 800c076:	af00      	add	r7, sp, #0
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
 800c078:	4b03      	ldr	r3, [pc, #12]	; (800c088 <uxTaskGetNumberOfTasks+0x14>)
 800c07a:	681b      	ldr	r3, [r3, #0]
}
 800c07c:	4618      	mov	r0, r3
 800c07e:	46bd      	mov	sp, r7
 800c080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c084:	4770      	bx	lr
 800c086:	bf00      	nop
 800c088:	2000175c 	.word	0x2000175c

0800c08c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c08c:	b580      	push	{r7, lr}
 800c08e:	b086      	sub	sp, #24
 800c090:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c092:	2300      	movs	r3, #0
 800c094:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c096:	4b50      	ldr	r3, [pc, #320]	; (800c1d8 <xTaskIncrementTick+0x14c>)
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	f040 808b 	bne.w	800c1b6 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c0a0:	4b4e      	ldr	r3, [pc, #312]	; (800c1dc <xTaskIncrementTick+0x150>)
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	3301      	adds	r3, #1
 800c0a6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c0a8:	4a4c      	ldr	r2, [pc, #304]	; (800c1dc <xTaskIncrementTick+0x150>)
 800c0aa:	693b      	ldr	r3, [r7, #16]
 800c0ac:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c0ae:	693b      	ldr	r3, [r7, #16]
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d122      	bne.n	800c0fa <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 800c0b4:	4b4a      	ldr	r3, [pc, #296]	; (800c1e0 <xTaskIncrementTick+0x154>)
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d00c      	beq.n	800c0d8 <xTaskIncrementTick+0x4c>
	__asm volatile
 800c0be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0c2:	b672      	cpsid	i
 800c0c4:	f383 8811 	msr	BASEPRI, r3
 800c0c8:	f3bf 8f6f 	isb	sy
 800c0cc:	f3bf 8f4f 	dsb	sy
 800c0d0:	b662      	cpsie	i
 800c0d2:	603b      	str	r3, [r7, #0]
}
 800c0d4:	bf00      	nop
 800c0d6:	e7fe      	b.n	800c0d6 <xTaskIncrementTick+0x4a>
 800c0d8:	4b41      	ldr	r3, [pc, #260]	; (800c1e0 <xTaskIncrementTick+0x154>)
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	60fb      	str	r3, [r7, #12]
 800c0de:	4b41      	ldr	r3, [pc, #260]	; (800c1e4 <xTaskIncrementTick+0x158>)
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	4a3f      	ldr	r2, [pc, #252]	; (800c1e0 <xTaskIncrementTick+0x154>)
 800c0e4:	6013      	str	r3, [r2, #0]
 800c0e6:	4a3f      	ldr	r2, [pc, #252]	; (800c1e4 <xTaskIncrementTick+0x158>)
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	6013      	str	r3, [r2, #0]
 800c0ec:	4b3e      	ldr	r3, [pc, #248]	; (800c1e8 <xTaskIncrementTick+0x15c>)
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	3301      	adds	r3, #1
 800c0f2:	4a3d      	ldr	r2, [pc, #244]	; (800c1e8 <xTaskIncrementTick+0x15c>)
 800c0f4:	6013      	str	r3, [r2, #0]
 800c0f6:	f000 fb3d 	bl	800c774 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c0fa:	4b3c      	ldr	r3, [pc, #240]	; (800c1ec <xTaskIncrementTick+0x160>)
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	693a      	ldr	r2, [r7, #16]
 800c100:	429a      	cmp	r2, r3
 800c102:	d349      	bcc.n	800c198 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c104:	4b36      	ldr	r3, [pc, #216]	; (800c1e0 <xTaskIncrementTick+0x154>)
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	681b      	ldr	r3, [r3, #0]
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d104      	bne.n	800c118 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c10e:	4b37      	ldr	r3, [pc, #220]	; (800c1ec <xTaskIncrementTick+0x160>)
 800c110:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c114:	601a      	str	r2, [r3, #0]
					break;
 800c116:	e03f      	b.n	800c198 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c118:	4b31      	ldr	r3, [pc, #196]	; (800c1e0 <xTaskIncrementTick+0x154>)
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	68db      	ldr	r3, [r3, #12]
 800c11e:	68db      	ldr	r3, [r3, #12]
 800c120:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c122:	68bb      	ldr	r3, [r7, #8]
 800c124:	685b      	ldr	r3, [r3, #4]
 800c126:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c128:	693a      	ldr	r2, [r7, #16]
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	429a      	cmp	r2, r3
 800c12e:	d203      	bcs.n	800c138 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c130:	4a2e      	ldr	r2, [pc, #184]	; (800c1ec <xTaskIncrementTick+0x160>)
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c136:	e02f      	b.n	800c198 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c138:	68bb      	ldr	r3, [r7, #8]
 800c13a:	3304      	adds	r3, #4
 800c13c:	4618      	mov	r0, r3
 800c13e:	f7fe fdb7 	bl	800acb0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c142:	68bb      	ldr	r3, [r7, #8]
 800c144:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c146:	2b00      	cmp	r3, #0
 800c148:	d004      	beq.n	800c154 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c14a:	68bb      	ldr	r3, [r7, #8]
 800c14c:	3318      	adds	r3, #24
 800c14e:	4618      	mov	r0, r3
 800c150:	f7fe fdae 	bl	800acb0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c154:	68bb      	ldr	r3, [r7, #8]
 800c156:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c158:	4b25      	ldr	r3, [pc, #148]	; (800c1f0 <xTaskIncrementTick+0x164>)
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	429a      	cmp	r2, r3
 800c15e:	d903      	bls.n	800c168 <xTaskIncrementTick+0xdc>
 800c160:	68bb      	ldr	r3, [r7, #8]
 800c162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c164:	4a22      	ldr	r2, [pc, #136]	; (800c1f0 <xTaskIncrementTick+0x164>)
 800c166:	6013      	str	r3, [r2, #0]
 800c168:	68bb      	ldr	r3, [r7, #8]
 800c16a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c16c:	4613      	mov	r3, r2
 800c16e:	009b      	lsls	r3, r3, #2
 800c170:	4413      	add	r3, r2
 800c172:	009b      	lsls	r3, r3, #2
 800c174:	4a1f      	ldr	r2, [pc, #124]	; (800c1f4 <xTaskIncrementTick+0x168>)
 800c176:	441a      	add	r2, r3
 800c178:	68bb      	ldr	r3, [r7, #8]
 800c17a:	3304      	adds	r3, #4
 800c17c:	4619      	mov	r1, r3
 800c17e:	4610      	mov	r0, r2
 800c180:	f7fe fd39 	bl	800abf6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c184:	68bb      	ldr	r3, [r7, #8]
 800c186:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c188:	4b1b      	ldr	r3, [pc, #108]	; (800c1f8 <xTaskIncrementTick+0x16c>)
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c18e:	429a      	cmp	r2, r3
 800c190:	d3b8      	bcc.n	800c104 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 800c192:	2301      	movs	r3, #1
 800c194:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c196:	e7b5      	b.n	800c104 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c198:	4b17      	ldr	r3, [pc, #92]	; (800c1f8 <xTaskIncrementTick+0x16c>)
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c19e:	4915      	ldr	r1, [pc, #84]	; (800c1f4 <xTaskIncrementTick+0x168>)
 800c1a0:	4613      	mov	r3, r2
 800c1a2:	009b      	lsls	r3, r3, #2
 800c1a4:	4413      	add	r3, r2
 800c1a6:	009b      	lsls	r3, r3, #2
 800c1a8:	440b      	add	r3, r1
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	2b01      	cmp	r3, #1
 800c1ae:	d907      	bls.n	800c1c0 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800c1b0:	2301      	movs	r3, #1
 800c1b2:	617b      	str	r3, [r7, #20]
 800c1b4:	e004      	b.n	800c1c0 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800c1b6:	4b11      	ldr	r3, [pc, #68]	; (800c1fc <xTaskIncrementTick+0x170>)
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	3301      	adds	r3, #1
 800c1bc:	4a0f      	ldr	r2, [pc, #60]	; (800c1fc <xTaskIncrementTick+0x170>)
 800c1be:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800c1c0:	4b0f      	ldr	r3, [pc, #60]	; (800c200 <xTaskIncrementTick+0x174>)
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d001      	beq.n	800c1cc <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800c1c8:	2301      	movs	r3, #1
 800c1ca:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800c1cc:	697b      	ldr	r3, [r7, #20]
}
 800c1ce:	4618      	mov	r0, r3
 800c1d0:	3718      	adds	r7, #24
 800c1d2:	46bd      	mov	sp, r7
 800c1d4:	bd80      	pop	{r7, pc}
 800c1d6:	bf00      	nop
 800c1d8:	20001784 	.word	0x20001784
 800c1dc:	20001760 	.word	0x20001760
 800c1e0:	20001714 	.word	0x20001714
 800c1e4:	20001718 	.word	0x20001718
 800c1e8:	20001774 	.word	0x20001774
 800c1ec:	2000177c 	.word	0x2000177c
 800c1f0:	20001764 	.word	0x20001764
 800c1f4:	2000128c 	.word	0x2000128c
 800c1f8:	20001288 	.word	0x20001288
 800c1fc:	2000176c 	.word	0x2000176c
 800c200:	20001770 	.word	0x20001770

0800c204 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c204:	b580      	push	{r7, lr}
 800c206:	b086      	sub	sp, #24
 800c208:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c20a:	4b3b      	ldr	r3, [pc, #236]	; (800c2f8 <vTaskSwitchContext+0xf4>)
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d003      	beq.n	800c21a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c212:	4b3a      	ldr	r3, [pc, #232]	; (800c2fc <vTaskSwitchContext+0xf8>)
 800c214:	2201      	movs	r2, #1
 800c216:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c218:	e06a      	b.n	800c2f0 <vTaskSwitchContext+0xec>
		xYieldPending = pdFALSE;
 800c21a:	4b38      	ldr	r3, [pc, #224]	; (800c2fc <vTaskSwitchContext+0xf8>)
 800c21c:	2200      	movs	r2, #0
 800c21e:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800c220:	4b37      	ldr	r3, [pc, #220]	; (800c300 <vTaskSwitchContext+0xfc>)
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c226:	613b      	str	r3, [r7, #16]
 800c228:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 800c22c:	60fb      	str	r3, [r7, #12]
 800c22e:	693b      	ldr	r3, [r7, #16]
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	68fa      	ldr	r2, [r7, #12]
 800c234:	429a      	cmp	r2, r3
 800c236:	d111      	bne.n	800c25c <vTaskSwitchContext+0x58>
 800c238:	693b      	ldr	r3, [r7, #16]
 800c23a:	3304      	adds	r3, #4
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	68fa      	ldr	r2, [r7, #12]
 800c240:	429a      	cmp	r2, r3
 800c242:	d10b      	bne.n	800c25c <vTaskSwitchContext+0x58>
 800c244:	693b      	ldr	r3, [r7, #16]
 800c246:	3308      	adds	r3, #8
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	68fa      	ldr	r2, [r7, #12]
 800c24c:	429a      	cmp	r2, r3
 800c24e:	d105      	bne.n	800c25c <vTaskSwitchContext+0x58>
 800c250:	693b      	ldr	r3, [r7, #16]
 800c252:	330c      	adds	r3, #12
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	68fa      	ldr	r2, [r7, #12]
 800c258:	429a      	cmp	r2, r3
 800c25a:	d008      	beq.n	800c26e <vTaskSwitchContext+0x6a>
 800c25c:	4b28      	ldr	r3, [pc, #160]	; (800c300 <vTaskSwitchContext+0xfc>)
 800c25e:	681a      	ldr	r2, [r3, #0]
 800c260:	4b27      	ldr	r3, [pc, #156]	; (800c300 <vTaskSwitchContext+0xfc>)
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	3334      	adds	r3, #52	; 0x34
 800c266:	4619      	mov	r1, r3
 800c268:	4610      	mov	r0, r2
 800c26a:	f7f4 f9ca 	bl	8000602 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c26e:	4b25      	ldr	r3, [pc, #148]	; (800c304 <vTaskSwitchContext+0x100>)
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	617b      	str	r3, [r7, #20]
 800c274:	e012      	b.n	800c29c <vTaskSwitchContext+0x98>
 800c276:	697b      	ldr	r3, [r7, #20]
 800c278:	2b00      	cmp	r3, #0
 800c27a:	d10c      	bne.n	800c296 <vTaskSwitchContext+0x92>
	__asm volatile
 800c27c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c280:	b672      	cpsid	i
 800c282:	f383 8811 	msr	BASEPRI, r3
 800c286:	f3bf 8f6f 	isb	sy
 800c28a:	f3bf 8f4f 	dsb	sy
 800c28e:	b662      	cpsie	i
 800c290:	607b      	str	r3, [r7, #4]
}
 800c292:	bf00      	nop
 800c294:	e7fe      	b.n	800c294 <vTaskSwitchContext+0x90>
 800c296:	697b      	ldr	r3, [r7, #20]
 800c298:	3b01      	subs	r3, #1
 800c29a:	617b      	str	r3, [r7, #20]
 800c29c:	491a      	ldr	r1, [pc, #104]	; (800c308 <vTaskSwitchContext+0x104>)
 800c29e:	697a      	ldr	r2, [r7, #20]
 800c2a0:	4613      	mov	r3, r2
 800c2a2:	009b      	lsls	r3, r3, #2
 800c2a4:	4413      	add	r3, r2
 800c2a6:	009b      	lsls	r3, r3, #2
 800c2a8:	440b      	add	r3, r1
 800c2aa:	681b      	ldr	r3, [r3, #0]
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d0e2      	beq.n	800c276 <vTaskSwitchContext+0x72>
 800c2b0:	697a      	ldr	r2, [r7, #20]
 800c2b2:	4613      	mov	r3, r2
 800c2b4:	009b      	lsls	r3, r3, #2
 800c2b6:	4413      	add	r3, r2
 800c2b8:	009b      	lsls	r3, r3, #2
 800c2ba:	4a13      	ldr	r2, [pc, #76]	; (800c308 <vTaskSwitchContext+0x104>)
 800c2bc:	4413      	add	r3, r2
 800c2be:	60bb      	str	r3, [r7, #8]
 800c2c0:	68bb      	ldr	r3, [r7, #8]
 800c2c2:	685b      	ldr	r3, [r3, #4]
 800c2c4:	685a      	ldr	r2, [r3, #4]
 800c2c6:	68bb      	ldr	r3, [r7, #8]
 800c2c8:	605a      	str	r2, [r3, #4]
 800c2ca:	68bb      	ldr	r3, [r7, #8]
 800c2cc:	685a      	ldr	r2, [r3, #4]
 800c2ce:	68bb      	ldr	r3, [r7, #8]
 800c2d0:	3308      	adds	r3, #8
 800c2d2:	429a      	cmp	r2, r3
 800c2d4:	d104      	bne.n	800c2e0 <vTaskSwitchContext+0xdc>
 800c2d6:	68bb      	ldr	r3, [r7, #8]
 800c2d8:	685b      	ldr	r3, [r3, #4]
 800c2da:	685a      	ldr	r2, [r3, #4]
 800c2dc:	68bb      	ldr	r3, [r7, #8]
 800c2de:	605a      	str	r2, [r3, #4]
 800c2e0:	68bb      	ldr	r3, [r7, #8]
 800c2e2:	685b      	ldr	r3, [r3, #4]
 800c2e4:	68db      	ldr	r3, [r3, #12]
 800c2e6:	4a06      	ldr	r2, [pc, #24]	; (800c300 <vTaskSwitchContext+0xfc>)
 800c2e8:	6013      	str	r3, [r2, #0]
 800c2ea:	4a06      	ldr	r2, [pc, #24]	; (800c304 <vTaskSwitchContext+0x100>)
 800c2ec:	697b      	ldr	r3, [r7, #20]
 800c2ee:	6013      	str	r3, [r2, #0]
}
 800c2f0:	bf00      	nop
 800c2f2:	3718      	adds	r7, #24
 800c2f4:	46bd      	mov	sp, r7
 800c2f6:	bd80      	pop	{r7, pc}
 800c2f8:	20001784 	.word	0x20001784
 800c2fc:	20001770 	.word	0x20001770
 800c300:	20001288 	.word	0x20001288
 800c304:	20001764 	.word	0x20001764
 800c308:	2000128c 	.word	0x2000128c

0800c30c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c30c:	b580      	push	{r7, lr}
 800c30e:	b084      	sub	sp, #16
 800c310:	af00      	add	r7, sp, #0
 800c312:	6078      	str	r0, [r7, #4]
 800c314:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d10c      	bne.n	800c336 <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 800c31c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c320:	b672      	cpsid	i
 800c322:	f383 8811 	msr	BASEPRI, r3
 800c326:	f3bf 8f6f 	isb	sy
 800c32a:	f3bf 8f4f 	dsb	sy
 800c32e:	b662      	cpsie	i
 800c330:	60fb      	str	r3, [r7, #12]
}
 800c332:	bf00      	nop
 800c334:	e7fe      	b.n	800c334 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c336:	4b07      	ldr	r3, [pc, #28]	; (800c354 <vTaskPlaceOnEventList+0x48>)
 800c338:	681b      	ldr	r3, [r3, #0]
 800c33a:	3318      	adds	r3, #24
 800c33c:	4619      	mov	r1, r3
 800c33e:	6878      	ldr	r0, [r7, #4]
 800c340:	f7fe fc7d 	bl	800ac3e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c344:	2101      	movs	r1, #1
 800c346:	6838      	ldr	r0, [r7, #0]
 800c348:	f000 fac4 	bl	800c8d4 <prvAddCurrentTaskToDelayedList>
}
 800c34c:	bf00      	nop
 800c34e:	3710      	adds	r7, #16
 800c350:	46bd      	mov	sp, r7
 800c352:	bd80      	pop	{r7, pc}
 800c354:	20001288 	.word	0x20001288

0800c358 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c358:	b580      	push	{r7, lr}
 800c35a:	b086      	sub	sp, #24
 800c35c:	af00      	add	r7, sp, #0
 800c35e:	60f8      	str	r0, [r7, #12]
 800c360:	60b9      	str	r1, [r7, #8]
 800c362:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c364:	68fb      	ldr	r3, [r7, #12]
 800c366:	2b00      	cmp	r3, #0
 800c368:	d10c      	bne.n	800c384 <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 800c36a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c36e:	b672      	cpsid	i
 800c370:	f383 8811 	msr	BASEPRI, r3
 800c374:	f3bf 8f6f 	isb	sy
 800c378:	f3bf 8f4f 	dsb	sy
 800c37c:	b662      	cpsie	i
 800c37e:	617b      	str	r3, [r7, #20]
}
 800c380:	bf00      	nop
 800c382:	e7fe      	b.n	800c382 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c384:	4b0a      	ldr	r3, [pc, #40]	; (800c3b0 <vTaskPlaceOnEventListRestricted+0x58>)
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	3318      	adds	r3, #24
 800c38a:	4619      	mov	r1, r3
 800c38c:	68f8      	ldr	r0, [r7, #12]
 800c38e:	f7fe fc32 	bl	800abf6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	2b00      	cmp	r3, #0
 800c396:	d002      	beq.n	800c39e <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 800c398:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c39c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c39e:	6879      	ldr	r1, [r7, #4]
 800c3a0:	68b8      	ldr	r0, [r7, #8]
 800c3a2:	f000 fa97 	bl	800c8d4 <prvAddCurrentTaskToDelayedList>
	}
 800c3a6:	bf00      	nop
 800c3a8:	3718      	adds	r7, #24
 800c3aa:	46bd      	mov	sp, r7
 800c3ac:	bd80      	pop	{r7, pc}
 800c3ae:	bf00      	nop
 800c3b0:	20001288 	.word	0x20001288

0800c3b4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c3b4:	b580      	push	{r7, lr}
 800c3b6:	b086      	sub	sp, #24
 800c3b8:	af00      	add	r7, sp, #0
 800c3ba:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	68db      	ldr	r3, [r3, #12]
 800c3c0:	68db      	ldr	r3, [r3, #12]
 800c3c2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c3c4:	693b      	ldr	r3, [r7, #16]
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d10c      	bne.n	800c3e4 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 800c3ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3ce:	b672      	cpsid	i
 800c3d0:	f383 8811 	msr	BASEPRI, r3
 800c3d4:	f3bf 8f6f 	isb	sy
 800c3d8:	f3bf 8f4f 	dsb	sy
 800c3dc:	b662      	cpsie	i
 800c3de:	60fb      	str	r3, [r7, #12]
}
 800c3e0:	bf00      	nop
 800c3e2:	e7fe      	b.n	800c3e2 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c3e4:	693b      	ldr	r3, [r7, #16]
 800c3e6:	3318      	adds	r3, #24
 800c3e8:	4618      	mov	r0, r3
 800c3ea:	f7fe fc61 	bl	800acb0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c3ee:	4b1e      	ldr	r3, [pc, #120]	; (800c468 <xTaskRemoveFromEventList+0xb4>)
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	d11d      	bne.n	800c432 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c3f6:	693b      	ldr	r3, [r7, #16]
 800c3f8:	3304      	adds	r3, #4
 800c3fa:	4618      	mov	r0, r3
 800c3fc:	f7fe fc58 	bl	800acb0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c400:	693b      	ldr	r3, [r7, #16]
 800c402:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c404:	4b19      	ldr	r3, [pc, #100]	; (800c46c <xTaskRemoveFromEventList+0xb8>)
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	429a      	cmp	r2, r3
 800c40a:	d903      	bls.n	800c414 <xTaskRemoveFromEventList+0x60>
 800c40c:	693b      	ldr	r3, [r7, #16]
 800c40e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c410:	4a16      	ldr	r2, [pc, #88]	; (800c46c <xTaskRemoveFromEventList+0xb8>)
 800c412:	6013      	str	r3, [r2, #0]
 800c414:	693b      	ldr	r3, [r7, #16]
 800c416:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c418:	4613      	mov	r3, r2
 800c41a:	009b      	lsls	r3, r3, #2
 800c41c:	4413      	add	r3, r2
 800c41e:	009b      	lsls	r3, r3, #2
 800c420:	4a13      	ldr	r2, [pc, #76]	; (800c470 <xTaskRemoveFromEventList+0xbc>)
 800c422:	441a      	add	r2, r3
 800c424:	693b      	ldr	r3, [r7, #16]
 800c426:	3304      	adds	r3, #4
 800c428:	4619      	mov	r1, r3
 800c42a:	4610      	mov	r0, r2
 800c42c:	f7fe fbe3 	bl	800abf6 <vListInsertEnd>
 800c430:	e005      	b.n	800c43e <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c432:	693b      	ldr	r3, [r7, #16]
 800c434:	3318      	adds	r3, #24
 800c436:	4619      	mov	r1, r3
 800c438:	480e      	ldr	r0, [pc, #56]	; (800c474 <xTaskRemoveFromEventList+0xc0>)
 800c43a:	f7fe fbdc 	bl	800abf6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c43e:	693b      	ldr	r3, [r7, #16]
 800c440:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c442:	4b0d      	ldr	r3, [pc, #52]	; (800c478 <xTaskRemoveFromEventList+0xc4>)
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c448:	429a      	cmp	r2, r3
 800c44a:	d905      	bls.n	800c458 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c44c:	2301      	movs	r3, #1
 800c44e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c450:	4b0a      	ldr	r3, [pc, #40]	; (800c47c <xTaskRemoveFromEventList+0xc8>)
 800c452:	2201      	movs	r2, #1
 800c454:	601a      	str	r2, [r3, #0]
 800c456:	e001      	b.n	800c45c <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800c458:	2300      	movs	r3, #0
 800c45a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c45c:	697b      	ldr	r3, [r7, #20]
}
 800c45e:	4618      	mov	r0, r3
 800c460:	3718      	adds	r7, #24
 800c462:	46bd      	mov	sp, r7
 800c464:	bd80      	pop	{r7, pc}
 800c466:	bf00      	nop
 800c468:	20001784 	.word	0x20001784
 800c46c:	20001764 	.word	0x20001764
 800c470:	2000128c 	.word	0x2000128c
 800c474:	2000171c 	.word	0x2000171c
 800c478:	20001288 	.word	0x20001288
 800c47c:	20001770 	.word	0x20001770

0800c480 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c480:	b480      	push	{r7}
 800c482:	b083      	sub	sp, #12
 800c484:	af00      	add	r7, sp, #0
 800c486:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c488:	4b06      	ldr	r3, [pc, #24]	; (800c4a4 <vTaskInternalSetTimeOutState+0x24>)
 800c48a:	681a      	ldr	r2, [r3, #0]
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c490:	4b05      	ldr	r3, [pc, #20]	; (800c4a8 <vTaskInternalSetTimeOutState+0x28>)
 800c492:	681a      	ldr	r2, [r3, #0]
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	605a      	str	r2, [r3, #4]
}
 800c498:	bf00      	nop
 800c49a:	370c      	adds	r7, #12
 800c49c:	46bd      	mov	sp, r7
 800c49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4a2:	4770      	bx	lr
 800c4a4:	20001774 	.word	0x20001774
 800c4a8:	20001760 	.word	0x20001760

0800c4ac <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c4ac:	b580      	push	{r7, lr}
 800c4ae:	b088      	sub	sp, #32
 800c4b0:	af00      	add	r7, sp, #0
 800c4b2:	6078      	str	r0, [r7, #4]
 800c4b4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d10c      	bne.n	800c4d6 <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 800c4bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4c0:	b672      	cpsid	i
 800c4c2:	f383 8811 	msr	BASEPRI, r3
 800c4c6:	f3bf 8f6f 	isb	sy
 800c4ca:	f3bf 8f4f 	dsb	sy
 800c4ce:	b662      	cpsie	i
 800c4d0:	613b      	str	r3, [r7, #16]
}
 800c4d2:	bf00      	nop
 800c4d4:	e7fe      	b.n	800c4d4 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800c4d6:	683b      	ldr	r3, [r7, #0]
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d10c      	bne.n	800c4f6 <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 800c4dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4e0:	b672      	cpsid	i
 800c4e2:	f383 8811 	msr	BASEPRI, r3
 800c4e6:	f3bf 8f6f 	isb	sy
 800c4ea:	f3bf 8f4f 	dsb	sy
 800c4ee:	b662      	cpsie	i
 800c4f0:	60fb      	str	r3, [r7, #12]
}
 800c4f2:	bf00      	nop
 800c4f4:	e7fe      	b.n	800c4f4 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800c4f6:	f000 ff69 	bl	800d3cc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c4fa:	4b1d      	ldr	r3, [pc, #116]	; (800c570 <xTaskCheckForTimeOut+0xc4>)
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	685b      	ldr	r3, [r3, #4]
 800c504:	69ba      	ldr	r2, [r7, #24]
 800c506:	1ad3      	subs	r3, r2, r3
 800c508:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c50a:	683b      	ldr	r3, [r7, #0]
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c512:	d102      	bne.n	800c51a <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c514:	2300      	movs	r3, #0
 800c516:	61fb      	str	r3, [r7, #28]
 800c518:	e023      	b.n	800c562 <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	681a      	ldr	r2, [r3, #0]
 800c51e:	4b15      	ldr	r3, [pc, #84]	; (800c574 <xTaskCheckForTimeOut+0xc8>)
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	429a      	cmp	r2, r3
 800c524:	d007      	beq.n	800c536 <xTaskCheckForTimeOut+0x8a>
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	685b      	ldr	r3, [r3, #4]
 800c52a:	69ba      	ldr	r2, [r7, #24]
 800c52c:	429a      	cmp	r2, r3
 800c52e:	d302      	bcc.n	800c536 <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c530:	2301      	movs	r3, #1
 800c532:	61fb      	str	r3, [r7, #28]
 800c534:	e015      	b.n	800c562 <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c536:	683b      	ldr	r3, [r7, #0]
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	697a      	ldr	r2, [r7, #20]
 800c53c:	429a      	cmp	r2, r3
 800c53e:	d20b      	bcs.n	800c558 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c540:	683b      	ldr	r3, [r7, #0]
 800c542:	681a      	ldr	r2, [r3, #0]
 800c544:	697b      	ldr	r3, [r7, #20]
 800c546:	1ad2      	subs	r2, r2, r3
 800c548:	683b      	ldr	r3, [r7, #0]
 800c54a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c54c:	6878      	ldr	r0, [r7, #4]
 800c54e:	f7ff ff97 	bl	800c480 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c552:	2300      	movs	r3, #0
 800c554:	61fb      	str	r3, [r7, #28]
 800c556:	e004      	b.n	800c562 <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 800c558:	683b      	ldr	r3, [r7, #0]
 800c55a:	2200      	movs	r2, #0
 800c55c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c55e:	2301      	movs	r3, #1
 800c560:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c562:	f000 ff67 	bl	800d434 <vPortExitCritical>

	return xReturn;
 800c566:	69fb      	ldr	r3, [r7, #28]
}
 800c568:	4618      	mov	r0, r3
 800c56a:	3720      	adds	r7, #32
 800c56c:	46bd      	mov	sp, r7
 800c56e:	bd80      	pop	{r7, pc}
 800c570:	20001760 	.word	0x20001760
 800c574:	20001774 	.word	0x20001774

0800c578 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c578:	b480      	push	{r7}
 800c57a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c57c:	4b03      	ldr	r3, [pc, #12]	; (800c58c <vTaskMissedYield+0x14>)
 800c57e:	2201      	movs	r2, #1
 800c580:	601a      	str	r2, [r3, #0]
}
 800c582:	bf00      	nop
 800c584:	46bd      	mov	sp, r7
 800c586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c58a:	4770      	bx	lr
 800c58c:	20001770 	.word	0x20001770

0800c590 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c590:	b580      	push	{r7, lr}
 800c592:	b082      	sub	sp, #8
 800c594:	af00      	add	r7, sp, #0
 800c596:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c598:	f000 f854 	bl	800c644 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c59c:	4b07      	ldr	r3, [pc, #28]	; (800c5bc <prvIdleTask+0x2c>)
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	2b01      	cmp	r3, #1
 800c5a2:	d907      	bls.n	800c5b4 <prvIdleTask+0x24>
			{
				taskYIELD();
 800c5a4:	4b06      	ldr	r3, [pc, #24]	; (800c5c0 <prvIdleTask+0x30>)
 800c5a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c5aa:	601a      	str	r2, [r3, #0]
 800c5ac:	f3bf 8f4f 	dsb	sy
 800c5b0:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800c5b4:	f7f4 f81e 	bl	80005f4 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800c5b8:	e7ee      	b.n	800c598 <prvIdleTask+0x8>
 800c5ba:	bf00      	nop
 800c5bc:	2000128c 	.word	0x2000128c
 800c5c0:	e000ed04 	.word	0xe000ed04

0800c5c4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c5c4:	b580      	push	{r7, lr}
 800c5c6:	b082      	sub	sp, #8
 800c5c8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	607b      	str	r3, [r7, #4]
 800c5ce:	e00c      	b.n	800c5ea <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c5d0:	687a      	ldr	r2, [r7, #4]
 800c5d2:	4613      	mov	r3, r2
 800c5d4:	009b      	lsls	r3, r3, #2
 800c5d6:	4413      	add	r3, r2
 800c5d8:	009b      	lsls	r3, r3, #2
 800c5da:	4a12      	ldr	r2, [pc, #72]	; (800c624 <prvInitialiseTaskLists+0x60>)
 800c5dc:	4413      	add	r3, r2
 800c5de:	4618      	mov	r0, r3
 800c5e0:	f7fe fadc 	bl	800ab9c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	3301      	adds	r3, #1
 800c5e8:	607b      	str	r3, [r7, #4]
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	2b37      	cmp	r3, #55	; 0x37
 800c5ee:	d9ef      	bls.n	800c5d0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c5f0:	480d      	ldr	r0, [pc, #52]	; (800c628 <prvInitialiseTaskLists+0x64>)
 800c5f2:	f7fe fad3 	bl	800ab9c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c5f6:	480d      	ldr	r0, [pc, #52]	; (800c62c <prvInitialiseTaskLists+0x68>)
 800c5f8:	f7fe fad0 	bl	800ab9c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c5fc:	480c      	ldr	r0, [pc, #48]	; (800c630 <prvInitialiseTaskLists+0x6c>)
 800c5fe:	f7fe facd 	bl	800ab9c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c602:	480c      	ldr	r0, [pc, #48]	; (800c634 <prvInitialiseTaskLists+0x70>)
 800c604:	f7fe faca 	bl	800ab9c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c608:	480b      	ldr	r0, [pc, #44]	; (800c638 <prvInitialiseTaskLists+0x74>)
 800c60a:	f7fe fac7 	bl	800ab9c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c60e:	4b0b      	ldr	r3, [pc, #44]	; (800c63c <prvInitialiseTaskLists+0x78>)
 800c610:	4a05      	ldr	r2, [pc, #20]	; (800c628 <prvInitialiseTaskLists+0x64>)
 800c612:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c614:	4b0a      	ldr	r3, [pc, #40]	; (800c640 <prvInitialiseTaskLists+0x7c>)
 800c616:	4a05      	ldr	r2, [pc, #20]	; (800c62c <prvInitialiseTaskLists+0x68>)
 800c618:	601a      	str	r2, [r3, #0]
}
 800c61a:	bf00      	nop
 800c61c:	3708      	adds	r7, #8
 800c61e:	46bd      	mov	sp, r7
 800c620:	bd80      	pop	{r7, pc}
 800c622:	bf00      	nop
 800c624:	2000128c 	.word	0x2000128c
 800c628:	200016ec 	.word	0x200016ec
 800c62c:	20001700 	.word	0x20001700
 800c630:	2000171c 	.word	0x2000171c
 800c634:	20001730 	.word	0x20001730
 800c638:	20001748 	.word	0x20001748
 800c63c:	20001714 	.word	0x20001714
 800c640:	20001718 	.word	0x20001718

0800c644 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c644:	b580      	push	{r7, lr}
 800c646:	b082      	sub	sp, #8
 800c648:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c64a:	e019      	b.n	800c680 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c64c:	f000 febe 	bl	800d3cc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c650:	4b10      	ldr	r3, [pc, #64]	; (800c694 <prvCheckTasksWaitingTermination+0x50>)
 800c652:	68db      	ldr	r3, [r3, #12]
 800c654:	68db      	ldr	r3, [r3, #12]
 800c656:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	3304      	adds	r3, #4
 800c65c:	4618      	mov	r0, r3
 800c65e:	f7fe fb27 	bl	800acb0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c662:	4b0d      	ldr	r3, [pc, #52]	; (800c698 <prvCheckTasksWaitingTermination+0x54>)
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	3b01      	subs	r3, #1
 800c668:	4a0b      	ldr	r2, [pc, #44]	; (800c698 <prvCheckTasksWaitingTermination+0x54>)
 800c66a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c66c:	4b0b      	ldr	r3, [pc, #44]	; (800c69c <prvCheckTasksWaitingTermination+0x58>)
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	3b01      	subs	r3, #1
 800c672:	4a0a      	ldr	r2, [pc, #40]	; (800c69c <prvCheckTasksWaitingTermination+0x58>)
 800c674:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c676:	f000 fedd 	bl	800d434 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c67a:	6878      	ldr	r0, [r7, #4]
 800c67c:	f000 f848 	bl	800c710 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c680:	4b06      	ldr	r3, [pc, #24]	; (800c69c <prvCheckTasksWaitingTermination+0x58>)
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	2b00      	cmp	r3, #0
 800c686:	d1e1      	bne.n	800c64c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c688:	bf00      	nop
 800c68a:	bf00      	nop
 800c68c:	3708      	adds	r7, #8
 800c68e:	46bd      	mov	sp, r7
 800c690:	bd80      	pop	{r7, pc}
 800c692:	bf00      	nop
 800c694:	20001730 	.word	0x20001730
 800c698:	2000175c 	.word	0x2000175c
 800c69c:	20001744 	.word	0x20001744

0800c6a0 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 800c6a0:	b480      	push	{r7}
 800c6a2:	b085      	sub	sp, #20
 800c6a4:	af00      	add	r7, sp, #0
 800c6a6:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 800c6a8:	2300      	movs	r3, #0
 800c6aa:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800c6ac:	e005      	b.n	800c6ba <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	3301      	adds	r3, #1
 800c6b2:	607b      	str	r3, [r7, #4]
			ulCount++;
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	3301      	adds	r3, #1
 800c6b8:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	781b      	ldrb	r3, [r3, #0]
 800c6be:	2ba5      	cmp	r3, #165	; 0xa5
 800c6c0:	d0f5      	beq.n	800c6ae <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	089b      	lsrs	r3, r3, #2
 800c6c6:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	b29b      	uxth	r3, r3
	}
 800c6cc:	4618      	mov	r0, r3
 800c6ce:	3714      	adds	r7, #20
 800c6d0:	46bd      	mov	sp, r7
 800c6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6d6:	4770      	bx	lr

0800c6d8 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 800c6d8:	b580      	push	{r7, lr}
 800c6da:	b086      	sub	sp, #24
 800c6dc:	af00      	add	r7, sp, #0
 800c6de:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d102      	bne.n	800c6ec <uxTaskGetStackHighWaterMark+0x14>
 800c6e6:	4b09      	ldr	r3, [pc, #36]	; (800c70c <uxTaskGetStackHighWaterMark+0x34>)
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	e000      	b.n	800c6ee <uxTaskGetStackHighWaterMark+0x16>
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 800c6f0:	697b      	ldr	r3, [r7, #20]
 800c6f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6f4:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 800c6f6:	6938      	ldr	r0, [r7, #16]
 800c6f8:	f7ff ffd2 	bl	800c6a0 <prvTaskCheckFreeStackSpace>
 800c6fc:	4603      	mov	r3, r0
 800c6fe:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 800c700:	68fb      	ldr	r3, [r7, #12]
	}
 800c702:	4618      	mov	r0, r3
 800c704:	3718      	adds	r7, #24
 800c706:	46bd      	mov	sp, r7
 800c708:	bd80      	pop	{r7, pc}
 800c70a:	bf00      	nop
 800c70c:	20001288 	.word	0x20001288

0800c710 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c710:	b580      	push	{r7, lr}
 800c712:	b084      	sub	sp, #16
 800c714:	af00      	add	r7, sp, #0
 800c716:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d108      	bne.n	800c734 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c726:	4618      	mov	r0, r3
 800c728:	f001 f84c 	bl	800d7c4 <vPortFree>
				vPortFree( pxTCB );
 800c72c:	6878      	ldr	r0, [r7, #4]
 800c72e:	f001 f849 	bl	800d7c4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c732:	e01a      	b.n	800c76a <prvDeleteTCB+0x5a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c73a:	2b01      	cmp	r3, #1
 800c73c:	d103      	bne.n	800c746 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800c73e:	6878      	ldr	r0, [r7, #4]
 800c740:	f001 f840 	bl	800d7c4 <vPortFree>
	}
 800c744:	e011      	b.n	800c76a <prvDeleteTCB+0x5a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c74c:	2b02      	cmp	r3, #2
 800c74e:	d00c      	beq.n	800c76a <prvDeleteTCB+0x5a>
	__asm volatile
 800c750:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c754:	b672      	cpsid	i
 800c756:	f383 8811 	msr	BASEPRI, r3
 800c75a:	f3bf 8f6f 	isb	sy
 800c75e:	f3bf 8f4f 	dsb	sy
 800c762:	b662      	cpsie	i
 800c764:	60fb      	str	r3, [r7, #12]
}
 800c766:	bf00      	nop
 800c768:	e7fe      	b.n	800c768 <prvDeleteTCB+0x58>
	}
 800c76a:	bf00      	nop
 800c76c:	3710      	adds	r7, #16
 800c76e:	46bd      	mov	sp, r7
 800c770:	bd80      	pop	{r7, pc}
	...

0800c774 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c774:	b480      	push	{r7}
 800c776:	b083      	sub	sp, #12
 800c778:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c77a:	4b0c      	ldr	r3, [pc, #48]	; (800c7ac <prvResetNextTaskUnblockTime+0x38>)
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	2b00      	cmp	r3, #0
 800c782:	d104      	bne.n	800c78e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c784:	4b0a      	ldr	r3, [pc, #40]	; (800c7b0 <prvResetNextTaskUnblockTime+0x3c>)
 800c786:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c78a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c78c:	e008      	b.n	800c7a0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c78e:	4b07      	ldr	r3, [pc, #28]	; (800c7ac <prvResetNextTaskUnblockTime+0x38>)
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	68db      	ldr	r3, [r3, #12]
 800c794:	68db      	ldr	r3, [r3, #12]
 800c796:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	685b      	ldr	r3, [r3, #4]
 800c79c:	4a04      	ldr	r2, [pc, #16]	; (800c7b0 <prvResetNextTaskUnblockTime+0x3c>)
 800c79e:	6013      	str	r3, [r2, #0]
}
 800c7a0:	bf00      	nop
 800c7a2:	370c      	adds	r7, #12
 800c7a4:	46bd      	mov	sp, r7
 800c7a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7aa:	4770      	bx	lr
 800c7ac:	20001714 	.word	0x20001714
 800c7b0:	2000177c 	.word	0x2000177c

0800c7b4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c7b4:	b480      	push	{r7}
 800c7b6:	b083      	sub	sp, #12
 800c7b8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c7ba:	4b0b      	ldr	r3, [pc, #44]	; (800c7e8 <xTaskGetSchedulerState+0x34>)
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	d102      	bne.n	800c7c8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c7c2:	2301      	movs	r3, #1
 800c7c4:	607b      	str	r3, [r7, #4]
 800c7c6:	e008      	b.n	800c7da <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c7c8:	4b08      	ldr	r3, [pc, #32]	; (800c7ec <xTaskGetSchedulerState+0x38>)
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	2b00      	cmp	r3, #0
 800c7ce:	d102      	bne.n	800c7d6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c7d0:	2302      	movs	r3, #2
 800c7d2:	607b      	str	r3, [r7, #4]
 800c7d4:	e001      	b.n	800c7da <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c7d6:	2300      	movs	r3, #0
 800c7d8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c7da:	687b      	ldr	r3, [r7, #4]
	}
 800c7dc:	4618      	mov	r0, r3
 800c7de:	370c      	adds	r7, #12
 800c7e0:	46bd      	mov	sp, r7
 800c7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7e6:	4770      	bx	lr
 800c7e8:	20001768 	.word	0x20001768
 800c7ec:	20001784 	.word	0x20001784

0800c7f0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c7f0:	b580      	push	{r7, lr}
 800c7f2:	b086      	sub	sp, #24
 800c7f4:	af00      	add	r7, sp, #0
 800c7f6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c7fc:	2300      	movs	r3, #0
 800c7fe:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	2b00      	cmp	r3, #0
 800c804:	d05a      	beq.n	800c8bc <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c806:	4b30      	ldr	r3, [pc, #192]	; (800c8c8 <xTaskPriorityDisinherit+0xd8>)
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	693a      	ldr	r2, [r7, #16]
 800c80c:	429a      	cmp	r2, r3
 800c80e:	d00c      	beq.n	800c82a <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 800c810:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c814:	b672      	cpsid	i
 800c816:	f383 8811 	msr	BASEPRI, r3
 800c81a:	f3bf 8f6f 	isb	sy
 800c81e:	f3bf 8f4f 	dsb	sy
 800c822:	b662      	cpsie	i
 800c824:	60fb      	str	r3, [r7, #12]
}
 800c826:	bf00      	nop
 800c828:	e7fe      	b.n	800c828 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800c82a:	693b      	ldr	r3, [r7, #16]
 800c82c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d10c      	bne.n	800c84c <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800c832:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c836:	b672      	cpsid	i
 800c838:	f383 8811 	msr	BASEPRI, r3
 800c83c:	f3bf 8f6f 	isb	sy
 800c840:	f3bf 8f4f 	dsb	sy
 800c844:	b662      	cpsie	i
 800c846:	60bb      	str	r3, [r7, #8]
}
 800c848:	bf00      	nop
 800c84a:	e7fe      	b.n	800c84a <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 800c84c:	693b      	ldr	r3, [r7, #16]
 800c84e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c850:	1e5a      	subs	r2, r3, #1
 800c852:	693b      	ldr	r3, [r7, #16]
 800c854:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c856:	693b      	ldr	r3, [r7, #16]
 800c858:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c85a:	693b      	ldr	r3, [r7, #16]
 800c85c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c85e:	429a      	cmp	r2, r3
 800c860:	d02c      	beq.n	800c8bc <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c862:	693b      	ldr	r3, [r7, #16]
 800c864:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c866:	2b00      	cmp	r3, #0
 800c868:	d128      	bne.n	800c8bc <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c86a:	693b      	ldr	r3, [r7, #16]
 800c86c:	3304      	adds	r3, #4
 800c86e:	4618      	mov	r0, r3
 800c870:	f7fe fa1e 	bl	800acb0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c874:	693b      	ldr	r3, [r7, #16]
 800c876:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c878:	693b      	ldr	r3, [r7, #16]
 800c87a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c87c:	693b      	ldr	r3, [r7, #16]
 800c87e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c880:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c884:	693b      	ldr	r3, [r7, #16]
 800c886:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c888:	693b      	ldr	r3, [r7, #16]
 800c88a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c88c:	4b0f      	ldr	r3, [pc, #60]	; (800c8cc <xTaskPriorityDisinherit+0xdc>)
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	429a      	cmp	r2, r3
 800c892:	d903      	bls.n	800c89c <xTaskPriorityDisinherit+0xac>
 800c894:	693b      	ldr	r3, [r7, #16]
 800c896:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c898:	4a0c      	ldr	r2, [pc, #48]	; (800c8cc <xTaskPriorityDisinherit+0xdc>)
 800c89a:	6013      	str	r3, [r2, #0]
 800c89c:	693b      	ldr	r3, [r7, #16]
 800c89e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c8a0:	4613      	mov	r3, r2
 800c8a2:	009b      	lsls	r3, r3, #2
 800c8a4:	4413      	add	r3, r2
 800c8a6:	009b      	lsls	r3, r3, #2
 800c8a8:	4a09      	ldr	r2, [pc, #36]	; (800c8d0 <xTaskPriorityDisinherit+0xe0>)
 800c8aa:	441a      	add	r2, r3
 800c8ac:	693b      	ldr	r3, [r7, #16]
 800c8ae:	3304      	adds	r3, #4
 800c8b0:	4619      	mov	r1, r3
 800c8b2:	4610      	mov	r0, r2
 800c8b4:	f7fe f99f 	bl	800abf6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c8b8:	2301      	movs	r3, #1
 800c8ba:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c8bc:	697b      	ldr	r3, [r7, #20]
	}
 800c8be:	4618      	mov	r0, r3
 800c8c0:	3718      	adds	r7, #24
 800c8c2:	46bd      	mov	sp, r7
 800c8c4:	bd80      	pop	{r7, pc}
 800c8c6:	bf00      	nop
 800c8c8:	20001288 	.word	0x20001288
 800c8cc:	20001764 	.word	0x20001764
 800c8d0:	2000128c 	.word	0x2000128c

0800c8d4 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c8d4:	b580      	push	{r7, lr}
 800c8d6:	b084      	sub	sp, #16
 800c8d8:	af00      	add	r7, sp, #0
 800c8da:	6078      	str	r0, [r7, #4]
 800c8dc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c8de:	4b21      	ldr	r3, [pc, #132]	; (800c964 <prvAddCurrentTaskToDelayedList+0x90>)
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c8e4:	4b20      	ldr	r3, [pc, #128]	; (800c968 <prvAddCurrentTaskToDelayedList+0x94>)
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	3304      	adds	r3, #4
 800c8ea:	4618      	mov	r0, r3
 800c8ec:	f7fe f9e0 	bl	800acb0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c8f6:	d10a      	bne.n	800c90e <prvAddCurrentTaskToDelayedList+0x3a>
 800c8f8:	683b      	ldr	r3, [r7, #0]
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d007      	beq.n	800c90e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c8fe:	4b1a      	ldr	r3, [pc, #104]	; (800c968 <prvAddCurrentTaskToDelayedList+0x94>)
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	3304      	adds	r3, #4
 800c904:	4619      	mov	r1, r3
 800c906:	4819      	ldr	r0, [pc, #100]	; (800c96c <prvAddCurrentTaskToDelayedList+0x98>)
 800c908:	f7fe f975 	bl	800abf6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c90c:	e026      	b.n	800c95c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c90e:	68fa      	ldr	r2, [r7, #12]
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	4413      	add	r3, r2
 800c914:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c916:	4b14      	ldr	r3, [pc, #80]	; (800c968 <prvAddCurrentTaskToDelayedList+0x94>)
 800c918:	681b      	ldr	r3, [r3, #0]
 800c91a:	68ba      	ldr	r2, [r7, #8]
 800c91c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c91e:	68ba      	ldr	r2, [r7, #8]
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	429a      	cmp	r2, r3
 800c924:	d209      	bcs.n	800c93a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c926:	4b12      	ldr	r3, [pc, #72]	; (800c970 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c928:	681a      	ldr	r2, [r3, #0]
 800c92a:	4b0f      	ldr	r3, [pc, #60]	; (800c968 <prvAddCurrentTaskToDelayedList+0x94>)
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	3304      	adds	r3, #4
 800c930:	4619      	mov	r1, r3
 800c932:	4610      	mov	r0, r2
 800c934:	f7fe f983 	bl	800ac3e <vListInsert>
}
 800c938:	e010      	b.n	800c95c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c93a:	4b0e      	ldr	r3, [pc, #56]	; (800c974 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c93c:	681a      	ldr	r2, [r3, #0]
 800c93e:	4b0a      	ldr	r3, [pc, #40]	; (800c968 <prvAddCurrentTaskToDelayedList+0x94>)
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	3304      	adds	r3, #4
 800c944:	4619      	mov	r1, r3
 800c946:	4610      	mov	r0, r2
 800c948:	f7fe f979 	bl	800ac3e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c94c:	4b0a      	ldr	r3, [pc, #40]	; (800c978 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	68ba      	ldr	r2, [r7, #8]
 800c952:	429a      	cmp	r2, r3
 800c954:	d202      	bcs.n	800c95c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c956:	4a08      	ldr	r2, [pc, #32]	; (800c978 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c958:	68bb      	ldr	r3, [r7, #8]
 800c95a:	6013      	str	r3, [r2, #0]
}
 800c95c:	bf00      	nop
 800c95e:	3710      	adds	r7, #16
 800c960:	46bd      	mov	sp, r7
 800c962:	bd80      	pop	{r7, pc}
 800c964:	20001760 	.word	0x20001760
 800c968:	20001288 	.word	0x20001288
 800c96c:	20001748 	.word	0x20001748
 800c970:	20001718 	.word	0x20001718
 800c974:	20001714 	.word	0x20001714
 800c978:	2000177c 	.word	0x2000177c

0800c97c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c97c:	b580      	push	{r7, lr}
 800c97e:	b08a      	sub	sp, #40	; 0x28
 800c980:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c982:	2300      	movs	r3, #0
 800c984:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c986:	f000 fbb5 	bl	800d0f4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c98a:	4b1d      	ldr	r3, [pc, #116]	; (800ca00 <xTimerCreateTimerTask+0x84>)
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	2b00      	cmp	r3, #0
 800c990:	d021      	beq.n	800c9d6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c992:	2300      	movs	r3, #0
 800c994:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c996:	2300      	movs	r3, #0
 800c998:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c99a:	1d3a      	adds	r2, r7, #4
 800c99c:	f107 0108 	add.w	r1, r7, #8
 800c9a0:	f107 030c 	add.w	r3, r7, #12
 800c9a4:	4618      	mov	r0, r3
 800c9a6:	f7fe f8df 	bl	800ab68 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c9aa:	6879      	ldr	r1, [r7, #4]
 800c9ac:	68bb      	ldr	r3, [r7, #8]
 800c9ae:	68fa      	ldr	r2, [r7, #12]
 800c9b0:	9202      	str	r2, [sp, #8]
 800c9b2:	9301      	str	r3, [sp, #4]
 800c9b4:	2302      	movs	r3, #2
 800c9b6:	9300      	str	r3, [sp, #0]
 800c9b8:	2300      	movs	r3, #0
 800c9ba:	460a      	mov	r2, r1
 800c9bc:	4911      	ldr	r1, [pc, #68]	; (800ca04 <xTimerCreateTimerTask+0x88>)
 800c9be:	4812      	ldr	r0, [pc, #72]	; (800ca08 <xTimerCreateTimerTask+0x8c>)
 800c9c0:	f7fe ff72 	bl	800b8a8 <xTaskCreateStatic>
 800c9c4:	4603      	mov	r3, r0
 800c9c6:	4a11      	ldr	r2, [pc, #68]	; (800ca0c <xTimerCreateTimerTask+0x90>)
 800c9c8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c9ca:	4b10      	ldr	r3, [pc, #64]	; (800ca0c <xTimerCreateTimerTask+0x90>)
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d001      	beq.n	800c9d6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c9d2:	2301      	movs	r3, #1
 800c9d4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c9d6:	697b      	ldr	r3, [r7, #20]
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d10c      	bne.n	800c9f6 <xTimerCreateTimerTask+0x7a>
	__asm volatile
 800c9dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9e0:	b672      	cpsid	i
 800c9e2:	f383 8811 	msr	BASEPRI, r3
 800c9e6:	f3bf 8f6f 	isb	sy
 800c9ea:	f3bf 8f4f 	dsb	sy
 800c9ee:	b662      	cpsie	i
 800c9f0:	613b      	str	r3, [r7, #16]
}
 800c9f2:	bf00      	nop
 800c9f4:	e7fe      	b.n	800c9f4 <xTimerCreateTimerTask+0x78>
	return xReturn;
 800c9f6:	697b      	ldr	r3, [r7, #20]
}
 800c9f8:	4618      	mov	r0, r3
 800c9fa:	3718      	adds	r7, #24
 800c9fc:	46bd      	mov	sp, r7
 800c9fe:	bd80      	pop	{r7, pc}
 800ca00:	200017b8 	.word	0x200017b8
 800ca04:	0800e404 	.word	0x0800e404
 800ca08:	0800cc8d 	.word	0x0800cc8d
 800ca0c:	200017bc 	.word	0x200017bc

0800ca10 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800ca10:	b580      	push	{r7, lr}
 800ca12:	b088      	sub	sp, #32
 800ca14:	af02      	add	r7, sp, #8
 800ca16:	60f8      	str	r0, [r7, #12]
 800ca18:	60b9      	str	r1, [r7, #8]
 800ca1a:	607a      	str	r2, [r7, #4]
 800ca1c:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800ca1e:	202c      	movs	r0, #44	; 0x2c
 800ca20:	f000 fe00 	bl	800d624 <pvPortMalloc>
 800ca24:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800ca26:	697b      	ldr	r3, [r7, #20]
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d00d      	beq.n	800ca48 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The autoreload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800ca2c:	697b      	ldr	r3, [r7, #20]
 800ca2e:	2200      	movs	r2, #0
 800ca30:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800ca34:	697b      	ldr	r3, [r7, #20]
 800ca36:	9301      	str	r3, [sp, #4]
 800ca38:	6a3b      	ldr	r3, [r7, #32]
 800ca3a:	9300      	str	r3, [sp, #0]
 800ca3c:	683b      	ldr	r3, [r7, #0]
 800ca3e:	687a      	ldr	r2, [r7, #4]
 800ca40:	68b9      	ldr	r1, [r7, #8]
 800ca42:	68f8      	ldr	r0, [r7, #12]
 800ca44:	f000 f847 	bl	800cad6 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800ca48:	697b      	ldr	r3, [r7, #20]
	}
 800ca4a:	4618      	mov	r0, r3
 800ca4c:	3718      	adds	r7, #24
 800ca4e:	46bd      	mov	sp, r7
 800ca50:	bd80      	pop	{r7, pc}

0800ca52 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800ca52:	b580      	push	{r7, lr}
 800ca54:	b08a      	sub	sp, #40	; 0x28
 800ca56:	af02      	add	r7, sp, #8
 800ca58:	60f8      	str	r0, [r7, #12]
 800ca5a:	60b9      	str	r1, [r7, #8]
 800ca5c:	607a      	str	r2, [r7, #4]
 800ca5e:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800ca60:	232c      	movs	r3, #44	; 0x2c
 800ca62:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800ca64:	693b      	ldr	r3, [r7, #16]
 800ca66:	2b2c      	cmp	r3, #44	; 0x2c
 800ca68:	d00c      	beq.n	800ca84 <xTimerCreateStatic+0x32>
	__asm volatile
 800ca6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca6e:	b672      	cpsid	i
 800ca70:	f383 8811 	msr	BASEPRI, r3
 800ca74:	f3bf 8f6f 	isb	sy
 800ca78:	f3bf 8f4f 	dsb	sy
 800ca7c:	b662      	cpsie	i
 800ca7e:	61bb      	str	r3, [r7, #24]
}
 800ca80:	bf00      	nop
 800ca82:	e7fe      	b.n	800ca82 <xTimerCreateStatic+0x30>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ca84:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800ca86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	d10c      	bne.n	800caa6 <xTimerCreateStatic+0x54>
	__asm volatile
 800ca8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca90:	b672      	cpsid	i
 800ca92:	f383 8811 	msr	BASEPRI, r3
 800ca96:	f3bf 8f6f 	isb	sy
 800ca9a:	f3bf 8f4f 	dsb	sy
 800ca9e:	b662      	cpsie	i
 800caa0:	617b      	str	r3, [r7, #20]
}
 800caa2:	bf00      	nop
 800caa4:	e7fe      	b.n	800caa4 <xTimerCreateStatic+0x52>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800caa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800caa8:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800caaa:	69fb      	ldr	r3, [r7, #28]
 800caac:	2b00      	cmp	r3, #0
 800caae:	d00d      	beq.n	800cacc <xTimerCreateStatic+0x7a>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			autoreload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800cab0:	69fb      	ldr	r3, [r7, #28]
 800cab2:	2202      	movs	r2, #2
 800cab4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800cab8:	69fb      	ldr	r3, [r7, #28]
 800caba:	9301      	str	r3, [sp, #4]
 800cabc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cabe:	9300      	str	r3, [sp, #0]
 800cac0:	683b      	ldr	r3, [r7, #0]
 800cac2:	687a      	ldr	r2, [r7, #4]
 800cac4:	68b9      	ldr	r1, [r7, #8]
 800cac6:	68f8      	ldr	r0, [r7, #12]
 800cac8:	f000 f805 	bl	800cad6 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800cacc:	69fb      	ldr	r3, [r7, #28]
	}
 800cace:	4618      	mov	r0, r3
 800cad0:	3720      	adds	r7, #32
 800cad2:	46bd      	mov	sp, r7
 800cad4:	bd80      	pop	{r7, pc}

0800cad6 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800cad6:	b580      	push	{r7, lr}
 800cad8:	b086      	sub	sp, #24
 800cada:	af00      	add	r7, sp, #0
 800cadc:	60f8      	str	r0, [r7, #12]
 800cade:	60b9      	str	r1, [r7, #8]
 800cae0:	607a      	str	r2, [r7, #4]
 800cae2:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800cae4:	68bb      	ldr	r3, [r7, #8]
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d10c      	bne.n	800cb04 <prvInitialiseNewTimer+0x2e>
	__asm volatile
 800caea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800caee:	b672      	cpsid	i
 800caf0:	f383 8811 	msr	BASEPRI, r3
 800caf4:	f3bf 8f6f 	isb	sy
 800caf8:	f3bf 8f4f 	dsb	sy
 800cafc:	b662      	cpsie	i
 800cafe:	617b      	str	r3, [r7, #20]
}
 800cb00:	bf00      	nop
 800cb02:	e7fe      	b.n	800cb02 <prvInitialiseNewTimer+0x2c>

	if( pxNewTimer != NULL )
 800cb04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d01e      	beq.n	800cb48 <prvInitialiseNewTimer+0x72>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800cb0a:	f000 faf3 	bl	800d0f4 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800cb0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb10:	68fa      	ldr	r2, [r7, #12]
 800cb12:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800cb14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb16:	68ba      	ldr	r2, [r7, #8]
 800cb18:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800cb1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb1c:	683a      	ldr	r2, [r7, #0]
 800cb1e:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800cb20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb22:	6a3a      	ldr	r2, [r7, #32]
 800cb24:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800cb26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb28:	3304      	adds	r3, #4
 800cb2a:	4618      	mov	r0, r3
 800cb2c:	f7fe f856 	bl	800abdc <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d008      	beq.n	800cb48 <prvInitialiseNewTimer+0x72>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800cb36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb38:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cb3c:	f043 0304 	orr.w	r3, r3, #4
 800cb40:	b2da      	uxtb	r2, r3
 800cb42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb44:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800cb48:	bf00      	nop
 800cb4a:	3718      	adds	r7, #24
 800cb4c:	46bd      	mov	sp, r7
 800cb4e:	bd80      	pop	{r7, pc}

0800cb50 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800cb50:	b580      	push	{r7, lr}
 800cb52:	b08a      	sub	sp, #40	; 0x28
 800cb54:	af00      	add	r7, sp, #0
 800cb56:	60f8      	str	r0, [r7, #12]
 800cb58:	60b9      	str	r1, [r7, #8]
 800cb5a:	607a      	str	r2, [r7, #4]
 800cb5c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800cb5e:	2300      	movs	r3, #0
 800cb60:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d10c      	bne.n	800cb82 <xTimerGenericCommand+0x32>
	__asm volatile
 800cb68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb6c:	b672      	cpsid	i
 800cb6e:	f383 8811 	msr	BASEPRI, r3
 800cb72:	f3bf 8f6f 	isb	sy
 800cb76:	f3bf 8f4f 	dsb	sy
 800cb7a:	b662      	cpsie	i
 800cb7c:	623b      	str	r3, [r7, #32]
}
 800cb7e:	bf00      	nop
 800cb80:	e7fe      	b.n	800cb80 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800cb82:	4b1a      	ldr	r3, [pc, #104]	; (800cbec <xTimerGenericCommand+0x9c>)
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d02a      	beq.n	800cbe0 <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800cb8a:	68bb      	ldr	r3, [r7, #8]
 800cb8c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800cb96:	68bb      	ldr	r3, [r7, #8]
 800cb98:	2b05      	cmp	r3, #5
 800cb9a:	dc18      	bgt.n	800cbce <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800cb9c:	f7ff fe0a 	bl	800c7b4 <xTaskGetSchedulerState>
 800cba0:	4603      	mov	r3, r0
 800cba2:	2b02      	cmp	r3, #2
 800cba4:	d109      	bne.n	800cbba <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800cba6:	4b11      	ldr	r3, [pc, #68]	; (800cbec <xTimerGenericCommand+0x9c>)
 800cba8:	6818      	ldr	r0, [r3, #0]
 800cbaa:	f107 0110 	add.w	r1, r7, #16
 800cbae:	2300      	movs	r3, #0
 800cbb0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cbb2:	f7fe f9f9 	bl	800afa8 <xQueueGenericSend>
 800cbb6:	6278      	str	r0, [r7, #36]	; 0x24
 800cbb8:	e012      	b.n	800cbe0 <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800cbba:	4b0c      	ldr	r3, [pc, #48]	; (800cbec <xTimerGenericCommand+0x9c>)
 800cbbc:	6818      	ldr	r0, [r3, #0]
 800cbbe:	f107 0110 	add.w	r1, r7, #16
 800cbc2:	2300      	movs	r3, #0
 800cbc4:	2200      	movs	r2, #0
 800cbc6:	f7fe f9ef 	bl	800afa8 <xQueueGenericSend>
 800cbca:	6278      	str	r0, [r7, #36]	; 0x24
 800cbcc:	e008      	b.n	800cbe0 <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800cbce:	4b07      	ldr	r3, [pc, #28]	; (800cbec <xTimerGenericCommand+0x9c>)
 800cbd0:	6818      	ldr	r0, [r3, #0]
 800cbd2:	f107 0110 	add.w	r1, r7, #16
 800cbd6:	2300      	movs	r3, #0
 800cbd8:	683a      	ldr	r2, [r7, #0]
 800cbda:	f7fe faeb 	bl	800b1b4 <xQueueGenericSendFromISR>
 800cbde:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800cbe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800cbe2:	4618      	mov	r0, r3
 800cbe4:	3728      	adds	r7, #40	; 0x28
 800cbe6:	46bd      	mov	sp, r7
 800cbe8:	bd80      	pop	{r7, pc}
 800cbea:	bf00      	nop
 800cbec:	200017b8 	.word	0x200017b8

0800cbf0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800cbf0:	b580      	push	{r7, lr}
 800cbf2:	b088      	sub	sp, #32
 800cbf4:	af02      	add	r7, sp, #8
 800cbf6:	6078      	str	r0, [r7, #4]
 800cbf8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cbfa:	4b23      	ldr	r3, [pc, #140]	; (800cc88 <prvProcessExpiredTimer+0x98>)
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	68db      	ldr	r3, [r3, #12]
 800cc00:	68db      	ldr	r3, [r3, #12]
 800cc02:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cc04:	697b      	ldr	r3, [r7, #20]
 800cc06:	3304      	adds	r3, #4
 800cc08:	4618      	mov	r0, r3
 800cc0a:	f7fe f851 	bl	800acb0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cc0e:	697b      	ldr	r3, [r7, #20]
 800cc10:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cc14:	f003 0304 	and.w	r3, r3, #4
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	d024      	beq.n	800cc66 <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800cc1c:	697b      	ldr	r3, [r7, #20]
 800cc1e:	699a      	ldr	r2, [r3, #24]
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	18d1      	adds	r1, r2, r3
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	683a      	ldr	r2, [r7, #0]
 800cc28:	6978      	ldr	r0, [r7, #20]
 800cc2a:	f000 f8d3 	bl	800cdd4 <prvInsertTimerInActiveList>
 800cc2e:	4603      	mov	r3, r0
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d021      	beq.n	800cc78 <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cc34:	2300      	movs	r3, #0
 800cc36:	9300      	str	r3, [sp, #0]
 800cc38:	2300      	movs	r3, #0
 800cc3a:	687a      	ldr	r2, [r7, #4]
 800cc3c:	2100      	movs	r1, #0
 800cc3e:	6978      	ldr	r0, [r7, #20]
 800cc40:	f7ff ff86 	bl	800cb50 <xTimerGenericCommand>
 800cc44:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800cc46:	693b      	ldr	r3, [r7, #16]
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d115      	bne.n	800cc78 <prvProcessExpiredTimer+0x88>
	__asm volatile
 800cc4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc50:	b672      	cpsid	i
 800cc52:	f383 8811 	msr	BASEPRI, r3
 800cc56:	f3bf 8f6f 	isb	sy
 800cc5a:	f3bf 8f4f 	dsb	sy
 800cc5e:	b662      	cpsie	i
 800cc60:	60fb      	str	r3, [r7, #12]
}
 800cc62:	bf00      	nop
 800cc64:	e7fe      	b.n	800cc64 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cc66:	697b      	ldr	r3, [r7, #20]
 800cc68:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cc6c:	f023 0301 	bic.w	r3, r3, #1
 800cc70:	b2da      	uxtb	r2, r3
 800cc72:	697b      	ldr	r3, [r7, #20]
 800cc74:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cc78:	697b      	ldr	r3, [r7, #20]
 800cc7a:	6a1b      	ldr	r3, [r3, #32]
 800cc7c:	6978      	ldr	r0, [r7, #20]
 800cc7e:	4798      	blx	r3
}
 800cc80:	bf00      	nop
 800cc82:	3718      	adds	r7, #24
 800cc84:	46bd      	mov	sp, r7
 800cc86:	bd80      	pop	{r7, pc}
 800cc88:	200017b0 	.word	0x200017b0

0800cc8c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800cc8c:	b580      	push	{r7, lr}
 800cc8e:	b084      	sub	sp, #16
 800cc90:	af00      	add	r7, sp, #0
 800cc92:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cc94:	f107 0308 	add.w	r3, r7, #8
 800cc98:	4618      	mov	r0, r3
 800cc9a:	f000 f857 	bl	800cd4c <prvGetNextExpireTime>
 800cc9e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800cca0:	68bb      	ldr	r3, [r7, #8]
 800cca2:	4619      	mov	r1, r3
 800cca4:	68f8      	ldr	r0, [r7, #12]
 800cca6:	f000 f803 	bl	800ccb0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800ccaa:	f000 f8d5 	bl	800ce58 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ccae:	e7f1      	b.n	800cc94 <prvTimerTask+0x8>

0800ccb0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800ccb0:	b580      	push	{r7, lr}
 800ccb2:	b084      	sub	sp, #16
 800ccb4:	af00      	add	r7, sp, #0
 800ccb6:	6078      	str	r0, [r7, #4]
 800ccb8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800ccba:	f7ff f91d 	bl	800bef8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ccbe:	f107 0308 	add.w	r3, r7, #8
 800ccc2:	4618      	mov	r0, r3
 800ccc4:	f000 f866 	bl	800cd94 <prvSampleTimeNow>
 800ccc8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ccca:	68bb      	ldr	r3, [r7, #8]
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	d130      	bne.n	800cd32 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ccd0:	683b      	ldr	r3, [r7, #0]
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d10a      	bne.n	800ccec <prvProcessTimerOrBlockTask+0x3c>
 800ccd6:	687a      	ldr	r2, [r7, #4]
 800ccd8:	68fb      	ldr	r3, [r7, #12]
 800ccda:	429a      	cmp	r2, r3
 800ccdc:	d806      	bhi.n	800ccec <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ccde:	f7ff f919 	bl	800bf14 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800cce2:	68f9      	ldr	r1, [r7, #12]
 800cce4:	6878      	ldr	r0, [r7, #4]
 800cce6:	f7ff ff83 	bl	800cbf0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ccea:	e024      	b.n	800cd36 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ccec:	683b      	ldr	r3, [r7, #0]
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d008      	beq.n	800cd04 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ccf2:	4b13      	ldr	r3, [pc, #76]	; (800cd40 <prvProcessTimerOrBlockTask+0x90>)
 800ccf4:	681b      	ldr	r3, [r3, #0]
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	2b00      	cmp	r3, #0
 800ccfa:	d101      	bne.n	800cd00 <prvProcessTimerOrBlockTask+0x50>
 800ccfc:	2301      	movs	r3, #1
 800ccfe:	e000      	b.n	800cd02 <prvProcessTimerOrBlockTask+0x52>
 800cd00:	2300      	movs	r3, #0
 800cd02:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800cd04:	4b0f      	ldr	r3, [pc, #60]	; (800cd44 <prvProcessTimerOrBlockTask+0x94>)
 800cd06:	6818      	ldr	r0, [r3, #0]
 800cd08:	687a      	ldr	r2, [r7, #4]
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	1ad3      	subs	r3, r2, r3
 800cd0e:	683a      	ldr	r2, [r7, #0]
 800cd10:	4619      	mov	r1, r3
 800cd12:	f7fe fd95 	bl	800b840 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800cd16:	f7ff f8fd 	bl	800bf14 <xTaskResumeAll>
 800cd1a:	4603      	mov	r3, r0
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d10a      	bne.n	800cd36 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800cd20:	4b09      	ldr	r3, [pc, #36]	; (800cd48 <prvProcessTimerOrBlockTask+0x98>)
 800cd22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cd26:	601a      	str	r2, [r3, #0]
 800cd28:	f3bf 8f4f 	dsb	sy
 800cd2c:	f3bf 8f6f 	isb	sy
}
 800cd30:	e001      	b.n	800cd36 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800cd32:	f7ff f8ef 	bl	800bf14 <xTaskResumeAll>
}
 800cd36:	bf00      	nop
 800cd38:	3710      	adds	r7, #16
 800cd3a:	46bd      	mov	sp, r7
 800cd3c:	bd80      	pop	{r7, pc}
 800cd3e:	bf00      	nop
 800cd40:	200017b4 	.word	0x200017b4
 800cd44:	200017b8 	.word	0x200017b8
 800cd48:	e000ed04 	.word	0xe000ed04

0800cd4c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800cd4c:	b480      	push	{r7}
 800cd4e:	b085      	sub	sp, #20
 800cd50:	af00      	add	r7, sp, #0
 800cd52:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800cd54:	4b0e      	ldr	r3, [pc, #56]	; (800cd90 <prvGetNextExpireTime+0x44>)
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d101      	bne.n	800cd62 <prvGetNextExpireTime+0x16>
 800cd5e:	2201      	movs	r2, #1
 800cd60:	e000      	b.n	800cd64 <prvGetNextExpireTime+0x18>
 800cd62:	2200      	movs	r2, #0
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	d105      	bne.n	800cd7c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cd70:	4b07      	ldr	r3, [pc, #28]	; (800cd90 <prvGetNextExpireTime+0x44>)
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	68db      	ldr	r3, [r3, #12]
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	60fb      	str	r3, [r7, #12]
 800cd7a:	e001      	b.n	800cd80 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800cd7c:	2300      	movs	r3, #0
 800cd7e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800cd80:	68fb      	ldr	r3, [r7, #12]
}
 800cd82:	4618      	mov	r0, r3
 800cd84:	3714      	adds	r7, #20
 800cd86:	46bd      	mov	sp, r7
 800cd88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd8c:	4770      	bx	lr
 800cd8e:	bf00      	nop
 800cd90:	200017b0 	.word	0x200017b0

0800cd94 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800cd94:	b580      	push	{r7, lr}
 800cd96:	b084      	sub	sp, #16
 800cd98:	af00      	add	r7, sp, #0
 800cd9a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800cd9c:	f7ff f95a 	bl	800c054 <xTaskGetTickCount>
 800cda0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800cda2:	4b0b      	ldr	r3, [pc, #44]	; (800cdd0 <prvSampleTimeNow+0x3c>)
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	68fa      	ldr	r2, [r7, #12]
 800cda8:	429a      	cmp	r2, r3
 800cdaa:	d205      	bcs.n	800cdb8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800cdac:	f000 f93c 	bl	800d028 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	2201      	movs	r2, #1
 800cdb4:	601a      	str	r2, [r3, #0]
 800cdb6:	e002      	b.n	800cdbe <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	2200      	movs	r2, #0
 800cdbc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800cdbe:	4a04      	ldr	r2, [pc, #16]	; (800cdd0 <prvSampleTimeNow+0x3c>)
 800cdc0:	68fb      	ldr	r3, [r7, #12]
 800cdc2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800cdc4:	68fb      	ldr	r3, [r7, #12]
}
 800cdc6:	4618      	mov	r0, r3
 800cdc8:	3710      	adds	r7, #16
 800cdca:	46bd      	mov	sp, r7
 800cdcc:	bd80      	pop	{r7, pc}
 800cdce:	bf00      	nop
 800cdd0:	200017c0 	.word	0x200017c0

0800cdd4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800cdd4:	b580      	push	{r7, lr}
 800cdd6:	b086      	sub	sp, #24
 800cdd8:	af00      	add	r7, sp, #0
 800cdda:	60f8      	str	r0, [r7, #12]
 800cddc:	60b9      	str	r1, [r7, #8]
 800cdde:	607a      	str	r2, [r7, #4]
 800cde0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800cde2:	2300      	movs	r3, #0
 800cde4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	68ba      	ldr	r2, [r7, #8]
 800cdea:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	68fa      	ldr	r2, [r7, #12]
 800cdf0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800cdf2:	68ba      	ldr	r2, [r7, #8]
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	429a      	cmp	r2, r3
 800cdf8:	d812      	bhi.n	800ce20 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cdfa:	687a      	ldr	r2, [r7, #4]
 800cdfc:	683b      	ldr	r3, [r7, #0]
 800cdfe:	1ad2      	subs	r2, r2, r3
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	699b      	ldr	r3, [r3, #24]
 800ce04:	429a      	cmp	r2, r3
 800ce06:	d302      	bcc.n	800ce0e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800ce08:	2301      	movs	r3, #1
 800ce0a:	617b      	str	r3, [r7, #20]
 800ce0c:	e01b      	b.n	800ce46 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800ce0e:	4b10      	ldr	r3, [pc, #64]	; (800ce50 <prvInsertTimerInActiveList+0x7c>)
 800ce10:	681a      	ldr	r2, [r3, #0]
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	3304      	adds	r3, #4
 800ce16:	4619      	mov	r1, r3
 800ce18:	4610      	mov	r0, r2
 800ce1a:	f7fd ff10 	bl	800ac3e <vListInsert>
 800ce1e:	e012      	b.n	800ce46 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ce20:	687a      	ldr	r2, [r7, #4]
 800ce22:	683b      	ldr	r3, [r7, #0]
 800ce24:	429a      	cmp	r2, r3
 800ce26:	d206      	bcs.n	800ce36 <prvInsertTimerInActiveList+0x62>
 800ce28:	68ba      	ldr	r2, [r7, #8]
 800ce2a:	683b      	ldr	r3, [r7, #0]
 800ce2c:	429a      	cmp	r2, r3
 800ce2e:	d302      	bcc.n	800ce36 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ce30:	2301      	movs	r3, #1
 800ce32:	617b      	str	r3, [r7, #20]
 800ce34:	e007      	b.n	800ce46 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ce36:	4b07      	ldr	r3, [pc, #28]	; (800ce54 <prvInsertTimerInActiveList+0x80>)
 800ce38:	681a      	ldr	r2, [r3, #0]
 800ce3a:	68fb      	ldr	r3, [r7, #12]
 800ce3c:	3304      	adds	r3, #4
 800ce3e:	4619      	mov	r1, r3
 800ce40:	4610      	mov	r0, r2
 800ce42:	f7fd fefc 	bl	800ac3e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ce46:	697b      	ldr	r3, [r7, #20]
}
 800ce48:	4618      	mov	r0, r3
 800ce4a:	3718      	adds	r7, #24
 800ce4c:	46bd      	mov	sp, r7
 800ce4e:	bd80      	pop	{r7, pc}
 800ce50:	200017b4 	.word	0x200017b4
 800ce54:	200017b0 	.word	0x200017b0

0800ce58 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ce58:	b580      	push	{r7, lr}
 800ce5a:	b08e      	sub	sp, #56	; 0x38
 800ce5c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ce5e:	e0d0      	b.n	800d002 <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	da1a      	bge.n	800ce9c <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ce66:	1d3b      	adds	r3, r7, #4
 800ce68:	3304      	adds	r3, #4
 800ce6a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ce6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce6e:	2b00      	cmp	r3, #0
 800ce70:	d10c      	bne.n	800ce8c <prvProcessReceivedCommands+0x34>
	__asm volatile
 800ce72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce76:	b672      	cpsid	i
 800ce78:	f383 8811 	msr	BASEPRI, r3
 800ce7c:	f3bf 8f6f 	isb	sy
 800ce80:	f3bf 8f4f 	dsb	sy
 800ce84:	b662      	cpsie	i
 800ce86:	61fb      	str	r3, [r7, #28]
}
 800ce88:	bf00      	nop
 800ce8a:	e7fe      	b.n	800ce8a <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ce8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ce92:	6850      	ldr	r0, [r2, #4]
 800ce94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ce96:	6892      	ldr	r2, [r2, #8]
 800ce98:	4611      	mov	r1, r2
 800ce9a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	f2c0 80ae 	blt.w	800d000 <prvProcessReceivedCommands+0x1a8>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800cea8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ceaa:	695b      	ldr	r3, [r3, #20]
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	d004      	beq.n	800ceba <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ceb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ceb2:	3304      	adds	r3, #4
 800ceb4:	4618      	mov	r0, r3
 800ceb6:	f7fd fefb 	bl	800acb0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ceba:	463b      	mov	r3, r7
 800cebc:	4618      	mov	r0, r3
 800cebe:	f7ff ff69 	bl	800cd94 <prvSampleTimeNow>
 800cec2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	2b09      	cmp	r3, #9
 800cec8:	f200 809b 	bhi.w	800d002 <prvProcessReceivedCommands+0x1aa>
 800cecc:	a201      	add	r2, pc, #4	; (adr r2, 800ced4 <prvProcessReceivedCommands+0x7c>)
 800cece:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ced2:	bf00      	nop
 800ced4:	0800cefd 	.word	0x0800cefd
 800ced8:	0800cefd 	.word	0x0800cefd
 800cedc:	0800cefd 	.word	0x0800cefd
 800cee0:	0800cf75 	.word	0x0800cf75
 800cee4:	0800cf89 	.word	0x0800cf89
 800cee8:	0800cfd7 	.word	0x0800cfd7
 800ceec:	0800cefd 	.word	0x0800cefd
 800cef0:	0800cefd 	.word	0x0800cefd
 800cef4:	0800cf75 	.word	0x0800cf75
 800cef8:	0800cf89 	.word	0x0800cf89
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800cefc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cefe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cf02:	f043 0301 	orr.w	r3, r3, #1
 800cf06:	b2da      	uxtb	r2, r3
 800cf08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf0a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800cf0e:	68ba      	ldr	r2, [r7, #8]
 800cf10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf12:	699b      	ldr	r3, [r3, #24]
 800cf14:	18d1      	adds	r1, r2, r3
 800cf16:	68bb      	ldr	r3, [r7, #8]
 800cf18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cf1a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cf1c:	f7ff ff5a 	bl	800cdd4 <prvInsertTimerInActiveList>
 800cf20:	4603      	mov	r3, r0
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d06d      	beq.n	800d002 <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cf26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf28:	6a1b      	ldr	r3, [r3, #32]
 800cf2a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cf2c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cf2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf30:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cf34:	f003 0304 	and.w	r3, r3, #4
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	d062      	beq.n	800d002 <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800cf3c:	68ba      	ldr	r2, [r7, #8]
 800cf3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf40:	699b      	ldr	r3, [r3, #24]
 800cf42:	441a      	add	r2, r3
 800cf44:	2300      	movs	r3, #0
 800cf46:	9300      	str	r3, [sp, #0]
 800cf48:	2300      	movs	r3, #0
 800cf4a:	2100      	movs	r1, #0
 800cf4c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cf4e:	f7ff fdff 	bl	800cb50 <xTimerGenericCommand>
 800cf52:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800cf54:	6a3b      	ldr	r3, [r7, #32]
 800cf56:	2b00      	cmp	r3, #0
 800cf58:	d153      	bne.n	800d002 <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 800cf5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf5e:	b672      	cpsid	i
 800cf60:	f383 8811 	msr	BASEPRI, r3
 800cf64:	f3bf 8f6f 	isb	sy
 800cf68:	f3bf 8f4f 	dsb	sy
 800cf6c:	b662      	cpsie	i
 800cf6e:	61bb      	str	r3, [r7, #24]
}
 800cf70:	bf00      	nop
 800cf72:	e7fe      	b.n	800cf72 <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cf74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf76:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cf7a:	f023 0301 	bic.w	r3, r3, #1
 800cf7e:	b2da      	uxtb	r2, r3
 800cf80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf82:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800cf86:	e03c      	b.n	800d002 <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800cf88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf8a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cf8e:	f043 0301 	orr.w	r3, r3, #1
 800cf92:	b2da      	uxtb	r2, r3
 800cf94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf96:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800cf9a:	68ba      	ldr	r2, [r7, #8]
 800cf9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf9e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800cfa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfa2:	699b      	ldr	r3, [r3, #24]
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	d10c      	bne.n	800cfc2 <prvProcessReceivedCommands+0x16a>
	__asm volatile
 800cfa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfac:	b672      	cpsid	i
 800cfae:	f383 8811 	msr	BASEPRI, r3
 800cfb2:	f3bf 8f6f 	isb	sy
 800cfb6:	f3bf 8f4f 	dsb	sy
 800cfba:	b662      	cpsie	i
 800cfbc:	617b      	str	r3, [r7, #20]
}
 800cfbe:	bf00      	nop
 800cfc0:	e7fe      	b.n	800cfc0 <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800cfc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfc4:	699a      	ldr	r2, [r3, #24]
 800cfc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfc8:	18d1      	adds	r1, r2, r3
 800cfca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfcc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cfce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cfd0:	f7ff ff00 	bl	800cdd4 <prvInsertTimerInActiveList>
					break;
 800cfd4:	e015      	b.n	800d002 <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800cfd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfd8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cfdc:	f003 0302 	and.w	r3, r3, #2
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	d103      	bne.n	800cfec <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 800cfe4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cfe6:	f000 fbed 	bl	800d7c4 <vPortFree>
 800cfea:	e00a      	b.n	800d002 <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cfec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cff2:	f023 0301 	bic.w	r3, r3, #1
 800cff6:	b2da      	uxtb	r2, r3
 800cff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cffa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800cffe:	e000      	b.n	800d002 <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800d000:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d002:	4b08      	ldr	r3, [pc, #32]	; (800d024 <prvProcessReceivedCommands+0x1cc>)
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	1d39      	adds	r1, r7, #4
 800d008:	2200      	movs	r2, #0
 800d00a:	4618      	mov	r0, r3
 800d00c:	f7fe f972 	bl	800b2f4 <xQueueReceive>
 800d010:	4603      	mov	r3, r0
 800d012:	2b00      	cmp	r3, #0
 800d014:	f47f af24 	bne.w	800ce60 <prvProcessReceivedCommands+0x8>
	}
}
 800d018:	bf00      	nop
 800d01a:	bf00      	nop
 800d01c:	3730      	adds	r7, #48	; 0x30
 800d01e:	46bd      	mov	sp, r7
 800d020:	bd80      	pop	{r7, pc}
 800d022:	bf00      	nop
 800d024:	200017b8 	.word	0x200017b8

0800d028 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d028:	b580      	push	{r7, lr}
 800d02a:	b088      	sub	sp, #32
 800d02c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d02e:	e04a      	b.n	800d0c6 <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d030:	4b2e      	ldr	r3, [pc, #184]	; (800d0ec <prvSwitchTimerLists+0xc4>)
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	68db      	ldr	r3, [r3, #12]
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d03a:	4b2c      	ldr	r3, [pc, #176]	; (800d0ec <prvSwitchTimerLists+0xc4>)
 800d03c:	681b      	ldr	r3, [r3, #0]
 800d03e:	68db      	ldr	r3, [r3, #12]
 800d040:	68db      	ldr	r3, [r3, #12]
 800d042:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d044:	68fb      	ldr	r3, [r7, #12]
 800d046:	3304      	adds	r3, #4
 800d048:	4618      	mov	r0, r3
 800d04a:	f7fd fe31 	bl	800acb0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d04e:	68fb      	ldr	r3, [r7, #12]
 800d050:	6a1b      	ldr	r3, [r3, #32]
 800d052:	68f8      	ldr	r0, [r7, #12]
 800d054:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d056:	68fb      	ldr	r3, [r7, #12]
 800d058:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d05c:	f003 0304 	and.w	r3, r3, #4
 800d060:	2b00      	cmp	r3, #0
 800d062:	d030      	beq.n	800d0c6 <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d064:	68fb      	ldr	r3, [r7, #12]
 800d066:	699b      	ldr	r3, [r3, #24]
 800d068:	693a      	ldr	r2, [r7, #16]
 800d06a:	4413      	add	r3, r2
 800d06c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d06e:	68ba      	ldr	r2, [r7, #8]
 800d070:	693b      	ldr	r3, [r7, #16]
 800d072:	429a      	cmp	r2, r3
 800d074:	d90e      	bls.n	800d094 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d076:	68fb      	ldr	r3, [r7, #12]
 800d078:	68ba      	ldr	r2, [r7, #8]
 800d07a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d07c:	68fb      	ldr	r3, [r7, #12]
 800d07e:	68fa      	ldr	r2, [r7, #12]
 800d080:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d082:	4b1a      	ldr	r3, [pc, #104]	; (800d0ec <prvSwitchTimerLists+0xc4>)
 800d084:	681a      	ldr	r2, [r3, #0]
 800d086:	68fb      	ldr	r3, [r7, #12]
 800d088:	3304      	adds	r3, #4
 800d08a:	4619      	mov	r1, r3
 800d08c:	4610      	mov	r0, r2
 800d08e:	f7fd fdd6 	bl	800ac3e <vListInsert>
 800d092:	e018      	b.n	800d0c6 <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d094:	2300      	movs	r3, #0
 800d096:	9300      	str	r3, [sp, #0]
 800d098:	2300      	movs	r3, #0
 800d09a:	693a      	ldr	r2, [r7, #16]
 800d09c:	2100      	movs	r1, #0
 800d09e:	68f8      	ldr	r0, [r7, #12]
 800d0a0:	f7ff fd56 	bl	800cb50 <xTimerGenericCommand>
 800d0a4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	d10c      	bne.n	800d0c6 <prvSwitchTimerLists+0x9e>
	__asm volatile
 800d0ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0b0:	b672      	cpsid	i
 800d0b2:	f383 8811 	msr	BASEPRI, r3
 800d0b6:	f3bf 8f6f 	isb	sy
 800d0ba:	f3bf 8f4f 	dsb	sy
 800d0be:	b662      	cpsie	i
 800d0c0:	603b      	str	r3, [r7, #0]
}
 800d0c2:	bf00      	nop
 800d0c4:	e7fe      	b.n	800d0c4 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d0c6:	4b09      	ldr	r3, [pc, #36]	; (800d0ec <prvSwitchTimerLists+0xc4>)
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	681b      	ldr	r3, [r3, #0]
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d1af      	bne.n	800d030 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d0d0:	4b06      	ldr	r3, [pc, #24]	; (800d0ec <prvSwitchTimerLists+0xc4>)
 800d0d2:	681b      	ldr	r3, [r3, #0]
 800d0d4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d0d6:	4b06      	ldr	r3, [pc, #24]	; (800d0f0 <prvSwitchTimerLists+0xc8>)
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	4a04      	ldr	r2, [pc, #16]	; (800d0ec <prvSwitchTimerLists+0xc4>)
 800d0dc:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d0de:	4a04      	ldr	r2, [pc, #16]	; (800d0f0 <prvSwitchTimerLists+0xc8>)
 800d0e0:	697b      	ldr	r3, [r7, #20]
 800d0e2:	6013      	str	r3, [r2, #0]
}
 800d0e4:	bf00      	nop
 800d0e6:	3718      	adds	r7, #24
 800d0e8:	46bd      	mov	sp, r7
 800d0ea:	bd80      	pop	{r7, pc}
 800d0ec:	200017b0 	.word	0x200017b0
 800d0f0:	200017b4 	.word	0x200017b4

0800d0f4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d0f4:	b580      	push	{r7, lr}
 800d0f6:	b082      	sub	sp, #8
 800d0f8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d0fa:	f000 f967 	bl	800d3cc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d0fe:	4b15      	ldr	r3, [pc, #84]	; (800d154 <prvCheckForValidListAndQueue+0x60>)
 800d100:	681b      	ldr	r3, [r3, #0]
 800d102:	2b00      	cmp	r3, #0
 800d104:	d120      	bne.n	800d148 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d106:	4814      	ldr	r0, [pc, #80]	; (800d158 <prvCheckForValidListAndQueue+0x64>)
 800d108:	f7fd fd48 	bl	800ab9c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d10c:	4813      	ldr	r0, [pc, #76]	; (800d15c <prvCheckForValidListAndQueue+0x68>)
 800d10e:	f7fd fd45 	bl	800ab9c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d112:	4b13      	ldr	r3, [pc, #76]	; (800d160 <prvCheckForValidListAndQueue+0x6c>)
 800d114:	4a10      	ldr	r2, [pc, #64]	; (800d158 <prvCheckForValidListAndQueue+0x64>)
 800d116:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d118:	4b12      	ldr	r3, [pc, #72]	; (800d164 <prvCheckForValidListAndQueue+0x70>)
 800d11a:	4a10      	ldr	r2, [pc, #64]	; (800d15c <prvCheckForValidListAndQueue+0x68>)
 800d11c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d11e:	2300      	movs	r3, #0
 800d120:	9300      	str	r3, [sp, #0]
 800d122:	4b11      	ldr	r3, [pc, #68]	; (800d168 <prvCheckForValidListAndQueue+0x74>)
 800d124:	4a11      	ldr	r2, [pc, #68]	; (800d16c <prvCheckForValidListAndQueue+0x78>)
 800d126:	2110      	movs	r1, #16
 800d128:	200a      	movs	r0, #10
 800d12a:	f7fd fe55 	bl	800add8 <xQueueGenericCreateStatic>
 800d12e:	4603      	mov	r3, r0
 800d130:	4a08      	ldr	r2, [pc, #32]	; (800d154 <prvCheckForValidListAndQueue+0x60>)
 800d132:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d134:	4b07      	ldr	r3, [pc, #28]	; (800d154 <prvCheckForValidListAndQueue+0x60>)
 800d136:	681b      	ldr	r3, [r3, #0]
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d005      	beq.n	800d148 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d13c:	4b05      	ldr	r3, [pc, #20]	; (800d154 <prvCheckForValidListAndQueue+0x60>)
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	490b      	ldr	r1, [pc, #44]	; (800d170 <prvCheckForValidListAndQueue+0x7c>)
 800d142:	4618      	mov	r0, r3
 800d144:	f7fe fb52 	bl	800b7ec <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d148:	f000 f974 	bl	800d434 <vPortExitCritical>
}
 800d14c:	bf00      	nop
 800d14e:	46bd      	mov	sp, r7
 800d150:	bd80      	pop	{r7, pc}
 800d152:	bf00      	nop
 800d154:	200017b8 	.word	0x200017b8
 800d158:	20001788 	.word	0x20001788
 800d15c:	2000179c 	.word	0x2000179c
 800d160:	200017b0 	.word	0x200017b0
 800d164:	200017b4 	.word	0x200017b4
 800d168:	20001864 	.word	0x20001864
 800d16c:	200017c4 	.word	0x200017c4
 800d170:	0800e40c 	.word	0x0800e40c

0800d174 <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800d174:	b580      	push	{r7, lr}
 800d176:	b086      	sub	sp, #24
 800d178:	af00      	add	r7, sp, #0
 800d17a:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	2b00      	cmp	r3, #0
 800d184:	d10c      	bne.n	800d1a0 <pvTimerGetTimerID+0x2c>
	__asm volatile
 800d186:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d18a:	b672      	cpsid	i
 800d18c:	f383 8811 	msr	BASEPRI, r3
 800d190:	f3bf 8f6f 	isb	sy
 800d194:	f3bf 8f4f 	dsb	sy
 800d198:	b662      	cpsie	i
 800d19a:	60fb      	str	r3, [r7, #12]
}
 800d19c:	bf00      	nop
 800d19e:	e7fe      	b.n	800d19e <pvTimerGetTimerID+0x2a>

	taskENTER_CRITICAL();
 800d1a0:	f000 f914 	bl	800d3cc <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800d1a4:	697b      	ldr	r3, [r7, #20]
 800d1a6:	69db      	ldr	r3, [r3, #28]
 800d1a8:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800d1aa:	f000 f943 	bl	800d434 <vPortExitCritical>

	return pvReturn;
 800d1ae:	693b      	ldr	r3, [r7, #16]
}
 800d1b0:	4618      	mov	r0, r3
 800d1b2:	3718      	adds	r7, #24
 800d1b4:	46bd      	mov	sp, r7
 800d1b6:	bd80      	pop	{r7, pc}

0800d1b8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d1b8:	b480      	push	{r7}
 800d1ba:	b085      	sub	sp, #20
 800d1bc:	af00      	add	r7, sp, #0
 800d1be:	60f8      	str	r0, [r7, #12]
 800d1c0:	60b9      	str	r1, [r7, #8]
 800d1c2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d1c4:	68fb      	ldr	r3, [r7, #12]
 800d1c6:	3b04      	subs	r3, #4
 800d1c8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d1ca:	68fb      	ldr	r3, [r7, #12]
 800d1cc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d1d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d1d2:	68fb      	ldr	r3, [r7, #12]
 800d1d4:	3b04      	subs	r3, #4
 800d1d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d1d8:	68bb      	ldr	r3, [r7, #8]
 800d1da:	f023 0201 	bic.w	r2, r3, #1
 800d1de:	68fb      	ldr	r3, [r7, #12]
 800d1e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d1e2:	68fb      	ldr	r3, [r7, #12]
 800d1e4:	3b04      	subs	r3, #4
 800d1e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d1e8:	4a0c      	ldr	r2, [pc, #48]	; (800d21c <pxPortInitialiseStack+0x64>)
 800d1ea:	68fb      	ldr	r3, [r7, #12]
 800d1ec:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	3b14      	subs	r3, #20
 800d1f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d1f4:	687a      	ldr	r2, [r7, #4]
 800d1f6:	68fb      	ldr	r3, [r7, #12]
 800d1f8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	3b04      	subs	r3, #4
 800d1fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d200:	68fb      	ldr	r3, [r7, #12]
 800d202:	f06f 0202 	mvn.w	r2, #2
 800d206:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d208:	68fb      	ldr	r3, [r7, #12]
 800d20a:	3b20      	subs	r3, #32
 800d20c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d20e:	68fb      	ldr	r3, [r7, #12]
}
 800d210:	4618      	mov	r0, r3
 800d212:	3714      	adds	r7, #20
 800d214:	46bd      	mov	sp, r7
 800d216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d21a:	4770      	bx	lr
 800d21c:	0800d221 	.word	0x0800d221

0800d220 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d220:	b480      	push	{r7}
 800d222:	b085      	sub	sp, #20
 800d224:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d226:	2300      	movs	r3, #0
 800d228:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d22a:	4b14      	ldr	r3, [pc, #80]	; (800d27c <prvTaskExitError+0x5c>)
 800d22c:	681b      	ldr	r3, [r3, #0]
 800d22e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d232:	d00c      	beq.n	800d24e <prvTaskExitError+0x2e>
	__asm volatile
 800d234:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d238:	b672      	cpsid	i
 800d23a:	f383 8811 	msr	BASEPRI, r3
 800d23e:	f3bf 8f6f 	isb	sy
 800d242:	f3bf 8f4f 	dsb	sy
 800d246:	b662      	cpsie	i
 800d248:	60fb      	str	r3, [r7, #12]
}
 800d24a:	bf00      	nop
 800d24c:	e7fe      	b.n	800d24c <prvTaskExitError+0x2c>
	__asm volatile
 800d24e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d252:	b672      	cpsid	i
 800d254:	f383 8811 	msr	BASEPRI, r3
 800d258:	f3bf 8f6f 	isb	sy
 800d25c:	f3bf 8f4f 	dsb	sy
 800d260:	b662      	cpsie	i
 800d262:	60bb      	str	r3, [r7, #8]
}
 800d264:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d266:	bf00      	nop
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	d0fc      	beq.n	800d268 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d26e:	bf00      	nop
 800d270:	bf00      	nop
 800d272:	3714      	adds	r7, #20
 800d274:	46bd      	mov	sp, r7
 800d276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d27a:	4770      	bx	lr
 800d27c:	20000050 	.word	0x20000050

0800d280 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d280:	4b07      	ldr	r3, [pc, #28]	; (800d2a0 <pxCurrentTCBConst2>)
 800d282:	6819      	ldr	r1, [r3, #0]
 800d284:	6808      	ldr	r0, [r1, #0]
 800d286:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d28a:	f380 8809 	msr	PSP, r0
 800d28e:	f3bf 8f6f 	isb	sy
 800d292:	f04f 0000 	mov.w	r0, #0
 800d296:	f380 8811 	msr	BASEPRI, r0
 800d29a:	4770      	bx	lr
 800d29c:	f3af 8000 	nop.w

0800d2a0 <pxCurrentTCBConst2>:
 800d2a0:	20001288 	.word	0x20001288
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d2a4:	bf00      	nop
 800d2a6:	bf00      	nop

0800d2a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d2a8:	4808      	ldr	r0, [pc, #32]	; (800d2cc <prvPortStartFirstTask+0x24>)
 800d2aa:	6800      	ldr	r0, [r0, #0]
 800d2ac:	6800      	ldr	r0, [r0, #0]
 800d2ae:	f380 8808 	msr	MSP, r0
 800d2b2:	f04f 0000 	mov.w	r0, #0
 800d2b6:	f380 8814 	msr	CONTROL, r0
 800d2ba:	b662      	cpsie	i
 800d2bc:	b661      	cpsie	f
 800d2be:	f3bf 8f4f 	dsb	sy
 800d2c2:	f3bf 8f6f 	isb	sy
 800d2c6:	df00      	svc	0
 800d2c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d2ca:	bf00      	nop
 800d2cc:	e000ed08 	.word	0xe000ed08

0800d2d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d2d0:	b580      	push	{r7, lr}
 800d2d2:	b084      	sub	sp, #16
 800d2d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d2d6:	4b37      	ldr	r3, [pc, #220]	; (800d3b4 <xPortStartScheduler+0xe4>)
 800d2d8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d2da:	68fb      	ldr	r3, [r7, #12]
 800d2dc:	781b      	ldrb	r3, [r3, #0]
 800d2de:	b2db      	uxtb	r3, r3
 800d2e0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	22ff      	movs	r2, #255	; 0xff
 800d2e6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	781b      	ldrb	r3, [r3, #0]
 800d2ec:	b2db      	uxtb	r3, r3
 800d2ee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d2f0:	78fb      	ldrb	r3, [r7, #3]
 800d2f2:	b2db      	uxtb	r3, r3
 800d2f4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d2f8:	b2da      	uxtb	r2, r3
 800d2fa:	4b2f      	ldr	r3, [pc, #188]	; (800d3b8 <xPortStartScheduler+0xe8>)
 800d2fc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d2fe:	4b2f      	ldr	r3, [pc, #188]	; (800d3bc <xPortStartScheduler+0xec>)
 800d300:	2207      	movs	r2, #7
 800d302:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d304:	e009      	b.n	800d31a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800d306:	4b2d      	ldr	r3, [pc, #180]	; (800d3bc <xPortStartScheduler+0xec>)
 800d308:	681b      	ldr	r3, [r3, #0]
 800d30a:	3b01      	subs	r3, #1
 800d30c:	4a2b      	ldr	r2, [pc, #172]	; (800d3bc <xPortStartScheduler+0xec>)
 800d30e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d310:	78fb      	ldrb	r3, [r7, #3]
 800d312:	b2db      	uxtb	r3, r3
 800d314:	005b      	lsls	r3, r3, #1
 800d316:	b2db      	uxtb	r3, r3
 800d318:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d31a:	78fb      	ldrb	r3, [r7, #3]
 800d31c:	b2db      	uxtb	r3, r3
 800d31e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d322:	2b80      	cmp	r3, #128	; 0x80
 800d324:	d0ef      	beq.n	800d306 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d326:	4b25      	ldr	r3, [pc, #148]	; (800d3bc <xPortStartScheduler+0xec>)
 800d328:	681b      	ldr	r3, [r3, #0]
 800d32a:	f1c3 0307 	rsb	r3, r3, #7
 800d32e:	2b04      	cmp	r3, #4
 800d330:	d00c      	beq.n	800d34c <xPortStartScheduler+0x7c>
	__asm volatile
 800d332:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d336:	b672      	cpsid	i
 800d338:	f383 8811 	msr	BASEPRI, r3
 800d33c:	f3bf 8f6f 	isb	sy
 800d340:	f3bf 8f4f 	dsb	sy
 800d344:	b662      	cpsie	i
 800d346:	60bb      	str	r3, [r7, #8]
}
 800d348:	bf00      	nop
 800d34a:	e7fe      	b.n	800d34a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d34c:	4b1b      	ldr	r3, [pc, #108]	; (800d3bc <xPortStartScheduler+0xec>)
 800d34e:	681b      	ldr	r3, [r3, #0]
 800d350:	021b      	lsls	r3, r3, #8
 800d352:	4a1a      	ldr	r2, [pc, #104]	; (800d3bc <xPortStartScheduler+0xec>)
 800d354:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d356:	4b19      	ldr	r3, [pc, #100]	; (800d3bc <xPortStartScheduler+0xec>)
 800d358:	681b      	ldr	r3, [r3, #0]
 800d35a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d35e:	4a17      	ldr	r2, [pc, #92]	; (800d3bc <xPortStartScheduler+0xec>)
 800d360:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	b2da      	uxtb	r2, r3
 800d366:	68fb      	ldr	r3, [r7, #12]
 800d368:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d36a:	4b15      	ldr	r3, [pc, #84]	; (800d3c0 <xPortStartScheduler+0xf0>)
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	4a14      	ldr	r2, [pc, #80]	; (800d3c0 <xPortStartScheduler+0xf0>)
 800d370:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d374:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d376:	4b12      	ldr	r3, [pc, #72]	; (800d3c0 <xPortStartScheduler+0xf0>)
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	4a11      	ldr	r2, [pc, #68]	; (800d3c0 <xPortStartScheduler+0xf0>)
 800d37c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d380:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d382:	f000 f8dd 	bl	800d540 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d386:	4b0f      	ldr	r3, [pc, #60]	; (800d3c4 <xPortStartScheduler+0xf4>)
 800d388:	2200      	movs	r2, #0
 800d38a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d38c:	f000 f8fc 	bl	800d588 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d390:	4b0d      	ldr	r3, [pc, #52]	; (800d3c8 <xPortStartScheduler+0xf8>)
 800d392:	681b      	ldr	r3, [r3, #0]
 800d394:	4a0c      	ldr	r2, [pc, #48]	; (800d3c8 <xPortStartScheduler+0xf8>)
 800d396:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800d39a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d39c:	f7ff ff84 	bl	800d2a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d3a0:	f7fe ff30 	bl	800c204 <vTaskSwitchContext>
	prvTaskExitError();
 800d3a4:	f7ff ff3c 	bl	800d220 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d3a8:	2300      	movs	r3, #0
}
 800d3aa:	4618      	mov	r0, r3
 800d3ac:	3710      	adds	r7, #16
 800d3ae:	46bd      	mov	sp, r7
 800d3b0:	bd80      	pop	{r7, pc}
 800d3b2:	bf00      	nop
 800d3b4:	e000e400 	.word	0xe000e400
 800d3b8:	200018b4 	.word	0x200018b4
 800d3bc:	200018b8 	.word	0x200018b8
 800d3c0:	e000ed20 	.word	0xe000ed20
 800d3c4:	20000050 	.word	0x20000050
 800d3c8:	e000ef34 	.word	0xe000ef34

0800d3cc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d3cc:	b480      	push	{r7}
 800d3ce:	b083      	sub	sp, #12
 800d3d0:	af00      	add	r7, sp, #0
	__asm volatile
 800d3d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3d6:	b672      	cpsid	i
 800d3d8:	f383 8811 	msr	BASEPRI, r3
 800d3dc:	f3bf 8f6f 	isb	sy
 800d3e0:	f3bf 8f4f 	dsb	sy
 800d3e4:	b662      	cpsie	i
 800d3e6:	607b      	str	r3, [r7, #4]
}
 800d3e8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d3ea:	4b10      	ldr	r3, [pc, #64]	; (800d42c <vPortEnterCritical+0x60>)
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	3301      	adds	r3, #1
 800d3f0:	4a0e      	ldr	r2, [pc, #56]	; (800d42c <vPortEnterCritical+0x60>)
 800d3f2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d3f4:	4b0d      	ldr	r3, [pc, #52]	; (800d42c <vPortEnterCritical+0x60>)
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	2b01      	cmp	r3, #1
 800d3fa:	d111      	bne.n	800d420 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d3fc:	4b0c      	ldr	r3, [pc, #48]	; (800d430 <vPortEnterCritical+0x64>)
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	b2db      	uxtb	r3, r3
 800d402:	2b00      	cmp	r3, #0
 800d404:	d00c      	beq.n	800d420 <vPortEnterCritical+0x54>
	__asm volatile
 800d406:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d40a:	b672      	cpsid	i
 800d40c:	f383 8811 	msr	BASEPRI, r3
 800d410:	f3bf 8f6f 	isb	sy
 800d414:	f3bf 8f4f 	dsb	sy
 800d418:	b662      	cpsie	i
 800d41a:	603b      	str	r3, [r7, #0]
}
 800d41c:	bf00      	nop
 800d41e:	e7fe      	b.n	800d41e <vPortEnterCritical+0x52>
	}
}
 800d420:	bf00      	nop
 800d422:	370c      	adds	r7, #12
 800d424:	46bd      	mov	sp, r7
 800d426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d42a:	4770      	bx	lr
 800d42c:	20000050 	.word	0x20000050
 800d430:	e000ed04 	.word	0xe000ed04

0800d434 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d434:	b480      	push	{r7}
 800d436:	b083      	sub	sp, #12
 800d438:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d43a:	4b13      	ldr	r3, [pc, #76]	; (800d488 <vPortExitCritical+0x54>)
 800d43c:	681b      	ldr	r3, [r3, #0]
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d10c      	bne.n	800d45c <vPortExitCritical+0x28>
	__asm volatile
 800d442:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d446:	b672      	cpsid	i
 800d448:	f383 8811 	msr	BASEPRI, r3
 800d44c:	f3bf 8f6f 	isb	sy
 800d450:	f3bf 8f4f 	dsb	sy
 800d454:	b662      	cpsie	i
 800d456:	607b      	str	r3, [r7, #4]
}
 800d458:	bf00      	nop
 800d45a:	e7fe      	b.n	800d45a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800d45c:	4b0a      	ldr	r3, [pc, #40]	; (800d488 <vPortExitCritical+0x54>)
 800d45e:	681b      	ldr	r3, [r3, #0]
 800d460:	3b01      	subs	r3, #1
 800d462:	4a09      	ldr	r2, [pc, #36]	; (800d488 <vPortExitCritical+0x54>)
 800d464:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d466:	4b08      	ldr	r3, [pc, #32]	; (800d488 <vPortExitCritical+0x54>)
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d105      	bne.n	800d47a <vPortExitCritical+0x46>
 800d46e:	2300      	movs	r3, #0
 800d470:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d472:	683b      	ldr	r3, [r7, #0]
 800d474:	f383 8811 	msr	BASEPRI, r3
}
 800d478:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d47a:	bf00      	nop
 800d47c:	370c      	adds	r7, #12
 800d47e:	46bd      	mov	sp, r7
 800d480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d484:	4770      	bx	lr
 800d486:	bf00      	nop
 800d488:	20000050 	.word	0x20000050
 800d48c:	00000000 	.word	0x00000000

0800d490 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d490:	f3ef 8009 	mrs	r0, PSP
 800d494:	f3bf 8f6f 	isb	sy
 800d498:	4b15      	ldr	r3, [pc, #84]	; (800d4f0 <pxCurrentTCBConst>)
 800d49a:	681a      	ldr	r2, [r3, #0]
 800d49c:	f01e 0f10 	tst.w	lr, #16
 800d4a0:	bf08      	it	eq
 800d4a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d4a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4aa:	6010      	str	r0, [r2, #0]
 800d4ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d4b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d4b4:	b672      	cpsid	i
 800d4b6:	f380 8811 	msr	BASEPRI, r0
 800d4ba:	f3bf 8f4f 	dsb	sy
 800d4be:	f3bf 8f6f 	isb	sy
 800d4c2:	b662      	cpsie	i
 800d4c4:	f7fe fe9e 	bl	800c204 <vTaskSwitchContext>
 800d4c8:	f04f 0000 	mov.w	r0, #0
 800d4cc:	f380 8811 	msr	BASEPRI, r0
 800d4d0:	bc09      	pop	{r0, r3}
 800d4d2:	6819      	ldr	r1, [r3, #0]
 800d4d4:	6808      	ldr	r0, [r1, #0]
 800d4d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4da:	f01e 0f10 	tst.w	lr, #16
 800d4de:	bf08      	it	eq
 800d4e0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d4e4:	f380 8809 	msr	PSP, r0
 800d4e8:	f3bf 8f6f 	isb	sy
 800d4ec:	4770      	bx	lr
 800d4ee:	bf00      	nop

0800d4f0 <pxCurrentTCBConst>:
 800d4f0:	20001288 	.word	0x20001288
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d4f4:	bf00      	nop
 800d4f6:	bf00      	nop

0800d4f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d4f8:	b580      	push	{r7, lr}
 800d4fa:	b082      	sub	sp, #8
 800d4fc:	af00      	add	r7, sp, #0
	__asm volatile
 800d4fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d502:	b672      	cpsid	i
 800d504:	f383 8811 	msr	BASEPRI, r3
 800d508:	f3bf 8f6f 	isb	sy
 800d50c:	f3bf 8f4f 	dsb	sy
 800d510:	b662      	cpsie	i
 800d512:	607b      	str	r3, [r7, #4]
}
 800d514:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d516:	f7fe fdb9 	bl	800c08c <xTaskIncrementTick>
 800d51a:	4603      	mov	r3, r0
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d003      	beq.n	800d528 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d520:	4b06      	ldr	r3, [pc, #24]	; (800d53c <SysTick_Handler+0x44>)
 800d522:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d526:	601a      	str	r2, [r3, #0]
 800d528:	2300      	movs	r3, #0
 800d52a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d52c:	683b      	ldr	r3, [r7, #0]
 800d52e:	f383 8811 	msr	BASEPRI, r3
}
 800d532:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d534:	bf00      	nop
 800d536:	3708      	adds	r7, #8
 800d538:	46bd      	mov	sp, r7
 800d53a:	bd80      	pop	{r7, pc}
 800d53c:	e000ed04 	.word	0xe000ed04

0800d540 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d540:	b480      	push	{r7}
 800d542:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d544:	4b0b      	ldr	r3, [pc, #44]	; (800d574 <vPortSetupTimerInterrupt+0x34>)
 800d546:	2200      	movs	r2, #0
 800d548:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d54a:	4b0b      	ldr	r3, [pc, #44]	; (800d578 <vPortSetupTimerInterrupt+0x38>)
 800d54c:	2200      	movs	r2, #0
 800d54e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d550:	4b0a      	ldr	r3, [pc, #40]	; (800d57c <vPortSetupTimerInterrupt+0x3c>)
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	4a0a      	ldr	r2, [pc, #40]	; (800d580 <vPortSetupTimerInterrupt+0x40>)
 800d556:	fba2 2303 	umull	r2, r3, r2, r3
 800d55a:	099b      	lsrs	r3, r3, #6
 800d55c:	4a09      	ldr	r2, [pc, #36]	; (800d584 <vPortSetupTimerInterrupt+0x44>)
 800d55e:	3b01      	subs	r3, #1
 800d560:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d562:	4b04      	ldr	r3, [pc, #16]	; (800d574 <vPortSetupTimerInterrupt+0x34>)
 800d564:	2207      	movs	r2, #7
 800d566:	601a      	str	r2, [r3, #0]
}
 800d568:	bf00      	nop
 800d56a:	46bd      	mov	sp, r7
 800d56c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d570:	4770      	bx	lr
 800d572:	bf00      	nop
 800d574:	e000e010 	.word	0xe000e010
 800d578:	e000e018 	.word	0xe000e018
 800d57c:	20000008 	.word	0x20000008
 800d580:	10624dd3 	.word	0x10624dd3
 800d584:	e000e014 	.word	0xe000e014

0800d588 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d588:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d598 <vPortEnableVFP+0x10>
 800d58c:	6801      	ldr	r1, [r0, #0]
 800d58e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d592:	6001      	str	r1, [r0, #0]
 800d594:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d596:	bf00      	nop
 800d598:	e000ed88 	.word	0xe000ed88

0800d59c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d59c:	b480      	push	{r7}
 800d59e:	b085      	sub	sp, #20
 800d5a0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d5a2:	f3ef 8305 	mrs	r3, IPSR
 800d5a6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	2b0f      	cmp	r3, #15
 800d5ac:	d916      	bls.n	800d5dc <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d5ae:	4a19      	ldr	r2, [pc, #100]	; (800d614 <vPortValidateInterruptPriority+0x78>)
 800d5b0:	68fb      	ldr	r3, [r7, #12]
 800d5b2:	4413      	add	r3, r2
 800d5b4:	781b      	ldrb	r3, [r3, #0]
 800d5b6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d5b8:	4b17      	ldr	r3, [pc, #92]	; (800d618 <vPortValidateInterruptPriority+0x7c>)
 800d5ba:	781b      	ldrb	r3, [r3, #0]
 800d5bc:	7afa      	ldrb	r2, [r7, #11]
 800d5be:	429a      	cmp	r2, r3
 800d5c0:	d20c      	bcs.n	800d5dc <vPortValidateInterruptPriority+0x40>
	__asm volatile
 800d5c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5c6:	b672      	cpsid	i
 800d5c8:	f383 8811 	msr	BASEPRI, r3
 800d5cc:	f3bf 8f6f 	isb	sy
 800d5d0:	f3bf 8f4f 	dsb	sy
 800d5d4:	b662      	cpsie	i
 800d5d6:	607b      	str	r3, [r7, #4]
}
 800d5d8:	bf00      	nop
 800d5da:	e7fe      	b.n	800d5da <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d5dc:	4b0f      	ldr	r3, [pc, #60]	; (800d61c <vPortValidateInterruptPriority+0x80>)
 800d5de:	681b      	ldr	r3, [r3, #0]
 800d5e0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d5e4:	4b0e      	ldr	r3, [pc, #56]	; (800d620 <vPortValidateInterruptPriority+0x84>)
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	429a      	cmp	r2, r3
 800d5ea:	d90c      	bls.n	800d606 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800d5ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5f0:	b672      	cpsid	i
 800d5f2:	f383 8811 	msr	BASEPRI, r3
 800d5f6:	f3bf 8f6f 	isb	sy
 800d5fa:	f3bf 8f4f 	dsb	sy
 800d5fe:	b662      	cpsie	i
 800d600:	603b      	str	r3, [r7, #0]
}
 800d602:	bf00      	nop
 800d604:	e7fe      	b.n	800d604 <vPortValidateInterruptPriority+0x68>
	}
 800d606:	bf00      	nop
 800d608:	3714      	adds	r7, #20
 800d60a:	46bd      	mov	sp, r7
 800d60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d610:	4770      	bx	lr
 800d612:	bf00      	nop
 800d614:	e000e3f0 	.word	0xe000e3f0
 800d618:	200018b4 	.word	0x200018b4
 800d61c:	e000ed0c 	.word	0xe000ed0c
 800d620:	200018b8 	.word	0x200018b8

0800d624 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d624:	b580      	push	{r7, lr}
 800d626:	b08a      	sub	sp, #40	; 0x28
 800d628:	af00      	add	r7, sp, #0
 800d62a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d62c:	2300      	movs	r3, #0
 800d62e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d630:	f7fe fc62 	bl	800bef8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d634:	4b5e      	ldr	r3, [pc, #376]	; (800d7b0 <pvPortMalloc+0x18c>)
 800d636:	681b      	ldr	r3, [r3, #0]
 800d638:	2b00      	cmp	r3, #0
 800d63a:	d101      	bne.n	800d640 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d63c:	f000 f920 	bl	800d880 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d640:	4b5c      	ldr	r3, [pc, #368]	; (800d7b4 <pvPortMalloc+0x190>)
 800d642:	681a      	ldr	r2, [r3, #0]
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	4013      	ands	r3, r2
 800d648:	2b00      	cmp	r3, #0
 800d64a:	f040 8092 	bne.w	800d772 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	2b00      	cmp	r3, #0
 800d652:	d01f      	beq.n	800d694 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800d654:	2208      	movs	r2, #8
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	4413      	add	r3, r2
 800d65a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	f003 0307 	and.w	r3, r3, #7
 800d662:	2b00      	cmp	r3, #0
 800d664:	d016      	beq.n	800d694 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	f023 0307 	bic.w	r3, r3, #7
 800d66c:	3308      	adds	r3, #8
 800d66e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	f003 0307 	and.w	r3, r3, #7
 800d676:	2b00      	cmp	r3, #0
 800d678:	d00c      	beq.n	800d694 <pvPortMalloc+0x70>
	__asm volatile
 800d67a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d67e:	b672      	cpsid	i
 800d680:	f383 8811 	msr	BASEPRI, r3
 800d684:	f3bf 8f6f 	isb	sy
 800d688:	f3bf 8f4f 	dsb	sy
 800d68c:	b662      	cpsie	i
 800d68e:	617b      	str	r3, [r7, #20]
}
 800d690:	bf00      	nop
 800d692:	e7fe      	b.n	800d692 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	2b00      	cmp	r3, #0
 800d698:	d06b      	beq.n	800d772 <pvPortMalloc+0x14e>
 800d69a:	4b47      	ldr	r3, [pc, #284]	; (800d7b8 <pvPortMalloc+0x194>)
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	687a      	ldr	r2, [r7, #4]
 800d6a0:	429a      	cmp	r2, r3
 800d6a2:	d866      	bhi.n	800d772 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d6a4:	4b45      	ldr	r3, [pc, #276]	; (800d7bc <pvPortMalloc+0x198>)
 800d6a6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d6a8:	4b44      	ldr	r3, [pc, #272]	; (800d7bc <pvPortMalloc+0x198>)
 800d6aa:	681b      	ldr	r3, [r3, #0]
 800d6ac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d6ae:	e004      	b.n	800d6ba <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800d6b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6b2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d6b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6b6:	681b      	ldr	r3, [r3, #0]
 800d6b8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d6ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6bc:	685b      	ldr	r3, [r3, #4]
 800d6be:	687a      	ldr	r2, [r7, #4]
 800d6c0:	429a      	cmp	r2, r3
 800d6c2:	d903      	bls.n	800d6cc <pvPortMalloc+0xa8>
 800d6c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d1f1      	bne.n	800d6b0 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d6cc:	4b38      	ldr	r3, [pc, #224]	; (800d7b0 <pvPortMalloc+0x18c>)
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d6d2:	429a      	cmp	r2, r3
 800d6d4:	d04d      	beq.n	800d772 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d6d6:	6a3b      	ldr	r3, [r7, #32]
 800d6d8:	681b      	ldr	r3, [r3, #0]
 800d6da:	2208      	movs	r2, #8
 800d6dc:	4413      	add	r3, r2
 800d6de:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d6e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6e2:	681a      	ldr	r2, [r3, #0]
 800d6e4:	6a3b      	ldr	r3, [r7, #32]
 800d6e6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d6e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6ea:	685a      	ldr	r2, [r3, #4]
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	1ad2      	subs	r2, r2, r3
 800d6f0:	2308      	movs	r3, #8
 800d6f2:	005b      	lsls	r3, r3, #1
 800d6f4:	429a      	cmp	r2, r3
 800d6f6:	d921      	bls.n	800d73c <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d6f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	4413      	add	r3, r2
 800d6fe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d700:	69bb      	ldr	r3, [r7, #24]
 800d702:	f003 0307 	and.w	r3, r3, #7
 800d706:	2b00      	cmp	r3, #0
 800d708:	d00c      	beq.n	800d724 <pvPortMalloc+0x100>
	__asm volatile
 800d70a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d70e:	b672      	cpsid	i
 800d710:	f383 8811 	msr	BASEPRI, r3
 800d714:	f3bf 8f6f 	isb	sy
 800d718:	f3bf 8f4f 	dsb	sy
 800d71c:	b662      	cpsie	i
 800d71e:	613b      	str	r3, [r7, #16]
}
 800d720:	bf00      	nop
 800d722:	e7fe      	b.n	800d722 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d726:	685a      	ldr	r2, [r3, #4]
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	1ad2      	subs	r2, r2, r3
 800d72c:	69bb      	ldr	r3, [r7, #24]
 800d72e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d732:	687a      	ldr	r2, [r7, #4]
 800d734:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d736:	69b8      	ldr	r0, [r7, #24]
 800d738:	f000 f904 	bl	800d944 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d73c:	4b1e      	ldr	r3, [pc, #120]	; (800d7b8 <pvPortMalloc+0x194>)
 800d73e:	681a      	ldr	r2, [r3, #0]
 800d740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d742:	685b      	ldr	r3, [r3, #4]
 800d744:	1ad3      	subs	r3, r2, r3
 800d746:	4a1c      	ldr	r2, [pc, #112]	; (800d7b8 <pvPortMalloc+0x194>)
 800d748:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d74a:	4b1b      	ldr	r3, [pc, #108]	; (800d7b8 <pvPortMalloc+0x194>)
 800d74c:	681a      	ldr	r2, [r3, #0]
 800d74e:	4b1c      	ldr	r3, [pc, #112]	; (800d7c0 <pvPortMalloc+0x19c>)
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	429a      	cmp	r2, r3
 800d754:	d203      	bcs.n	800d75e <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d756:	4b18      	ldr	r3, [pc, #96]	; (800d7b8 <pvPortMalloc+0x194>)
 800d758:	681b      	ldr	r3, [r3, #0]
 800d75a:	4a19      	ldr	r2, [pc, #100]	; (800d7c0 <pvPortMalloc+0x19c>)
 800d75c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d75e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d760:	685a      	ldr	r2, [r3, #4]
 800d762:	4b14      	ldr	r3, [pc, #80]	; (800d7b4 <pvPortMalloc+0x190>)
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	431a      	orrs	r2, r3
 800d768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d76a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d76c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d76e:	2200      	movs	r2, #0
 800d770:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d772:	f7fe fbcf 	bl	800bf14 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800d776:	69fb      	ldr	r3, [r7, #28]
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d101      	bne.n	800d780 <pvPortMalloc+0x15c>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800d77c:	f7f2 ff4c 	bl	8000618 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d780:	69fb      	ldr	r3, [r7, #28]
 800d782:	f003 0307 	and.w	r3, r3, #7
 800d786:	2b00      	cmp	r3, #0
 800d788:	d00c      	beq.n	800d7a4 <pvPortMalloc+0x180>
	__asm volatile
 800d78a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d78e:	b672      	cpsid	i
 800d790:	f383 8811 	msr	BASEPRI, r3
 800d794:	f3bf 8f6f 	isb	sy
 800d798:	f3bf 8f4f 	dsb	sy
 800d79c:	b662      	cpsie	i
 800d79e:	60fb      	str	r3, [r7, #12]
}
 800d7a0:	bf00      	nop
 800d7a2:	e7fe      	b.n	800d7a2 <pvPortMalloc+0x17e>
	return pvReturn;
 800d7a4:	69fb      	ldr	r3, [r7, #28]
}
 800d7a6:	4618      	mov	r0, r3
 800d7a8:	3728      	adds	r7, #40	; 0x28
 800d7aa:	46bd      	mov	sp, r7
 800d7ac:	bd80      	pop	{r7, pc}
 800d7ae:	bf00      	nop
 800d7b0:	200098c4 	.word	0x200098c4
 800d7b4:	200098d0 	.word	0x200098d0
 800d7b8:	200098c8 	.word	0x200098c8
 800d7bc:	200098bc 	.word	0x200098bc
 800d7c0:	200098cc 	.word	0x200098cc

0800d7c4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d7c4:	b580      	push	{r7, lr}
 800d7c6:	b086      	sub	sp, #24
 800d7c8:	af00      	add	r7, sp, #0
 800d7ca:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	2b00      	cmp	r3, #0
 800d7d4:	d04c      	beq.n	800d870 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d7d6:	2308      	movs	r3, #8
 800d7d8:	425b      	negs	r3, r3
 800d7da:	697a      	ldr	r2, [r7, #20]
 800d7dc:	4413      	add	r3, r2
 800d7de:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d7e0:	697b      	ldr	r3, [r7, #20]
 800d7e2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d7e4:	693b      	ldr	r3, [r7, #16]
 800d7e6:	685a      	ldr	r2, [r3, #4]
 800d7e8:	4b23      	ldr	r3, [pc, #140]	; (800d878 <vPortFree+0xb4>)
 800d7ea:	681b      	ldr	r3, [r3, #0]
 800d7ec:	4013      	ands	r3, r2
 800d7ee:	2b00      	cmp	r3, #0
 800d7f0:	d10c      	bne.n	800d80c <vPortFree+0x48>
	__asm volatile
 800d7f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7f6:	b672      	cpsid	i
 800d7f8:	f383 8811 	msr	BASEPRI, r3
 800d7fc:	f3bf 8f6f 	isb	sy
 800d800:	f3bf 8f4f 	dsb	sy
 800d804:	b662      	cpsie	i
 800d806:	60fb      	str	r3, [r7, #12]
}
 800d808:	bf00      	nop
 800d80a:	e7fe      	b.n	800d80a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d80c:	693b      	ldr	r3, [r7, #16]
 800d80e:	681b      	ldr	r3, [r3, #0]
 800d810:	2b00      	cmp	r3, #0
 800d812:	d00c      	beq.n	800d82e <vPortFree+0x6a>
	__asm volatile
 800d814:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d818:	b672      	cpsid	i
 800d81a:	f383 8811 	msr	BASEPRI, r3
 800d81e:	f3bf 8f6f 	isb	sy
 800d822:	f3bf 8f4f 	dsb	sy
 800d826:	b662      	cpsie	i
 800d828:	60bb      	str	r3, [r7, #8]
}
 800d82a:	bf00      	nop
 800d82c:	e7fe      	b.n	800d82c <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d82e:	693b      	ldr	r3, [r7, #16]
 800d830:	685a      	ldr	r2, [r3, #4]
 800d832:	4b11      	ldr	r3, [pc, #68]	; (800d878 <vPortFree+0xb4>)
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	4013      	ands	r3, r2
 800d838:	2b00      	cmp	r3, #0
 800d83a:	d019      	beq.n	800d870 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d83c:	693b      	ldr	r3, [r7, #16]
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	2b00      	cmp	r3, #0
 800d842:	d115      	bne.n	800d870 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d844:	693b      	ldr	r3, [r7, #16]
 800d846:	685a      	ldr	r2, [r3, #4]
 800d848:	4b0b      	ldr	r3, [pc, #44]	; (800d878 <vPortFree+0xb4>)
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	43db      	mvns	r3, r3
 800d84e:	401a      	ands	r2, r3
 800d850:	693b      	ldr	r3, [r7, #16]
 800d852:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d854:	f7fe fb50 	bl	800bef8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d858:	693b      	ldr	r3, [r7, #16]
 800d85a:	685a      	ldr	r2, [r3, #4]
 800d85c:	4b07      	ldr	r3, [pc, #28]	; (800d87c <vPortFree+0xb8>)
 800d85e:	681b      	ldr	r3, [r3, #0]
 800d860:	4413      	add	r3, r2
 800d862:	4a06      	ldr	r2, [pc, #24]	; (800d87c <vPortFree+0xb8>)
 800d864:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d866:	6938      	ldr	r0, [r7, #16]
 800d868:	f000 f86c 	bl	800d944 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800d86c:	f7fe fb52 	bl	800bf14 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d870:	bf00      	nop
 800d872:	3718      	adds	r7, #24
 800d874:	46bd      	mov	sp, r7
 800d876:	bd80      	pop	{r7, pc}
 800d878:	200098d0 	.word	0x200098d0
 800d87c:	200098c8 	.word	0x200098c8

0800d880 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d880:	b480      	push	{r7}
 800d882:	b085      	sub	sp, #20
 800d884:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d886:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d88a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d88c:	4b27      	ldr	r3, [pc, #156]	; (800d92c <prvHeapInit+0xac>)
 800d88e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d890:	68fb      	ldr	r3, [r7, #12]
 800d892:	f003 0307 	and.w	r3, r3, #7
 800d896:	2b00      	cmp	r3, #0
 800d898:	d00c      	beq.n	800d8b4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d89a:	68fb      	ldr	r3, [r7, #12]
 800d89c:	3307      	adds	r3, #7
 800d89e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d8a0:	68fb      	ldr	r3, [r7, #12]
 800d8a2:	f023 0307 	bic.w	r3, r3, #7
 800d8a6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d8a8:	68ba      	ldr	r2, [r7, #8]
 800d8aa:	68fb      	ldr	r3, [r7, #12]
 800d8ac:	1ad3      	subs	r3, r2, r3
 800d8ae:	4a1f      	ldr	r2, [pc, #124]	; (800d92c <prvHeapInit+0xac>)
 800d8b0:	4413      	add	r3, r2
 800d8b2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d8b4:	68fb      	ldr	r3, [r7, #12]
 800d8b6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d8b8:	4a1d      	ldr	r2, [pc, #116]	; (800d930 <prvHeapInit+0xb0>)
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d8be:	4b1c      	ldr	r3, [pc, #112]	; (800d930 <prvHeapInit+0xb0>)
 800d8c0:	2200      	movs	r2, #0
 800d8c2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	68ba      	ldr	r2, [r7, #8]
 800d8c8:	4413      	add	r3, r2
 800d8ca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d8cc:	2208      	movs	r2, #8
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	1a9b      	subs	r3, r3, r2
 800d8d2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d8d4:	68fb      	ldr	r3, [r7, #12]
 800d8d6:	f023 0307 	bic.w	r3, r3, #7
 800d8da:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d8dc:	68fb      	ldr	r3, [r7, #12]
 800d8de:	4a15      	ldr	r2, [pc, #84]	; (800d934 <prvHeapInit+0xb4>)
 800d8e0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d8e2:	4b14      	ldr	r3, [pc, #80]	; (800d934 <prvHeapInit+0xb4>)
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	2200      	movs	r2, #0
 800d8e8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d8ea:	4b12      	ldr	r3, [pc, #72]	; (800d934 <prvHeapInit+0xb4>)
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	2200      	movs	r2, #0
 800d8f0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d8f6:	683b      	ldr	r3, [r7, #0]
 800d8f8:	68fa      	ldr	r2, [r7, #12]
 800d8fa:	1ad2      	subs	r2, r2, r3
 800d8fc:	683b      	ldr	r3, [r7, #0]
 800d8fe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d900:	4b0c      	ldr	r3, [pc, #48]	; (800d934 <prvHeapInit+0xb4>)
 800d902:	681a      	ldr	r2, [r3, #0]
 800d904:	683b      	ldr	r3, [r7, #0]
 800d906:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d908:	683b      	ldr	r3, [r7, #0]
 800d90a:	685b      	ldr	r3, [r3, #4]
 800d90c:	4a0a      	ldr	r2, [pc, #40]	; (800d938 <prvHeapInit+0xb8>)
 800d90e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d910:	683b      	ldr	r3, [r7, #0]
 800d912:	685b      	ldr	r3, [r3, #4]
 800d914:	4a09      	ldr	r2, [pc, #36]	; (800d93c <prvHeapInit+0xbc>)
 800d916:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d918:	4b09      	ldr	r3, [pc, #36]	; (800d940 <prvHeapInit+0xc0>)
 800d91a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d91e:	601a      	str	r2, [r3, #0]
}
 800d920:	bf00      	nop
 800d922:	3714      	adds	r7, #20
 800d924:	46bd      	mov	sp, r7
 800d926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d92a:	4770      	bx	lr
 800d92c:	200018bc 	.word	0x200018bc
 800d930:	200098bc 	.word	0x200098bc
 800d934:	200098c4 	.word	0x200098c4
 800d938:	200098cc 	.word	0x200098cc
 800d93c:	200098c8 	.word	0x200098c8
 800d940:	200098d0 	.word	0x200098d0

0800d944 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d944:	b480      	push	{r7}
 800d946:	b085      	sub	sp, #20
 800d948:	af00      	add	r7, sp, #0
 800d94a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d94c:	4b28      	ldr	r3, [pc, #160]	; (800d9f0 <prvInsertBlockIntoFreeList+0xac>)
 800d94e:	60fb      	str	r3, [r7, #12]
 800d950:	e002      	b.n	800d958 <prvInsertBlockIntoFreeList+0x14>
 800d952:	68fb      	ldr	r3, [r7, #12]
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	60fb      	str	r3, [r7, #12]
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	681b      	ldr	r3, [r3, #0]
 800d95c:	687a      	ldr	r2, [r7, #4]
 800d95e:	429a      	cmp	r2, r3
 800d960:	d8f7      	bhi.n	800d952 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d962:	68fb      	ldr	r3, [r7, #12]
 800d964:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d966:	68fb      	ldr	r3, [r7, #12]
 800d968:	685b      	ldr	r3, [r3, #4]
 800d96a:	68ba      	ldr	r2, [r7, #8]
 800d96c:	4413      	add	r3, r2
 800d96e:	687a      	ldr	r2, [r7, #4]
 800d970:	429a      	cmp	r2, r3
 800d972:	d108      	bne.n	800d986 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d974:	68fb      	ldr	r3, [r7, #12]
 800d976:	685a      	ldr	r2, [r3, #4]
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	685b      	ldr	r3, [r3, #4]
 800d97c:	441a      	add	r2, r3
 800d97e:	68fb      	ldr	r3, [r7, #12]
 800d980:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d982:	68fb      	ldr	r3, [r7, #12]
 800d984:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	685b      	ldr	r3, [r3, #4]
 800d98e:	68ba      	ldr	r2, [r7, #8]
 800d990:	441a      	add	r2, r3
 800d992:	68fb      	ldr	r3, [r7, #12]
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	429a      	cmp	r2, r3
 800d998:	d118      	bne.n	800d9cc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d99a:	68fb      	ldr	r3, [r7, #12]
 800d99c:	681a      	ldr	r2, [r3, #0]
 800d99e:	4b15      	ldr	r3, [pc, #84]	; (800d9f4 <prvInsertBlockIntoFreeList+0xb0>)
 800d9a0:	681b      	ldr	r3, [r3, #0]
 800d9a2:	429a      	cmp	r2, r3
 800d9a4:	d00d      	beq.n	800d9c2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	685a      	ldr	r2, [r3, #4]
 800d9aa:	68fb      	ldr	r3, [r7, #12]
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	685b      	ldr	r3, [r3, #4]
 800d9b0:	441a      	add	r2, r3
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d9b6:	68fb      	ldr	r3, [r7, #12]
 800d9b8:	681b      	ldr	r3, [r3, #0]
 800d9ba:	681a      	ldr	r2, [r3, #0]
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	601a      	str	r2, [r3, #0]
 800d9c0:	e008      	b.n	800d9d4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d9c2:	4b0c      	ldr	r3, [pc, #48]	; (800d9f4 <prvInsertBlockIntoFreeList+0xb0>)
 800d9c4:	681a      	ldr	r2, [r3, #0]
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	601a      	str	r2, [r3, #0]
 800d9ca:	e003      	b.n	800d9d4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d9cc:	68fb      	ldr	r3, [r7, #12]
 800d9ce:	681a      	ldr	r2, [r3, #0]
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d9d4:	68fa      	ldr	r2, [r7, #12]
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	429a      	cmp	r2, r3
 800d9da:	d002      	beq.n	800d9e2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d9dc:	68fb      	ldr	r3, [r7, #12]
 800d9de:	687a      	ldr	r2, [r7, #4]
 800d9e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d9e2:	bf00      	nop
 800d9e4:	3714      	adds	r7, #20
 800d9e6:	46bd      	mov	sp, r7
 800d9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ec:	4770      	bx	lr
 800d9ee:	bf00      	nop
 800d9f0:	200098bc 	.word	0x200098bc
 800d9f4:	200098c4 	.word	0x200098c4

0800d9f8 <__errno>:
 800d9f8:	4b01      	ldr	r3, [pc, #4]	; (800da00 <__errno+0x8>)
 800d9fa:	6818      	ldr	r0, [r3, #0]
 800d9fc:	4770      	bx	lr
 800d9fe:	bf00      	nop
 800da00:	20000054 	.word	0x20000054

0800da04 <__libc_init_array>:
 800da04:	b570      	push	{r4, r5, r6, lr}
 800da06:	4d0d      	ldr	r5, [pc, #52]	; (800da3c <__libc_init_array+0x38>)
 800da08:	4c0d      	ldr	r4, [pc, #52]	; (800da40 <__libc_init_array+0x3c>)
 800da0a:	1b64      	subs	r4, r4, r5
 800da0c:	10a4      	asrs	r4, r4, #2
 800da0e:	2600      	movs	r6, #0
 800da10:	42a6      	cmp	r6, r4
 800da12:	d109      	bne.n	800da28 <__libc_init_array+0x24>
 800da14:	4d0b      	ldr	r5, [pc, #44]	; (800da44 <__libc_init_array+0x40>)
 800da16:	4c0c      	ldr	r4, [pc, #48]	; (800da48 <__libc_init_array+0x44>)
 800da18:	f000 fc96 	bl	800e348 <_init>
 800da1c:	1b64      	subs	r4, r4, r5
 800da1e:	10a4      	asrs	r4, r4, #2
 800da20:	2600      	movs	r6, #0
 800da22:	42a6      	cmp	r6, r4
 800da24:	d105      	bne.n	800da32 <__libc_init_array+0x2e>
 800da26:	bd70      	pop	{r4, r5, r6, pc}
 800da28:	f855 3b04 	ldr.w	r3, [r5], #4
 800da2c:	4798      	blx	r3
 800da2e:	3601      	adds	r6, #1
 800da30:	e7ee      	b.n	800da10 <__libc_init_array+0xc>
 800da32:	f855 3b04 	ldr.w	r3, [r5], #4
 800da36:	4798      	blx	r3
 800da38:	3601      	adds	r6, #1
 800da3a:	e7f2      	b.n	800da22 <__libc_init_array+0x1e>
 800da3c:	080101cc 	.word	0x080101cc
 800da40:	080101cc 	.word	0x080101cc
 800da44:	080101cc 	.word	0x080101cc
 800da48:	080101d0 	.word	0x080101d0

0800da4c <malloc>:
 800da4c:	4b02      	ldr	r3, [pc, #8]	; (800da58 <malloc+0xc>)
 800da4e:	4601      	mov	r1, r0
 800da50:	6818      	ldr	r0, [r3, #0]
 800da52:	f000 b885 	b.w	800db60 <_malloc_r>
 800da56:	bf00      	nop
 800da58:	20000054 	.word	0x20000054

0800da5c <memcpy>:
 800da5c:	440a      	add	r2, r1
 800da5e:	4291      	cmp	r1, r2
 800da60:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800da64:	d100      	bne.n	800da68 <memcpy+0xc>
 800da66:	4770      	bx	lr
 800da68:	b510      	push	{r4, lr}
 800da6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800da6e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800da72:	4291      	cmp	r1, r2
 800da74:	d1f9      	bne.n	800da6a <memcpy+0xe>
 800da76:	bd10      	pop	{r4, pc}

0800da78 <memset>:
 800da78:	4402      	add	r2, r0
 800da7a:	4603      	mov	r3, r0
 800da7c:	4293      	cmp	r3, r2
 800da7e:	d100      	bne.n	800da82 <memset+0xa>
 800da80:	4770      	bx	lr
 800da82:	f803 1b01 	strb.w	r1, [r3], #1
 800da86:	e7f9      	b.n	800da7c <memset+0x4>

0800da88 <_free_r>:
 800da88:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800da8a:	2900      	cmp	r1, #0
 800da8c:	d044      	beq.n	800db18 <_free_r+0x90>
 800da8e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800da92:	9001      	str	r0, [sp, #4]
 800da94:	2b00      	cmp	r3, #0
 800da96:	f1a1 0404 	sub.w	r4, r1, #4
 800da9a:	bfb8      	it	lt
 800da9c:	18e4      	addlt	r4, r4, r3
 800da9e:	f000 f903 	bl	800dca8 <__malloc_lock>
 800daa2:	4a1e      	ldr	r2, [pc, #120]	; (800db1c <_free_r+0x94>)
 800daa4:	9801      	ldr	r0, [sp, #4]
 800daa6:	6813      	ldr	r3, [r2, #0]
 800daa8:	b933      	cbnz	r3, 800dab8 <_free_r+0x30>
 800daaa:	6063      	str	r3, [r4, #4]
 800daac:	6014      	str	r4, [r2, #0]
 800daae:	b003      	add	sp, #12
 800dab0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800dab4:	f000 b8fe 	b.w	800dcb4 <__malloc_unlock>
 800dab8:	42a3      	cmp	r3, r4
 800daba:	d908      	bls.n	800dace <_free_r+0x46>
 800dabc:	6825      	ldr	r5, [r4, #0]
 800dabe:	1961      	adds	r1, r4, r5
 800dac0:	428b      	cmp	r3, r1
 800dac2:	bf01      	itttt	eq
 800dac4:	6819      	ldreq	r1, [r3, #0]
 800dac6:	685b      	ldreq	r3, [r3, #4]
 800dac8:	1949      	addeq	r1, r1, r5
 800daca:	6021      	streq	r1, [r4, #0]
 800dacc:	e7ed      	b.n	800daaa <_free_r+0x22>
 800dace:	461a      	mov	r2, r3
 800dad0:	685b      	ldr	r3, [r3, #4]
 800dad2:	b10b      	cbz	r3, 800dad8 <_free_r+0x50>
 800dad4:	42a3      	cmp	r3, r4
 800dad6:	d9fa      	bls.n	800dace <_free_r+0x46>
 800dad8:	6811      	ldr	r1, [r2, #0]
 800dada:	1855      	adds	r5, r2, r1
 800dadc:	42a5      	cmp	r5, r4
 800dade:	d10b      	bne.n	800daf8 <_free_r+0x70>
 800dae0:	6824      	ldr	r4, [r4, #0]
 800dae2:	4421      	add	r1, r4
 800dae4:	1854      	adds	r4, r2, r1
 800dae6:	42a3      	cmp	r3, r4
 800dae8:	6011      	str	r1, [r2, #0]
 800daea:	d1e0      	bne.n	800daae <_free_r+0x26>
 800daec:	681c      	ldr	r4, [r3, #0]
 800daee:	685b      	ldr	r3, [r3, #4]
 800daf0:	6053      	str	r3, [r2, #4]
 800daf2:	4421      	add	r1, r4
 800daf4:	6011      	str	r1, [r2, #0]
 800daf6:	e7da      	b.n	800daae <_free_r+0x26>
 800daf8:	d902      	bls.n	800db00 <_free_r+0x78>
 800dafa:	230c      	movs	r3, #12
 800dafc:	6003      	str	r3, [r0, #0]
 800dafe:	e7d6      	b.n	800daae <_free_r+0x26>
 800db00:	6825      	ldr	r5, [r4, #0]
 800db02:	1961      	adds	r1, r4, r5
 800db04:	428b      	cmp	r3, r1
 800db06:	bf04      	itt	eq
 800db08:	6819      	ldreq	r1, [r3, #0]
 800db0a:	685b      	ldreq	r3, [r3, #4]
 800db0c:	6063      	str	r3, [r4, #4]
 800db0e:	bf04      	itt	eq
 800db10:	1949      	addeq	r1, r1, r5
 800db12:	6021      	streq	r1, [r4, #0]
 800db14:	6054      	str	r4, [r2, #4]
 800db16:	e7ca      	b.n	800daae <_free_r+0x26>
 800db18:	b003      	add	sp, #12
 800db1a:	bd30      	pop	{r4, r5, pc}
 800db1c:	200098d4 	.word	0x200098d4

0800db20 <sbrk_aligned>:
 800db20:	b570      	push	{r4, r5, r6, lr}
 800db22:	4e0e      	ldr	r6, [pc, #56]	; (800db5c <sbrk_aligned+0x3c>)
 800db24:	460c      	mov	r4, r1
 800db26:	6831      	ldr	r1, [r6, #0]
 800db28:	4605      	mov	r5, r0
 800db2a:	b911      	cbnz	r1, 800db32 <sbrk_aligned+0x12>
 800db2c:	f000 f88c 	bl	800dc48 <_sbrk_r>
 800db30:	6030      	str	r0, [r6, #0]
 800db32:	4621      	mov	r1, r4
 800db34:	4628      	mov	r0, r5
 800db36:	f000 f887 	bl	800dc48 <_sbrk_r>
 800db3a:	1c43      	adds	r3, r0, #1
 800db3c:	d00a      	beq.n	800db54 <sbrk_aligned+0x34>
 800db3e:	1cc4      	adds	r4, r0, #3
 800db40:	f024 0403 	bic.w	r4, r4, #3
 800db44:	42a0      	cmp	r0, r4
 800db46:	d007      	beq.n	800db58 <sbrk_aligned+0x38>
 800db48:	1a21      	subs	r1, r4, r0
 800db4a:	4628      	mov	r0, r5
 800db4c:	f000 f87c 	bl	800dc48 <_sbrk_r>
 800db50:	3001      	adds	r0, #1
 800db52:	d101      	bne.n	800db58 <sbrk_aligned+0x38>
 800db54:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800db58:	4620      	mov	r0, r4
 800db5a:	bd70      	pop	{r4, r5, r6, pc}
 800db5c:	200098d8 	.word	0x200098d8

0800db60 <_malloc_r>:
 800db60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db64:	1ccd      	adds	r5, r1, #3
 800db66:	f025 0503 	bic.w	r5, r5, #3
 800db6a:	3508      	adds	r5, #8
 800db6c:	2d0c      	cmp	r5, #12
 800db6e:	bf38      	it	cc
 800db70:	250c      	movcc	r5, #12
 800db72:	2d00      	cmp	r5, #0
 800db74:	4607      	mov	r7, r0
 800db76:	db01      	blt.n	800db7c <_malloc_r+0x1c>
 800db78:	42a9      	cmp	r1, r5
 800db7a:	d905      	bls.n	800db88 <_malloc_r+0x28>
 800db7c:	230c      	movs	r3, #12
 800db7e:	603b      	str	r3, [r7, #0]
 800db80:	2600      	movs	r6, #0
 800db82:	4630      	mov	r0, r6
 800db84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db88:	4e2e      	ldr	r6, [pc, #184]	; (800dc44 <_malloc_r+0xe4>)
 800db8a:	f000 f88d 	bl	800dca8 <__malloc_lock>
 800db8e:	6833      	ldr	r3, [r6, #0]
 800db90:	461c      	mov	r4, r3
 800db92:	bb34      	cbnz	r4, 800dbe2 <_malloc_r+0x82>
 800db94:	4629      	mov	r1, r5
 800db96:	4638      	mov	r0, r7
 800db98:	f7ff ffc2 	bl	800db20 <sbrk_aligned>
 800db9c:	1c43      	adds	r3, r0, #1
 800db9e:	4604      	mov	r4, r0
 800dba0:	d14d      	bne.n	800dc3e <_malloc_r+0xde>
 800dba2:	6834      	ldr	r4, [r6, #0]
 800dba4:	4626      	mov	r6, r4
 800dba6:	2e00      	cmp	r6, #0
 800dba8:	d140      	bne.n	800dc2c <_malloc_r+0xcc>
 800dbaa:	6823      	ldr	r3, [r4, #0]
 800dbac:	4631      	mov	r1, r6
 800dbae:	4638      	mov	r0, r7
 800dbb0:	eb04 0803 	add.w	r8, r4, r3
 800dbb4:	f000 f848 	bl	800dc48 <_sbrk_r>
 800dbb8:	4580      	cmp	r8, r0
 800dbba:	d13a      	bne.n	800dc32 <_malloc_r+0xd2>
 800dbbc:	6821      	ldr	r1, [r4, #0]
 800dbbe:	3503      	adds	r5, #3
 800dbc0:	1a6d      	subs	r5, r5, r1
 800dbc2:	f025 0503 	bic.w	r5, r5, #3
 800dbc6:	3508      	adds	r5, #8
 800dbc8:	2d0c      	cmp	r5, #12
 800dbca:	bf38      	it	cc
 800dbcc:	250c      	movcc	r5, #12
 800dbce:	4629      	mov	r1, r5
 800dbd0:	4638      	mov	r0, r7
 800dbd2:	f7ff ffa5 	bl	800db20 <sbrk_aligned>
 800dbd6:	3001      	adds	r0, #1
 800dbd8:	d02b      	beq.n	800dc32 <_malloc_r+0xd2>
 800dbda:	6823      	ldr	r3, [r4, #0]
 800dbdc:	442b      	add	r3, r5
 800dbde:	6023      	str	r3, [r4, #0]
 800dbe0:	e00e      	b.n	800dc00 <_malloc_r+0xa0>
 800dbe2:	6822      	ldr	r2, [r4, #0]
 800dbe4:	1b52      	subs	r2, r2, r5
 800dbe6:	d41e      	bmi.n	800dc26 <_malloc_r+0xc6>
 800dbe8:	2a0b      	cmp	r2, #11
 800dbea:	d916      	bls.n	800dc1a <_malloc_r+0xba>
 800dbec:	1961      	adds	r1, r4, r5
 800dbee:	42a3      	cmp	r3, r4
 800dbf0:	6025      	str	r5, [r4, #0]
 800dbf2:	bf18      	it	ne
 800dbf4:	6059      	strne	r1, [r3, #4]
 800dbf6:	6863      	ldr	r3, [r4, #4]
 800dbf8:	bf08      	it	eq
 800dbfa:	6031      	streq	r1, [r6, #0]
 800dbfc:	5162      	str	r2, [r4, r5]
 800dbfe:	604b      	str	r3, [r1, #4]
 800dc00:	4638      	mov	r0, r7
 800dc02:	f104 060b 	add.w	r6, r4, #11
 800dc06:	f000 f855 	bl	800dcb4 <__malloc_unlock>
 800dc0a:	f026 0607 	bic.w	r6, r6, #7
 800dc0e:	1d23      	adds	r3, r4, #4
 800dc10:	1af2      	subs	r2, r6, r3
 800dc12:	d0b6      	beq.n	800db82 <_malloc_r+0x22>
 800dc14:	1b9b      	subs	r3, r3, r6
 800dc16:	50a3      	str	r3, [r4, r2]
 800dc18:	e7b3      	b.n	800db82 <_malloc_r+0x22>
 800dc1a:	6862      	ldr	r2, [r4, #4]
 800dc1c:	42a3      	cmp	r3, r4
 800dc1e:	bf0c      	ite	eq
 800dc20:	6032      	streq	r2, [r6, #0]
 800dc22:	605a      	strne	r2, [r3, #4]
 800dc24:	e7ec      	b.n	800dc00 <_malloc_r+0xa0>
 800dc26:	4623      	mov	r3, r4
 800dc28:	6864      	ldr	r4, [r4, #4]
 800dc2a:	e7b2      	b.n	800db92 <_malloc_r+0x32>
 800dc2c:	4634      	mov	r4, r6
 800dc2e:	6876      	ldr	r6, [r6, #4]
 800dc30:	e7b9      	b.n	800dba6 <_malloc_r+0x46>
 800dc32:	230c      	movs	r3, #12
 800dc34:	603b      	str	r3, [r7, #0]
 800dc36:	4638      	mov	r0, r7
 800dc38:	f000 f83c 	bl	800dcb4 <__malloc_unlock>
 800dc3c:	e7a1      	b.n	800db82 <_malloc_r+0x22>
 800dc3e:	6025      	str	r5, [r4, #0]
 800dc40:	e7de      	b.n	800dc00 <_malloc_r+0xa0>
 800dc42:	bf00      	nop
 800dc44:	200098d4 	.word	0x200098d4

0800dc48 <_sbrk_r>:
 800dc48:	b538      	push	{r3, r4, r5, lr}
 800dc4a:	4d06      	ldr	r5, [pc, #24]	; (800dc64 <_sbrk_r+0x1c>)
 800dc4c:	2300      	movs	r3, #0
 800dc4e:	4604      	mov	r4, r0
 800dc50:	4608      	mov	r0, r1
 800dc52:	602b      	str	r3, [r5, #0]
 800dc54:	f7f4 f97e 	bl	8001f54 <_sbrk>
 800dc58:	1c43      	adds	r3, r0, #1
 800dc5a:	d102      	bne.n	800dc62 <_sbrk_r+0x1a>
 800dc5c:	682b      	ldr	r3, [r5, #0]
 800dc5e:	b103      	cbz	r3, 800dc62 <_sbrk_r+0x1a>
 800dc60:	6023      	str	r3, [r4, #0]
 800dc62:	bd38      	pop	{r3, r4, r5, pc}
 800dc64:	200098dc 	.word	0x200098dc

0800dc68 <siprintf>:
 800dc68:	b40e      	push	{r1, r2, r3}
 800dc6a:	b500      	push	{lr}
 800dc6c:	b09c      	sub	sp, #112	; 0x70
 800dc6e:	ab1d      	add	r3, sp, #116	; 0x74
 800dc70:	9002      	str	r0, [sp, #8]
 800dc72:	9006      	str	r0, [sp, #24]
 800dc74:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800dc78:	4809      	ldr	r0, [pc, #36]	; (800dca0 <siprintf+0x38>)
 800dc7a:	9107      	str	r1, [sp, #28]
 800dc7c:	9104      	str	r1, [sp, #16]
 800dc7e:	4909      	ldr	r1, [pc, #36]	; (800dca4 <siprintf+0x3c>)
 800dc80:	f853 2b04 	ldr.w	r2, [r3], #4
 800dc84:	9105      	str	r1, [sp, #20]
 800dc86:	6800      	ldr	r0, [r0, #0]
 800dc88:	9301      	str	r3, [sp, #4]
 800dc8a:	a902      	add	r1, sp, #8
 800dc8c:	f000 f874 	bl	800dd78 <_svfiprintf_r>
 800dc90:	9b02      	ldr	r3, [sp, #8]
 800dc92:	2200      	movs	r2, #0
 800dc94:	701a      	strb	r2, [r3, #0]
 800dc96:	b01c      	add	sp, #112	; 0x70
 800dc98:	f85d eb04 	ldr.w	lr, [sp], #4
 800dc9c:	b003      	add	sp, #12
 800dc9e:	4770      	bx	lr
 800dca0:	20000054 	.word	0x20000054
 800dca4:	ffff0208 	.word	0xffff0208

0800dca8 <__malloc_lock>:
 800dca8:	4801      	ldr	r0, [pc, #4]	; (800dcb0 <__malloc_lock+0x8>)
 800dcaa:	f000 baf9 	b.w	800e2a0 <__retarget_lock_acquire_recursive>
 800dcae:	bf00      	nop
 800dcb0:	200098e0 	.word	0x200098e0

0800dcb4 <__malloc_unlock>:
 800dcb4:	4801      	ldr	r0, [pc, #4]	; (800dcbc <__malloc_unlock+0x8>)
 800dcb6:	f000 baf4 	b.w	800e2a2 <__retarget_lock_release_recursive>
 800dcba:	bf00      	nop
 800dcbc:	200098e0 	.word	0x200098e0

0800dcc0 <__ssputs_r>:
 800dcc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dcc4:	688e      	ldr	r6, [r1, #8]
 800dcc6:	429e      	cmp	r6, r3
 800dcc8:	4682      	mov	sl, r0
 800dcca:	460c      	mov	r4, r1
 800dccc:	4690      	mov	r8, r2
 800dcce:	461f      	mov	r7, r3
 800dcd0:	d838      	bhi.n	800dd44 <__ssputs_r+0x84>
 800dcd2:	898a      	ldrh	r2, [r1, #12]
 800dcd4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800dcd8:	d032      	beq.n	800dd40 <__ssputs_r+0x80>
 800dcda:	6825      	ldr	r5, [r4, #0]
 800dcdc:	6909      	ldr	r1, [r1, #16]
 800dcde:	eba5 0901 	sub.w	r9, r5, r1
 800dce2:	6965      	ldr	r5, [r4, #20]
 800dce4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dce8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800dcec:	3301      	adds	r3, #1
 800dcee:	444b      	add	r3, r9
 800dcf0:	106d      	asrs	r5, r5, #1
 800dcf2:	429d      	cmp	r5, r3
 800dcf4:	bf38      	it	cc
 800dcf6:	461d      	movcc	r5, r3
 800dcf8:	0553      	lsls	r3, r2, #21
 800dcfa:	d531      	bpl.n	800dd60 <__ssputs_r+0xa0>
 800dcfc:	4629      	mov	r1, r5
 800dcfe:	f7ff ff2f 	bl	800db60 <_malloc_r>
 800dd02:	4606      	mov	r6, r0
 800dd04:	b950      	cbnz	r0, 800dd1c <__ssputs_r+0x5c>
 800dd06:	230c      	movs	r3, #12
 800dd08:	f8ca 3000 	str.w	r3, [sl]
 800dd0c:	89a3      	ldrh	r3, [r4, #12]
 800dd0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dd12:	81a3      	strh	r3, [r4, #12]
 800dd14:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dd18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd1c:	6921      	ldr	r1, [r4, #16]
 800dd1e:	464a      	mov	r2, r9
 800dd20:	f7ff fe9c 	bl	800da5c <memcpy>
 800dd24:	89a3      	ldrh	r3, [r4, #12]
 800dd26:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800dd2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dd2e:	81a3      	strh	r3, [r4, #12]
 800dd30:	6126      	str	r6, [r4, #16]
 800dd32:	6165      	str	r5, [r4, #20]
 800dd34:	444e      	add	r6, r9
 800dd36:	eba5 0509 	sub.w	r5, r5, r9
 800dd3a:	6026      	str	r6, [r4, #0]
 800dd3c:	60a5      	str	r5, [r4, #8]
 800dd3e:	463e      	mov	r6, r7
 800dd40:	42be      	cmp	r6, r7
 800dd42:	d900      	bls.n	800dd46 <__ssputs_r+0x86>
 800dd44:	463e      	mov	r6, r7
 800dd46:	6820      	ldr	r0, [r4, #0]
 800dd48:	4632      	mov	r2, r6
 800dd4a:	4641      	mov	r1, r8
 800dd4c:	f000 faaa 	bl	800e2a4 <memmove>
 800dd50:	68a3      	ldr	r3, [r4, #8]
 800dd52:	1b9b      	subs	r3, r3, r6
 800dd54:	60a3      	str	r3, [r4, #8]
 800dd56:	6823      	ldr	r3, [r4, #0]
 800dd58:	4433      	add	r3, r6
 800dd5a:	6023      	str	r3, [r4, #0]
 800dd5c:	2000      	movs	r0, #0
 800dd5e:	e7db      	b.n	800dd18 <__ssputs_r+0x58>
 800dd60:	462a      	mov	r2, r5
 800dd62:	f000 fab9 	bl	800e2d8 <_realloc_r>
 800dd66:	4606      	mov	r6, r0
 800dd68:	2800      	cmp	r0, #0
 800dd6a:	d1e1      	bne.n	800dd30 <__ssputs_r+0x70>
 800dd6c:	6921      	ldr	r1, [r4, #16]
 800dd6e:	4650      	mov	r0, sl
 800dd70:	f7ff fe8a 	bl	800da88 <_free_r>
 800dd74:	e7c7      	b.n	800dd06 <__ssputs_r+0x46>
	...

0800dd78 <_svfiprintf_r>:
 800dd78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd7c:	4698      	mov	r8, r3
 800dd7e:	898b      	ldrh	r3, [r1, #12]
 800dd80:	061b      	lsls	r3, r3, #24
 800dd82:	b09d      	sub	sp, #116	; 0x74
 800dd84:	4607      	mov	r7, r0
 800dd86:	460d      	mov	r5, r1
 800dd88:	4614      	mov	r4, r2
 800dd8a:	d50e      	bpl.n	800ddaa <_svfiprintf_r+0x32>
 800dd8c:	690b      	ldr	r3, [r1, #16]
 800dd8e:	b963      	cbnz	r3, 800ddaa <_svfiprintf_r+0x32>
 800dd90:	2140      	movs	r1, #64	; 0x40
 800dd92:	f7ff fee5 	bl	800db60 <_malloc_r>
 800dd96:	6028      	str	r0, [r5, #0]
 800dd98:	6128      	str	r0, [r5, #16]
 800dd9a:	b920      	cbnz	r0, 800dda6 <_svfiprintf_r+0x2e>
 800dd9c:	230c      	movs	r3, #12
 800dd9e:	603b      	str	r3, [r7, #0]
 800dda0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dda4:	e0d1      	b.n	800df4a <_svfiprintf_r+0x1d2>
 800dda6:	2340      	movs	r3, #64	; 0x40
 800dda8:	616b      	str	r3, [r5, #20]
 800ddaa:	2300      	movs	r3, #0
 800ddac:	9309      	str	r3, [sp, #36]	; 0x24
 800ddae:	2320      	movs	r3, #32
 800ddb0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ddb4:	f8cd 800c 	str.w	r8, [sp, #12]
 800ddb8:	2330      	movs	r3, #48	; 0x30
 800ddba:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800df64 <_svfiprintf_r+0x1ec>
 800ddbe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ddc2:	f04f 0901 	mov.w	r9, #1
 800ddc6:	4623      	mov	r3, r4
 800ddc8:	469a      	mov	sl, r3
 800ddca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ddce:	b10a      	cbz	r2, 800ddd4 <_svfiprintf_r+0x5c>
 800ddd0:	2a25      	cmp	r2, #37	; 0x25
 800ddd2:	d1f9      	bne.n	800ddc8 <_svfiprintf_r+0x50>
 800ddd4:	ebba 0b04 	subs.w	fp, sl, r4
 800ddd8:	d00b      	beq.n	800ddf2 <_svfiprintf_r+0x7a>
 800ddda:	465b      	mov	r3, fp
 800dddc:	4622      	mov	r2, r4
 800ddde:	4629      	mov	r1, r5
 800dde0:	4638      	mov	r0, r7
 800dde2:	f7ff ff6d 	bl	800dcc0 <__ssputs_r>
 800dde6:	3001      	adds	r0, #1
 800dde8:	f000 80aa 	beq.w	800df40 <_svfiprintf_r+0x1c8>
 800ddec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ddee:	445a      	add	r2, fp
 800ddf0:	9209      	str	r2, [sp, #36]	; 0x24
 800ddf2:	f89a 3000 	ldrb.w	r3, [sl]
 800ddf6:	2b00      	cmp	r3, #0
 800ddf8:	f000 80a2 	beq.w	800df40 <_svfiprintf_r+0x1c8>
 800ddfc:	2300      	movs	r3, #0
 800ddfe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800de02:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800de06:	f10a 0a01 	add.w	sl, sl, #1
 800de0a:	9304      	str	r3, [sp, #16]
 800de0c:	9307      	str	r3, [sp, #28]
 800de0e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800de12:	931a      	str	r3, [sp, #104]	; 0x68
 800de14:	4654      	mov	r4, sl
 800de16:	2205      	movs	r2, #5
 800de18:	f814 1b01 	ldrb.w	r1, [r4], #1
 800de1c:	4851      	ldr	r0, [pc, #324]	; (800df64 <_svfiprintf_r+0x1ec>)
 800de1e:	f7f2 fa17 	bl	8000250 <memchr>
 800de22:	9a04      	ldr	r2, [sp, #16]
 800de24:	b9d8      	cbnz	r0, 800de5e <_svfiprintf_r+0xe6>
 800de26:	06d0      	lsls	r0, r2, #27
 800de28:	bf44      	itt	mi
 800de2a:	2320      	movmi	r3, #32
 800de2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800de30:	0711      	lsls	r1, r2, #28
 800de32:	bf44      	itt	mi
 800de34:	232b      	movmi	r3, #43	; 0x2b
 800de36:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800de3a:	f89a 3000 	ldrb.w	r3, [sl]
 800de3e:	2b2a      	cmp	r3, #42	; 0x2a
 800de40:	d015      	beq.n	800de6e <_svfiprintf_r+0xf6>
 800de42:	9a07      	ldr	r2, [sp, #28]
 800de44:	4654      	mov	r4, sl
 800de46:	2000      	movs	r0, #0
 800de48:	f04f 0c0a 	mov.w	ip, #10
 800de4c:	4621      	mov	r1, r4
 800de4e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800de52:	3b30      	subs	r3, #48	; 0x30
 800de54:	2b09      	cmp	r3, #9
 800de56:	d94e      	bls.n	800def6 <_svfiprintf_r+0x17e>
 800de58:	b1b0      	cbz	r0, 800de88 <_svfiprintf_r+0x110>
 800de5a:	9207      	str	r2, [sp, #28]
 800de5c:	e014      	b.n	800de88 <_svfiprintf_r+0x110>
 800de5e:	eba0 0308 	sub.w	r3, r0, r8
 800de62:	fa09 f303 	lsl.w	r3, r9, r3
 800de66:	4313      	orrs	r3, r2
 800de68:	9304      	str	r3, [sp, #16]
 800de6a:	46a2      	mov	sl, r4
 800de6c:	e7d2      	b.n	800de14 <_svfiprintf_r+0x9c>
 800de6e:	9b03      	ldr	r3, [sp, #12]
 800de70:	1d19      	adds	r1, r3, #4
 800de72:	681b      	ldr	r3, [r3, #0]
 800de74:	9103      	str	r1, [sp, #12]
 800de76:	2b00      	cmp	r3, #0
 800de78:	bfbb      	ittet	lt
 800de7a:	425b      	neglt	r3, r3
 800de7c:	f042 0202 	orrlt.w	r2, r2, #2
 800de80:	9307      	strge	r3, [sp, #28]
 800de82:	9307      	strlt	r3, [sp, #28]
 800de84:	bfb8      	it	lt
 800de86:	9204      	strlt	r2, [sp, #16]
 800de88:	7823      	ldrb	r3, [r4, #0]
 800de8a:	2b2e      	cmp	r3, #46	; 0x2e
 800de8c:	d10c      	bne.n	800dea8 <_svfiprintf_r+0x130>
 800de8e:	7863      	ldrb	r3, [r4, #1]
 800de90:	2b2a      	cmp	r3, #42	; 0x2a
 800de92:	d135      	bne.n	800df00 <_svfiprintf_r+0x188>
 800de94:	9b03      	ldr	r3, [sp, #12]
 800de96:	1d1a      	adds	r2, r3, #4
 800de98:	681b      	ldr	r3, [r3, #0]
 800de9a:	9203      	str	r2, [sp, #12]
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	bfb8      	it	lt
 800dea0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800dea4:	3402      	adds	r4, #2
 800dea6:	9305      	str	r3, [sp, #20]
 800dea8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800df74 <_svfiprintf_r+0x1fc>
 800deac:	7821      	ldrb	r1, [r4, #0]
 800deae:	2203      	movs	r2, #3
 800deb0:	4650      	mov	r0, sl
 800deb2:	f7f2 f9cd 	bl	8000250 <memchr>
 800deb6:	b140      	cbz	r0, 800deca <_svfiprintf_r+0x152>
 800deb8:	2340      	movs	r3, #64	; 0x40
 800deba:	eba0 000a 	sub.w	r0, r0, sl
 800debe:	fa03 f000 	lsl.w	r0, r3, r0
 800dec2:	9b04      	ldr	r3, [sp, #16]
 800dec4:	4303      	orrs	r3, r0
 800dec6:	3401      	adds	r4, #1
 800dec8:	9304      	str	r3, [sp, #16]
 800deca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dece:	4826      	ldr	r0, [pc, #152]	; (800df68 <_svfiprintf_r+0x1f0>)
 800ded0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ded4:	2206      	movs	r2, #6
 800ded6:	f7f2 f9bb 	bl	8000250 <memchr>
 800deda:	2800      	cmp	r0, #0
 800dedc:	d038      	beq.n	800df50 <_svfiprintf_r+0x1d8>
 800dede:	4b23      	ldr	r3, [pc, #140]	; (800df6c <_svfiprintf_r+0x1f4>)
 800dee0:	bb1b      	cbnz	r3, 800df2a <_svfiprintf_r+0x1b2>
 800dee2:	9b03      	ldr	r3, [sp, #12]
 800dee4:	3307      	adds	r3, #7
 800dee6:	f023 0307 	bic.w	r3, r3, #7
 800deea:	3308      	adds	r3, #8
 800deec:	9303      	str	r3, [sp, #12]
 800deee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800def0:	4433      	add	r3, r6
 800def2:	9309      	str	r3, [sp, #36]	; 0x24
 800def4:	e767      	b.n	800ddc6 <_svfiprintf_r+0x4e>
 800def6:	fb0c 3202 	mla	r2, ip, r2, r3
 800defa:	460c      	mov	r4, r1
 800defc:	2001      	movs	r0, #1
 800defe:	e7a5      	b.n	800de4c <_svfiprintf_r+0xd4>
 800df00:	2300      	movs	r3, #0
 800df02:	3401      	adds	r4, #1
 800df04:	9305      	str	r3, [sp, #20]
 800df06:	4619      	mov	r1, r3
 800df08:	f04f 0c0a 	mov.w	ip, #10
 800df0c:	4620      	mov	r0, r4
 800df0e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800df12:	3a30      	subs	r2, #48	; 0x30
 800df14:	2a09      	cmp	r2, #9
 800df16:	d903      	bls.n	800df20 <_svfiprintf_r+0x1a8>
 800df18:	2b00      	cmp	r3, #0
 800df1a:	d0c5      	beq.n	800dea8 <_svfiprintf_r+0x130>
 800df1c:	9105      	str	r1, [sp, #20]
 800df1e:	e7c3      	b.n	800dea8 <_svfiprintf_r+0x130>
 800df20:	fb0c 2101 	mla	r1, ip, r1, r2
 800df24:	4604      	mov	r4, r0
 800df26:	2301      	movs	r3, #1
 800df28:	e7f0      	b.n	800df0c <_svfiprintf_r+0x194>
 800df2a:	ab03      	add	r3, sp, #12
 800df2c:	9300      	str	r3, [sp, #0]
 800df2e:	462a      	mov	r2, r5
 800df30:	4b0f      	ldr	r3, [pc, #60]	; (800df70 <_svfiprintf_r+0x1f8>)
 800df32:	a904      	add	r1, sp, #16
 800df34:	4638      	mov	r0, r7
 800df36:	f3af 8000 	nop.w
 800df3a:	1c42      	adds	r2, r0, #1
 800df3c:	4606      	mov	r6, r0
 800df3e:	d1d6      	bne.n	800deee <_svfiprintf_r+0x176>
 800df40:	89ab      	ldrh	r3, [r5, #12]
 800df42:	065b      	lsls	r3, r3, #25
 800df44:	f53f af2c 	bmi.w	800dda0 <_svfiprintf_r+0x28>
 800df48:	9809      	ldr	r0, [sp, #36]	; 0x24
 800df4a:	b01d      	add	sp, #116	; 0x74
 800df4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df50:	ab03      	add	r3, sp, #12
 800df52:	9300      	str	r3, [sp, #0]
 800df54:	462a      	mov	r2, r5
 800df56:	4b06      	ldr	r3, [pc, #24]	; (800df70 <_svfiprintf_r+0x1f8>)
 800df58:	a904      	add	r1, sp, #16
 800df5a:	4638      	mov	r0, r7
 800df5c:	f000 f87a 	bl	800e054 <_printf_i>
 800df60:	e7eb      	b.n	800df3a <_svfiprintf_r+0x1c2>
 800df62:	bf00      	nop
 800df64:	08010190 	.word	0x08010190
 800df68:	0801019a 	.word	0x0801019a
 800df6c:	00000000 	.word	0x00000000
 800df70:	0800dcc1 	.word	0x0800dcc1
 800df74:	08010196 	.word	0x08010196

0800df78 <_printf_common>:
 800df78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800df7c:	4616      	mov	r6, r2
 800df7e:	4699      	mov	r9, r3
 800df80:	688a      	ldr	r2, [r1, #8]
 800df82:	690b      	ldr	r3, [r1, #16]
 800df84:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800df88:	4293      	cmp	r3, r2
 800df8a:	bfb8      	it	lt
 800df8c:	4613      	movlt	r3, r2
 800df8e:	6033      	str	r3, [r6, #0]
 800df90:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800df94:	4607      	mov	r7, r0
 800df96:	460c      	mov	r4, r1
 800df98:	b10a      	cbz	r2, 800df9e <_printf_common+0x26>
 800df9a:	3301      	adds	r3, #1
 800df9c:	6033      	str	r3, [r6, #0]
 800df9e:	6823      	ldr	r3, [r4, #0]
 800dfa0:	0699      	lsls	r1, r3, #26
 800dfa2:	bf42      	ittt	mi
 800dfa4:	6833      	ldrmi	r3, [r6, #0]
 800dfa6:	3302      	addmi	r3, #2
 800dfa8:	6033      	strmi	r3, [r6, #0]
 800dfaa:	6825      	ldr	r5, [r4, #0]
 800dfac:	f015 0506 	ands.w	r5, r5, #6
 800dfb0:	d106      	bne.n	800dfc0 <_printf_common+0x48>
 800dfb2:	f104 0a19 	add.w	sl, r4, #25
 800dfb6:	68e3      	ldr	r3, [r4, #12]
 800dfb8:	6832      	ldr	r2, [r6, #0]
 800dfba:	1a9b      	subs	r3, r3, r2
 800dfbc:	42ab      	cmp	r3, r5
 800dfbe:	dc26      	bgt.n	800e00e <_printf_common+0x96>
 800dfc0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800dfc4:	1e13      	subs	r3, r2, #0
 800dfc6:	6822      	ldr	r2, [r4, #0]
 800dfc8:	bf18      	it	ne
 800dfca:	2301      	movne	r3, #1
 800dfcc:	0692      	lsls	r2, r2, #26
 800dfce:	d42b      	bmi.n	800e028 <_printf_common+0xb0>
 800dfd0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800dfd4:	4649      	mov	r1, r9
 800dfd6:	4638      	mov	r0, r7
 800dfd8:	47c0      	blx	r8
 800dfda:	3001      	adds	r0, #1
 800dfdc:	d01e      	beq.n	800e01c <_printf_common+0xa4>
 800dfde:	6823      	ldr	r3, [r4, #0]
 800dfe0:	68e5      	ldr	r5, [r4, #12]
 800dfe2:	6832      	ldr	r2, [r6, #0]
 800dfe4:	f003 0306 	and.w	r3, r3, #6
 800dfe8:	2b04      	cmp	r3, #4
 800dfea:	bf08      	it	eq
 800dfec:	1aad      	subeq	r5, r5, r2
 800dfee:	68a3      	ldr	r3, [r4, #8]
 800dff0:	6922      	ldr	r2, [r4, #16]
 800dff2:	bf0c      	ite	eq
 800dff4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800dff8:	2500      	movne	r5, #0
 800dffa:	4293      	cmp	r3, r2
 800dffc:	bfc4      	itt	gt
 800dffe:	1a9b      	subgt	r3, r3, r2
 800e000:	18ed      	addgt	r5, r5, r3
 800e002:	2600      	movs	r6, #0
 800e004:	341a      	adds	r4, #26
 800e006:	42b5      	cmp	r5, r6
 800e008:	d11a      	bne.n	800e040 <_printf_common+0xc8>
 800e00a:	2000      	movs	r0, #0
 800e00c:	e008      	b.n	800e020 <_printf_common+0xa8>
 800e00e:	2301      	movs	r3, #1
 800e010:	4652      	mov	r2, sl
 800e012:	4649      	mov	r1, r9
 800e014:	4638      	mov	r0, r7
 800e016:	47c0      	blx	r8
 800e018:	3001      	adds	r0, #1
 800e01a:	d103      	bne.n	800e024 <_printf_common+0xac>
 800e01c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e020:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e024:	3501      	adds	r5, #1
 800e026:	e7c6      	b.n	800dfb6 <_printf_common+0x3e>
 800e028:	18e1      	adds	r1, r4, r3
 800e02a:	1c5a      	adds	r2, r3, #1
 800e02c:	2030      	movs	r0, #48	; 0x30
 800e02e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e032:	4422      	add	r2, r4
 800e034:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e038:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e03c:	3302      	adds	r3, #2
 800e03e:	e7c7      	b.n	800dfd0 <_printf_common+0x58>
 800e040:	2301      	movs	r3, #1
 800e042:	4622      	mov	r2, r4
 800e044:	4649      	mov	r1, r9
 800e046:	4638      	mov	r0, r7
 800e048:	47c0      	blx	r8
 800e04a:	3001      	adds	r0, #1
 800e04c:	d0e6      	beq.n	800e01c <_printf_common+0xa4>
 800e04e:	3601      	adds	r6, #1
 800e050:	e7d9      	b.n	800e006 <_printf_common+0x8e>
	...

0800e054 <_printf_i>:
 800e054:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e058:	7e0f      	ldrb	r7, [r1, #24]
 800e05a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e05c:	2f78      	cmp	r7, #120	; 0x78
 800e05e:	4691      	mov	r9, r2
 800e060:	4680      	mov	r8, r0
 800e062:	460c      	mov	r4, r1
 800e064:	469a      	mov	sl, r3
 800e066:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800e06a:	d807      	bhi.n	800e07c <_printf_i+0x28>
 800e06c:	2f62      	cmp	r7, #98	; 0x62
 800e06e:	d80a      	bhi.n	800e086 <_printf_i+0x32>
 800e070:	2f00      	cmp	r7, #0
 800e072:	f000 80d8 	beq.w	800e226 <_printf_i+0x1d2>
 800e076:	2f58      	cmp	r7, #88	; 0x58
 800e078:	f000 80a3 	beq.w	800e1c2 <_printf_i+0x16e>
 800e07c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e080:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e084:	e03a      	b.n	800e0fc <_printf_i+0xa8>
 800e086:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e08a:	2b15      	cmp	r3, #21
 800e08c:	d8f6      	bhi.n	800e07c <_printf_i+0x28>
 800e08e:	a101      	add	r1, pc, #4	; (adr r1, 800e094 <_printf_i+0x40>)
 800e090:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e094:	0800e0ed 	.word	0x0800e0ed
 800e098:	0800e101 	.word	0x0800e101
 800e09c:	0800e07d 	.word	0x0800e07d
 800e0a0:	0800e07d 	.word	0x0800e07d
 800e0a4:	0800e07d 	.word	0x0800e07d
 800e0a8:	0800e07d 	.word	0x0800e07d
 800e0ac:	0800e101 	.word	0x0800e101
 800e0b0:	0800e07d 	.word	0x0800e07d
 800e0b4:	0800e07d 	.word	0x0800e07d
 800e0b8:	0800e07d 	.word	0x0800e07d
 800e0bc:	0800e07d 	.word	0x0800e07d
 800e0c0:	0800e20d 	.word	0x0800e20d
 800e0c4:	0800e131 	.word	0x0800e131
 800e0c8:	0800e1ef 	.word	0x0800e1ef
 800e0cc:	0800e07d 	.word	0x0800e07d
 800e0d0:	0800e07d 	.word	0x0800e07d
 800e0d4:	0800e22f 	.word	0x0800e22f
 800e0d8:	0800e07d 	.word	0x0800e07d
 800e0dc:	0800e131 	.word	0x0800e131
 800e0e0:	0800e07d 	.word	0x0800e07d
 800e0e4:	0800e07d 	.word	0x0800e07d
 800e0e8:	0800e1f7 	.word	0x0800e1f7
 800e0ec:	682b      	ldr	r3, [r5, #0]
 800e0ee:	1d1a      	adds	r2, r3, #4
 800e0f0:	681b      	ldr	r3, [r3, #0]
 800e0f2:	602a      	str	r2, [r5, #0]
 800e0f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e0f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e0fc:	2301      	movs	r3, #1
 800e0fe:	e0a3      	b.n	800e248 <_printf_i+0x1f4>
 800e100:	6820      	ldr	r0, [r4, #0]
 800e102:	6829      	ldr	r1, [r5, #0]
 800e104:	0606      	lsls	r6, r0, #24
 800e106:	f101 0304 	add.w	r3, r1, #4
 800e10a:	d50a      	bpl.n	800e122 <_printf_i+0xce>
 800e10c:	680e      	ldr	r6, [r1, #0]
 800e10e:	602b      	str	r3, [r5, #0]
 800e110:	2e00      	cmp	r6, #0
 800e112:	da03      	bge.n	800e11c <_printf_i+0xc8>
 800e114:	232d      	movs	r3, #45	; 0x2d
 800e116:	4276      	negs	r6, r6
 800e118:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e11c:	485e      	ldr	r0, [pc, #376]	; (800e298 <_printf_i+0x244>)
 800e11e:	230a      	movs	r3, #10
 800e120:	e019      	b.n	800e156 <_printf_i+0x102>
 800e122:	680e      	ldr	r6, [r1, #0]
 800e124:	602b      	str	r3, [r5, #0]
 800e126:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e12a:	bf18      	it	ne
 800e12c:	b236      	sxthne	r6, r6
 800e12e:	e7ef      	b.n	800e110 <_printf_i+0xbc>
 800e130:	682b      	ldr	r3, [r5, #0]
 800e132:	6820      	ldr	r0, [r4, #0]
 800e134:	1d19      	adds	r1, r3, #4
 800e136:	6029      	str	r1, [r5, #0]
 800e138:	0601      	lsls	r1, r0, #24
 800e13a:	d501      	bpl.n	800e140 <_printf_i+0xec>
 800e13c:	681e      	ldr	r6, [r3, #0]
 800e13e:	e002      	b.n	800e146 <_printf_i+0xf2>
 800e140:	0646      	lsls	r6, r0, #25
 800e142:	d5fb      	bpl.n	800e13c <_printf_i+0xe8>
 800e144:	881e      	ldrh	r6, [r3, #0]
 800e146:	4854      	ldr	r0, [pc, #336]	; (800e298 <_printf_i+0x244>)
 800e148:	2f6f      	cmp	r7, #111	; 0x6f
 800e14a:	bf0c      	ite	eq
 800e14c:	2308      	moveq	r3, #8
 800e14e:	230a      	movne	r3, #10
 800e150:	2100      	movs	r1, #0
 800e152:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e156:	6865      	ldr	r5, [r4, #4]
 800e158:	60a5      	str	r5, [r4, #8]
 800e15a:	2d00      	cmp	r5, #0
 800e15c:	bfa2      	ittt	ge
 800e15e:	6821      	ldrge	r1, [r4, #0]
 800e160:	f021 0104 	bicge.w	r1, r1, #4
 800e164:	6021      	strge	r1, [r4, #0]
 800e166:	b90e      	cbnz	r6, 800e16c <_printf_i+0x118>
 800e168:	2d00      	cmp	r5, #0
 800e16a:	d04d      	beq.n	800e208 <_printf_i+0x1b4>
 800e16c:	4615      	mov	r5, r2
 800e16e:	fbb6 f1f3 	udiv	r1, r6, r3
 800e172:	fb03 6711 	mls	r7, r3, r1, r6
 800e176:	5dc7      	ldrb	r7, [r0, r7]
 800e178:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800e17c:	4637      	mov	r7, r6
 800e17e:	42bb      	cmp	r3, r7
 800e180:	460e      	mov	r6, r1
 800e182:	d9f4      	bls.n	800e16e <_printf_i+0x11a>
 800e184:	2b08      	cmp	r3, #8
 800e186:	d10b      	bne.n	800e1a0 <_printf_i+0x14c>
 800e188:	6823      	ldr	r3, [r4, #0]
 800e18a:	07de      	lsls	r6, r3, #31
 800e18c:	d508      	bpl.n	800e1a0 <_printf_i+0x14c>
 800e18e:	6923      	ldr	r3, [r4, #16]
 800e190:	6861      	ldr	r1, [r4, #4]
 800e192:	4299      	cmp	r1, r3
 800e194:	bfde      	ittt	le
 800e196:	2330      	movle	r3, #48	; 0x30
 800e198:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e19c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800e1a0:	1b52      	subs	r2, r2, r5
 800e1a2:	6122      	str	r2, [r4, #16]
 800e1a4:	f8cd a000 	str.w	sl, [sp]
 800e1a8:	464b      	mov	r3, r9
 800e1aa:	aa03      	add	r2, sp, #12
 800e1ac:	4621      	mov	r1, r4
 800e1ae:	4640      	mov	r0, r8
 800e1b0:	f7ff fee2 	bl	800df78 <_printf_common>
 800e1b4:	3001      	adds	r0, #1
 800e1b6:	d14c      	bne.n	800e252 <_printf_i+0x1fe>
 800e1b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e1bc:	b004      	add	sp, #16
 800e1be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e1c2:	4835      	ldr	r0, [pc, #212]	; (800e298 <_printf_i+0x244>)
 800e1c4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800e1c8:	6829      	ldr	r1, [r5, #0]
 800e1ca:	6823      	ldr	r3, [r4, #0]
 800e1cc:	f851 6b04 	ldr.w	r6, [r1], #4
 800e1d0:	6029      	str	r1, [r5, #0]
 800e1d2:	061d      	lsls	r5, r3, #24
 800e1d4:	d514      	bpl.n	800e200 <_printf_i+0x1ac>
 800e1d6:	07df      	lsls	r7, r3, #31
 800e1d8:	bf44      	itt	mi
 800e1da:	f043 0320 	orrmi.w	r3, r3, #32
 800e1de:	6023      	strmi	r3, [r4, #0]
 800e1e0:	b91e      	cbnz	r6, 800e1ea <_printf_i+0x196>
 800e1e2:	6823      	ldr	r3, [r4, #0]
 800e1e4:	f023 0320 	bic.w	r3, r3, #32
 800e1e8:	6023      	str	r3, [r4, #0]
 800e1ea:	2310      	movs	r3, #16
 800e1ec:	e7b0      	b.n	800e150 <_printf_i+0xfc>
 800e1ee:	6823      	ldr	r3, [r4, #0]
 800e1f0:	f043 0320 	orr.w	r3, r3, #32
 800e1f4:	6023      	str	r3, [r4, #0]
 800e1f6:	2378      	movs	r3, #120	; 0x78
 800e1f8:	4828      	ldr	r0, [pc, #160]	; (800e29c <_printf_i+0x248>)
 800e1fa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e1fe:	e7e3      	b.n	800e1c8 <_printf_i+0x174>
 800e200:	0659      	lsls	r1, r3, #25
 800e202:	bf48      	it	mi
 800e204:	b2b6      	uxthmi	r6, r6
 800e206:	e7e6      	b.n	800e1d6 <_printf_i+0x182>
 800e208:	4615      	mov	r5, r2
 800e20a:	e7bb      	b.n	800e184 <_printf_i+0x130>
 800e20c:	682b      	ldr	r3, [r5, #0]
 800e20e:	6826      	ldr	r6, [r4, #0]
 800e210:	6961      	ldr	r1, [r4, #20]
 800e212:	1d18      	adds	r0, r3, #4
 800e214:	6028      	str	r0, [r5, #0]
 800e216:	0635      	lsls	r5, r6, #24
 800e218:	681b      	ldr	r3, [r3, #0]
 800e21a:	d501      	bpl.n	800e220 <_printf_i+0x1cc>
 800e21c:	6019      	str	r1, [r3, #0]
 800e21e:	e002      	b.n	800e226 <_printf_i+0x1d2>
 800e220:	0670      	lsls	r0, r6, #25
 800e222:	d5fb      	bpl.n	800e21c <_printf_i+0x1c8>
 800e224:	8019      	strh	r1, [r3, #0]
 800e226:	2300      	movs	r3, #0
 800e228:	6123      	str	r3, [r4, #16]
 800e22a:	4615      	mov	r5, r2
 800e22c:	e7ba      	b.n	800e1a4 <_printf_i+0x150>
 800e22e:	682b      	ldr	r3, [r5, #0]
 800e230:	1d1a      	adds	r2, r3, #4
 800e232:	602a      	str	r2, [r5, #0]
 800e234:	681d      	ldr	r5, [r3, #0]
 800e236:	6862      	ldr	r2, [r4, #4]
 800e238:	2100      	movs	r1, #0
 800e23a:	4628      	mov	r0, r5
 800e23c:	f7f2 f808 	bl	8000250 <memchr>
 800e240:	b108      	cbz	r0, 800e246 <_printf_i+0x1f2>
 800e242:	1b40      	subs	r0, r0, r5
 800e244:	6060      	str	r0, [r4, #4]
 800e246:	6863      	ldr	r3, [r4, #4]
 800e248:	6123      	str	r3, [r4, #16]
 800e24a:	2300      	movs	r3, #0
 800e24c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e250:	e7a8      	b.n	800e1a4 <_printf_i+0x150>
 800e252:	6923      	ldr	r3, [r4, #16]
 800e254:	462a      	mov	r2, r5
 800e256:	4649      	mov	r1, r9
 800e258:	4640      	mov	r0, r8
 800e25a:	47d0      	blx	sl
 800e25c:	3001      	adds	r0, #1
 800e25e:	d0ab      	beq.n	800e1b8 <_printf_i+0x164>
 800e260:	6823      	ldr	r3, [r4, #0]
 800e262:	079b      	lsls	r3, r3, #30
 800e264:	d413      	bmi.n	800e28e <_printf_i+0x23a>
 800e266:	68e0      	ldr	r0, [r4, #12]
 800e268:	9b03      	ldr	r3, [sp, #12]
 800e26a:	4298      	cmp	r0, r3
 800e26c:	bfb8      	it	lt
 800e26e:	4618      	movlt	r0, r3
 800e270:	e7a4      	b.n	800e1bc <_printf_i+0x168>
 800e272:	2301      	movs	r3, #1
 800e274:	4632      	mov	r2, r6
 800e276:	4649      	mov	r1, r9
 800e278:	4640      	mov	r0, r8
 800e27a:	47d0      	blx	sl
 800e27c:	3001      	adds	r0, #1
 800e27e:	d09b      	beq.n	800e1b8 <_printf_i+0x164>
 800e280:	3501      	adds	r5, #1
 800e282:	68e3      	ldr	r3, [r4, #12]
 800e284:	9903      	ldr	r1, [sp, #12]
 800e286:	1a5b      	subs	r3, r3, r1
 800e288:	42ab      	cmp	r3, r5
 800e28a:	dcf2      	bgt.n	800e272 <_printf_i+0x21e>
 800e28c:	e7eb      	b.n	800e266 <_printf_i+0x212>
 800e28e:	2500      	movs	r5, #0
 800e290:	f104 0619 	add.w	r6, r4, #25
 800e294:	e7f5      	b.n	800e282 <_printf_i+0x22e>
 800e296:	bf00      	nop
 800e298:	080101a1 	.word	0x080101a1
 800e29c:	080101b2 	.word	0x080101b2

0800e2a0 <__retarget_lock_acquire_recursive>:
 800e2a0:	4770      	bx	lr

0800e2a2 <__retarget_lock_release_recursive>:
 800e2a2:	4770      	bx	lr

0800e2a4 <memmove>:
 800e2a4:	4288      	cmp	r0, r1
 800e2a6:	b510      	push	{r4, lr}
 800e2a8:	eb01 0402 	add.w	r4, r1, r2
 800e2ac:	d902      	bls.n	800e2b4 <memmove+0x10>
 800e2ae:	4284      	cmp	r4, r0
 800e2b0:	4623      	mov	r3, r4
 800e2b2:	d807      	bhi.n	800e2c4 <memmove+0x20>
 800e2b4:	1e43      	subs	r3, r0, #1
 800e2b6:	42a1      	cmp	r1, r4
 800e2b8:	d008      	beq.n	800e2cc <memmove+0x28>
 800e2ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e2be:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e2c2:	e7f8      	b.n	800e2b6 <memmove+0x12>
 800e2c4:	4402      	add	r2, r0
 800e2c6:	4601      	mov	r1, r0
 800e2c8:	428a      	cmp	r2, r1
 800e2ca:	d100      	bne.n	800e2ce <memmove+0x2a>
 800e2cc:	bd10      	pop	{r4, pc}
 800e2ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e2d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e2d6:	e7f7      	b.n	800e2c8 <memmove+0x24>

0800e2d8 <_realloc_r>:
 800e2d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e2dc:	4680      	mov	r8, r0
 800e2de:	4614      	mov	r4, r2
 800e2e0:	460e      	mov	r6, r1
 800e2e2:	b921      	cbnz	r1, 800e2ee <_realloc_r+0x16>
 800e2e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e2e8:	4611      	mov	r1, r2
 800e2ea:	f7ff bc39 	b.w	800db60 <_malloc_r>
 800e2ee:	b92a      	cbnz	r2, 800e2fc <_realloc_r+0x24>
 800e2f0:	f7ff fbca 	bl	800da88 <_free_r>
 800e2f4:	4625      	mov	r5, r4
 800e2f6:	4628      	mov	r0, r5
 800e2f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e2fc:	f000 f81b 	bl	800e336 <_malloc_usable_size_r>
 800e300:	4284      	cmp	r4, r0
 800e302:	4607      	mov	r7, r0
 800e304:	d802      	bhi.n	800e30c <_realloc_r+0x34>
 800e306:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e30a:	d812      	bhi.n	800e332 <_realloc_r+0x5a>
 800e30c:	4621      	mov	r1, r4
 800e30e:	4640      	mov	r0, r8
 800e310:	f7ff fc26 	bl	800db60 <_malloc_r>
 800e314:	4605      	mov	r5, r0
 800e316:	2800      	cmp	r0, #0
 800e318:	d0ed      	beq.n	800e2f6 <_realloc_r+0x1e>
 800e31a:	42bc      	cmp	r4, r7
 800e31c:	4622      	mov	r2, r4
 800e31e:	4631      	mov	r1, r6
 800e320:	bf28      	it	cs
 800e322:	463a      	movcs	r2, r7
 800e324:	f7ff fb9a 	bl	800da5c <memcpy>
 800e328:	4631      	mov	r1, r6
 800e32a:	4640      	mov	r0, r8
 800e32c:	f7ff fbac 	bl	800da88 <_free_r>
 800e330:	e7e1      	b.n	800e2f6 <_realloc_r+0x1e>
 800e332:	4635      	mov	r5, r6
 800e334:	e7df      	b.n	800e2f6 <_realloc_r+0x1e>

0800e336 <_malloc_usable_size_r>:
 800e336:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e33a:	1f18      	subs	r0, r3, #4
 800e33c:	2b00      	cmp	r3, #0
 800e33e:	bfbc      	itt	lt
 800e340:	580b      	ldrlt	r3, [r1, r0]
 800e342:	18c0      	addlt	r0, r0, r3
 800e344:	4770      	bx	lr
	...

0800e348 <_init>:
 800e348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e34a:	bf00      	nop
 800e34c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e34e:	bc08      	pop	{r3}
 800e350:	469e      	mov	lr, r3
 800e352:	4770      	bx	lr

0800e354 <_fini>:
 800e354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e356:	bf00      	nop
 800e358:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e35a:	bc08      	pop	{r3}
 800e35c:	469e      	mov	lr, r3
 800e35e:	4770      	bx	lr
