#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Mar 10 10:25:55 2019
# Process ID: 21440
# Current directory: /home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base
# Command line: vivado base.xpr
# Log file: /home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/vivado.log
# Journal file: /home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/vivado.jou
#-----------------------------------------------------------
start_gui
open_project base.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/base.bd}
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_micro_dma {0} CONFIG.c_m_axi_mm2s_data_width {64} CONFIG.c_m_axis_mm2s_tdata_width {64} CONFIG.c_include_mm2s_dre {0} CONFIG.c_mm2s_burst_size {8} CONFIG.c_include_s2mm {1} CONFIG.c_include_s2mm_dre {0}] [get_bd_cells axi_dma_0]
set_property location {5 2773 3045} [get_bd_cells axi_dma_0]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins adau1761_0/S_AXIS]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:segment_stream:1.0 segment_stream_0
endgroup
set_property location {7 3310 3178} [get_bd_cells segment_stream_0]
connect_bd_intf_net [get_bd_intf_pins segment_stream_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins adau1761_0/M_AXIS] [get_bd_intf_pins segment_stream_0/S_AXIS]
startgroup
set_property -dict [list CONFIG.NUM_MI {11}] [get_bd_cells video/axi_interconnect_0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins video/axi_interconnect_0/M10_AXI] [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells axi_mem_intercon]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_SI {4} CONFIG.NUM_MI {1} CONFIG.NUM_MI {1}] [get_bd_cells axi_mem_intercon]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_mem_intercon/S02_AXI] [get_bd_intf_pins axi_dma_0/M_AXI_MM2S]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_mem_intercon/S03_AXI] [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
save_bd_design
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M03_AXI] [get_bd_intf_pins adau1761_0/S_AXI]
startgroup
set_property -dict [list CONFIG.NUM_MI {5}] [get_bd_cells ps7_0_axi_periph1]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph1/M04_AXI] [get_bd_intf_pins segment_stream_0/S_AXI]
startgroup
set_property -dict [list CONFIG.NUM_PORTS {9}] [get_bd_cells concat_interrupts]
endgroup
connect_bd_net [get_bd_pins concat_interrupts/In7] [get_bd_pins concat_pmodb/dout]
disconnect_bd_net /concat_pmodb_dout [get_bd_pins concat_interrupts/In7]
connect_bd_net [get_bd_pins concat_interrupts/In7] [get_bd_pins axi_dma_0/mm2s_introut]
connect_bd_net [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins concat_interrupts/In8]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/ps7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_mem_intercon/S02_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/ps7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_mem_intercon/S03_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/ps7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins ps7_0_axi_periph1/M04_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/ps7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_dma_0/s_axi_lite_aclk]
endgroup
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
assign_bd_address
reset_target all [get_files  /home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/base.bd]
export_ip_user_files -of_objects  [get_files  /home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/base.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] /home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/base.bd]
make_wrapper -files [get_files /home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/base.bd] -top
add_files -norecurse /home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/hdl/base_wrapper.v
startgroup
set_property -dict [list CONFIG.c_mm2s_burst_size {4}] [get_bd_cells axi_dma_0]
endgroup
validate_bd_design
startgroup
set_property -dict [list CONFIG.c_s2mm_burst_size {8}] [get_bd_cells axi_dma_0]
endgroup
validate_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run base_spi_direct_0_synth_1
