TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   1
C:\STMP3XXX_SDK_FIRMWARE_320_finalfix\Projects\SDK\lcdexample\player\make\ccfcf46b.src
M:ADDR CODE           CYCLES LINE SOURCELINE
                                1 ; TASKING DSP2410 C compiler v1.5r1 Build 208 SN 00100122
                                2 ; options: -OG -si -DPLAYER -DALL -DD3500 -DMMC -DLIION -DPL3_FB
                                3 ;          -DSTMP_BUILD_PLAYER -DPLAYER_BUILD -DPLAYER -DSTFM1000_LCD
                                4 ;          -DFULL_PLAYER_KERNEL -DDCDC_POWER_TRANSFER -DBACKLIGHT
                                5 ;          -DWMAAPI_NO_DRM -DREVB_ENGR_BD -DSED15XX_LCD -DSYNC_LYRICS
                                6 ;          -DTUNER_STFM1000 -DFM_EUROPE_REGION -DSD_USE_100KHZ_TUNING_GRID
                                7 ;          -DNEWSHINGYIH -DREAL_I2S_DATA -DFUNCLET
                                8 ;          -DMEDIA_DDI_COUNT_HIDDEN_SYSTEM_BLOCKS -DFMTUNER -DMP3_ENCODE
                                9 ;          -DCHKDSK -DFAT16 -DDEBUG -DDEVICE_3500 -DSDK2400 -DENGR_BD
                               10 ;          -DUSE_PLAYLIST3 -DBATTERY_TYPE_LI_ION -DBATTERY_CHARGE -w68 -w66
                               11 ;          -I..\output_3500\include
                               12 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player
                               13 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Menus -I..\..
                               14 ;          -I..\..\..\..\..\inc -I..\..\..\..\..\System\Common
                               15 ;          -I..\..\..\..\..\System\Common\symbols
                               16 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Display
                               17 ;          -I..\..\..\..\..\Algorithms\DRM\janus\src\h
                               18 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               19 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               20 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               21 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               22 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand -I -I
                               23 ;          -I..\..\..\..\..\system\common\resourcemanager -I..\..\..\..\..\inc
                               24 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               25 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive\include
                               26 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               27 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               28 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive
                               29 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               30 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               31 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               32 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               33 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               34 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               35 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               36 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               37 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               38 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               39 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common
                               40 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               41 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive\include
                               42 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               43 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               44 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive
                               45 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               46 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media\include
                               47 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               48 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               49 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media
                               50 ;          -I..\..\..\..\..\devicedriver\media\include
                               51 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               52 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               53 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               54 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               55 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL
                               56 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               57 ;          -I..\..\..\..\..\DeviceDriver\Media\include
                               58 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash\include
                               59 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash
                               60 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               61 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               62 ;          -I..\..\..\..\..\libsource\sysserialnumber
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   2

M:ADDR CODE           CYCLES LINE SOURCELINE
                               63 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               64 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               65 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               66 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\Media
                               67 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\HAL\include
                               68 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               69 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               70 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               71 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               72 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               73 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               74 ;          -I..\..\..\..\..\System\MsgModules\Software\Effects\srswow
                               75 ;          -I..\..\..\..\..\System\Common\rtcaccess
                               76 ;          -I..\..\..\..\..\System\Common\playlist3
                               77 ;          -I..\..\..\..\..\System\Common\record
                               78 ;          -I..\..\..\..\..\System\Common\mp3filename
                               79 ;          -I..\..\..\..\..\FileSystem\chkdsk\include
                               80 ;          -I..\..\..\..\..\FileSystem\Fat32\h -DFULL_PLAYER_KERNEL
                               81 ;          -DSYNC_LYRICS -DMP3_ENCODE -DBATTERY_TYPE_LI_ION -Dk_opt_single_fat
                               82 ;          -DPL3_FB -g -O2 -R -Cs -DMS_ADPCM -DIMA_ADPCM -DWINDOWS_PCM
                               83 ;          -I..\..\..\..\..\System\MsgModules\Software\musiclib\ghdr
                               84 ;          -I..\..\..\..\..\devicedriver\display
                               85 ;          -I..\..\..\..\..\System\MsgModules\Hardware\Display -MmyL
                               86 
                               94 
                               95 ;    playlist3.c:
                               96 ; 1    |////////////////////////////////////////////////////////////////////////////////
                               97 ; 2    |// Copyright (c) Sigmatel Inc 2005
                               98 ; 3    |// Filename: playlist3.c
                               99 ; 4    |//
                              100 ; 5    |////////////////////////////////////////////////////////////////////////////////
                              101 ; 6    |#include "types.h"
                              102 
                              104 
                              105 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              106 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              107 ; 3    |//
                              108 ; 4    |// Filename: types.h
                              109 ; 5    |// Description: Standard data types
                              110 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              111 ; 7    |
                              112 ; 8    |#ifndef _TYPES_H
                              113 ; 9    |#define _TYPES_H
                              114 ; 10   |
                              115 ; 11   |// TODO:  move this outta here!
                              116 ; 12   |#if !defined(NOERROR)
                              117 ; 13   |#define NOERROR 0
                              118 ; 14   |#define SUCCESS 0
                              119 ; 15   |#endif 
                              120 ; 16   |#if !defined(SUCCESS)
                              121 ; 17   |#define SUCCESS  0
                              122 ; 18   |#endif
                              123 ; 19   |#if !defined(ERROR)
                              124 ; 20   |#define ERROR   -1
                              125 ; 21   |#endif
                              126 ; 22   |#if !defined(FALSE)
                              127 ; 23   |#define FALSE 0
                              128 ; 24   |#endif
                              129 ; 25   |#if !defined(TRUE)
                              130 ; 26   |#define TRUE  1
                              131 ; 27   |#endif
                              132 ; 28   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   3

M:ADDR CODE           CYCLES LINE SOURCELINE
                              133 ; 29   |#if !defined(NULL)
                              134 ; 30   |#define NULL 0
                              135 ; 31   |#endif
                              136 ; 32   |
                              137 ; 33   |#define MAX_INT     0x7FFFFF
                              138 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              139 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              140 ; 36   |#define MAX_ULONG   (-1) 
                              141 ; 37   |
                              142 ; 38   |#define WORD_SIZE   24              // word size in bits
                              143 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              144 ; 40   |
                              145 ; 41   |
                              146 ; 42   |#define BYTE    unsigned char       // btVarName
                              147 ; 43   |#define CHAR    signed char         // cVarName
                              148 ; 44   |#define USHORT  unsigned short      // usVarName
                              149 ; 45   |#define SHORT   unsigned short      // sVarName
                              150 ; 46   |#define WORD    unsigned int        // wVarName
                              151 ; 47   |#define INT     signed int          // iVarName
                              152 ; 48   |#define DWORD   unsigned long       // dwVarName
                              153 ; 49   |#define LONG    signed long         // lVarName
                              154 ; 50   |#define BOOL    unsigned int        // bVarName
                              155 ; 51   |#define FRACT   _fract              // frVarName
                              156 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              157 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              158 ; 54   |#define FLOAT   float               // fVarName
                              159 ; 55   |#define DBL     double              // dVarName
                              160 ; 56   |#define ENUM    enum                // eVarName
                              161 ; 57   |#define CMX     _complex            // cmxVarName
                              162 ; 58   |typedef WORD UCS3;                   // 
                              163 ; 59   |
                              164 ; 60   |#define UINT16  unsigned short
                              165 ; 61   |#define UINT8   unsigned char   
                              166 ; 62   |#define UINT32  unsigned long
                              167 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              168 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              169 ; 65   |#define WCHAR   UINT16
                              170 ; 66   |
                              171 ; 67   |//UINT128 is 16 bytes or 6 words
                              172 ; 68   |typedef struct UINT128_3500 {   
                              173 ; 69   |    int val[6];     
                              174 ; 70   |} UINT128_3500;
                              175 ; 71   |
                              176 ; 72   |#define UINT128   UINT128_3500
                              177 ; 73   |
                              178 ; 74   |// Little endian word packed byte strings:   
                              179 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              180 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              181 ; 77   |// Little endian word packed byte strings:   
                              182 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              183 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              184 ; 80   |
                              185 ; 81   |// Declare Memory Spaces To Use When Coding
                              186 ; 82   |// A. Sector Buffers
                              187 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              188 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              189 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              190 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              191 
                              193 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   4

M:ADDR CODE           CYCLES LINE SOURCELINE
                              194 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              195 ; 88   |// B. Media DDI Memory
                              196 ; 89   |#define MEDIA_DDI_MEM _Y
                              197 ; 90   |
                              198 ; 91   |
                              199 ; 92   |
                              200 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              201 ; 94   |// Examples of circular pointers:
                              202 ; 95   |//    INT CIRC cpiVarName
                              203 ; 96   |//    DWORD CIRC cpdwVarName
                              204 ; 97   |
                              205 ; 98   |#define RETCODE INT                 // rcVarName
                              206 ; 99   |
                              207 ; 100  |// generic bitfield structure
                              208 ; 101  |struct Bitfield {
                              209 ; 102  |    unsigned int B0  :1;
                              210 ; 103  |    unsigned int B1  :1;
                              211 ; 104  |    unsigned int B2  :1;
                              212 ; 105  |    unsigned int B3  :1;
                              213 ; 106  |    unsigned int B4  :1;
                              214 ; 107  |    unsigned int B5  :1;
                              215 ; 108  |    unsigned int B6  :1;
                              216 ; 109  |    unsigned int B7  :1;
                              217 ; 110  |    unsigned int B8  :1;
                              218 ; 111  |    unsigned int B9  :1;
                              219 ; 112  |    unsigned int B10 :1;
                              220 ; 113  |    unsigned int B11 :1;
                              221 ; 114  |    unsigned int B12 :1;
                              222 ; 115  |    unsigned int B13 :1;
                              223 ; 116  |    unsigned int B14 :1;
                              224 ; 117  |    unsigned int B15 :1;
                              225 ; 118  |    unsigned int B16 :1;
                              226 ; 119  |    unsigned int B17 :1;
                              227 ; 120  |    unsigned int B18 :1;
                              228 ; 121  |    unsigned int B19 :1;
                              229 ; 122  |    unsigned int B20 :1;
                              230 ; 123  |    unsigned int B21 :1;
                              231 ; 124  |    unsigned int B22 :1;
                              232 ; 125  |    unsigned int B23 :1;
                              233 ; 126  |};
                              234 ; 127  |
                              235 ; 128  |union BitInt {
                              236 ; 129  |        struct Bitfield B;
                              237 ; 130  |        int        I;
                              238 ; 131  |};
                              239 ; 132  |
                              240 ; 133  |#define MAX_MSG_LENGTH 10
                              241 ; 134  |struct CMessage
                              242 ; 135  |{
                              243 ; 136  |        unsigned int m_uLength;
                              244 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              245 ; 138  |};
                              246 ; 139  |
                              247 ; 140  |typedef struct {
                              248 ; 141  |    WORD m_wLength;
                              249 ; 142  |    WORD m_wMessage;
                              250 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              251 ; 144  |} Message;
                              252 ; 145  |
                              253 ; 146  |struct MessageQueueDescriptor
                              254 ; 147  |{
                              255 ; 148  |        int *m_pBase;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   5

M:ADDR CODE           CYCLES LINE SOURCELINE
                              256 ; 149  |        int m_iModulo;
                              257 ; 150  |        int m_iSize;
                              258 ; 151  |        int *m_pHead;
                              259 ; 152  |        int *m_pTail;
                              260 ; 153  |};
                              261 ; 154  |
                              262 ; 155  |struct ModuleEntry
                              263 ; 156  |{
                              264 ; 157  |    int m_iSignaledEventMask;
                              265 ; 158  |    int m_iWaitEventMask;
                              266 ; 159  |    int m_iResourceOfCode;
                              267 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              268 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                              269 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              270 ; 163  |    int m_uTimeOutHigh;
                              271 ; 164  |    int m_uTimeOutLow;
                              272 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              273 ; 166  |};
                              274 ; 167  |
                              275 ; 168  |union WaitMask{
                              276 ; 169  |    struct B{
                              277 ; 170  |        unsigned int m_bNone     :1;
                              278 ; 171  |        unsigned int m_bMessage  :1;
                              279 ; 172  |        unsigned int m_bTimer    :1;
                              280 ; 173  |        unsigned int m_bButton   :1;
                              281 ; 174  |    } B;
                              282 ; 175  |    int I;
                              283 ; 176  |} ;
                              284 ; 177  |
                              285 ; 178  |
                              286 ; 179  |struct Button {
                              287 ; 180  |        WORD wButtonEvent;
                              288 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              289 ; 182  |};
                              290 ; 183  |
                              291 ; 184  |struct Message {
                              292 ; 185  |        WORD wMsgLength;
                              293 ; 186  |        WORD wMsgCommand;
                              294 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              295 ; 188  |};
                              296 ; 189  |
                              297 ; 190  |union EventTypes {
                              298 ; 191  |        struct CMessage msg;
                              299 ; 192  |        struct Button Button ;
                              300 ; 193  |        struct Message Message;
                              301 ; 194  |};
                              302 ; 195  |
                              303 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              304 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              305 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              306 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              307 ; 200  |
                              308 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              309 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              310 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              311 ; 204  |
                              312 ; 205  |#if DEBUG
                              313 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              314 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              315 ; 208  |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   6

M:ADDR CODE           CYCLES LINE SOURCELINE
                              316 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                              317 ; 210  |#define DebugBuildAssert(x)    
                              318 ; 211  |#endif
                              319 ; 212  |
                              320 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                              321 ; 214  |//  #pragma asm
                              322 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              323 ; 216  |//  #pragma endasm
                              324 ; 217  |
                              325 ; 218  |
                              326 ; 219  |#ifdef COLOR_262K
                              327 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                              328 ; 221  |#elif defined(COLOR_65K)
                              329 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                              330 ; 223  |#else
                              331 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                              332 ; 225  |#endif
                              333 ; 226  |    
                              334 ; 227  |#endif // #ifndef _TYPES_H
                              335 
                              337 
                              338 ; 7    |#include "menumanager.h"
                              339 
                              341 
                              342 ; 1    |#ifndef _EXEC_H
                              343 ; 2    |#define _EXEC_H
                              344 ; 3    |
                              345 ; 4    |#include "types.h"
                              346 
                              348 
                              349 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              350 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              351 ; 3    |//
                              352 ; 4    |// Filename: types.h
                              353 ; 5    |// Description: Standard data types
                              354 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              355 ; 7    |
                              356 ; 8    |#ifndef _TYPES_H
                              357 ; 9    |#define _TYPES_H
                              358 ; 10   |
                              359 ; 11   |// TODO:  move this outta here!
                              360 ; 12   |#if !defined(NOERROR)
                              361 ; 13   |#define NOERROR 0
                              362 ; 14   |#define SUCCESS 0
                              363 ; 15   |#endif 
                              364 ; 16   |#if !defined(SUCCESS)
                              365 ; 17   |#define SUCCESS  0
                              366 ; 18   |#endif
                              367 ; 19   |#if !defined(ERROR)
                              368 ; 20   |#define ERROR   -1
                              369 ; 21   |#endif
                              370 ; 22   |#if !defined(FALSE)
                              371 ; 23   |#define FALSE 0
                              372 ; 24   |#endif
                              373 ; 25   |#if !defined(TRUE)
                              374 ; 26   |#define TRUE  1
                              375 ; 27   |#endif
                              376 ; 28   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   7

M:ADDR CODE           CYCLES LINE SOURCELINE
                              377 ; 29   |#if !defined(NULL)
                              378 ; 30   |#define NULL 0
                              379 ; 31   |#endif
                              380 ; 32   |
                              381 ; 33   |#define MAX_INT     0x7FFFFF
                              382 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              383 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              384 ; 36   |#define MAX_ULONG   (-1) 
                              385 ; 37   |
                              386 ; 38   |#define WORD_SIZE   24              // word size in bits
                              387 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              388 ; 40   |
                              389 ; 41   |
                              390 ; 42   |#define BYTE    unsigned char       // btVarName
                              391 ; 43   |#define CHAR    signed char         // cVarName
                              392 ; 44   |#define USHORT  unsigned short      // usVarName
                              393 ; 45   |#define SHORT   unsigned short      // sVarName
                              394 ; 46   |#define WORD    unsigned int        // wVarName
                              395 ; 47   |#define INT     signed int          // iVarName
                              396 ; 48   |#define DWORD   unsigned long       // dwVarName
                              397 ; 49   |#define LONG    signed long         // lVarName
                              398 ; 50   |#define BOOL    unsigned int        // bVarName
                              399 ; 51   |#define FRACT   _fract              // frVarName
                              400 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              401 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              402 ; 54   |#define FLOAT   float               // fVarName
                              403 ; 55   |#define DBL     double              // dVarName
                              404 ; 56   |#define ENUM    enum                // eVarName
                              405 ; 57   |#define CMX     _complex            // cmxVarName
                              406 ; 58   |typedef WORD UCS3;                   // 
                              407 ; 59   |
                              408 ; 60   |#define UINT16  unsigned short
                              409 ; 61   |#define UINT8   unsigned char   
                              410 ; 62   |#define UINT32  unsigned long
                              411 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              412 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              413 ; 65   |#define WCHAR   UINT16
                              414 ; 66   |
                              415 ; 67   |//UINT128 is 16 bytes or 6 words
                              416 ; 68   |typedef struct UINT128_3500 {   
                              417 ; 69   |    int val[6];     
                              418 ; 70   |} UINT128_3500;
                              419 ; 71   |
                              420 ; 72   |#define UINT128   UINT128_3500
                              421 ; 73   |
                              422 ; 74   |// Little endian word packed byte strings:   
                              423 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              424 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              425 ; 77   |// Little endian word packed byte strings:   
                              426 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              427 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              428 ; 80   |
                              429 ; 81   |// Declare Memory Spaces To Use When Coding
                              430 ; 82   |// A. Sector Buffers
                              431 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              432 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              433 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              434 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              435 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              436 ; 88   |// B. Media DDI Memory
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   8

M:ADDR CODE           CYCLES LINE SOURCELINE
                              437 ; 89   |#define MEDIA_DDI_MEM _Y
                              438 ; 90   |
                              439 ; 91   |
                              440 ; 92   |
                              441 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              442 ; 94   |// Examples of circular pointers:
                              443 ; 95   |//    INT CIRC cpiVarName
                              444 ; 96   |//    DWORD CIRC cpdwVarName
                              445 ; 97   |
                              446 ; 98   |#define RETCODE INT                 // rcVarName
                              447 ; 99   |
                              448 ; 100  |// generic bitfield structure
                              449 ; 101  |struct Bitfield {
                              450 ; 102  |    unsigned int B0  :1;
                              451 ; 103  |    unsigned int B1  :1;
                              452 ; 104  |    unsigned int B2  :1;
                              453 ; 105  |    unsigned int B3  :1;
                              454 ; 106  |    unsigned int B4  :1;
                              455 ; 107  |    unsigned int B5  :1;
                              456 ; 108  |    unsigned int B6  :1;
                              457 ; 109  |    unsigned int B7  :1;
                              458 ; 110  |    unsigned int B8  :1;
                              459 ; 111  |    unsigned int B9  :1;
                              460 ; 112  |    unsigned int B10 :1;
                              461 ; 113  |    unsigned int B11 :1;
                              462 ; 114  |    unsigned int B12 :1;
                              463 ; 115  |    unsigned int B13 :1;
                              464 ; 116  |    unsigned int B14 :1;
                              465 ; 117  |    unsigned int B15 :1;
                              466 ; 118  |    unsigned int B16 :1;
                              467 ; 119  |    unsigned int B17 :1;
                              468 ; 120  |    unsigned int B18 :1;
                              469 ; 121  |    unsigned int B19 :1;
                              470 ; 122  |    unsigned int B20 :1;
                              471 ; 123  |    unsigned int B21 :1;
                              472 ; 124  |    unsigned int B22 :1;
                              473 ; 125  |    unsigned int B23 :1;
                              474 ; 126  |};
                              475 ; 127  |
                              476 ; 128  |union BitInt {
                              477 ; 129  |        struct Bitfield B;
                              478 ; 130  |        int        I;
                              479 ; 131  |};
                              480 ; 132  |
                              481 ; 133  |#define MAX_MSG_LENGTH 10
                              482 ; 134  |struct CMessage
                              483 ; 135  |{
                              484 ; 136  |        unsigned int m_uLength;
                              485 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              486 ; 138  |};
                              487 ; 139  |
                              488 ; 140  |typedef struct {
                              489 ; 141  |    WORD m_wLength;
                              490 ; 142  |    WORD m_wMessage;
                              491 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              492 ; 144  |} Message;
                              493 ; 145  |
                              494 ; 146  |struct MessageQueueDescriptor
                              495 ; 147  |{
                              496 ; 148  |        int *m_pBase;
                              497 ; 149  |        int m_iModulo;
                              498 ; 150  |        int m_iSize;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   9

M:ADDR CODE           CYCLES LINE SOURCELINE
                              499 ; 151  |        int *m_pHead;
                              500 ; 152  |        int *m_pTail;
                              501 ; 153  |};
                              502 ; 154  |
                              503 ; 155  |struct ModuleEntry
                              504 ; 156  |{
                              505 ; 157  |    int m_iSignaledEventMask;
                              506 ; 158  |    int m_iWaitEventMask;
                              507 ; 159  |    int m_iResourceOfCode;
                              508 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              509 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                              510 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              511 ; 163  |    int m_uTimeOutHigh;
                              512 ; 164  |    int m_uTimeOutLow;
                              513 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              514 ; 166  |};
                              515 ; 167  |
                              516 ; 168  |union WaitMask{
                              517 ; 169  |    struct B{
                              518 ; 170  |        unsigned int m_bNone     :1;
                              519 ; 171  |        unsigned int m_bMessage  :1;
                              520 ; 172  |        unsigned int m_bTimer    :1;
                              521 ; 173  |        unsigned int m_bButton   :1;
                              522 ; 174  |    } B;
                              523 ; 175  |    int I;
                              524 ; 176  |} ;
                              525 ; 177  |
                              526 ; 178  |
                              527 ; 179  |struct Button {
                              528 ; 180  |        WORD wButtonEvent;
                              529 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              530 ; 182  |};
                              531 ; 183  |
                              532 ; 184  |struct Message {
                              533 ; 185  |        WORD wMsgLength;
                              534 ; 186  |        WORD wMsgCommand;
                              535 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              536 ; 188  |};
                              537 ; 189  |
                              538 ; 190  |union EventTypes {
                              539 ; 191  |        struct CMessage msg;
                              540 ; 192  |        struct Button Button ;
                              541 ; 193  |        struct Message Message;
                              542 ; 194  |};
                              543 ; 195  |
                              544 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              545 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              546 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              547 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              548 ; 200  |
                              549 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              550 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              551 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              552 ; 204  |
                              553 ; 205  |#if DEBUG
                              554 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              555 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              556 ; 208  |#else 
                              557 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                              558 ; 210  |#define DebugBuildAssert(x)    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  10

M:ADDR CODE           CYCLES LINE SOURCELINE
                              559 ; 211  |#endif
                              560 ; 212  |
                              561 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                              562 ; 214  |//  #pragma asm
                              563 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              564 ; 216  |//  #pragma endasm
                              565 ; 217  |
                              566 ; 218  |
                              567 ; 219  |#ifdef COLOR_262K
                              568 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                              569 ; 221  |#elif defined(COLOR_65K)
                              570 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                              571 ; 223  |#else
                              572 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                              573 ; 225  |#endif
                              574 ; 226  |    
                              575 ; 227  |#endif // #ifndef _TYPES_H
                              576 
                              578 
                              579 ; 5    |
                              580 ; 6    |int _asmfunc SysWaitOnEvent(unsigned int uEvent,struct CMessage *,int uLength);
                              581 ; 7    |int _asmfunc SysCallFunction(unsigned int RESOURCE,int _reentrant (int,int,int*),  int, in
                                  t, int *);
                              582 ; 8    |
                              583 ; 9    |#if !defined(NULL)
                              584 ; 10   |#define NULL 0
                              585 ; 11   |#endif 
                              586 ; 12   |
                              587 ; 13   |#if !defined(FALSE)
                              588 ; 14   |#define FALSE 0
                              589 ; 15   |#endif
                              590 ; 16   |#if !defined(TRUE)
                              591 ; 17   |#define TRUE  !FALSE
                              592 ; 18   |#endif
                              593 ; 19   |
                              594 ; 20   |// The same memory location contains either a menu message or button event. 
                              595 ; 21   |// The button info is stored in the first word or the entire message is stored.
                              596 ; 22   |
                              597 ; 23   |// CMessage is kept for backards compatibility.
                              598 ; 24   |// The union and 2 new structures are added to aid in readability.
                              599 ; 25   |
                              600 ; 26   |
                              601 ; 27   |#include "messages.h"
                              602 
                              604 
                              605 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                              606 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                              607 ; 3    |// Message defs
                              608 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                              609 ; 5    |
                              610 ; 6    |#if (!defined(MSGEQU_INC))
                              611 ; 7    |#define MSGEQU_INC 1
                              612 ; 8    |
                              613 ; 9    |
                              614 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                              615 ; 11   |
                              616 ; 12   |
                              617 ; 13   |#define MSG_TYPE_DECODER 0x000000
                              618 ; 14   |#define MSG_TYPE_ENCODER 0x010000
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  11

M:ADDR CODE           CYCLES LINE SOURCELINE
                              619 ; 15   |#define MSG_TYPE_PARSER 0x020000
                              620 ; 16   |#define MSG_TYPE_LCD 0x030000
                              621 ; 17   |#define MSG_TYPE_MIXER 0x040000
                              622 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                              623 ; 19   |#define MSG_TYPE_MENU 0x060000
                              624 ; 20   |#define MSG_TYPE_LED 0x070000
                              625 ; 21   |#define MSG_TYPE_TUNER 0x080000
                              626 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                              627 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                              628 ; 24   |// Equalizer and other effects
                              629 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                              630 ; 26   |#if (defined(USE_PLAYLIST3))
                              631 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                              632 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                              633 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                              634 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                              635 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                              636 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                              637 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                              638 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                              639 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                              640 ; 36   |#if defined(USE_PLAYLIST5)
                              641 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                              642 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                              643 ; 39   |#endif // if @def('USE_PLAYLIST5')
                              644 ; 40   |
                              645 ; 41   |// Message Structure Offsets
                              646 ; 42   |#define MSG_Length 0
                              647 ; 43   |#define MSG_ID 1
                              648 ; 44   |#define MSG_Argument1 2
                              649 ; 45   |#define MSG_Argument2 3
                              650 ; 46   |#define MSG_Argument3 4
                              651 ; 47   |#define MSG_Argument4 5
                              652 ; 48   |#define MSG_Argument5 6
                              653 ; 49   |#define MSG_Argument6 7
                              654 ; 50   |
                              655 ; 51   |
                              656 ; 52   |
                              657 ; 53   |// LCD Message IDs
                              658 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                              659 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                              660 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                              661 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                              662 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                              663 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                              664 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                              665 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                              666 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                              667 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                              668 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                              669 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                              670 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                              671 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                              672 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                              673 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                              674 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                              675 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                              676 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                              677 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                              678 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                              679 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                              680 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  12

M:ADDR CODE           CYCLES LINE SOURCELINE
                              681 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                              682 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                              683 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                              684 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                              685 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                              686 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                              687 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                              688 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                              689 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                              690 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                              691 ; 87   |//send a NULL as Param1 to return to root frame buffer
                              692 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                              693 ; 89   |//Param1 = left
                              694 ; 90   |//Param2 = top
                              695 ; 91   |//Param3 = right
                              696 ; 92   |//Param4 = bottom
                              697 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                              698 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                              699 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                              700 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                              701 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                              702 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                              703 ; 99   |
                              704 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                              705 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                              706 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                              707 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                              708 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                              709 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                              710 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                              711 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                              712 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                              713 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                              714 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                              715 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                              716 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                              717 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                              718 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                              719 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                              720 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                              721 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                              722 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                              723 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                              724 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                              725 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                              726 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                              727 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                              728 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                              729 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                              730 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                              731 ; 127  |
                              732 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                              733 ; 129  |
                              734 ; 130  |#if defined(CLCD_16BIT)
                              735 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                              736 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                              737 ; 133  |
                              738 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                              739 ; 135  |#else 
                              740 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                              741 ; 137  |#endif
                              742 ; 138  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  13

M:ADDR CODE           CYCLES LINE SOURCELINE
                              743 ; 139  |// If you change the LCD message ID's then you must
                              744 ; 140  |// also change the jump table in lcdapi.asm
                              745 ; 141  |
                              746 ; 142  |// Character LCD Message IDs
                              747 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                              748 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                              749 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                              750 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                              751 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                              752 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                              753 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                              754 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                              755 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                              756 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                              757 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                              758 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                              759 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                              760 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                              761 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                              762 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                              763 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                              764 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                              765 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                              766 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                              767 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                              768 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                              769 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                              770 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                              771 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                              772 ; 168  |// also change the jump table in lcdapi.asm
                              773 ; 169  |
                              774 ; 170  |// Decoder Message IDs
                              775 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                              776 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                              777 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                              778 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                              779 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                              780 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                              781 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                              782 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                              783 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                              784 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                              785 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                              786 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                              787 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                              788 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                              789 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                              790 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                              791 ; 187  |// If you change the Decoder message ID's, then you must
                              792 ; 188  |// also change the jump table in decoder_overlay.asm
                              793 ; 189  |// and in dec_adpcm_overlay.asm.
                              794 ; 190  |
                              795 ; 191  |// Encoder Message IDs
                              796 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                              797 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                              798 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                              799 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                              800 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                              801 ; 197  |// If you change the Encoder message ID's, then you must
                              802 ; 198  |// also change the jump table in all encoder overlay modules.
                              803 ; 199  |
                              804 ; 200  |// Parser Message IDs
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  14

M:ADDR CODE           CYCLES LINE SOURCELINE
                              805 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                              806 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                              807 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                              808 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                              809 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                              810 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                              811 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                              812 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                              813 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                              814 ; 210  |// If you change the Parser message ID's, then you must
                              815 ; 211  |// also change the jump table in parser.asm
                              816 ; 212  |
                              817 ; 213  |// Button Message IDs
                              818 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                              819 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                              820 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                              821 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                              822 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                              823 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                              824 ; 220  |
                              825 ; 221  |// Mixer Message IDs
                              826 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                              827 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                              828 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                              829 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                              830 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                              831 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                              832 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                              833 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                              834 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                              835 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                              836 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                              837 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                              838 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                              839 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                              840 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                              841 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                              842 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                              843 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                              844 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                              845 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                              846 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                              847 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                              848 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                              849 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                              850 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                              851 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                              852 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                              853 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                              854 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                              855 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                              856 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                              857 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                              858 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                              859 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                              860 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                              861 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                              862 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                              863 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                              864 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                              865 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                              866 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  15

M:ADDR CODE           CYCLES LINE SOURCELINE
                              867 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                              868 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                              869 ; 265  |// If you change the mixer message ID's then you must
                              870 ; 266  |// also change the jump table in mixer.asm
                              871 ; 267  |#define MIXER_ON 0
                              872 ; 268  |#define MIXER_OFF 1
                              873 ; 269  |
                              874 ; 270  |
                              875 ; 271  |// System Message IDs
                              876 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                              877 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                              878 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                              879 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                              880 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                              881 ; 277  |// If you change the system message ID's then you must
                              882 ; 278  |// also change the jump table in systemapi.asm
                              883 ; 279  |
                              884 ; 280  |// Menu IDs
                              885 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                              886 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                              887 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                              888 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                              889 ; 285  |//sub parameters for this message:
                              890 ; 286  |#define RECORDER_START 0
                              891 ; 287  |#define RECORDER_PAUSE 0x2000
                              892 ; 288  |#define RECORDER_RESUME 0x4000
                              893 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                              894 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                              895 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                              896 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                              897 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                              898 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                              899 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                              900 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                              901 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                              902 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                              903 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                              904 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                              905 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                              906 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                              907 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                              908 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                              909 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                              910 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                              911 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                              912 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                              913 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                              914 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                              915 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                              916 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                              917 ; 313  |
                              918 ; 314  |// Note that other versions of this file have different msg equates.
                              919 ; 315  |// If you change the system message ID's then you must
                              920 ; 316  |// also change the jump table in all menu *.asm
                              921 ; 317  |
                              922 ; 318  |// LED Message IDs
                              923 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                              924 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                              925 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                              926 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                              927 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                              928 ; 324  |// If you change the LeD message ID's then you must
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  16

M:ADDR CODE           CYCLES LINE SOURCELINE
                              929 ; 325  |// also change the jump table in ledapi.asm
                              930 ; 326  |
                              931 ; 327  |#if (!defined(REMOVE_FM))
                              932 ; 328  |// FM Tuner Message IDs
                              933 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                              934 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                              935 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                              936 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                              937 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                              938 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                              939 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                              940 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                              941 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                              942 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                              943 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                              944 ; 340  |//one parameter--the sensitivity in uV
                              945 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                              946 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                              947 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                              948 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                              949 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                              950 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                              951 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                              952 ; 348  |#endif
                              953 ; 349  |
                              954 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                              955 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                              956 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                              957 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                              958 ; 354  |
                              959 ; 355  |
                              960 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                              961 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                              962 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                              963 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                              964 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                              965 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                              966 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                              967 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                              968 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                              969 ; 365  |
                              970 ; 366  |#if (defined(USE_PLAYLIST3))
                              971 ; 367  |// Music Library
                              972 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                              973 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                              974 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                              975 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                              976 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                              977 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                              978 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                              979 ; 375  |
                              980 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                              981 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                              982 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                              983 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                              984 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                              985 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                              986 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                              987 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                              988 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                              989 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                              990 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  17

M:ADDR CODE           CYCLES LINE SOURCELINE
                              991 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                              992 ; 388  |
                              993 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                              994 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                              995 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                              996 ; 392  |
                              997 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                              998 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                              999 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1000 ; 396  |
                             1001 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1002 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1003 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1004 ; 400  |
                             1005 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             1006 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             1007 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             1008 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             1009 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             1010 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             1011 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             1012 ; 408  |
                             1013 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1014 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1015 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1016 ; 412  |
                             1017 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             1018 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             1019 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             1020 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             1021 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             1022 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             1023 ; 419  |
                             1024 ; 420  |#if defined(USE_PLAYLIST5)
                             1025 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                             1026 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             1027 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                             1028 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             1029 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             1030 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             1031 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             1032 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             1033 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             1034 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             1035 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             1036 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             1037 ; 433  |
                             1038 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             1039 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             1040 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             1041 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             1042 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             1043 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             1044 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             1045 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             1046 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             1047 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             1048 ; 444  |// Events
                             1049 ; 445  |// No event
                             1050 ; 446  |#define EVENT_NONE 0x000001   
                             1051 ; 447  |// A message has been posted
                             1052 ; 448  |#define EVENT_MESSAGE 0x000002   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  18

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1053 ; 449  |// Run if wait time elapsed
                             1054 ; 450  |#define EVENT_TIMER 0x000004   
                             1055 ; 451  |// Run if a button event occured
                             1056 ; 452  |#define EVENT_BUTTON 0x000008   
                             1057 ; 453  |// Run if a background event occured
                             1058 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             1059 ; 455  |// The executive should immediately repeat this module
                             1060 ; 456  |#define EVENT_REPEAT 0x000020   
                             1061 ; 457  |// Run the module's init routine
                             1062 ; 458  |#define EVENT_INIT 0x800000   
                             1063 ; 459  |
                             1064 ; 460  |#define EVENT_NONE_BITPOS 0
                             1065 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             1066 ; 462  |#define EVENT_TIMER_BITPOS 2
                             1067 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             1068 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             1069 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             1070 ; 466  |#define EVENT_INIT_BITPOS 23
                             1071 ; 467  |
                             1072 ; 468  |// Parser Message Buffers
                             1073 ; 469  |#define ParserPlayBit 0
                             1074 ; 470  |#define ButtonPressBit 1
                             1075 ; 471  |#define ParserRwndBit 1
                             1076 ; 472  |#define ParserFfwdBit 2
                             1077 ; 473  |
                             1078 ; 474  |//NextSong Message Parameters
                             1079 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             1080 ; 476  |#define NEXT_SONG 2             
                             1081 ; 477  |// ButtonPressBit1 cleared
                             1082 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             1083 ; 479  |// ButtonPressBit1 set
                             1084 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             1085 ; 481  |// NextSong + Ffwd
                             1086 ; 482  |#define NEXT_SONG_FFWD 4          
                             1087 ; 483  |
                             1088 ; 484  |//PrevSong Message Parameters
                             1089 ; 485  |// PrevSong + Stopped
                             1090 ; 486  |#define PREV_SONG 0          
                             1091 ; 487  |// PrevSong + Play
                             1092 ; 488  |#define PREV_SONG_PLAY 1          
                             1093 ; 489  |// PrevSong + Rwnd
                             1094 ; 490  |#define PREV_SONG_RWND 2          
                             1095 ; 491  |
                             1096 ; 492  |
                             1097 ; 493  |
                             1098 ; 494  |
                             1099 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             1100 ; 496  |
                             1101 ; 497  |
                             1102 
                             1104 
                             1105 ; 28   |
                             1106 ; 29   |#endif 
                             1107 
                             1109 
                             1110 ; 8    |#include "playlist.h"       //required include file
                             1111 
                             1113 
                             1114 ; 1    |#ifndef PLAYLIST_H
                             1115 ; 2    |#define PLAYLIST_H
                             1116 ; 3    |
                             1117 ; 4    |#include "types.h"
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  19

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1118 
                             1120 
                             1121 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             1122 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             1123 ; 3    |//
                             1124 ; 4    |// Filename: types.h
                             1125 ; 5    |// Description: Standard data types
                             1126 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             1127 ; 7    |
                             1128 ; 8    |#ifndef _TYPES_H
                             1129 ; 9    |#define _TYPES_H
                             1130 ; 10   |
                             1131 ; 11   |// TODO:  move this outta here!
                             1132 ; 12   |#if !defined(NOERROR)
                             1133 ; 13   |#define NOERROR 0
                             1134 ; 14   |#define SUCCESS 0
                             1135 ; 15   |#endif 
                             1136 ; 16   |#if !defined(SUCCESS)
                             1137 ; 17   |#define SUCCESS  0
                             1138 ; 18   |#endif
                             1139 ; 19   |#if !defined(ERROR)
                             1140 ; 20   |#define ERROR   -1
                             1141 ; 21   |#endif
                             1142 ; 22   |#if !defined(FALSE)
                             1143 ; 23   |#define FALSE 0
                             1144 ; 24   |#endif
                             1145 ; 25   |#if !defined(TRUE)
                             1146 ; 26   |#define TRUE  1
                             1147 ; 27   |#endif
                             1148 ; 28   |
                             1149 ; 29   |#if !defined(NULL)
                             1150 ; 30   |#define NULL 0
                             1151 ; 31   |#endif
                             1152 ; 32   |
                             1153 ; 33   |#define MAX_INT     0x7FFFFF
                             1154 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             1155 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             1156 ; 36   |#define MAX_ULONG   (-1) 
                             1157 ; 37   |
                             1158 ; 38   |#define WORD_SIZE   24              // word size in bits
                             1159 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             1160 ; 40   |
                             1161 ; 41   |
                             1162 ; 42   |#define BYTE    unsigned char       // btVarName
                             1163 ; 43   |#define CHAR    signed char         // cVarName
                             1164 ; 44   |#define USHORT  unsigned short      // usVarName
                             1165 ; 45   |#define SHORT   unsigned short      // sVarName
                             1166 ; 46   |#define WORD    unsigned int        // wVarName
                             1167 ; 47   |#define INT     signed int          // iVarName
                             1168 ; 48   |#define DWORD   unsigned long       // dwVarName
                             1169 ; 49   |#define LONG    signed long         // lVarName
                             1170 ; 50   |#define BOOL    unsigned int        // bVarName
                             1171 ; 51   |#define FRACT   _fract              // frVarName
                             1172 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             1173 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             1174 ; 54   |#define FLOAT   float               // fVarName
                             1175 ; 55   |#define DBL     double              // dVarName
                             1176 ; 56   |#define ENUM    enum                // eVarName
                             1177 ; 57   |#define CMX     _complex            // cmxVarName
                             1178 ; 58   |typedef WORD UCS3;                   // 
                             1179 ; 59   |
                             1180 ; 60   |#define UINT16  unsigned short
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  20

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1181 ; 61   |#define UINT8   unsigned char   
                             1182 ; 62   |#define UINT32  unsigned long
                             1183 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             1184 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             1185 ; 65   |#define WCHAR   UINT16
                             1186 ; 66   |
                             1187 ; 67   |//UINT128 is 16 bytes or 6 words
                             1188 ; 68   |typedef struct UINT128_3500 {   
                             1189 ; 69   |    int val[6];     
                             1190 ; 70   |} UINT128_3500;
                             1191 ; 71   |
                             1192 ; 72   |#define UINT128   UINT128_3500
                             1193 ; 73   |
                             1194 ; 74   |// Little endian word packed byte strings:   
                             1195 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             1196 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             1197 ; 77   |// Little endian word packed byte strings:   
                             1198 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             1199 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             1200 ; 80   |
                             1201 ; 81   |// Declare Memory Spaces To Use When Coding
                             1202 ; 82   |// A. Sector Buffers
                             1203 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             1204 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             1205 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             1206 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             1207 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             1208 ; 88   |// B. Media DDI Memory
                             1209 ; 89   |#define MEDIA_DDI_MEM _Y
                             1210 ; 90   |
                             1211 ; 91   |
                             1212 ; 92   |
                             1213 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             1214 ; 94   |// Examples of circular pointers:
                             1215 ; 95   |//    INT CIRC cpiVarName
                             1216 ; 96   |//    DWORD CIRC cpdwVarName
                             1217 ; 97   |
                             1218 ; 98   |#define RETCODE INT                 // rcVarName
                             1219 ; 99   |
                             1220 ; 100  |// generic bitfield structure
                             1221 ; 101  |struct Bitfield {
                             1222 ; 102  |    unsigned int B0  :1;
                             1223 ; 103  |    unsigned int B1  :1;
                             1224 ; 104  |    unsigned int B2  :1;
                             1225 ; 105  |    unsigned int B3  :1;
                             1226 ; 106  |    unsigned int B4  :1;
                             1227 ; 107  |    unsigned int B5  :1;
                             1228 ; 108  |    unsigned int B6  :1;
                             1229 ; 109  |    unsigned int B7  :1;
                             1230 ; 110  |    unsigned int B8  :1;
                             1231 ; 111  |    unsigned int B9  :1;
                             1232 ; 112  |    unsigned int B10 :1;
                             1233 ; 113  |    unsigned int B11 :1;
                             1234 ; 114  |    unsigned int B12 :1;
                             1235 ; 115  |    unsigned int B13 :1;
                             1236 ; 116  |    unsigned int B14 :1;
                             1237 ; 117  |    unsigned int B15 :1;
                             1238 ; 118  |    unsigned int B16 :1;
                             1239 ; 119  |    unsigned int B17 :1;
                             1240 ; 120  |    unsigned int B18 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  21

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1241 ; 121  |    unsigned int B19 :1;
                             1242 ; 122  |    unsigned int B20 :1;
                             1243 ; 123  |    unsigned int B21 :1;
                             1244 ; 124  |    unsigned int B22 :1;
                             1245 ; 125  |    unsigned int B23 :1;
                             1246 ; 126  |};
                             1247 ; 127  |
                             1248 ; 128  |union BitInt {
                             1249 ; 129  |        struct Bitfield B;
                             1250 ; 130  |        int        I;
                             1251 ; 131  |};
                             1252 ; 132  |
                             1253 ; 133  |#define MAX_MSG_LENGTH 10
                             1254 ; 134  |struct CMessage
                             1255 ; 135  |{
                             1256 ; 136  |        unsigned int m_uLength;
                             1257 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             1258 ; 138  |};
                             1259 ; 139  |
                             1260 ; 140  |typedef struct {
                             1261 ; 141  |    WORD m_wLength;
                             1262 ; 142  |    WORD m_wMessage;
                             1263 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             1264 ; 144  |} Message;
                             1265 ; 145  |
                             1266 ; 146  |struct MessageQueueDescriptor
                             1267 ; 147  |{
                             1268 ; 148  |        int *m_pBase;
                             1269 ; 149  |        int m_iModulo;
                             1270 ; 150  |        int m_iSize;
                             1271 ; 151  |        int *m_pHead;
                             1272 ; 152  |        int *m_pTail;
                             1273 ; 153  |};
                             1274 ; 154  |
                             1275 ; 155  |struct ModuleEntry
                             1276 ; 156  |{
                             1277 ; 157  |    int m_iSignaledEventMask;
                             1278 ; 158  |    int m_iWaitEventMask;
                             1279 ; 159  |    int m_iResourceOfCode;
                             1280 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             1281 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             1282 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             1283 ; 163  |    int m_uTimeOutHigh;
                             1284 ; 164  |    int m_uTimeOutLow;
                             1285 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             1286 ; 166  |};
                             1287 ; 167  |
                             1288 ; 168  |union WaitMask{
                             1289 ; 169  |    struct B{
                             1290 ; 170  |        unsigned int m_bNone     :1;
                             1291 ; 171  |        unsigned int m_bMessage  :1;
                             1292 ; 172  |        unsigned int m_bTimer    :1;
                             1293 ; 173  |        unsigned int m_bButton   :1;
                             1294 ; 174  |    } B;
                             1295 ; 175  |    int I;
                             1296 ; 176  |} ;
                             1297 ; 177  |
                             1298 ; 178  |
                             1299 ; 179  |struct Button {
                             1300 ; 180  |        WORD wButtonEvent;
                             1301 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  22

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1302 ; 182  |};
                             1303 ; 183  |
                             1304 ; 184  |struct Message {
                             1305 ; 185  |        WORD wMsgLength;
                             1306 ; 186  |        WORD wMsgCommand;
                             1307 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             1308 ; 188  |};
                             1309 ; 189  |
                             1310 ; 190  |union EventTypes {
                             1311 ; 191  |        struct CMessage msg;
                             1312 ; 192  |        struct Button Button ;
                             1313 ; 193  |        struct Message Message;
                             1314 ; 194  |};
                             1315 ; 195  |
                             1316 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             1317 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             1318 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             1319 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             1320 ; 200  |
                             1321 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             1322 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             1323 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             1324 ; 204  |
                             1325 ; 205  |#if DEBUG
                             1326 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             1327 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             1328 ; 208  |#else 
                             1329 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             1330 ; 210  |#define DebugBuildAssert(x)    
                             1331 ; 211  |#endif
                             1332 ; 212  |
                             1333 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             1334 ; 214  |//  #pragma asm
                             1335 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             1336 ; 216  |//  #pragma endasm
                             1337 ; 217  |
                             1338 ; 218  |
                             1339 ; 219  |#ifdef COLOR_262K
                             1340 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             1341 ; 221  |#elif defined(COLOR_65K)
                             1342 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             1343 ; 223  |#else
                             1344 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             1345 ; 225  |#endif
                             1346 ; 226  |    
                             1347 ; 227  |#endif // #ifndef _TYPES_H
                             1348 
                             1350 
                             1351 ; 5    |
                             1352 ; 6    |typedef struct {
                             1353 ; 7    |    WORD    m_wTrack;                       
                             1354 ; 8    |    WORD    m_wDeviceID;
                             1355 ; 9    |    WORD    m_wBufferLength;            //this is in BYTES, not WORDS!
                             1356 ; 10   |    _packed BYTE *m_pFilename;
                             1357 ; 11   |} SONGFILEINFO;
                             1358 ; 12   |
                             1359 ; 13   |#define PLAYLIST_SUCCESS                                0
                             1360 ; 14   |#define PLAYLIST_FILE_ERROR                             1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  23

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1361 ; 15   |#define PLAYLIST_END_OF_LIST                    2
                             1362 ; 16   |#define PLAYLIST_TRACK_NOT_FOUND                3
                             1363 ; 17   |#define PLAYLIST_DIR_NOT_EMPTY          4 
                             1364 ; 18   |#define PLAYLIST_REBUILD                5
                             1365 ; 19   |#define PLAYLIST_LAST_RETCODE                   5               //The value should always 
                                  be the same as the last RETCODE
                             1366 ; 20   |
                             1367 ; 21   |
                             1368 ; 22   |#ifdef  USE_PLAYLIST1
                             1369 ; 23   |RETCODE ChangeDIRtoFileEntryDir(struct FileEntry *pCurrentEntry, _packed BYTE * buffer);
                             1370 ; 24   |#endif
                             1371 ; 25   |RETCODE _reentrant Playlist_LFNGetFileName(int,int,UCS3*);                      //UCS3 is 
                                  actually typdef WORD
                             1372 
                             1374 
                             1375 ; 26   |RETCODE _reentrant Playlist_MarkCurrentSongPlayed(int,int,int*);
                             1376 ; 27   |RETCODE _reentrant Playlist_GetCurrentSongFileInfo(int, int, int*);
                             1377 ; 28   |RETCODE _reentrant Playlist_GetNextSongFileInfo(int, int , int*);
                             1378 ; 29   |RETCODE _reentrant Playlist_GetPreviousSongFileInfo(int,int,int*);
                             1379 ; 30   |#ifdef USE_PLAYLIST1
                             1380 ; 31   |_reentrant INT Playlist_LocateEntryFromName(INT,INT,INT*);
                             1381 ; 32   |#endif
                             1382 ; 33   |
                             1383 ; 34   |#endif 
                             1384 
                             1386 
                             1387 ; 9    |#include "playerlib.h"
                             1388 
                             1390 
                             1391 ; 1    |#ifndef _PLAYERLIB_H
                             1392 ; 2    |#define _PLAYERLIB_H
                             1393 ; 3    |
                             1394 ; 4    |#include "types.h"
                             1395 
                             1397 
                             1398 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             1399 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             1400 ; 3    |//
                             1401 ; 4    |// Filename: types.h
                             1402 ; 5    |// Description: Standard data types
                             1403 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             1404 ; 7    |
                             1405 ; 8    |#ifndef _TYPES_H
                             1406 ; 9    |#define _TYPES_H
                             1407 ; 10   |
                             1408 ; 11   |// TODO:  move this outta here!
                             1409 ; 12   |#if !defined(NOERROR)
                             1410 ; 13   |#define NOERROR 0
                             1411 ; 14   |#define SUCCESS 0
                             1412 ; 15   |#endif 
                             1413 ; 16   |#if !defined(SUCCESS)
                             1414 ; 17   |#define SUCCESS  0
                             1415 ; 18   |#endif
                             1416 ; 19   |#if !defined(ERROR)
                             1417 ; 20   |#define ERROR   -1
                             1418 ; 21   |#endif
                             1419 ; 22   |#if !defined(FALSE)
                             1420 ; 23   |#define FALSE 0
                             1421 ; 24   |#endif
                             1422 ; 25   |#if !defined(TRUE)
                             1423 ; 26   |#define TRUE  1
                             1424 ; 27   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  24

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1425 ; 28   |
                             1426 ; 29   |#if !defined(NULL)
                             1427 ; 30   |#define NULL 0
                             1428 ; 31   |#endif
                             1429 ; 32   |
                             1430 ; 33   |#define MAX_INT     0x7FFFFF
                             1431 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             1432 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             1433 ; 36   |#define MAX_ULONG   (-1) 
                             1434 ; 37   |
                             1435 ; 38   |#define WORD_SIZE   24              // word size in bits
                             1436 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             1437 ; 40   |
                             1438 ; 41   |
                             1439 ; 42   |#define BYTE    unsigned char       // btVarName
                             1440 ; 43   |#define CHAR    signed char         // cVarName
                             1441 ; 44   |#define USHORT  unsigned short      // usVarName
                             1442 ; 45   |#define SHORT   unsigned short      // sVarName
                             1443 ; 46   |#define WORD    unsigned int        // wVarName
                             1444 ; 47   |#define INT     signed int          // iVarName
                             1445 ; 48   |#define DWORD   unsigned long       // dwVarName
                             1446 ; 49   |#define LONG    signed long         // lVarName
                             1447 ; 50   |#define BOOL    unsigned int        // bVarName
                             1448 ; 51   |#define FRACT   _fract              // frVarName
                             1449 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             1450 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             1451 ; 54   |#define FLOAT   float               // fVarName
                             1452 ; 55   |#define DBL     double              // dVarName
                             1453 ; 56   |#define ENUM    enum                // eVarName
                             1454 ; 57   |#define CMX     _complex            // cmxVarName
                             1455 ; 58   |typedef WORD UCS3;                   // 
                             1456 ; 59   |
                             1457 ; 60   |#define UINT16  unsigned short
                             1458 ; 61   |#define UINT8   unsigned char   
                             1459 ; 62   |#define UINT32  unsigned long
                             1460 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             1461 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             1462 ; 65   |#define WCHAR   UINT16
                             1463 ; 66   |
                             1464 ; 67   |//UINT128 is 16 bytes or 6 words
                             1465 ; 68   |typedef struct UINT128_3500 {   
                             1466 ; 69   |    int val[6];     
                             1467 ; 70   |} UINT128_3500;
                             1468 ; 71   |
                             1469 ; 72   |#define UINT128   UINT128_3500
                             1470 ; 73   |
                             1471 ; 74   |// Little endian word packed byte strings:   
                             1472 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             1473 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             1474 ; 77   |// Little endian word packed byte strings:   
                             1475 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             1476 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             1477 ; 80   |
                             1478 ; 81   |// Declare Memory Spaces To Use When Coding
                             1479 ; 82   |// A. Sector Buffers
                             1480 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             1481 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             1482 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             1483 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             1484 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  25

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1485 ; 88   |// B. Media DDI Memory
                             1486 ; 89   |#define MEDIA_DDI_MEM _Y
                             1487 ; 90   |
                             1488 ; 91   |
                             1489 ; 92   |
                             1490 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             1491 ; 94   |// Examples of circular pointers:
                             1492 ; 95   |//    INT CIRC cpiVarName
                             1493 ; 96   |//    DWORD CIRC cpdwVarName
                             1494 ; 97   |
                             1495 ; 98   |#define RETCODE INT                 // rcVarName
                             1496 ; 99   |
                             1497 ; 100  |// generic bitfield structure
                             1498 ; 101  |struct Bitfield {
                             1499 ; 102  |    unsigned int B0  :1;
                             1500 ; 103  |    unsigned int B1  :1;
                             1501 ; 104  |    unsigned int B2  :1;
                             1502 ; 105  |    unsigned int B3  :1;
                             1503 ; 106  |    unsigned int B4  :1;
                             1504 ; 107  |    unsigned int B5  :1;
                             1505 ; 108  |    unsigned int B6  :1;
                             1506 ; 109  |    unsigned int B7  :1;
                             1507 ; 110  |    unsigned int B8  :1;
                             1508 ; 111  |    unsigned int B9  :1;
                             1509 ; 112  |    unsigned int B10 :1;
                             1510 ; 113  |    unsigned int B11 :1;
                             1511 ; 114  |    unsigned int B12 :1;
                             1512 ; 115  |    unsigned int B13 :1;
                             1513 ; 116  |    unsigned int B14 :1;
                             1514 ; 117  |    unsigned int B15 :1;
                             1515 ; 118  |    unsigned int B16 :1;
                             1516 ; 119  |    unsigned int B17 :1;
                             1517 ; 120  |    unsigned int B18 :1;
                             1518 ; 121  |    unsigned int B19 :1;
                             1519 ; 122  |    unsigned int B20 :1;
                             1520 ; 123  |    unsigned int B21 :1;
                             1521 ; 124  |    unsigned int B22 :1;
                             1522 ; 125  |    unsigned int B23 :1;
                             1523 ; 126  |};
                             1524 ; 127  |
                             1525 ; 128  |union BitInt {
                             1526 ; 129  |        struct Bitfield B;
                             1527 ; 130  |        int        I;
                             1528 ; 131  |};
                             1529 ; 132  |
                             1530 ; 133  |#define MAX_MSG_LENGTH 10
                             1531 ; 134  |struct CMessage
                             1532 ; 135  |{
                             1533 ; 136  |        unsigned int m_uLength;
                             1534 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             1535 ; 138  |};
                             1536 ; 139  |
                             1537 ; 140  |typedef struct {
                             1538 ; 141  |    WORD m_wLength;
                             1539 ; 142  |    WORD m_wMessage;
                             1540 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             1541 ; 144  |} Message;
                             1542 ; 145  |
                             1543 ; 146  |struct MessageQueueDescriptor
                             1544 ; 147  |{
                             1545 ; 148  |        int *m_pBase;
                             1546 ; 149  |        int m_iModulo;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  26

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1547 ; 150  |        int m_iSize;
                             1548 ; 151  |        int *m_pHead;
                             1549 ; 152  |        int *m_pTail;
                             1550 ; 153  |};
                             1551 ; 154  |
                             1552 ; 155  |struct ModuleEntry
                             1553 ; 156  |{
                             1554 ; 157  |    int m_iSignaledEventMask;
                             1555 ; 158  |    int m_iWaitEventMask;
                             1556 ; 159  |    int m_iResourceOfCode;
                             1557 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             1558 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             1559 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             1560 ; 163  |    int m_uTimeOutHigh;
                             1561 ; 164  |    int m_uTimeOutLow;
                             1562 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             1563 ; 166  |};
                             1564 ; 167  |
                             1565 ; 168  |union WaitMask{
                             1566 ; 169  |    struct B{
                             1567 ; 170  |        unsigned int m_bNone     :1;
                             1568 ; 171  |        unsigned int m_bMessage  :1;
                             1569 ; 172  |        unsigned int m_bTimer    :1;
                             1570 ; 173  |        unsigned int m_bButton   :1;
                             1571 ; 174  |    } B;
                             1572 ; 175  |    int I;
                             1573 ; 176  |} ;
                             1574 ; 177  |
                             1575 ; 178  |
                             1576 ; 179  |struct Button {
                             1577 ; 180  |        WORD wButtonEvent;
                             1578 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             1579 ; 182  |};
                             1580 ; 183  |
                             1581 ; 184  |struct Message {
                             1582 ; 185  |        WORD wMsgLength;
                             1583 ; 186  |        WORD wMsgCommand;
                             1584 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             1585 ; 188  |};
                             1586 ; 189  |
                             1587 ; 190  |union EventTypes {
                             1588 ; 191  |        struct CMessage msg;
                             1589 ; 192  |        struct Button Button ;
                             1590 ; 193  |        struct Message Message;
                             1591 ; 194  |};
                             1592 ; 195  |
                             1593 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             1594 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             1595 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             1596 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             1597 ; 200  |
                             1598 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             1599 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             1600 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             1601 ; 204  |
                             1602 ; 205  |#if DEBUG
                             1603 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             1604 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             1605 ; 208  |#else 
                             1606 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  27

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1607 ; 210  |#define DebugBuildAssert(x)    
                             1608 ; 211  |#endif
                             1609 ; 212  |
                             1610 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             1611 ; 214  |//  #pragma asm
                             1612 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             1613 ; 216  |//  #pragma endasm
                             1614 ; 217  |
                             1615 ; 218  |
                             1616 ; 219  |#ifdef COLOR_262K
                             1617 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             1618 ; 221  |#elif defined(COLOR_65K)
                             1619 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             1620 ; 223  |#else
                             1621 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             1622 ; 225  |#endif
                             1623 ; 226  |    
                             1624 ; 227  |#endif // #ifndef _TYPES_H
                             1625 
                             1627 
                             1628 ; 5    |#include "playlist.h"
                             1629 
                             1631 
                             1632 ; 1    |#ifndef PLAYLIST_H
                             1633 ; 2    |#define PLAYLIST_H
                             1634 ; 3    |
                             1635 ; 4    |#include "types.h"
                             1636 ; 5    |
                             1637 ; 6    |typedef struct {
                             1638 ; 7    |    WORD    m_wTrack;                       
                             1639 ; 8    |    WORD    m_wDeviceID;
                             1640 ; 9    |    WORD    m_wBufferLength;            //this is in BYTES, not WORDS!
                             1641 ; 10   |    _packed BYTE *m_pFilename;
                             1642 ; 11   |} SONGFILEINFO;
                             1643 ; 12   |
                             1644 ; 13   |#define PLAYLIST_SUCCESS                                0
                             1645 ; 14   |#define PLAYLIST_FILE_ERROR                             1
                             1646 ; 15   |#define PLAYLIST_END_OF_LIST                    2
                             1647 ; 16   |#define PLAYLIST_TRACK_NOT_FOUND                3
                             1648 ; 17   |#define PLAYLIST_DIR_NOT_EMPTY          4 
                             1649 ; 18   |#define PLAYLIST_REBUILD                5
                             1650 ; 19   |#define PLAYLIST_LAST_RETCODE                   5               //The value should always 
                                  be the same as the last RETCODE
                             1651 ; 20   |
                             1652 ; 21   |
                             1653 ; 22   |#ifdef  USE_PLAYLIST1
                             1654 ; 23   |RETCODE ChangeDIRtoFileEntryDir(struct FileEntry *pCurrentEntry, _packed BYTE * buffer);
                             1655 ; 24   |#endif
                             1656 ; 25   |RETCODE _reentrant Playlist_LFNGetFileName(int,int,UCS3*);                      //UCS3 is 
                                  actually typdef WORD
                             1657 ; 26   |RETCODE _reentrant Playlist_MarkCurrentSongPlayed(int,int,int*);
                             1658 ; 27   |RETCODE _reentrant Playlist_GetCurrentSongFileInfo(int, int, int*);
                             1659 ; 28   |RETCODE _reentrant Playlist_GetNextSongFileInfo(int, int , int*);
                             1660 ; 29   |RETCODE _reentrant Playlist_GetPreviousSongFileInfo(int,int,int*);
                             1661 ; 30   |#ifdef USE_PLAYLIST1
                             1662 ; 31   |_reentrant INT Playlist_LocateEntryFromName(INT,INT,INT*);
                             1663 ; 32   |#endif
                             1664 ; 33   |
                             1665 ; 34   |#endif 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  28

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1666 
                             1668 
                             1669 ; 6    |
                             1670 ; 7    |#define DECODER_STATE_STOP          0
                             1671 ; 8    |#define DECODER_STATE_PLAY          1
                             1672 ; 9    |#define DECODER_STATE_PAUSE         2
                             1673 ; 10   |#define DECODER_STATE_TOGGLE    4
                             1674 ; 11   |
                             1675 ; 12   |#define PLAYERLIB_SUCCESS       0
                             1676 ; 13   |#define PLAYERLIB_BAD_FILE      1
                             1677 ; 14   |#define PLAYERLIB_ERROR         2
                             1678 ; 15   |#define PLAYERLIB_END_OF_LIST   3
                             1679 ; 16   |
                             1680 ; 17   |//These are in the DecoderSR/DecoderCSR
                             1681 ; 18   |#define DECODER_PAUSED          1<<5
                             1682 ; 19   |#define DECODER_STOPPED         1<<6
                             1683 ; 20   |#define DECODER_SYNCED          1<<10
                             1684 ; 21   |#define DECODER_PLAYING         1<<12
                             1685 ; 22   |#define DECODER_SONG_INFO       1<<15
                             1686 ; 23   |#define DECODER_FILE_IS_OPEN    1<<16
                             1687 ; 24   |#define DECODER_A_SET           1<<18
                             1688 ; 25   |#define DECODER_B_SET           1<<19
                             1689 ; 26   |#define DECODER_BAD_FILE        1<<21
                             1690 ; 27   |#define DECODER_LOOKING_FOR_SYNC 1<<22
                             1691 ; 28   |
                             1692 ; 29   |//PrevSong Message Parameters
                             1693 ; 30   |#define PREVSONG_STOP        0             //PrevSong + Stopped
                             1694 ; 31   |#define PREVSONG_PLAY        1<<0          //PrevSong + Play
                             1695 ; 32   |#define PREVSONG_RWND        1<<1          //PrevSong + Rwnd
                             1696 ; 33   |//NextSong Message Parameters
                             1697 ; 34   |#define NEXTSONG_STOP        0             //NextSong + Stopped
                             1698 ; 35   |#define NEXTSONG_PLAY_EOF    1             //NextSong + Play + EOF reached
                             1699 ; 36   |#define NEXTSONG_PLAY_BUTTON 3             //NextSong + Play + BUTTON pressed
                             1700 ; 37   |#define NEXTSONG_FFWD        4             //NextSong + Ffwd
                             1701 ; 38   |#define NEXTSONG_DELETE_MENU 5             //NextSong via delete menu
                             1702 ; 39   |//CurrentSong Message Parameters
                             1703 ; 40   |#define CURRENTSONG_DELETE_MENU 1          //CurrentSong via delete menu
                             1704 ; 41   |
                             1705 ; 42   |#ifdef USE_PLAYLIST3
                             1706 ; 43   |extern DWORD    g_CurrentSongFastkey;
                             1707 ; 44   |#endif  // USE_PLAYLIST3
                             1708 ; 45   |
                             1709 ; 46   |#ifdef USE_PLAYLIST5
                             1710 ; 47   |extern long g_CurrentFastKey;
                             1711 ; 48   |#endif //USE_PLAYLIST5
                             1712 ; 49   |RETCODE _reentrant PlayerLib_SetState (int iState,int bWait,int*);  
                             1713 ; 50   |RETCODE _reentrant PlayerLib_FastForward (int bPlayDuring,int,int*);
                             1714 ; 51   |RETCODE _reentrant PlayerLib_Rewind(int bPlayDuring,int,int*);
                             1715 ; 52   |RETCODE _reentrant PlayerLib_SetSongName(int bStartPlaying, int, SONGFILEINFO*);
                             1716 
                             1725 
                             1726 ; 53   |RETCODE _reentrant PlayerLib_GetCurrentSong(WORD wMode,int ignored1,int*ignored2);
                             1727 ; 54   |RETCODE _reentrant PlayerLib_SkipToNextSong(WORD,WORD,int*);
                             1728 ; 55   |RETCODE _reentrant PlayerLib_SkipToPreviousSong(WORD,WORD,int*);
                             1729 ; 56   |RETCODE _reentrant PlayerLib_EnablePlaylist(int bTrueFalse,int,int*);  
                             1730 ; 57   |RETCODE _reentrant PlayerLib_GetMetaData(WORD wMode,int ignored1,int*ignored2);
                             1731 ; 58   |DWORD _reentrant PlayerLib_GetSongPosition(void);
                             1732 ; 59   |RETCODE _reentrant PlayerLib_SetSongPosition(DWORD dwSongPos);
                             1733 ; 60   |////////////////////Bookmarking functions///////////////////////////////
                             1734 ; 61   |RETCODE _reentrant PlayerLib_ResetBookmark(int iCurrentPlayset, int ignored, int* pPtr);
                             1735 ; 62   |RETCODE _reentrant PlayerLib_SetBookmark(int iCurrentPlayset, int iTracknum,int* pPtr);
                             1736 ; 63   |RETCODE _reentrant PlayerLib_GotoTrack(int iTracknum, int ignored, int* ptr);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  29

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1737 ; 64   |RETCODE _reentrant PlayerLib_GetBookmarkSongInfo(int iCurrentPlayset, int ignored2, int* p
                                  Ptr);
                             1738 ; 65   |#ifdef USE_PLAYLIST3
                             1739 ; 66   |RETCODE _reentrant PlayerLib_GetCurrentSong_ML(WORD wMode,int ignored1,int*ignored2);
                             1740 ; 67   |#endif // #ifdef USE_PLAYLIST3
                             1741 ; 68   |
                             1742 ; 69   |#endif 
                             1743 
                             1745 
                             1746 ; 10   |#include "project.h"
                             1747 
                             1749 
                             1750 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             1751 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                             1752 ; 3    |//  Filename: project.inc
                             1753 ; 4    |//  Description: 
                             1754 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             1755 ; 6    |
                             1756 ; 7    |#if (!defined(_PROJECT_INC))
                             1757 ; 8    |#define _PROJECT_INC 1
                             1758 ; 9    |
                             1759 ; 10   |#if defined(STMP_BUILD_PLAYER)
                             1760 ; 11   |#include "hwequ.h"
                             1761 
                             1763 
                             1764 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             1765 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2001
                             1766 ; 3    |//  File        : hwequ.inc
                             1767 ; 4    |//  Description : STMP Hardware Constants
                             1768 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             1769 ; 6    |
                             1770 ; 7    |// ////////////////////////////////////////////////////////////////////////////////
                             1771 ; 8    |// hwequ is being eliminated for SDK3XXX.  For SDK2.5XX it will now reside in the   
                             1772 ; 9    |// local folder instead of ..\inc.  All register includes are converted to .h by 
                             1773 ; 10   |// registers.mk placed in the ..\lcdexample\player\output_XXXX folder.
                             1774 ; 11   |// ////////////////////////////////////////////////////////////////////////////////
                             1775 ; 12   |
                             1776 ; 13   |#if (!defined(HWEQU_INC))
                             1777 ; 14   |#define HWEQU_INC 1
                             1778 ; 15   |
                             1779 ; 16   |#include "types.h"
                             1780 
                             1782 
                             1783 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             1784 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             1785 ; 3    |//
                             1786 ; 4    |// Filename: types.h
                             1787 ; 5    |// Description: Standard data types
                             1788 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             1789 ; 7    |
                             1790 ; 8    |#ifndef _TYPES_H
                             1791 ; 9    |#define _TYPES_H
                             1792 ; 10   |
                             1793 ; 11   |// TODO:  move this outta here!
                             1794 ; 12   |#if !defined(NOERROR)
                             1795 ; 13   |#define NOERROR 0
                             1796 ; 14   |#define SUCCESS 0
                             1797 ; 15   |#endif 
                             1798 ; 16   |#if !defined(SUCCESS)
                             1799 ; 17   |#define SUCCESS  0
                             1800 ; 18   |#endif
                             1801 ; 19   |#if !defined(ERROR)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  30

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1802 ; 20   |#define ERROR   -1
                             1803 ; 21   |#endif
                             1804 ; 22   |#if !defined(FALSE)
                             1805 ; 23   |#define FALSE 0
                             1806 ; 24   |#endif
                             1807 ; 25   |#if !defined(TRUE)
                             1808 ; 26   |#define TRUE  1
                             1809 ; 27   |#endif
                             1810 ; 28   |
                             1811 ; 29   |#if !defined(NULL)
                             1812 ; 30   |#define NULL 0
                             1813 ; 31   |#endif
                             1814 ; 32   |
                             1815 ; 33   |#define MAX_INT     0x7FFFFF
                             1816 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             1817 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             1818 ; 36   |#define MAX_ULONG   (-1) 
                             1819 ; 37   |
                             1820 ; 38   |#define WORD_SIZE   24              // word size in bits
                             1821 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             1822 ; 40   |
                             1823 ; 41   |
                             1824 ; 42   |#define BYTE    unsigned char       // btVarName
                             1825 ; 43   |#define CHAR    signed char         // cVarName
                             1826 ; 44   |#define USHORT  unsigned short      // usVarName
                             1827 ; 45   |#define SHORT   unsigned short      // sVarName
                             1828 ; 46   |#define WORD    unsigned int        // wVarName
                             1829 ; 47   |#define INT     signed int          // iVarName
                             1830 ; 48   |#define DWORD   unsigned long       // dwVarName
                             1831 ; 49   |#define LONG    signed long         // lVarName
                             1832 ; 50   |#define BOOL    unsigned int        // bVarName
                             1833 ; 51   |#define FRACT   _fract              // frVarName
                             1834 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             1835 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             1836 ; 54   |#define FLOAT   float               // fVarName
                             1837 ; 55   |#define DBL     double              // dVarName
                             1838 ; 56   |#define ENUM    enum                // eVarName
                             1839 ; 57   |#define CMX     _complex            // cmxVarName
                             1840 ; 58   |typedef WORD UCS3;                   // 
                             1841 ; 59   |
                             1842 ; 60   |#define UINT16  unsigned short
                             1843 ; 61   |#define UINT8   unsigned char   
                             1844 ; 62   |#define UINT32  unsigned long
                             1845 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             1846 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             1847 ; 65   |#define WCHAR   UINT16
                             1848 ; 66   |
                             1849 ; 67   |//UINT128 is 16 bytes or 6 words
                             1850 ; 68   |typedef struct UINT128_3500 {   
                             1851 ; 69   |    int val[6];     
                             1852 ; 70   |} UINT128_3500;
                             1853 ; 71   |
                             1854 ; 72   |#define UINT128   UINT128_3500
                             1855 ; 73   |
                             1856 ; 74   |// Little endian word packed byte strings:   
                             1857 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             1858 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             1859 ; 77   |// Little endian word packed byte strings:   
                             1860 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             1861 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  31

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1862 ; 80   |
                             1863 ; 81   |// Declare Memory Spaces To Use When Coding
                             1864 ; 82   |// A. Sector Buffers
                             1865 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             1866 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             1867 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             1868 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             1869 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             1870 ; 88   |// B. Media DDI Memory
                             1871 ; 89   |#define MEDIA_DDI_MEM _Y
                             1872 ; 90   |
                             1873 ; 91   |
                             1874 ; 92   |
                             1875 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             1876 ; 94   |// Examples of circular pointers:
                             1877 ; 95   |//    INT CIRC cpiVarName
                             1878 ; 96   |//    DWORD CIRC cpdwVarName
                             1879 ; 97   |
                             1880 ; 98   |#define RETCODE INT                 // rcVarName
                             1881 ; 99   |
                             1882 ; 100  |// generic bitfield structure
                             1883 ; 101  |struct Bitfield {
                             1884 ; 102  |    unsigned int B0  :1;
                             1885 ; 103  |    unsigned int B1  :1;
                             1886 ; 104  |    unsigned int B2  :1;
                             1887 ; 105  |    unsigned int B3  :1;
                             1888 ; 106  |    unsigned int B4  :1;
                             1889 ; 107  |    unsigned int B5  :1;
                             1890 ; 108  |    unsigned int B6  :1;
                             1891 ; 109  |    unsigned int B7  :1;
                             1892 ; 110  |    unsigned int B8  :1;
                             1893 ; 111  |    unsigned int B9  :1;
                             1894 ; 112  |    unsigned int B10 :1;
                             1895 ; 113  |    unsigned int B11 :1;
                             1896 ; 114  |    unsigned int B12 :1;
                             1897 ; 115  |    unsigned int B13 :1;
                             1898 ; 116  |    unsigned int B14 :1;
                             1899 ; 117  |    unsigned int B15 :1;
                             1900 ; 118  |    unsigned int B16 :1;
                             1901 ; 119  |    unsigned int B17 :1;
                             1902 ; 120  |    unsigned int B18 :1;
                             1903 ; 121  |    unsigned int B19 :1;
                             1904 ; 122  |    unsigned int B20 :1;
                             1905 ; 123  |    unsigned int B21 :1;
                             1906 ; 124  |    unsigned int B22 :1;
                             1907 ; 125  |    unsigned int B23 :1;
                             1908 ; 126  |};
                             1909 ; 127  |
                             1910 ; 128  |union BitInt {
                             1911 ; 129  |        struct Bitfield B;
                             1912 ; 130  |        int        I;
                             1913 ; 131  |};
                             1914 ; 132  |
                             1915 ; 133  |#define MAX_MSG_LENGTH 10
                             1916 ; 134  |struct CMessage
                             1917 ; 135  |{
                             1918 ; 136  |        unsigned int m_uLength;
                             1919 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             1920 ; 138  |};
                             1921 ; 139  |
                             1922 ; 140  |typedef struct {
                             1923 ; 141  |    WORD m_wLength;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  32

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1924 ; 142  |    WORD m_wMessage;
                             1925 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             1926 ; 144  |} Message;
                             1927 ; 145  |
                             1928 ; 146  |struct MessageQueueDescriptor
                             1929 ; 147  |{
                             1930 ; 148  |        int *m_pBase;
                             1931 ; 149  |        int m_iModulo;
                             1932 ; 150  |        int m_iSize;
                             1933 ; 151  |        int *m_pHead;
                             1934 ; 152  |        int *m_pTail;
                             1935 ; 153  |};
                             1936 ; 154  |
                             1937 ; 155  |struct ModuleEntry
                             1938 ; 156  |{
                             1939 ; 157  |    int m_iSignaledEventMask;
                             1940 ; 158  |    int m_iWaitEventMask;
                             1941 ; 159  |    int m_iResourceOfCode;
                             1942 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             1943 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             1944 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             1945 ; 163  |    int m_uTimeOutHigh;
                             1946 ; 164  |    int m_uTimeOutLow;
                             1947 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             1948 ; 166  |};
                             1949 ; 167  |
                             1950 ; 168  |union WaitMask{
                             1951 ; 169  |    struct B{
                             1952 ; 170  |        unsigned int m_bNone     :1;
                             1953 ; 171  |        unsigned int m_bMessage  :1;
                             1954 ; 172  |        unsigned int m_bTimer    :1;
                             1955 ; 173  |        unsigned int m_bButton   :1;
                             1956 ; 174  |    } B;
                             1957 ; 175  |    int I;
                             1958 ; 176  |} ;
                             1959 ; 177  |
                             1960 ; 178  |
                             1961 ; 179  |struct Button {
                             1962 ; 180  |        WORD wButtonEvent;
                             1963 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             1964 ; 182  |};
                             1965 ; 183  |
                             1966 ; 184  |struct Message {
                             1967 ; 185  |        WORD wMsgLength;
                             1968 ; 186  |        WORD wMsgCommand;
                             1969 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             1970 ; 188  |};
                             1971 ; 189  |
                             1972 ; 190  |union EventTypes {
                             1973 ; 191  |        struct CMessage msg;
                             1974 ; 192  |        struct Button Button ;
                             1975 ; 193  |        struct Message Message;
                             1976 ; 194  |};
                             1977 ; 195  |
                             1978 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             1979 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             1980 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             1981 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             1982 ; 200  |
                             1983 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             1984 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  33

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1985 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             1986 ; 204  |
                             1987 ; 205  |#if DEBUG
                             1988 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             1989 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             1990 ; 208  |#else 
                             1991 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             1992 ; 210  |#define DebugBuildAssert(x)    
                             1993 ; 211  |#endif
                             1994 ; 212  |
                             1995 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             1996 ; 214  |//  #pragma asm
                             1997 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             1998 ; 216  |//  #pragma endasm
                             1999 ; 217  |
                             2000 ; 218  |
                             2001 ; 219  |#ifdef COLOR_262K
                             2002 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             2003 ; 221  |#elif defined(COLOR_65K)
                             2004 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             2005 ; 223  |#else
                             2006 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             2007 ; 225  |#endif
                             2008 ; 226  |    
                             2009 ; 227  |#endif // #ifndef _TYPES_H
                             2010 
                             2012 
                             2013 ; 17   |#include "regsclkctrl.h"
                             2014 
                             2016 
                             2017 ; 1    |#if !(defined(__REGS_CLK_CONTROL_INC))
                             2018 ; 2    |#define __REGS_CLK_CONTROL_INC 1
                             2019 ; 3    |
                             2020 ; 4    |
                             2021 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             2022 ; 6    |//  Clock Control Register (HW_CCR) Bit Positions
                             2023 ; 7    |#define HW_CCR_CKRST_BITPOS 0
                             2024 ; 8    |#define HW_CCR_LTC_BITPOS 1
                             2025 ; 9    |#define HW_CCR_PLLEN_BITPOS 2
                             2026 ; 10   |#define HW_CCR_XTLEN_BITPOS 3
                             2027 ; 11   |#define HW_CCR_PLL_SOURCE_SEL_BITPOS 4
                             2028 ; 12   |#define HW_CCR_ADIV_B0_BITPOS 5
                             2029 ; 13   |#define HW_CCR_ADIV_B1_BITPOS 6
                             2030 ; 14   |#define HW_CCR_ADIV_B2_BITPOS 7
                             2031 ; 15   |#define HW_CCR_CKSRC_BITPOS 8
                             2032 ; 16   |#define HW_CCR_DDIV_BITPOS 9
                             2033 ; 17   |#define HW_CCR_DDIV_B0_BITPOS 9
                             2034 ; 18   |#define HW_CCR_DDIV_B1_BITPOS 10
                             2035 ; 19   |#define HW_CCR_DDIV_B2_BITPOS 11
                             2036 ; 20   |#define HW_CCR_PDIV_BITPOS 12
                             2037 ; 21   |#define HW_CCR_PDIV_B0_BITPOS 12
                             2038 ; 22   |#define HW_CCR_PDIV_B1_BITPOS 13
                             2039 ; 23   |#define HW_CCR_PDIV_B2_BITPOS 14
                             2040 ; 24   |#define HW_CCR_PDIV_B3_BITPOS 15
                             2041 ; 25   |#define HW_CCR_PDIV_B4_BITPOS 16
                             2042 ; 26   |#define HW_CCR_PWDN_BITPOS 17
                             2043 ; 27   |#define HW_CCR_ACKEN_BITPOS 18
                             2044 ; 28   |#define HW_CCR_LOCK_BITPOS 19
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  34

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2045 ; 29   |#define HW_CCR_DACDIV_BITPOS 20
                             2046 ; 30   |#define HW_CCR_ADIV1_B0_BITPOS 20
                             2047 ; 31   |#define HW_CCR_ADIV1_B1_BITPOS 21
                             2048 ; 32   |#define HW_CCR_ADIV1_B2_BITPOS 22
                             2049 ; 33   |#define HW_CCR_DDIV_MSB_BITPOS 23
                             2050 ; 34   |
                             2051 ; 35   |#define HW_CCR_CKRST_SETMASK 1<<HW_CCR_CKRST_BITPOS
                             2052 ; 36   |#define HW_CCR_LTC_SETMASK 1<<HW_CCR_LTC_BITPOS
                             2053 ; 37   |#define HW_CCR_PLLEN_SETMASK 1<<HW_CCR_PLLEN_BITPOS
                             2054 ; 38   |#define HW_CCR_XTLEN_SETMASK 1<<HW_CCR_XTLEN_BITPOS
                             2055 ; 39   |#define HW_CCR_ADCDIV_SETMASK 0x7<<HW_CCR_ADIV_B0_BITPOS
                             2056 ; 40   |#define HW_CCR_CKSRC_SETMASK 1<<HW_CCR_CKSRC_BITPOS
                             2057 ; 41   |#define HW_CCR_DDIV_SETMASK 0x7<<HW_CCR_DDIV_BITPOS
                             2058 ; 42   |#define HW_CCR_PDIV_SETMASK 0x1F<<HW_CCR_PDIV_BITPOS
                             2059 ; 43   |#define HW_CCR_PWDN_SETMASK 1<<HW_CCR_PWDN_BITPOS
                             2060 ; 44   |#define HW_CCR_ACKEN_SETMASK 1<<HW_CCR_ACKEN_BITPOS
                             2061 ; 45   |#define HW_CCR_LOCK_SETMASK 1<<HW_CCR_LOCK_BITPOS
                             2062 ; 46   |#define HW_CCR_DACDIV_SETMASK 0x7<<HW_CCR_DACDIV_BITPOS
                             2063 ; 47   |
                             2064 ; 48   |#define HW_CCR_CKRST_CLRMASK ~(WORD)HW_CCR_CKRST_SETMASK
                             2065 ; 49   |#define HW_CCR_LTC_CLRMASK ~(WORD)HW_CCR_LTC_SETMASK
                             2066 ; 50   |#define HW_CCR_PLLEN_CLRMASK ~(WORD)HW_CCR_PLLEN_SETMASK
                             2067 ; 51   |#define HW_CCR_XTLEN_CLRMASK ~(WORD)HW_CCR_XTLEN_SETMASK
                             2068 ; 52   |#define HW_CCR_ADCDIV_CLRMASK ~(WORD)HW_CCR_ADCDIV_SETMASK
                             2069 ; 53   |#define HW_CCR_CKSRC_CLRMASK ~(WORD)HW_CCR_CKSRC_SETMASK
                             2070 ; 54   |#define HW_CCR_DDIV_CLRMASK ~(WORD)HW_CCR_DDIV_SETMASK
                             2071 ; 55   |#define HW_CCR_PDIV_CLRMASK ~(WORD)HW_CCR_PDIV_SETMASK
                             2072 ; 56   |#define HW_CCR_PWDN_CLRMASK ~(WORD)HW_CCR_PWDN_SETMASK
                             2073 ; 57   |#define HW_CCR_ACKEN_CLRMASK ~(WORD)HW_CCR_ACKEN_SETMASK
                             2074 ; 58   |#define HW_CCR_LOCK_CLRMASK ~(WORD)HW_CCR_LOCK_SETMASK
                             2075 ; 59   |#define HW_CCR_DACDIV_CLRMASK ~(WORD)HW_CCR_DACDIV_SETMASK
                             2076 ; 60   |
                             2077 ; 61   |typedef union               
                             2078 ; 62   |{
                             2079 ; 63   |    struct
                             2080 ; 64   |    {
                             2081 ; 65   |        int CKRST       :1; // Clock Reset
                             2082 ; 66   |        int LTC         :1;
                             2083 ; 67   |        int PLLEN       :1;
                             2084 ; 68   |        int XTLEN       :1;
                             2085 ; 69   |        int FLB         :1;
                             2086 ; 70   |        unsigned ADIV   :3;
                             2087 ; 71   |        int CKSRC       :1;
                             2088 ; 72   |        unsigned DDIV   :3;
                             2089 ; 73   |        unsigned PDIV   :5;
                             2090 ; 74   |        int PWDN        :1;
                             2091 ; 75   |        int ACKEN       :1;
                             2092 ; 76   |        int LOCK        :1;
                             2093 ; 77   |        unsigned ADIV1  :3;
                             2094 ; 78   |        unsigned DDIV_MSB:1;
                             2095 ; 79   |    } B;
                             2096 ; 80   |
                             2097 ; 81   |    int I;
                             2098 ; 82   |    unsigned int U;
                             2099 ; 83   |
                             2100 ; 84   |} ccr_type;
                             2101 ; 85   |#define HW_CCR     (*(volatile ccr_type _X*) (0xFA00))
                             2102 ; 86   |
                             2103 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                             2104 ; 88   |//  Reset Control Register (HW_RCR) Bit Positions
                             2105 ; 89   |#define HW_RCR_STKLVL_BITPOS 0
                             2106 ; 90   |#define HW_RCR_SRST_BITPOS 4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  35

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2107 ; 91   |#define HW_RCR_IRQA_BITPOS 8
                             2108 ; 92   |#define HW_RCR_IRQB_BITPOS 9
                             2109 ; 93   |#define HW_RCR_NMI_BITPOS 10
                             2110 ; 94   |#define HW_RCR_SUNFLLVL_BITPOS 11
                             2111 ; 95   |#define HW_RCR_SUNFLEN_BITPOS 15
                             2112 ; 96   |#define HW_RCR_SOVFLLVL_BITPOS 16
                             2113 ; 97   |#define HW_RCR_SOVFLEN_BITPOS 20
                             2114 ; 98   |#define HW_RCR_IRQB2NMI_BITPOS 21
                             2115 ; 99   |#define HW_RCR_SUNFL_BITPOS 22
                             2116 ; 100  |#define HW_RCR_SOVFL_BITPOS 23
                             2117 ; 101  |
                             2118 ; 102  |#define HW_RCR_STKLVL_WIDTH (4)
                             2119 ; 103  |#define HW_RCR_SRST_WIDTH (4)
                             2120 ; 104  |#define HW_RCR_IRQA_WIDTH (1)
                             2121 ; 105  |#define HW_RCR_IRQB_WIDTH (1)
                             2122 ; 106  |#define HW_RCR_NMI_WIDTH (1)
                             2123 ; 107  |#define HW_RCR_SUNFLLVL_WIDTH (4)
                             2124 ; 108  |#define HW_RCR_SUNFLEN_WIDTH (1)
                             2125 ; 109  |#define HW_RCR_SOVFLLVL_WIDTH (4)
                             2126 ; 110  |#define HW_RCR_SOVFLEN_WIDTH (1)
                             2127 ; 111  |#define HW_RCR_IRQB2NMI_WIDTH (1)
                             2128 ; 112  |#define HW_RCR_SUNFL_WIDTH (1)
                             2129 ; 113  |#define HW_RCR_SOVFL_WIDTH (1)
                             2130 ; 114  |
                             2131 ; 115  |#define HW_RCR_STKLVL_SETMASK (((1<<HW_RCR_STKLVL_WIDTH)-1)<<HW_RCR_STKLVL_BITPOS)
                             2132 ; 116  |#define HW_RCR_SRST_SETMASK (((1<<HW_RCR_SRST_WIDTH)-1)<<HW_RCR_SRST_BITPOS)
                             2133 ; 117  |#define HW_RCR_IRQA_SETMASK (((1<<HW_RCR_IRQA_WIDTH)-1)<<HW_RCR_IRQA_BITPOS)
                             2134 ; 118  |#define HW_RCR_IRQB_SETMASK (((1<<HW_RCR_IRQB_WIDTH)-1)<<HW_RCR_IRQB_BITPOS)
                             2135 ; 119  |#define HW_RCR_NMI_SETMASK (((1<<HW_RCR_NMI_WIDTH)-1)<<HW_RCR_NMI_BITPOS)
                             2136 ; 120  |#define HW_RCR_SUNFLLVL_SETMASK (((1<<HW_RCR_SUNFLLVL_WIDTH)-1)<<HW_RCR_SUNFLLVL_BITPOS)
                             2137 ; 121  |#define HW_RCR_SUNFLEN_SETMASK (((1<<HW_RCR_SUNFLEN_WIDTH)-1)<<HW_RCR_SUNFLEN_BITPOS)
                             2138 ; 122  |#define HW_RCR_SOVFLLVL_SETMASK (((1<<HW_RCR_SOVFLLVL_WIDTH)-1)<<HW_RCR_SOVFLLVL_BITPOS)
                             2139 ; 123  |#define HW_RCR_SOVFLEN_SETMASK (((1<<HW_RCR_SOVFLEN_WIDTH)-1)<<HW_RCR_SOVFLEN_BITPOS)
                             2140 ; 124  |#define HW_RCR_IRQB2NMI_SETMASK (((1<<HW_RCR_IRQB2NMI_WIDTH)-1)<<HW_RCR_IRQB2NMI_BITPOS)
                             2141 ; 125  |#define HW_RCR_SUNFL_SETMASK (((1<<HW_RCR_SUNFL_WIDTH)-1)<<HW_RCR_SUNFL_BITPOS)
                             2142 ; 126  |#define HW_RCR_SOVFL_SETMASK (((1<<HW_RCR_SOVFL_WIDTH)-1)<<HW_RCR_SOVFL_BITPOS)
                             2143 ; 127  |
                             2144 ; 128  |#define HW_RCR_STKLVL_CLRMASK ~(WORD)HW_RCR_STKLVL_SETMASK
                             2145 ; 129  |#define HW_RCR_SRST_CLRMASK ~(WORD)HW_RCR_SRST_SETMASK
                             2146 ; 130  |#define HW_RCR_IRQA_CLRMASK ~(WORD)HW_RCR_IRQA_SETMASK
                             2147 ; 131  |#define HW_RCR_IRQB_CLRMASK ~(WORD)HW_RCR_IRQB_SETMASK
                             2148 ; 132  |#define HW_RCR_NMI_CLRMASK ~(WORD)HW_RCR_NMI_SETMASK
                             2149 ; 133  |#define HW_RCR_SUNFLLVL_CLRMASK ~(WORD)HW_RCR_SUNFLLVL_SETMASK
                             2150 ; 134  |#define HW_RCR_SUNFLEN_CLRMASK ~(WORD)HW_RCR_SUNFLEN_SETMASK
                             2151 ; 135  |#define HW_RCR_SOVFLLVL_CLRMASK ~(WORD)HW_RCR_SOVFLLVL_SETMASK
                             2152 ; 136  |#define HW_RCR_SOVFLEN_CLRMASK ~(WORD)HW_RCR_SOVFLEN_SETMASK
                             2153 ; 137  |#define HW_RCR_IRQB2NMI_CLRMASK ~(WORD)HW_RCR_IRQB2NMI_SETMASK
                             2154 ; 138  |#define HW_RCR_SUNFL_CLRMASK ~(WORD)HW_RCR_SUNFL_SETMASK
                             2155 ; 139  |#define HW_RCR_SOVFL_CLRMASK ~(WORD)HW_RCR_SOVFL_SETMASK
                             2156 ; 140  |
                             2157 ; 141  |typedef union               
                             2158 ; 142  |{
                             2159 ; 143  |    struct
                             2160 ; 144  |   {
                             2161 ; 145  |        int STKLVL   : HW_RCR_STKLVL_WIDTH;
                             2162 ; 146  |        int SRST     : HW_RCR_SRST_WIDTH;
                             2163 ; 147  |        int IRQA     : HW_RCR_IRQA_WIDTH;
                             2164 ; 148  |        int IRQB     : HW_RCR_IRQB_WIDTH;
                             2165 ; 149  |        int NMI      : HW_RCR_NMI_WIDTH;
                             2166 ; 150  |        int SUNFLLVL : HW_RCR_SUNFLLVL_WIDTH;
                             2167 ; 151  |        int SUNFLEN  : HW_RCR_SUNFLEN_WIDTH;
                             2168 ; 152  |        int SOVFLLVL : HW_RCR_SOVFLLVL_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  36

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2169 ; 153  |        int SOVFLEN  : HW_RCR_SOVFLEN_WIDTH;
                             2170 ; 154  |        int IRQB2NMI : HW_RCR_IRQB2NMI_WIDTH;
                             2171 ; 155  |        int SUNFL    : HW_RCR_SUNFL_WIDTH;
                             2172 ; 156  |        int SOVFL    : HW_RCR_SOVFL_WIDTH;
                             2173 ; 157  |    } B;
                             2174 ; 158  |
                             2175 ; 159  |    int I;
                             2176 ; 160  |    unsigned int U;
                             2177 ; 161  |
                             2178 ; 162  |} rcr_type;
                             2179 ; 163  |#define HW_RCR     (*(volatile rcr_type _X*) (0xFA01))
                             2180 ; 164  |
                             2181 ; 165  |
                             2182 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                             2183 ; 167  |//  DCLK Count Lower register (HW_DCLKCNTL) Bit Positions
                             2184 ; 168  |#define HW_DCLKCNTL_LOW_BITPOS 0
                             2185 ; 169  |
                             2186 ; 170  |#define HW_DCLKCNTL_LOW_WIDTH (24)        
                             2187 ; 171  |
                             2188 ; 172  |#define HW_DCLKCNTL_LOW_SETMASK (((1<<HW_DCLKCNTL_LOW_WIDTH)-1)<<HW_DCLKCNTL_LOW_BITPOS) 
                             2189 ; 173  |#define HW_DCLKCNTL_LOW_CLRMASK ~(WORD)HW_DCLKCNTL_LOW_SETMASK
                             2190 ; 174  |typedef union               
                             2191 ; 175  |{
                             2192 ; 176  |    struct
                             2193 ; 177  |   {
                             2194 ; 178  |        int LOW;
                             2195 ; 179  |    } B;
                             2196 ; 180  |
                             2197 ; 181  |    int I;
                             2198 ; 182  |    unsigned int U;
                             2199 ; 183  |
                             2200 ; 184  |} dclkcntl_type;
                             2201 ; 185  |#define HW_DCLKCNTL (*(volatile dclkcntl_type _X*) (0xFFEA))
                             2202 ; 186  |
                             2203 ; 187  |/////////////////////////////////////////////////////////////////////////////////
                             2204 ; 188  |//  DCLK Count UPPER register (HW_DCLKCNTU) Bit Positions
                             2205 ; 189  |#define HW_DCLKCNTU_HIGH_BITPOS 0
                             2206 ; 190  |
                             2207 ; 191  |#define HW_DCLKCNTU_HIGH_WIDTH (24)        
                             2208 ; 192  |
                             2209 ; 193  |#define HW_DCLKCNTU_HIGH_SETMASK (((1<<HW_DCLKCNTU_HIGH_WIDTH)-1)<<HW_DCLKCNTU_HIGH_BITPOS
                                  ) 
                             2210 ; 194  |#define HW_DCLKCNTU_HIGH_CLRMASK ~(WORD)HW_DCLKCNTU_HIGH_SETMASK
                             2211 ; 195  |typedef union               
                             2212 ; 196  |{
                             2213 ; 197  |    struct
                             2214 ; 198  |   {
                             2215 ; 199  |        int HIGH;
                             2216 ; 200  |    } B;
                             2217 ; 201  |
                             2218 ; 202  |    int I;
                             2219 ; 203  |    unsigned int U;
                             2220 ; 204  |
                             2221 ; 205  |} dclkcntu_type;
                             2222 ; 206  |#define HW_DCLKCNTU (*(volatile dclkcntu_type _X*) (0xFFEB))
                             2223 ; 207  |
                             2224 ; 208  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             2225 ; 209  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             2226 ; 210  |// to update the actual files. Only the defines needed to build SDK2.400 were added. 
                             2227 ; 211  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  37

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2228 ; 212  |// Clock count register (lower)
                             2229 ; 213  |#define HW_CLK_CNT_L 0x00FFEA         
                             2230 ; 214  |// Clock count register (upper)
                             2231 ; 215  |#define HW_CLK_CNT_U 0x00FFEB         
                             2232 ; 216  |// Cycle steal count register
                             2233 ; 217  |#define HW_CYC_STEAL 0x00FFEC         
                             2234 ; 218  |
                             2235 ; 219  |#endif
                             2236 ; 220  |
                             2237 ; 221  |
                             2238 
                             2240 
                             2241 ; 18   |#include "regscore.h"
                             2242 
                             2244 
                             2245 ; 1    |#if !(defined(__REGS_STATUS_INC))
                             2246 ; 2    |#define __REGS_STATUS_INC 1
                             2247 ; 3    |
                             2248 ; 4    |
                             2249 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             2250 ; 6    |//  OMR Register (HW_OMR) Bit Positions
                             2251 ; 7    |#define HW_OMR_MA_BITPOS 0
                             2252 ; 8    |#define HW_OMR_MB_BITPOS 1
                             2253 ; 9    |#define HW_OMR_DE_BITPOS 2
                             2254 ; 10   |#define HW_OMR_YE_BITPOS 3
                             2255 ; 11   |#define HW_OMR_MC_BITPOS 4
                             2256 ; 12   |#define HW_OMR_SD_BITPOS 6
                             2257 ; 13   |
                             2258 ; 14   |#define HW_OMR_MA_SETMASK 1<<HW_OMR_MA_BITPOS
                             2259 ; 15   |#define HW_OMR_MB_SETMASK 1<<HW_OMR_MB_BITPOS
                             2260 ; 16   |#define HW_OMR_DE_SETMASK 1<<HW_OMR_DE_BITPOS
                             2261 ; 17   |#define HW_OMR_YE_SETMASK 1<<HW_OMR_YE_BITPOS
                             2262 ; 18   |#define HW_OMR_MC_SETMASK 1<<HW_OMR_MC_BITPOS
                             2263 ; 19   |#define HW_OMR_SD_SETMASK 1<<HW_OMR_SD_BITPOS
                             2264 ; 20   |
                             2265 ; 21   |#define HW_OMR_MA_CLRMASK ~(WORD)HW_OMR_MA_SETMASK
                             2266 ; 22   |#define HW_OMR_MB_CLRMASK ~(WORD)HW_OMR_MB_SETMASK
                             2267 ; 23   |#define HW_OMR_DE_CLRMASK ~(WORD)HW_OMR_DE_SETMASK
                             2268 ; 24   |#define HW_OMR_YE_CLRMASK ~(WORD)HW_OMR_YE_SETMASK
                             2269 ; 25   |#define HW_OMR_MC_CLRMASK ~(WORD)HW_OMR_MC_SETMASK
                             2270 ; 26   |#define HW_OMR_SD_CLRMASK ~(WORD)HW_OMR_SD_SETMASK
                             2271 ; 27   |
                             2272 ; 28   |
                             2273 ; 29   |/////////////////////////////////////////////////////////////////////////////////
                             2274 ; 30   |//  Status Register (HW_SR) Bit Positions
                             2275 ; 31   |#define HW_SR_C_BITPOS 0
                             2276 ; 32   |#define HW_SR_O_BITPOS 1
                             2277 ; 33   |#define HW_SR_Z_BITPOS 2
                             2278 ; 34   |#define HW_SR_N_BITPOS 3
                             2279 ; 35   |#define HW_SR_U_BITPOS 4
                             2280 ; 36   |#define HW_SR_E_BITPOS 5
                             2281 ; 37   |#define HW_SR_L_BITPOS 6
                             2282 ; 38   |#define HW_SR_IM_BITPOS 8
                             2283 ; 39   |#define HW_SR_IM0_BITPOS 8
                             2284 ; 40   |#define HW_SR_IM1_BITPOS 9
                             2285 ; 41   |#define HW_SR_SM_BITPOS 10
                             2286 ; 42   |#define HW_SR_SM0_BITPOS 10
                             2287 ; 43   |#define HW_SR_SM1_BITPOS 11
                             2288 ; 44   |#define HW_SR_TM_BITPOS 13
                             2289 ; 45   |#define HW_SR_DP_BITPOS 14
                             2290 ; 46   |#define HW_SR_LOOP_BITPOS 15
                             2291 ; 47   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  38

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2292 ; 48   |#define HW_SR_C_SETMASK 1<<HW_SR_C_BITPOS
                             2293 ; 49   |#define HW_SR_O_SETMASK 1<<HW_SR_O_BITPOS
                             2294 ; 50   |#define HW_SR_Z_SETMASK 1<<HW_SR_Z_BITPOS
                             2295 ; 51   |#define HW_SR_N_SETMASK 1<<HW_SR_N_BITPOS
                             2296 ; 52   |#define HW_SR_U_SETMASK 1<<HW_SR_U_BITPOS
                             2297 ; 53   |#define HW_SR_E_SETMASK 1<<HW_SR_E_BITPOS
                             2298 ; 54   |#define HW_SR_L_SETMASK 1<<HW_SR_L_BITPOS
                             2299 ; 55   |#define HW_SR_IM_SETMASK 3<<HW_SR_IM_BITPOS
                             2300 ; 56   |#define HW_SR_IM0_SETMASK 1<<HW_SR_IM0_BITPOS
                             2301 ; 57   |#define HW_SR_IM1_SETMASK 1<<HW_SR_IM1_BITPOS
                             2302 ; 58   |#define HW_SR_IM_L0_SETMASK 0<<HW_SR_IM_BITPOS
                             2303 ; 59   |#define HW_SR_IM_L1_SETMASK 1<<HW_SR_IM_BITPOS
                             2304 ; 60   |#define HW_SR_IM_L2_SETMASK 2<<HW_SR_IM_BITPOS
                             2305 ; 61   |#define HW_SR_IM_L3_SETMASK 3<<HW_SR_IM_BITPOS
                             2306 ; 62   |#define HW_SR_SM_SETMASK 3<<HW_SR_SM_BITPOS
                             2307 ; 63   |#define HW_SR_SM0_SETMASK 1<<HW_SR_SM0_BITPOS
                             2308 ; 64   |#define HW_SR_SM1_SETMASK 1<<HW_SR_SM1_BITPOS
                             2309 ; 65   |#define HW_SR_TM_SETMASK 1<<HW_SR_TM_BITPOS
                             2310 ; 66   |#define HW_SR_DP_SETMASK 1<<HW_SR_DP_BITPOS
                             2311 ; 67   |#define HW_SR_LOOP_SETMASK 1<<HW_SR_LOOP_BITPOS
                             2312 ; 68   |
                             2313 ; 69   |#define HW_SR_C_CLRMASK ~(WORD)HW_SR_C_SETMASK
                             2314 ; 70   |#define HW_SR_O_CLRMASK ~(WORD)HW_SR_O_SETMASK
                             2315 ; 71   |#define HW_SR_Z_CLRMASK ~(WORD)HW_SR_Z_SETMASK
                             2316 ; 72   |#define HW_SR_N_CLRMASK ~(WORD)HW_SR_N_SETMASK
                             2317 ; 73   |#define HW_SR_U_CLRMASK ~(WORD)HW_SR_U_SETMASK
                             2318 ; 74   |#define HW_SR_E_CLRMASK ~(WORD)HW_SR_E_SETMASK
                             2319 ; 75   |#define HW_SR_L_CLRMASK ~(WORD)HW_SR_L_SETMASK
                             2320 ; 76   |#define HW_SR_IM_CLRMASK (0x00FFFF)&(~(WORD)HW_SR_IM_SETMASK)
                             2321 ; 77   |#define HW_SR_IM0_CLRMASK ~(WORD)HW_SR_IM0_SETMASK
                             2322 ; 78   |#define HW_SR_IM1_CLRMASK ~(WORD)HW_SR_IM1_SETMASK
                             2323 ; 79   |#define HW_SR_SM_CLRMASK ~(WORD)HW_SR_SM_SETMASK
                             2324 ; 80   |#define HW_SR_SM0_CLRMASK ~(WORD)HW_SR_SM0_SETMASK
                             2325 ; 81   |#define HW_SR_SM1_CLRMASK ~(WORD)HW_SR_SM1_SETMASK
                             2326 ; 82   |#define HW_SR_TM_CLRMASK ~(WORD)HW_SR_TM_SETMASK
                             2327 ; 83   |#define HW_SR_DP_CLRMASK ~(WORD)HW_SR_DP_SETMASK
                             2328 ; 84   |#define HW_SR_LOOP_CLRMASK ~(WORD)HW_SR_LOOP_SETMASK
                             2329 ; 85   |
                             2330 ; 86   |/////////////////////////////////////////////////////////////////////////////////
                             2331 ; 87   |//  RAM/ROM Config Register Bit Positions
                             2332 ; 88   |#define HW_RAM_ROM_CFG_ROM_IMAGE_EN_BITPOS 18
                             2333 ; 89   |#define HW_RAM_ROM_CFG_ROM_CLK_EN_BITPOS 19
                             2334 ; 90   |#define HW_RAM_ROM_CFG_PXRAM_CLK_EN_BITPOS 20
                             2335 ; 91   |#define HW_RAM_ROM_CFG_PYRAM_CLK_EN_BITPOS 21
                             2336 ; 92   |#endif
                             2337 ; 93   |
                             2338 ; 94   |
                             2339 
                             2341 
                             2342 ; 19   |#include "regscodec.h"
                             2343 
                             2345 
                             2346 ; 1    |#if !(defined(regscodecinc))
                             2347 ; 2    |#define regscodecinc 1
                             2348 ; 3    |
                             2349 ; 4    |
                             2350 ; 5    |
                             2351 ; 6    |#include "types.h"
                             2352 
                             2354 
                             2355 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             2356 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  39

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2357 ; 3    |//
                             2358 ; 4    |// Filename: types.h
                             2359 ; 5    |// Description: Standard data types
                             2360 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             2361 ; 7    |
                             2362 ; 8    |#ifndef _TYPES_H
                             2363 ; 9    |#define _TYPES_H
                             2364 ; 10   |
                             2365 ; 11   |// TODO:  move this outta here!
                             2366 ; 12   |#if !defined(NOERROR)
                             2367 ; 13   |#define NOERROR 0
                             2368 ; 14   |#define SUCCESS 0
                             2369 ; 15   |#endif 
                             2370 ; 16   |#if !defined(SUCCESS)
                             2371 ; 17   |#define SUCCESS  0
                             2372 ; 18   |#endif
                             2373 ; 19   |#if !defined(ERROR)
                             2374 ; 20   |#define ERROR   -1
                             2375 ; 21   |#endif
                             2376 ; 22   |#if !defined(FALSE)
                             2377 ; 23   |#define FALSE 0
                             2378 ; 24   |#endif
                             2379 ; 25   |#if !defined(TRUE)
                             2380 ; 26   |#define TRUE  1
                             2381 ; 27   |#endif
                             2382 ; 28   |
                             2383 ; 29   |#if !defined(NULL)
                             2384 ; 30   |#define NULL 0
                             2385 ; 31   |#endif
                             2386 ; 32   |
                             2387 ; 33   |#define MAX_INT     0x7FFFFF
                             2388 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             2389 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             2390 ; 36   |#define MAX_ULONG   (-1) 
                             2391 ; 37   |
                             2392 ; 38   |#define WORD_SIZE   24              // word size in bits
                             2393 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             2394 ; 40   |
                             2395 ; 41   |
                             2396 ; 42   |#define BYTE    unsigned char       // btVarName
                             2397 ; 43   |#define CHAR    signed char         // cVarName
                             2398 ; 44   |#define USHORT  unsigned short      // usVarName
                             2399 ; 45   |#define SHORT   unsigned short      // sVarName
                             2400 ; 46   |#define WORD    unsigned int        // wVarName
                             2401 ; 47   |#define INT     signed int          // iVarName
                             2402 ; 48   |#define DWORD   unsigned long       // dwVarName
                             2403 ; 49   |#define LONG    signed long         // lVarName
                             2404 ; 50   |#define BOOL    unsigned int        // bVarName
                             2405 ; 51   |#define FRACT   _fract              // frVarName
                             2406 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             2407 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             2408 ; 54   |#define FLOAT   float               // fVarName
                             2409 ; 55   |#define DBL     double              // dVarName
                             2410 ; 56   |#define ENUM    enum                // eVarName
                             2411 ; 57   |#define CMX     _complex            // cmxVarName
                             2412 ; 58   |typedef WORD UCS3;                   // 
                             2413 ; 59   |
                             2414 ; 60   |#define UINT16  unsigned short
                             2415 ; 61   |#define UINT8   unsigned char   
                             2416 ; 62   |#define UINT32  unsigned long
                             2417 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  40

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2418 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             2419 ; 65   |#define WCHAR   UINT16
                             2420 ; 66   |
                             2421 ; 67   |//UINT128 is 16 bytes or 6 words
                             2422 ; 68   |typedef struct UINT128_3500 {   
                             2423 ; 69   |    int val[6];     
                             2424 ; 70   |} UINT128_3500;
                             2425 ; 71   |
                             2426 ; 72   |#define UINT128   UINT128_3500
                             2427 ; 73   |
                             2428 ; 74   |// Little endian word packed byte strings:   
                             2429 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             2430 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             2431 ; 77   |// Little endian word packed byte strings:   
                             2432 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             2433 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             2434 ; 80   |
                             2435 ; 81   |// Declare Memory Spaces To Use When Coding
                             2436 ; 82   |// A. Sector Buffers
                             2437 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             2438 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             2439 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             2440 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             2441 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             2442 ; 88   |// B. Media DDI Memory
                             2443 ; 89   |#define MEDIA_DDI_MEM _Y
                             2444 ; 90   |
                             2445 ; 91   |
                             2446 ; 92   |
                             2447 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             2448 ; 94   |// Examples of circular pointers:
                             2449 ; 95   |//    INT CIRC cpiVarName
                             2450 ; 96   |//    DWORD CIRC cpdwVarName
                             2451 ; 97   |
                             2452 ; 98   |#define RETCODE INT                 // rcVarName
                             2453 ; 99   |
                             2454 ; 100  |// generic bitfield structure
                             2455 ; 101  |struct Bitfield {
                             2456 ; 102  |    unsigned int B0  :1;
                             2457 ; 103  |    unsigned int B1  :1;
                             2458 ; 104  |    unsigned int B2  :1;
                             2459 ; 105  |    unsigned int B3  :1;
                             2460 ; 106  |    unsigned int B4  :1;
                             2461 ; 107  |    unsigned int B5  :1;
                             2462 ; 108  |    unsigned int B6  :1;
                             2463 ; 109  |    unsigned int B7  :1;
                             2464 ; 110  |    unsigned int B8  :1;
                             2465 ; 111  |    unsigned int B9  :1;
                             2466 ; 112  |    unsigned int B10 :1;
                             2467 ; 113  |    unsigned int B11 :1;
                             2468 ; 114  |    unsigned int B12 :1;
                             2469 ; 115  |    unsigned int B13 :1;
                             2470 ; 116  |    unsigned int B14 :1;
                             2471 ; 117  |    unsigned int B15 :1;
                             2472 ; 118  |    unsigned int B16 :1;
                             2473 ; 119  |    unsigned int B17 :1;
                             2474 ; 120  |    unsigned int B18 :1;
                             2475 ; 121  |    unsigned int B19 :1;
                             2476 ; 122  |    unsigned int B20 :1;
                             2477 ; 123  |    unsigned int B21 :1;
                             2478 ; 124  |    unsigned int B22 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  41

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2479 ; 125  |    unsigned int B23 :1;
                             2480 ; 126  |};
                             2481 ; 127  |
                             2482 ; 128  |union BitInt {
                             2483 ; 129  |        struct Bitfield B;
                             2484 ; 130  |        int        I;
                             2485 ; 131  |};
                             2486 ; 132  |
                             2487 ; 133  |#define MAX_MSG_LENGTH 10
                             2488 ; 134  |struct CMessage
                             2489 ; 135  |{
                             2490 ; 136  |        unsigned int m_uLength;
                             2491 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             2492 ; 138  |};
                             2493 ; 139  |
                             2494 ; 140  |typedef struct {
                             2495 ; 141  |    WORD m_wLength;
                             2496 ; 142  |    WORD m_wMessage;
                             2497 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             2498 ; 144  |} Message;
                             2499 ; 145  |
                             2500 ; 146  |struct MessageQueueDescriptor
                             2501 ; 147  |{
                             2502 ; 148  |        int *m_pBase;
                             2503 ; 149  |        int m_iModulo;
                             2504 ; 150  |        int m_iSize;
                             2505 ; 151  |        int *m_pHead;
                             2506 ; 152  |        int *m_pTail;
                             2507 ; 153  |};
                             2508 ; 154  |
                             2509 ; 155  |struct ModuleEntry
                             2510 ; 156  |{
                             2511 ; 157  |    int m_iSignaledEventMask;
                             2512 ; 158  |    int m_iWaitEventMask;
                             2513 ; 159  |    int m_iResourceOfCode;
                             2514 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             2515 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             2516 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             2517 ; 163  |    int m_uTimeOutHigh;
                             2518 ; 164  |    int m_uTimeOutLow;
                             2519 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             2520 ; 166  |};
                             2521 ; 167  |
                             2522 ; 168  |union WaitMask{
                             2523 ; 169  |    struct B{
                             2524 ; 170  |        unsigned int m_bNone     :1;
                             2525 ; 171  |        unsigned int m_bMessage  :1;
                             2526 ; 172  |        unsigned int m_bTimer    :1;
                             2527 ; 173  |        unsigned int m_bButton   :1;
                             2528 ; 174  |    } B;
                             2529 ; 175  |    int I;
                             2530 ; 176  |} ;
                             2531 ; 177  |
                             2532 ; 178  |
                             2533 ; 179  |struct Button {
                             2534 ; 180  |        WORD wButtonEvent;
                             2535 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             2536 ; 182  |};
                             2537 ; 183  |
                             2538 ; 184  |struct Message {
                             2539 ; 185  |        WORD wMsgLength;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  42

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2540 ; 186  |        WORD wMsgCommand;
                             2541 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             2542 ; 188  |};
                             2543 ; 189  |
                             2544 ; 190  |union EventTypes {
                             2545 ; 191  |        struct CMessage msg;
                             2546 ; 192  |        struct Button Button ;
                             2547 ; 193  |        struct Message Message;
                             2548 ; 194  |};
                             2549 ; 195  |
                             2550 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             2551 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             2552 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             2553 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             2554 ; 200  |
                             2555 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             2556 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             2557 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             2558 ; 204  |
                             2559 ; 205  |#if DEBUG
                             2560 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             2561 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             2562 ; 208  |#else 
                             2563 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             2564 ; 210  |#define DebugBuildAssert(x)    
                             2565 ; 211  |#endif
                             2566 ; 212  |
                             2567 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             2568 ; 214  |//  #pragma asm
                             2569 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             2570 ; 216  |//  #pragma endasm
                             2571 ; 217  |
                             2572 ; 218  |
                             2573 ; 219  |#ifdef COLOR_262K
                             2574 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             2575 ; 221  |#elif defined(COLOR_65K)
                             2576 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             2577 ; 223  |#else
                             2578 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             2579 ; 225  |#endif
                             2580 ; 226  |    
                             2581 ; 227  |#endif // #ifndef _TYPES_H
                             2582 
                             2584 
                             2585 ; 7    |
                             2586 ; 8    |
                             2587 ; 9    |
                             2588 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             2589 ; 11   |
                             2590 ; 12   |//   SYSTEM STMP Registers 
                             2591 ; 13   |//      Last Edited 7.17.2003 M. Henson
                             2592 ; 14   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             2593 ; 15   |
                             2594 ; 16   |#define HW_CODEC_BASEADDR (0xFA00)
                             2595 ; 17   |
                             2596 ; 18   |
                             2597 ; 19   |
                             2598 ; 20   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  43

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2599 ; 21   |
                             2600 ; 22   |
                             2601 ; 23   |/////////////////////////////////////////////////////////////////////////////////
                             2602 ; 24   |//   Headphone Control Register (HW_HPCTRL) Bit Definitions
                             2603 ; 25   |#define HW_HPCTRL_TESTIALL_BITPOS 0
                             2604 ; 26   |#define HW_HPCTRL_TESTI1_BITPOS 2
                             2605 ; 27   |#define HW_HPCTRL_POP0_BITPOS 4
                             2606 ; 28   |#define HW_HPCTRL_POP1_BITPOS 5
                             2607 ; 29   |#define HW_HPCTRL_POP2_BITPOS 6
                             2608 ; 30   |#define HW_HPCTRL_RSVD0_BITPOS 7
                             2609 ; 31   |#define HW_HPCTRL_HPPWD_BITPOS 8
                             2610 ; 32   |#define HW_HPCTRL_HPCLASSAB_BITPOS 9
                             2611 ; 33   |#define HW_HPCTRL_CAPLESS_BITPOS 10
                             2612 ; 34   |#define HW_HPCTRL_RSRVD1_BITPOS 11
                             2613 ; 35   |#define HW_HPCTRL_SHORTMODE_LR_BITPOS 12
                             2614 ; 36   |#define HW_HPCTRL_SHORTMODE_CM_BITPOS 14
                             2615 ; 37   |#define HW_HPCTRL_SHORT_LVLADJ_BITPOS 16
                             2616 ; 38   |#define HW_HPCTRL_RSRVD2_BITPOS 19
                             2617 ; 39   |#define HW_HPCTRL_CHOP_CLK_BITPOS 20
                             2618 ; 40   |#define HW_HPCTRL_SHORT_LR_BITPOS 22
                             2619 ; 41   |#define HW_HPCTRL_SHORT_CM_BITPOS 23
                             2620 ; 42   |
                             2621 ; 43   |#define HW_HPCTRL_TESTIALL_WIDTH 2
                             2622 ; 44   |#define HW_HPCTRL_TESTI1_WIDTH 2
                             2623 ; 45   |#define HW_HPCTRL_POP0_WIDTH 1
                             2624 ; 46   |#define HW_HPCTRL_POP1_WIDTH 1
                             2625 ; 47   |#define HW_HPCTRL_POP2_WIDTH 1
                             2626 ; 48   |#define HW_HPCTRL_RSVD0_WIDTH 1
                             2627 ; 49   |#define HW_HPCTRL_HPPWD_WIDTH 1
                             2628 ; 50   |#define HW_HPCTRL_HPCLASSAB_WIDTH 1
                             2629 ; 51   |#define HW_HPCTRL_CAPLESS_WIDTH 1
                             2630 ; 52   |#define HW_HPCTRL_RSRVD1_WIDTH 1
                             2631 ; 53   |#define HW_HPCTRL_SHORTMODE_LR_WIDTH 2
                             2632 ; 54   |#define HW_HPCTRL_SHORTMODE_CM_WIDTH 2
                             2633 ; 55   |#define HW_HPCTRL_SHORT_LVLADJ_WIDTH 3
                             2634 ; 56   |#define HW_HPCTRL_RSRVD2_WIDTH 1
                             2635 ; 57   |#define HW_HPCTRL_CHOP_CLK_WIDTH 2
                             2636 ; 58   |#define HW_HPCTRL_SHORT_LR_WIDTH 1
                             2637 ; 59   |#define HW_HPCTRL_SHORT_CM_WIDTH 1
                             2638 ; 60   |
                             2639 ; 61   |#define HW_HPCTRL_POP_SETMASK 0x7<<HW_HPCTRL_POP0_BITPOS
                             2640 ; 62   |#define HW_HPCTRL_POP_CLRMASK ~(WORD)HW_HPCTRL_POP_SETMASK
                             2641 ; 63   |
                             2642 ; 64   |#define HW_HPCTRL_SHORT_LVLADJ_0_25X_SETMASK 0x3<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             2643 ; 65   |#define HW_HPCTRL_SHORT_LVLADJ_0_50X_SETMASK 0x2<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             2644 ; 66   |#define HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK 0x1<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             2645 ; 67   |#define HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK 0x0<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             2646 ; 68   |#define HW_HPCTRL_SHORT_LVLADJ_1_25X_SETMASK 0x4<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             2647 ; 69   |#define HW_HPCTRL_SHORT_LVLADJ_1_50X_SETMASK 0x5<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             2648 ; 70   |#define HW_HPCTRL_SHORT_LVLADJ_1_75X_SETMASK 0x6<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             2649 ; 71   |#define HW_HPCTRL_SHORT_LVLADJ_2_00X_SETMASK 0x7<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             2650 ; 72   |
                             2651 ; 73   |#if defined(CAPLESS_HP)
                             2652 ; 74   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK
                             2653 ; 75   |#else 
                             2654 ; 76   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK
                             2655 ; 77   |#endif
                             2656 ; 78   |
                             2657 ; 79   |// Headphone control register
                             2658 ; 80   |#define HW_HPCTRL (*(volatile hpctrl_type _X*)(HW_GLUE_BASEADDR+21))
                             2659 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                             2660 ; 82   |//   Headphone Conrol Volume Register (HW_HPCTRL) Bit Definitions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  44

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2661 ; 83   |typedef union               
                             2662 ; 84   |{
                             2663 ; 85   |    struct {
                             2664 ; 86   |        unsigned TESTIALL :HW_HPCTRL_TESTIALL_WIDTH;
                             2665 ; 87   |        unsigned TESTI1 :HW_HPCTRL_TESTI1_WIDTH;
                             2666 ; 88   |        unsigned POP0 :HW_HPCTRL_POP0_WIDTH; 
                             2667 ; 89   |        unsigned POP1 :HW_HPCTRL_POP1_WIDTH; 
                             2668 ; 90   |        unsigned POP2 :HW_HPCTRL_POP2_WIDTH; 
                             2669 ; 91   |        unsigned RSVD0 :HW_HPCTRL_RSVD0_WIDTH;
                             2670 ; 92   |        unsigned HPPWD :HW_HPCTRL_HPPWD_WIDTH;
                             2671 ; 93   |        unsigned HPCLASSAB :HW_HPCTRL_HPCLASSAB_WIDTH;
                             2672 ; 94   |        unsigned CAPLESS :HW_HPCTRL_CAPLESS_WIDTH; 
                             2673 ; 95   |        unsigned RSRVD1 :HW_HPCTRL_RSRVD1_WIDTH;
                             2674 ; 96   |        unsigned SHORTMODE_LR :HW_HPCTRL_SHORTMODE_LR_WIDTH; 
                             2675 ; 97   |        unsigned SHORTMODE_CM :HW_HPCTRL_SHORTMODE_CM_WIDTH;
                             2676 ; 98   |        unsigned SHORT_LVLADJ :HW_HPCTRL_SHORT_LVLADJ_WIDTH; 
                             2677 ; 99   |        unsigned RSRVD2 :HW_HPCTRL_RSRVD2_WIDTH;
                             2678 ; 100  |        unsigned CHOP_CLK :HW_HPCTRL_CHOP_CLK_WIDTH; 
                             2679 ; 101  |        unsigned SHORT_LR :HW_HPCTRL_SHORT_LR_WIDTH;
                             2680 ; 102  |        unsigned SHORT_CM :HW_HPCTRL_SHORT_CM_WIDTH;
                             2681 ; 103  |    } B;
                             2682 ; 104  |    int I;
                             2683 ; 105  |    unsigned int U;
                             2684 ; 106  |} hpctrl_type;
                             2685 ; 107  |// Headphone control short mode 2 bit values for above short bitfield.
                             2686 ; 108  |#define HW_AUTO_HEADAMP_SHUTDOWN_HOLD_RESET   0
                             2687 ; 109  |#define HW_AUTO_HEADAMP_SHUTDOWN_EN           1 
                             2688 ; 110  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIS          2
                             2689 ; 111  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIRECT       3
                             2690 ; 112  |
                             2691 ; 113  |
                             2692 ; 114  |/////////////////////////////////////////////////////////////////////////////////
                             2693 ; 115  |/////////////////////////////////////////////////////////////////////////////////
                             2694 ; 116  |/////////////////////////////////////////////////////////////////////////////////
                             2695 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                             2696 ; 118  |///////   MIXER REGISTERS ///////////////////////////////////////////////////////
                             2697 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                             2698 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                             2699 ; 121  |/////////////////////////////////////////////////////////////////////////////////
                             2700 ; 122  |
                             2701 ; 123  |
                             2702 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                             2703 ; 125  |//   Codec/Mixer Test Register (HW_MIXTBR) Bit Definitions 
                             2704 ; 126  |#define HW_MIXTBR_INV_USB_CLK_BITPOS 0
                             2705 ; 127  |#define HW_MIXTBR_USB_DFF_BYPASS_BITPOS 1
                             2706 ; 128  |#define HW_MIXTBR_HOLD_GND_BITPOS 2
                             2707 ; 129  |#define HW_MIXTBR_ACKI_BITPOS 3
                             2708 ; 130  |#define HW_MIXTBR_ASD2X_BITPOS 4
                             2709 ; 131  |#define HW_MIXTBR_PCPCU_BITPOS 5
                             2710 ; 132  |#define HW_MIXTBR_PCPCD_BITPOS 6
                             2711 ; 133  |#define HW_MIXTBR_DCKI_BITPOS 7
                             2712 ; 134  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS 8
                             2713 ; 135  |#define HW_MIXTBR_PSRN_BITPOS 9
                             2714 ; 136  |#define HW_MIXTBR_FX2_BITPOS 10
                             2715 ; 137  |#define HW_MIXTBR_VCOS_BITPOS 11
                             2716 ; 138  |#define HW_MIXTBR_XBCO_BITPOS 12
                             2717 ; 139  |#define HW_MIXTBR_XBGC_BITPOS 13
                             2718 ; 140  |#define HW_MIXTBR_ADTHD_BITPOS 14
                             2719 ; 141  |#define HW_MIXTBR_MICBIAS_LSBITPOS 15
                             2720 ; 142  |#define HW_MIXTBR_PWDADC_BITPOS 16
                             2721 ; 143  |#define HW_MIXTBR_MICBIAS1_BITPOS 17
                             2722 ; 144  |#define HW_MIXTBR_EZD_BITPOS 18
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  45

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2723 ; 145  |#define HW_MIXTBR_DZCDA_BITPOS 19
                             2724 ; 146  |#define HW_MIXTBR_DZCFM_BITPOS 20
                             2725 ; 147  |#define HW_MIXTBR_DZCLI_BITPOS 21
                             2726 ; 148  |#define HW_MIXTBR_DZCMI_BITPOS 22
                             2727 ; 149  |#define HW_MIXTBR_DZCMA_BITPOS 23
                             2728 ; 150  |
                             2729 ; 151  |#define HW_MIXTBR_INV_USB_CLK_WIDTH (1)
                             2730 ; 152  |#define HW_MIXTBR_USB_DFF_BYPASS_WIDTH (1)
                             2731 ; 153  |#define HW_MIXTBR_HOLD_GND_WIDTH (1)
                             2732 ; 154  |#define HW_MIXTBR_ACKI_WIDTH (1)
                             2733 ; 155  |#define HW_MIXTBR_ASD2X_WIDTH (1)
                             2734 ; 156  |#define HW_MIXTBR_PCPCU_WIDTH (1)
                             2735 ; 157  |#define HW_MIXTBR_PCPCD_WIDTH (1)
                             2736 ; 158  |#define HW_MIXTBR_DCKI_WIDTH (1)
                             2737 ; 159  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_WIDTH (1)
                             2738 ; 160  |#define HW_MIXTBR_PSRN_WIDTH (1)
                             2739 ; 161  |#define HW_MIXTBR_FX2_WIDTH (1)
                             2740 ; 162  |#define HW_MIXTBR_VCOS_WIDTH (1)
                             2741 ; 163  |#define HW_MIXTBR_XBCO_WIDTH (1)
                             2742 ; 164  |#define HW_MIXTBR_XBGC_WIDTH (1)
                             2743 ; 165  |#define HW_MIXTBR_ADTHD_WIDTH (1)
                             2744 ; 166  |#define HW_MIXTBR_MICBIAS_LSWIDTH (1)
                             2745 ; 167  |#define HW_MIXTBR_PWDADC_WIDTH (1)
                             2746 ; 168  |#define HW_MIXTBR_MICBIAS1_WIDTH (1)
                             2747 ; 169  |#define HW_MIXTBR_EZD_WIDTH (1)
                             2748 ; 170  |#define HW_MIXTBR_DZCDA_WIDTH (1)
                             2749 ; 171  |#define HW_MIXTBR_DZCFM_WIDTH (1)
                             2750 ; 172  |#define HW_MIXTBR_DZCLI_WIDTH (1)
                             2751 ; 173  |#define HW_MIXTBR_DZCMI_WIDTH (1)
                             2752 ; 174  |#define HW_MIXTBR_DZCMA_WIDTH (1)
                             2753 ; 175  |
                             2754 ; 176  |
                             2755 ; 177  |#define HW_MIXTBR_INV_USB_CLK_SETMASK 1<<HW_MIXTBR_INV_USB_CLK_BITPOS
                             2756 ; 178  |#define HW_MIXTBR_USB_DFF_BYPASS_SETMASK 1<<HW_MIXTBR_USB_DFF_BYPASS_BITPOS
                             2757 ; 179  |#define HW_MIXTBR_HOLD_GND_SETMASK 1<<HW_MIXTBR_HOLD_GND_BITPOS
                             2758 ; 180  |#define HW_MIXTBR_ACKI_SETMASK 1<<HW_MIXTBR_ACKI_BITPOS
                             2759 ; 181  |#define HW_MIXTBR_ASD2X_SETMASK 1<<HW_MIXTBR_ASD2X_BITPOS
                             2760 ; 182  |#define HW_MIXTBR_PCPCU_SETMASK 1<<HW_MIXTBR_PCPCU_BITPOS
                             2761 ; 183  |#define HW_MIXTBR_PCPCD_SETMASK 1<<HW_MIXTBR_PCPCD_BITPOS
                             2762 ; 184  |#define HW_MIXTBR_DCKI_SETMASK 1<<HW_MIXTBR_DCKI_BITPOS
                             2763 ; 185  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK 1<<HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS
                             2764 ; 186  |#define HW_MIXTBR_PSRN_SETMASK 1<<HW_MIXTBR_PSRN_BITPOS
                             2765 ; 187  |#define HW_MIXTBR_FX2_SETMASK 1<<HW_MIXTBR_FX2_BITPOS
                             2766 ; 188  |#define HW_MIXTBR_VCOS_SETMASK 1<<HW_MIXTBR_VCOS_BITPOS
                             2767 ; 189  |#define HW_MIXTBR_XBCO_SETMASK 1<<HW_MIXTBR_XBCO_BITPOS
                             2768 ; 190  |#define HW_MIXTBR_XBGC_SETMASK 1<<HW_MIXTBR_XBGC_BITPOS
                             2769 ; 191  |#define HW_MIXTBR_ADTHD_SETMASK 1<<HW_MIXTBR_ADTHD_BITPOS
                             2770 ; 192  |#define HW_MIXTBR_MICBIAS_LSSETMASK 1<<HW_MIXTBR_MICBIAS_LSBITPOS
                             2771 ; 193  |#define HW_MIXTBR_PWDADC_SETMASK 1<<HW_MIXTBR_PWDADC_BITPOS
                             2772 ; 194  |#define HW_MIXTBR_MICBIAS1_SETMASK 1<<HW_MIXTBR_MICBIAS1_BITPOS
                             2773 ; 195  |#define HW_MIXTBR_EZD_SETMASK 1<<HW_MIXTBR_EZD_BITPOS
                             2774 ; 196  |#define HW_MIXTBR_DZCDA_SETMASK 1<<HW_MIXTBR_DZCDA_BITPOS
                             2775 ; 197  |#define HW_MIXTBR_DZCFM_SETMASK 1<<HW_MIXTBR_DZCFM_BITPOS
                             2776 ; 198  |#define HW_MIXTBR_DZCLI_SETMASK 1<<HW_MIXTBR_DZCLI_BITPOS
                             2777 ; 199  |#define HW_MIXTBR_DZCMI_SETMASK 1<<HW_MIXTBR_DZCMI_BITPOS
                             2778 ; 200  |#define HW_MIXTBR_DZCMA_SETMASK 1<<HW_MIXTBR_DZCMA_BITPOS
                             2779 ; 201  |
                             2780 ; 202  |#define HW_MIXTBR_INV_USB_CLK_CLRMASK ~(WORD)HW_MIXTBR_INV_USB_CLK_SETMASK
                             2781 ; 203  |#define HW_MIXTBR_USB_DFF_BYPASS_CLRMASK ~(WORD)HW_MIXTBR_USB_DFF_BYPASS_SETMASK
                             2782 ; 204  |#define HW_MIXTBR_HOLD_GND_CLRMASK ~(WORD)HW_MIXTBR_HOLD_GND_SETMASK
                             2783 ; 205  |#define HW_MIXTBR_ACKI_CLRMASK ~(WORD)HW_MIXTBR_ACKI_SETMASK
                             2784 ; 206  |#define HW_MIXTBR_ASD2X_CLRMASK ~(WORD)HW_MIXTBR_ASD2X_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  46

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2785 ; 207  |#define HW_MIXTBR_PCPCU_CLRMASK ~(WORD)HW_MIXTBR_PCPCU_SETMASK
                             2786 ; 208  |#define HW_MIXTBR_PCPCD_CLRMASK ~(WORD)HW_MIXTBR_PCPCD_SETMASK
                             2787 ; 209  |#define HW_MIXTBR_DCKI_CLRMASK ~(WORD)HW_MIXTBR_DCKI_SETMASK
                             2788 ; 210  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_CLRMASK ~(WORD)HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK
                             2789 ; 211  |#define HW_MIXTBR_PSRN_CLRMASK ~(WORD)HW_MIXTBR_PSRN_SETMASK
                             2790 ; 212  |#define HW_MIXTBR_FX2_CLRMASK ~(WORD)HW_MIXTBR_FX2_SETMASK
                             2791 ; 213  |#define HW_MIXTBR_VCOS_CLRMASK ~(WORD)HW_MIXTBR_VCOS_SETMASK
                             2792 ; 214  |#define HW_MIXTBR_XBCO_CLRMASK ~(WORD)HW_MIXTBR_XBCO_SETMASK
                             2793 ; 215  |#define HW_MIXTBR_XBGC_CLRMASK ~(WORD)HW_MIXTBR_XBGC_SETMASK
                             2794 ; 216  |#define HW_MIXTBR_ADTHD_CLRMASK ~(WORD)HW_MIXTBR_ADTHD_SETMASK
                             2795 ; 217  |#define HW_MIXTBR_MICBIAS_LSCLRMASK ~(WORD)HW_MIXTBR_MICBIAS_LSSETMASK
                             2796 ; 218  |#define HW_MIXTBR_PWDADC_CLRMASK ~(WORD)HW_MIXTBR_PWDADC_SETMASK
                             2797 ; 219  |#define HW_MIXTBR_MICBIAS1_CLRMASK ~(WORD)HW_MIXTBR_MICBIAS1_SETMASK
                             2798 ; 220  |#define HW_MIXTBR_EZD_CLRMASK ~(WORD)HW_MIXTBR_EZD_SETMASK
                             2799 ; 221  |#define HW_MIXTBR_DZCDA_CLRMASK ~(WORD)HW_MIXTBR_DZCDA_SETMASK
                             2800 ; 222  |#define HW_MIXTBR_DZCFM_CLRMASK ~(WORD)HW_MIXTBR_DZCFM_SETMASK
                             2801 ; 223  |#define HW_MIXTBR_DZCLI_CLRMASK ~(WORD)HW_MIXTBR_DZCLI_SETMASK
                             2802 ; 224  |#define HW_MIXTBR_DZCMI_CLRMASK ~(WORD)HW_MIXTBR_DZCMI_SETMASK
                             2803 ; 225  |#define HW_MIXTBR_DZCMA_CLRMASK ~(WORD)HW_MIXTBR_DZCMA_SETMASK
                             2804 ; 226  |
                             2805 ; 227  |typedef union               
                             2806 ; 228  |{
                             2807 ; 229  |    struct {
                             2808 ; 230  |        int INV_USB_CLK            : 1;
                             2809 ; 231  |        int USB_DFF_BYPASS         : 1;
                             2810 ; 232  |        int HOLD_GND               : 1;
                             2811 ; 233  |        int ACKI                   : 1;
                             2812 ; 234  |        int ASD2X                  : 1;
                             2813 ; 235  |        int PCPCU                  : 1;
                             2814 ; 236  |        int PCPCD                  : 1;
                             2815 ; 237  |        int DCKI                   : 1;
                             2816 ; 238  |        int MIC_BIAS_OUT_SEL       : 1;
                             2817 ; 239  |        int PSRN                   : 1;
                             2818 ; 240  |        int FX2                    : 1;
                             2819 ; 241  |        int VCOS                   : 1;
                             2820 ; 242  |        int XBCO                   : 1;
                             2821 ; 243  |        int XBGC                   : 1;
                             2822 ; 244  |        int ADTHD                  : 1;
                             2823 ; 245  |        int MICBIAS_LSBITPOS       : 1;
                             2824 ; 246  |        int PWDADC                 : 1;
                             2825 ; 247  |        int MICBIAS1               : 1;
                             2826 ; 248  |        int EZD                    : 1;
                             2827 ; 249  |        int DZCDA                  : 1;
                             2828 ; 250  |        int DZCFM                  : 1;
                             2829 ; 251  |        int DZCLI                  : 1;
                             2830 ; 252  |        int DZCMI                  : 1;
                             2831 ; 253  |        int DZCMA                  : 1;
                             2832 ; 254  |    } B;
                             2833 ; 255  |    int I;
                             2834 ; 256  |    unsigned int U;
                             2835 ; 257  |} mix_tbr_type;
                             2836 ; 258  |#define HW_MIXTBR      (*(volatile mix_tbr_type _X*) (HW_CODEC_BASEADDR+3))
                             2837 ; 259  |
                             2838 ; 260  |
                             2839 ; 261  |/////////////////////////////////////////////////////////////////////////////////
                             2840 ; 262  |//   Generic Volume Register (HW_MIXMASTERVR) Bit Definitions
                             2841 ; 263  |#define HW_MIXVOLUMER_MR_BITPOS 0
                             2842 ; 264  |#define HW_MIXVOLUMER_ML_BITPOS 8
                             2843 ; 265  |#define HW_MIXVOLUMER_MUTE_BITPOS 15
                             2844 ; 266  |
                             2845 ; 267  |#define HW_MIXVOLUMER_MR_WIDTH (5)
                             2846 ; 268  |#define HW_MIXVOLUMER_ML_WIDTH (5)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  47

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2847 ; 269  |#define HW_MIXVOLUMER_MUTE_WIDTH 1
                             2848 ; 270  |
                             2849 ; 271  |#define HW_MIXVOLUMER_MR_SETMASK 0x1F<<HW_MIXVOLUMER_MR_BITPOS
                             2850 ; 272  |#define HW_MIXVOLUMER_ML_SETMASK 0x1F<<HW_MIXVOLUMER_ML_BITPOS
                             2851 ; 273  |#define HW_MIXVOLUMER_MUTE_SETMASK 1<<HW_MIXVOLUMER_MUTE_BITPOS
                             2852 ; 274  |
                             2853 ; 275  |#define HW_MIXVOLUMER_MR_CLRMASK ~(WORD)HW_MIXVOLUMER_MR_SETMASK
                             2854 ; 276  |#define HW_MIXVOLUMER_ML_CLRMASK ~(WORD)HW_MIXVOLUMER_ML_SETMASK
                             2855 ; 277  |#define HW_MIXVOLUMER_MUTE_CLRMASK ~(WORD)HW_MIXVOLUMER_MUTE_SETMASK
                             2856 ; 278  |
                             2857 ; 279  |#define HW_MIXVOLUMER_ML_PLUS_12P0_SETMASK 0<<HW_MIXVOLUMER_ML_BITPOS
                             2858 ; 280  |#define HW_MIXVOLUMER_ML_PLUS_10P5_SETMASK 1<<HW_MIXVOLUMER_ML_BITPOS
                             2859 ; 281  |#define HW_MIXVOLUMER_ML_PLUS_09P0_SETMASK 2<<HW_MIXVOLUMER_ML_BITPOS
                             2860 ; 282  |#define HW_MIXVOLUMER_ML_PLUS_07P5_SETMASK 3<<HW_MIXVOLUMER_ML_BITPOS
                             2861 ; 283  |#define HW_MIXVOLUMER_ML_PLUS_06P0_SETMASK 4<<HW_MIXVOLUMER_ML_BITPOS
                             2862 ; 284  |#define HW_MIXVOLUMER_ML_PLUS_04P5_SETMASK 5<<HW_MIXVOLUMER_ML_BITPOS
                             2863 ; 285  |#define HW_MIXVOLUMER_ML_PLUS_03P0_SETMASK 6<<HW_MIXVOLUMER_ML_BITPOS
                             2864 ; 286  |#define HW_MIXVOLUMER_ML_PLUS_01P5_SETMASK 7<<HW_MIXVOLUMER_ML_BITPOS
                             2865 ; 287  |#define HW_MIXVOLUMER_ML_ZERO_SETMASK 8<<HW_MIXVOLUMER_ML_BITPOS
                             2866 ; 288  |#define HW_MIXVOLUMER_ML_MINUS_01P5_SETMASK 9<<HW_MIXVOLUMER_ML_BITPOS
                             2867 ; 289  |#define HW_MIXVOLUMER_ML_MINUS_03P0_SETMASK 10<<HW_MIXVOLUMER_ML_BITPOS
                             2868 ; 290  |#define HW_MIXVOLUMER_ML_MINUS_04P5_SETMASK 11<<HW_MIXVOLUMER_ML_BITPOS
                             2869 ; 291  |#define HW_MIXVOLUMER_ML_MINUS_06P0_SETMASK 12<<HW_MIXVOLUMER_ML_BITPOS
                             2870 ; 292  |#define HW_MIXVOLUMER_ML_MINUS_07P5_SETMASK 13<<HW_MIXVOLUMER_ML_BITPOS
                             2871 ; 293  |#define HW_MIXVOLUMER_ML_MINUS_09P0_SETMASK 14<<HW_MIXVOLUMER_ML_BITPOS
                             2872 ; 294  |#define HW_MIXVOLUMER_ML_MINUS_10P5_SETMASK 15<<HW_MIXVOLUMER_ML_BITPOS
                             2873 ; 295  |#define HW_MIXVOLUMER_ML_MINUS_12P0_SETMASK 16<<HW_MIXVOLUMER_ML_BITPOS
                             2874 ; 296  |#define HW_MIXVOLUMER_ML_MINUS_13P5_SETMASK 17<<HW_MIXVOLUMER_ML_BITPOS
                             2875 ; 297  |#define HW_MIXVOLUMER_ML_MINUS_15P0_SETMASK 18<<HW_MIXVOLUMER_ML_BITPOS
                             2876 ; 298  |#define HW_MIXVOLUMER_ML_MINUS_16P5_SETMASK 19<<HW_MIXVOLUMER_ML_BITPOS
                             2877 ; 299  |#define HW_MIXVOLUMER_ML_MINUS_18P0_SETMASK 20<<HW_MIXVOLUMER_ML_BITPOS
                             2878 ; 300  |#define HW_MIXVOLUMER_ML_MINUS_19P5_SETMASK 21<<HW_MIXVOLUMER_ML_BITPOS
                             2879 ; 301  |#define HW_MIXVOLUMER_ML_MINUS_21P0_SETMASK 22<<HW_MIXVOLUMER_ML_BITPOS
                             2880 ; 302  |#define HW_MIXVOLUMER_ML_MINUS_22P5_SETMASK 23<<HW_MIXVOLUMER_ML_BITPOS
                             2881 ; 303  |#define HW_MIXVOLUMER_ML_MINUS_24P0_SETMASK 24<<HW_MIXVOLUMER_ML_BITPOS
                             2882 ; 304  |#define HW_MIXVOLUMER_ML_MINUS_25P5_SETMASK 25<<HW_MIXVOLUMER_ML_BITPOS
                             2883 ; 305  |#define HW_MIXVOLUMER_ML_MINUS_27P0_SETMASK 26<<HW_MIXVOLUMER_ML_BITPOS
                             2884 ; 306  |#define HW_MIXVOLUMER_ML_MINUS_28P5_SETMASK 27<<HW_MIXVOLUMER_ML_BITPOS
                             2885 ; 307  |#define HW_MIXVOLUMER_ML_MINUS_30P0_SETMASK 28<<HW_MIXVOLUMER_ML_BITPOS
                             2886 ; 308  |#define HW_MIXVOLUMER_ML_MINUS_31P5_SETMASK 29<<HW_MIXVOLUMER_ML_BITPOS
                             2887 ; 309  |#define HW_MIXVOLUMER_ML_MINUS_33P0_SETMASK 30<<HW_MIXVOLUMER_ML_BITPOS
                             2888 ; 310  |#define HW_MIXVOLUMER_ML_MINUS_34P5_SETMASK 31<<HW_MIXVOLUMER_ML_BITPOS
                             2889 ; 311  |
                             2890 ; 312  |#define HW_MIXVOLUMER_MR_PLUS_12P0_SETMASK 0
                             2891 ; 313  |#define HW_MIXVOLUMER_MR_PLUS_10P5_SETMASK 1
                             2892 ; 314  |#define HW_MIXVOLUMER_MR_PLUS_09P0_SETMASK 2
                             2893 ; 315  |#define HW_MIXVOLUMER_MR_PLUS_07P5_SETMASK 3
                             2894 ; 316  |#define HW_MIXVOLUMER_MR_PLUS_06P0_SETMASK 4
                             2895 ; 317  |#define HW_MIXVOLUMER_MR_PLUS_04P5_SETMASK 5
                             2896 ; 318  |#define HW_MIXVOLUMER_MR_PLUS_03P0_SETMASK 6
                             2897 ; 319  |#define HW_MIXVOLUMER_MR_PLUS_01P5_SETMASK 7
                             2898 ; 320  |#define HW_MIXVOLUMER_MR_ZERO_SETMASK 8
                             2899 ; 321  |#define HW_MIXVOLUMER_MR_MINUS_01P5_SETMASK 9
                             2900 ; 322  |#define HW_MIXVOLUMER_MR_MINUS_03P0_SETMASK 10
                             2901 ; 323  |#define HW_MIXVOLUMER_MR_MINUS_04P5_SETMASK 11
                             2902 ; 324  |#define HW_MIXVOLUMER_MR_MINUS_06P0_SETMASK 12
                             2903 ; 325  |#define HW_MIXVOLUMER_MR_MINUS_07P5_SETMASK 13
                             2904 ; 326  |#define HW_MIXVOLUMER_MR_MINUS_09P0_SETMASK 14
                             2905 ; 327  |#define HW_MIXVOLUMER_MR_MINUS_10P5_SETMASK 15
                             2906 ; 328  |#define HW_MIXVOLUMER_MR_MINUS_12P0_SETMASK 16
                             2907 ; 329  |#define HW_MIXVOLUMER_MR_MINUS_13P5_SETMASK 17
                             2908 ; 330  |#define HW_MIXVOLUMER_MR_MINUS_15P0_SETMASK 18
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  48

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2909 ; 331  |#define HW_MIXVOLUMER_MR_MINUS_16P5_SETMASK 19
                             2910 ; 332  |#define HW_MIXVOLUMER_MR_MINUS_18P0_SETMASK 20
                             2911 ; 333  |#define HW_MIXVOLUMER_MR_MINUS_19P5_SETMASK 21
                             2912 ; 334  |#define HW_MIXVOLUMER_MR_MINUS_21P0_SETMASK 22
                             2913 ; 335  |#define HW_MIXVOLUMER_MR_MINUS_22P5_SETMASK 23
                             2914 ; 336  |#define HW_MIXVOLUMER_MR_MINUS_24P0_SETMASK 24
                             2915 ; 337  |#define HW_MIXVOLUMER_MR_MINUS_25P5_SETMASK 25
                             2916 ; 338  |#define HW_MIXVOLUMER_MR_MINUS_27P0_SETMASK 26
                             2917 ; 339  |#define HW_MIXVOLUMER_MR_MINUS_28P5_SETMASK 27
                             2918 ; 340  |#define HW_MIXVOLUMER_MR_MINUS_30P0_SETMASK 28
                             2919 ; 341  |#define HW_MIXVOLUMER_MR_MINUS_31P5_SETMASK 29
                             2920 ; 342  |#define HW_MIXVOLUMER_MR_MINUS_33P0_SETMASK 30
                             2921 ; 343  |#define HW_MIXVOLUMER_MR_MINUS_34P5_SETMASK 31
                             2922 ; 344  |
                             2923 ; 345  |/////////////////////////////////////////////////////////////////////////////////
                             2924 ; 346  |//   Mixer Master Volume Register (HW_MIXMASTERVR) Bit Definitions
                             2925 ; 347  |#define HW_MIXMASTERVR_MR_BITPOS 0
                             2926 ; 348  |#define HW_MIXMASTERVR_ML_BITPOS 8
                             2927 ; 349  |#define HW_MIXMASTERVR_MUTE_BITPOS 15
                             2928 ; 350  |
                             2929 ; 351  |#define HW_MIXMASTERVR_MR_WIDTH (5)
                             2930 ; 352  |#define HW_MIXMASTERVR_ML_WIDTH (5)
                             2931 ; 353  |#define HW_MIXMASTERVR_MUTE_WIDTH (1)
                             2932 ; 354  |
                             2933 ; 355  |#define HW_MIXMASTERVR_MR_SETMASK 0x1F<<HW_MIXMASTERVR_MR_BITPOS
                             2934 ; 356  |#define HW_MIXMASTERVR_ML_SETMASK 0x1F<<HW_MIXMASTERVR_ML_BITPOS
                             2935 ; 357  |#define HW_MIXMASTERVR_MUTE_SETMASK 1<<HW_MIXMASTERVR_MUTE_BITPOS
                             2936 ; 358  |
                             2937 ; 359  |#define HW_MIXMASTERVR_MR_CLRMASK ~(WORD)HW_MIXMASTERVR_MR_SETMASK
                             2938 ; 360  |#define HW_MIXMASTERVR_ML_CLRMASK ~(WORD)HW_MIXMASTERVR_ML_SETMASK
                             2939 ; 361  |#define HW_MIXMASTERVR_MUTE_CLRMASK ~(WORD)HW_MIXMASTERVR_MUTE_SETMASK
                             2940 ; 362  |
                             2941 ; 363  |
                             2942 ; 364  |typedef union               
                             2943 ; 365  |{
                             2944 ; 366  |    struct
                             2945 ; 367  |    {
                             2946 ; 368  |        unsigned MR :5;
                             2947 ; 369  |        int         :3;
                             2948 ; 370  |        unsigned ML :5;
                             2949 ; 371  |        int         :2;
                             2950 ; 372  |        int MUTE    :1;
                             2951 ; 373  |    } B;
                             2952 ; 374  |    int I;
                             2953 ; 375  |    unsigned int U;
                             2954 ; 376  |} mix_mastervr_type;
                             2955 ; 377  |#define HW_MIXMASTERVR (*(volatile mix_mastervr_type _X*) (HW_CODEC_BASEADDR+4))
                             2956 ; 378  |
                             2957 ; 379  |
                             2958 ; 380  |/////////////////////////////////////////////////////////////////////////////////
                             2959 ; 381  |//   Mixer Mic In Volume Register (HW_MIXMICINVR) Bit Definitions
                             2960 ; 382  |#define HW_MIXMICINVR_GN_BITPOS 0
                             2961 ; 383  |#define HW_MIXMICINVR_P20DB_BITPOS 6
                             2962 ; 384  |#define HW_MIXMICINVR_MUTE_BITPOS 15
                             2963 ; 385  |
                             2964 ; 386  |#define HW_MIXMICINVR_GN_WIDTH 5
                             2965 ; 387  |#define HW_MIXMICINVR_RSVD1_WIDTH 1
                             2966 ; 388  |#define HW_MIXMICINVR_P20DB_WIDTH 1
                             2967 ; 389  |#define HW_MIXMICINVR_RSVD2_WIDTH 8
                             2968 ; 390  |#define HW_MIXMICINVR_MUTE_WIDTH 1
                             2969 ; 391  |#define HW_MIXMICINVR_RSVD3_WIDTH 8
                             2970 ; 392  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  49

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2971 ; 393  |#define HW_MIXMICINVR_GN_SETMASK 0x1F<<HW_MIXMICINVR_GN_BITPOS
                             2972 ; 394  |#define HW_MIXMICINVR_P20DB_SETMASK 1<<HW_MIXMICINVR_P20DB_BITPOS
                             2973 ; 395  |#define HW_MIXMICINVR_MUTE_SETMASK 1<<HW_MIXMICINVR_MUTE_BITPOS
                             2974 ; 396  |
                             2975 ; 397  |#define HW_MIXMICINVR_GN_CLRMASK ~(WORD)HW_MIXMICINVR_GN_SETMASK
                             2976 ; 398  |#define HW_MIXMICINVR_P20DB_CLRMASK ~(WORD)HW_MIXMICINVR_P20DB_SETMASK
                             2977 ; 399  |#define HW_MIXMICINVR_MUTE_CLRMASK ~(WORD)HW_MIXMICINVR_MUTE_SETMASK
                             2978 ; 400  |
                             2979 ; 401  |#define HW_MIXMICINVR_GN_PLUS_12P0_SETMASK 0
                             2980 ; 402  |#define HW_MIXMICINVR_GN_PLUS_10P5_SETMASK 1
                             2981 ; 403  |#define HW_MIXMICINVR_GN_PLUS_09P0_SETMASK 2
                             2982 ; 404  |#define HW_MIXMICINVR_GN_PLUS_07P5_SETMASK 3
                             2983 ; 405  |#define HW_MIXMICINVR_GN_PLUS_06P0_SETMASK 4
                             2984 ; 406  |#define HW_MIXMICINVR_GN_PLUS_04P5_SETMASK 5
                             2985 ; 407  |#define HW_MIXMICINVR_GN_PLUS_03P0_SETMASK 6
                             2986 ; 408  |#define HW_MIXMICINVR_GN_PLUS_01P5_SETMASK 7
                             2987 ; 409  |#define HW_MIXMICINVR_GN_ZERO_SETMASK 8
                             2988 ; 410  |#define HW_MIXMICINVR_GN_MINUS_01P5_SETMASK 9
                             2989 ; 411  |#define HW_MIXMICINVR_GN_MINUS_03P0_SETMASK 10
                             2990 ; 412  |#define HW_MIXMICINVR_GN_MINUS_04P5_SETMASK 11
                             2991 ; 413  |#define HW_MIXMICINVR_GN_MINUS_06P0_SETMASK 12
                             2992 ; 414  |#define HW_MIXMICINVR_GN_MINUS_07P5_SETMASK 13
                             2993 ; 415  |#define HW_MIXMICINVR_GN_MINUS_09P0_SETMASK 14
                             2994 ; 416  |#define HW_MIXMICINVR_GN_MINUS_10P5_SETMASK 15
                             2995 ; 417  |#define HW_MIXMICINVR_GN_MINUS_12P0_SETMASK 16
                             2996 ; 418  |#define HW_MIXMICINVR_GN_MINUS_13P5_SETMASK 17
                             2997 ; 419  |#define HW_MIXMICINVR_GN_MINUS_15P0_SETMASK 18
                             2998 ; 420  |#define HW_MIXMICINVR_GN_MINUS_16P5_SETMASK 19
                             2999 ; 421  |#define HW_MIXMICINVR_GN_MINUS_18P0_SETMASK 20
                             3000 ; 422  |#define HW_MIXMICINVR_GN_MINUS_19P5_SETMASK 21
                             3001 ; 423  |#define HW_MIXMICINVR_GN_MINUS_21P0_SETMASK 22
                             3002 ; 424  |#define HW_MIXMICINVR_GN_MINUS_22P5_SETMASK 23
                             3003 ; 425  |#define HW_MIXMICINVR_GN_MINUS_24P0_SETMASK 24
                             3004 ; 426  |#define HW_MIXMICINVR_GN_MINUS_25P5_SETMASK 25
                             3005 ; 427  |#define HW_MIXMICINVR_GN_MINUS_27P0_SETMASK 26
                             3006 ; 428  |#define HW_MIXMICINVR_GN_MINUS_28P5_SETMASK 27
                             3007 ; 429  |#define HW_MIXMICINVR_GN_MINUS_30P0_SETMASK 28
                             3008 ; 430  |#define HW_MIXMICINVR_GN_MINUS_31P5_SETMASK 29
                             3009 ; 431  |#define HW_MIXMICINVR_GN_MINUS_33P0_SETMASK 30
                             3010 ; 432  |#define HW_MIXMICINVR_GN_MINUS_34P5_SETMASK 31
                             3011 ; 433  |
                             3012 ; 434  |typedef union               
                             3013 ; 435  |{
                             3014 ; 436  |    struct {
                             3015 ; 437  |        int GN          : HW_MIXMICINVR_GN_WIDTH;
                             3016 ; 438  |        int RSVD1       : HW_MIXMICINVR_RSVD1_WIDTH;
                             3017 ; 439  |        int P20DB       : HW_MIXMICINVR_P20DB_WIDTH;
                             3018 ; 440  |        int RSVD2       : HW_MIXMICINVR_RSVD2_WIDTH;
                             3019 ; 441  |        int MUTE        : HW_MIXMICINVR_MUTE_WIDTH;
                             3020 ; 442  |        int RSVD3       : HW_MIXMICINVR_RSVD3_WIDTH;
                             3021 ; 443  |    } B;
                             3022 ; 444  |    int I;
                             3023 ; 445  |    unsigned int U;
                             3024 ; 446  |} mix_micinvr_type;
                             3025 ; 447  |#define HW_MIXMICINVR (*(volatile mix_micinvr_type _X*) (HW_CODEC_BASEADDR+5))
                             3026 ; 448  |
                             3027 ; 449  |
                             3028 ; 450  |
                             3029 ; 451  |
                             3030 ; 452  |/////////////////////////////////////////////////////////////////////////////////
                             3031 ; 453  |//   Mixer Line1 In Volume Register (HW_MIXLINE1INVR) Bit Definitions
                             3032 ; 454  |#define HW_MIXLINE1INVR_GR_BITPOS 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  50

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3033 ; 455  |#define HW_MIXLINE1INVR_GL_BITPOS 8
                             3034 ; 456  |#define HW_MIXLINE1INVR_MUTE_BITPOS 15
                             3035 ; 457  |
                             3036 ; 458  |#define HW_MIXLINE1INVR_GR_WIDTH 5
                             3037 ; 459  |#define HW_MIXLINE1INVR_RSVD1_WIDTH 3
                             3038 ; 460  |#define HW_MIXLINE1INVR_GL_WIDTH 5
                             3039 ; 461  |#define HW_MIXLINE1INVR_RSVD2_WIDTH 2
                             3040 ; 462  |#define HW_MIXLINE1INVR_MUTE_WIDTH 1
                             3041 ; 463  |#define HW_MIXLINE1INVR_RSVD3_WIDTH 8
                             3042 ; 464  |
                             3043 ; 465  |#define HW_MIXLINE1INVR_GR_SETMASK 0x1F<<HW_MIXLINE1INVR_GR_BITPOS
                             3044 ; 466  |#define HW_MIXLINE1INVR_GL_SETMASK 0x1F<<HW_MIXLINE1INVR_GL_BITPOS
                             3045 ; 467  |#define HW_MIXLINE1INVR_MUTE_SETMASK 1<<HW_MIXLINE1INVR_MUTE_BITPOS
                             3046 ; 468  |
                             3047 ; 469  |#define HW_MIXLINE1INVR_GR_CLRMASK ~(WORD)HW_MIXLINE1INVR_GR_SETMASK
                             3048 ; 470  |#define HW_MIXLINE1INVR_GL_CLRMASK ~(WORD)HW_MIXLINE1INVR_GL_SETMASK
                             3049 ; 471  |#define HW_MIXLINE1INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE1INVR_MUTE_SETMASK
                             3050 ; 472  |
                             3051 ; 473  |typedef union               
                             3052 ; 474  |{
                             3053 ; 475  |    struct {
                             3054 ; 476  |        int GR          : HW_MIXLINE1INVR_GR_WIDTH;
                             3055 ; 477  |        int RSVD1       : HW_MIXLINE1INVR_RSVD1_WIDTH;
                             3056 ; 478  |        int GL          : HW_MIXLINE1INVR_GL_WIDTH;
                             3057 ; 479  |        int RSVD2       : HW_MIXLINE1INVR_RSVD2_WIDTH;
                             3058 ; 480  |        int MUTE        : HW_MIXLINE1INVR_MUTE_WIDTH;
                             3059 ; 481  |        int RSVD3       : HW_MIXLINE1INVR_RSVD3_WIDTH;
                             3060 ; 482  |    } B;
                             3061 ; 483  |    int I;
                             3062 ; 484  |    unsigned int U;
                             3063 ; 485  |} mix_line1invr_type;
                             3064 ; 486  |#define HW_MIXLINE1INVR (*(volatile mix_line1invr_type _X*) (HW_CODEC_BASEADDR+6))
                             3065 ; 487  |
                             3066 ; 488  |
                             3067 ; 489  |
                             3068 ; 490  |/////////////////////////////////////////////////////////////////////////////////
                             3069 ; 491  |//   Mixer Line2 In Volume Register (HW_MIXLINE2INVR) Bit Definitions
                             3070 ; 492  |#define HW_MIXLINE2INVR_GR_BITPOS 0
                             3071 ; 493  |#define HW_MIXLINE2INVR_GL_BITPOS 8
                             3072 ; 494  |#define HW_MIXLINE2INVR_MUTE_BITPOS 15
                             3073 ; 495  |
                             3074 ; 496  |#define HW_MIXLINE2INVR_GR_WIDTH 5
                             3075 ; 497  |#define HW_MIXLINE2INVR_RSVD1_WIDTH 3
                             3076 ; 498  |#define HW_MIXLINE2INVR_GL_WIDTH 5
                             3077 ; 499  |#define HW_MIXLINE2INVR_RSVD2_WIDTH 2
                             3078 ; 500  |#define HW_MIXLINE2INVR_MUTE_WIDTH 1
                             3079 ; 501  |#define HW_MIXLINE2INVR_RSVD3_WIDTH 8
                             3080 ; 502  |
                             3081 ; 503  |
                             3082 ; 504  |#define HW_MIXLINE2INVR_GR_SETMASK 0x1F<<HW_MIXLINE2INVR_GR_BITPOS
                             3083 ; 505  |#define HW_MIXLINE2INVR_GL_SETMASK 0x1F<<HW_MIXLINE2INVR_GL_BITPOS
                             3084 ; 506  |#define HW_MIXLINE2INVR_MUTE_SETMASK 1<<HW_MIXLINE2INVR_MUTE_BITPOS
                             3085 ; 507  |
                             3086 ; 508  |#define HW_MIXLINE2INVR_GR_CLRMASK ~(WORD)HW_MIXLINE2INVR_GR_SETMASK
                             3087 ; 509  |#define HW_MIXLINE2INVR_GL_CLRMASK ~(WORD)HW_MIXLINE2INVR_GL_SETMASK
                             3088 ; 510  |#define HW_MIXLINE2INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE2INVR_MUTE_SETMASK
                             3089 ; 511  |
                             3090 ; 512  |typedef union               
                             3091 ; 513  |{
                             3092 ; 514  |    struct {
                             3093 ; 515  |        int GR          : HW_MIXLINE2INVR_GR_WIDTH;
                             3094 ; 516  |        int RSVD1       : HW_MIXLINE2INVR_RSVD1_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  51

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3095 ; 517  |        int GL          : HW_MIXLINE2INVR_GL_WIDTH;
                             3096 ; 518  |        int RSVD2       : HW_MIXLINE2INVR_RSVD2_WIDTH;
                             3097 ; 519  |        int MUTE        : HW_MIXLINE2INVR_MUTE_WIDTH;
                             3098 ; 520  |        int RSVD3       : HW_MIXLINE2INVR_RSVD3_WIDTH;
                             3099 ; 521  |    } B;
                             3100 ; 522  |    int I;
                             3101 ; 523  |    unsigned int U;
                             3102 ; 524  |} mix_line2invr_type;
                             3103 ; 525  |#define HW_MIXLINE2INVR (*(volatile mix_line2invr_type _X*) (HW_CODEC_BASEADDR+7))
                             3104 ; 526  |
                             3105 ; 527  |
                             3106 ; 528  |
                             3107 ; 529  |/////////////////////////////////////////////////////////////////////////////////
                             3108 ; 530  |//   Mixer DAC In Volume Register (HW_MIXDACINVR) Bit Definitions
                             3109 ; 531  |#define HW_MIXDACINVR_MR_BITPOS 0
                             3110 ; 532  |#define HW_MIXDACINVR_ML_BITPOS 8
                             3111 ; 533  |#define HW_MIXDACINVR_MUTE_BITPOS 15
                             3112 ; 534  |
                             3113 ; 535  |#define HW_MIXDACINVR_MR_WIDTH (5)
                             3114 ; 536  |#define HW_MIXDACINVR_ML_WIDTH (5)
                             3115 ; 537  |#define HW_MIXDACINVR_MUTE_WIDTH (1)
                             3116 ; 538  |
                             3117 ; 539  |#define HW_MIXDACINVR_MR_SETMASK 0x1F<<HW_MIXDACINVR_MR_BITPOS
                             3118 ; 540  |#define HW_MIXDACINVR_ML_SETMASK 0x1F<<HW_MIXDACINVR_ML_BITPOS
                             3119 ; 541  |#define HW_MIXDACINVR_MUTE_SETMASK 1<<HW_MIXDACINVR_MUTE_BITPOS
                             3120 ; 542  |
                             3121 ; 543  |#define HW_MIXDACINVR_MR_CLRMASK ~(WORD)HW_MIXDACINVR_MR_SETMASK
                             3122 ; 544  |#define HW_MIXDACINVR_ML_CLRMASK ~(WORD)HW_MIXDACINVR_ML_SETMASK
                             3123 ; 545  |#define HW_MIXDACINVR_MUTE_CLRMASK ~(WORD)HW_MIXDACINVR_MUTE_SETMASK
                             3124 ; 546  |
                             3125 ; 547  |typedef union               
                             3126 ; 548  |{
                             3127 ; 549  |    struct {
                             3128 ; 550  |        int MR   : HW_MIXDACINVR_MR_WIDTH;
                             3129 ; 551  |        int ML   : HW_MIXDACINVR_ML_WIDTH;
                             3130 ; 552  |        int MUTE : HW_MIXDACINVR_MUTE_WIDTH;
                             3131 ; 553  |    } B;
                             3132 ; 554  |    int I;
                             3133 ; 555  |    unsigned int U;
                             3134 ; 556  |} mix_dacinvr_type;
                             3135 ; 557  |#define HW_MIXDACINVR (*(volatile mix_dacinvr_type _X*) (HW_CODEC_BASEADDR+8))
                             3136 ; 558  |
                             3137 ; 559  |
                             3138 ; 560  |/////////////////////////////////////////////////////////////////////////////////
                             3139 ; 561  |//   Mixer Record Select Register (HW_MIXRECSELR) Bit Definitions
                             3140 ; 562  |#define HW_MIXRECSELR_SR_BITPOS 0
                             3141 ; 563  |#define HW_MIXRECSELR_SL_BITPOS 8
                             3142 ; 564  |#define HW_MIXRECSELR_X_BITPOS 11
                             3143 ; 565  |
                             3144 ; 566  |#define HW_MIXRECSELR_SR_WIDTH 3
                             3145 ; 567  |#define HW_MIXRECSELR_RSVD1_WIDTH 5
                             3146 ; 568  |#define HW_MIXRECSELR_SL_WIDTH 3
                             3147 ; 569  |#define HW_MIXRECSELR_X_WIDTH 1
                             3148 ; 570  |#define HW_MIXRECSELR_RSVD2_WIDTH 12
                             3149 ; 571  |
                             3150 ; 572  |#define HW_MIXRECSELR_SR_SETMASK 7<<HW_MIXRECSELR_SR_BITPOS
                             3151 ; 573  |#define HW_MIXRECSELR_SL_SETMASK 7<<HW_MIXRECSELR_SL_BITPOS
                             3152 ; 574  |#define HW_MIXRECSELR_X_SETMASK 1<<HW_MIXRECSELR_X_BITPOS
                             3153 ; 575  |
                             3154 ; 576  |#define HW_MIXRECSELR_SR_MIC_SETMASK 0<<HW_MIXRECSELR_SR_BITPOS
                             3155 ; 577  |#define HW_MIXRECSELR_SR_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SR_BITPOS
                             3156 ; 578  |#define HW_MIXRECSELR_SR_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SR_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  52

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3157 ; 579  |#define HW_MIXRECSELR_SR_MIX_SETMASK 5<<HW_MIXRECSELR_SR_BITPOS
                             3158 ; 580  |
                             3159 ; 581  |#define HW_MIXRECSELR_SL_MIC_SETMASK 0<<HW_MIXRECSELR_SL_BITPOS
                             3160 ; 582  |#define HW_MIXRECSELR_SL_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SL_BITPOS
                             3161 ; 583  |#define HW_MIXRECSELR_SL_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SL_BITPOS
                             3162 ; 584  |#define HW_MIXRECSELR_SL_MIX_SETMASK 5<<HW_MIXRECSELR_SL_BITPOS
                             3163 ; 585  |
                             3164 ; 586  |#define HW_MIXRECSELR_SR_CLRMASK ~(WORD)HW_MIXRECSELR_SR_SETMASK
                             3165 ; 587  |#define HW_MIXRECSELR_SL_CLRMASK ~(WORD)HW_MIXRECSELR_SL_SETMASK
                             3166 ; 588  |#define HW_MIXRECSELR_SR_SL_CLRMASK ~(WORD)(HW_MIXRECSELR_SR_SETMASK|HW_MIXRECSELR_SL_SETM
                                  ASK)
                             3167 ; 589  |#define HW_MIXRECSELR_X_CLRMASK ~(WORD)HW_MIXRECSELR_X_SETMASK
                             3168 ; 590  |
                             3169 ; 591  |typedef union               
                             3170 ; 592  |{
                             3171 ; 593  |    struct {
                             3172 ; 594  |        int SR          : HW_MIXRECSELR_SR_WIDTH;
                             3173 ; 595  |        int RSVD1       : HW_MIXRECSELR_RSVD1_WIDTH;
                             3174 ; 596  |        int SL          : HW_MIXRECSELR_SL_WIDTH;
                             3175 ; 597  |        int X           : HW_MIXRECSELR_X_WIDTH;
                             3176 ; 598  |        int RSVD2       : HW_MIXRECSELR_RSVD2_WIDTH;
                             3177 ; 599  |    } B;
                             3178 ; 600  |    int I;
                             3179 ; 601  |    unsigned int U;
                             3180 ; 602  |} mix_recselr_type;
                             3181 ; 603  |#define HW_MIXRECSELR (*(volatile mix_recselr_type _X*) (HW_CODEC_BASEADDR+9))
                             3182 ; 604  |
                             3183 ; 605  |
                             3184 ; 606  |
                             3185 ; 607  |/////////////////////////////////////////////////////////////////////////////////
                             3186 ; 608  |//   Mixer ADC In Gain Register (HW_MIXADCGAINR) Bit Definitions
                             3187 ; 609  |#define HW_MIXADCGAINR_GR_BITPOS 0
                             3188 ; 610  |#define HW_MIXADCGAINR_GL_BITPOS 8
                             3189 ; 611  |#define HW_MIXADCGAINR_MUTE_BITPOS 15
                             3190 ; 612  |
                             3191 ; 613  |#define HW_MIXADCGAINR_GR_WIDTH 4
                             3192 ; 614  |#define HW_MIXADCGAINR_RSVD1_WIDTH 4
                             3193 ; 615  |#define HW_MIXADCGAINR_GL_WIDTH 4
                             3194 ; 616  |#define HW_MIXADCGAINR_RSVD2_WIDTH 3
                             3195 ; 617  |#define HW_MIXADCGAINR_MUTE_WIDTH 1
                             3196 ; 618  |#define HW_MIXADCGAINR_RSVD3_WIDTH 8
                             3197 ; 619  |
                             3198 ; 620  |#define HW_MIXADCGAINR_GR_SETMASK 0x1F<<HW_MIXADCGAINR_GR_BITPOS
                             3199 ; 621  |#define HW_MIXADCGAINR_GL_SETMASK 0x1F<<HW_MIXADCGAINR_GL_BITPOS
                             3200 ; 622  |#define HW_MIXADCGAINR_MUTE_SETMASK 1<<HW_MIXADCGAINR_MUTE_BITPOS
                             3201 ; 623  |
                             3202 ; 624  |#define HW_MIXADCGAINR_GR_CLRMASK ~(WORD)HW_MIXADCGAINR_GR_SETMASK
                             3203 ; 625  |#define HW_MIXADCGAINR_GL_CLRMASK ~(WORD)HW_MIXADCGAINR_GL_SETMASK
                             3204 ; 626  |#define HW_MIXADCGAINR_MUTE_CLRMASK ~(WORD)HW_MIXADCGAINR_MUTE_SETMASK
                             3205 ; 627  |
                             3206 ; 628  |#define HW_MIXADCGAINR_GL_00P0_SETMASK 0<<HW_MIXADCGAINR_GL_BITPOS
                             3207 ; 629  |#define HW_MIXADCGAINR_GL_01P5_SETMASK 1<<HW_MIXADCGAINR_GL_BITPOS
                             3208 ; 630  |#define HW_MIXADCGAINR_GL_03P0_SETMASK 2<<HW_MIXADCGAINR_GL_BITPOS
                             3209 ; 631  |#define HW_MIXADCGAINR_GL_04P5_SETMASK 3<<HW_MIXADCGAINR_GL_BITPOS
                             3210 ; 632  |#define HW_MIXADCGAINR_GL_06P0_SETMASK 4<<HW_MIXADCGAINR_GL_BITPOS
                             3211 ; 633  |#define HW_MIXADCGAINR_GL_07P5_SETMASK 5<<HW_MIXADCGAINR_GL_BITPOS
                             3212 ; 634  |#define HW_MIXADCGAINR_GL_09P0_SETMASK 6<<HW_MIXADCGAINR_GL_BITPOS
                             3213 ; 635  |#define HW_MIXADCGAINR_GL_10P5_SETMASK 7<<HW_MIXADCGAINR_GL_BITPOS
                             3214 ; 636  |#define HW_MIXADCGAINR_GL_12P0_SETMASK 8<<HW_MIXADCGAINR_GL_BITPOS
                             3215 ; 637  |#define HW_MIXADCGAINR_GL_13P5_SETMASK 9<<HW_MIXADCGAINR_GL_BITPOS
                             3216 ; 638  |#define HW_MIXADCGAINR_GL_15P0_SETMASK 10<<HW_MIXADCGAINR_GL_BITPOS
                             3217 ; 639  |#define HW_MIXADCGAINR_GL_16P5_SETMASK 11<<HW_MIXADCGAINR_GL_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  53

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3218 ; 640  |#define HW_MIXADCGAINR_GL_18P0_SETMASK 12<<HW_MIXADCGAINR_GL_BITPOS
                             3219 ; 641  |#define HW_MIXADCGAINR_GL_19P5_SETMASK 13<<HW_MIXADCGAINR_GL_BITPOS
                             3220 ; 642  |#define HW_MIXADCGAINR_GL_21P0_SETMASK 14<<HW_MIXADCGAINR_GL_BITPOS
                             3221 ; 643  |#define HW_MIXADCGAINR_GL_22P5_SETMASK 15<<HW_MIXADCGAINR_GL_BITPOS
                             3222 ; 644  |
                             3223 ; 645  |#define HW_MIXADCGAINR_GR_00P0_SETMASK 0
                             3224 ; 646  |#define HW_MIXADCGAINR_GR_01P5_SETMASK 1
                             3225 ; 647  |#define HW_MIXADCGAINR_GR_03P0_SETMASK 2
                             3226 ; 648  |#define HW_MIXADCGAINR_GR_04P5_SETMASK 3
                             3227 ; 649  |#define HW_MIXADCGAINR_GR_06P0_SETMASK 4
                             3228 ; 650  |#define HW_MIXADCGAINR_GR_07P5_SETMASK 5
                             3229 ; 651  |#define HW_MIXADCGAINR_GR_09P0_SETMASK 6
                             3230 ; 652  |#define HW_MIXADCGAINR_GR_10P5_SETMASK 7
                             3231 ; 653  |#define HW_MIXADCGAINR_GR_12P0_SETMASK 8
                             3232 ; 654  |#define HW_MIXADCGAINR_GR_13P5_SETMASK 9
                             3233 ; 655  |#define HW_MIXADCGAINR_GR_15P0_SETMASK 10
                             3234 ; 656  |#define HW_MIXADCGAINR_GR_16P5_SETMASK 11
                             3235 ; 657  |#define HW_MIXADCGAINR_GR_18P0_SETMASK 12
                             3236 ; 658  |#define HW_MIXADCGAINR_GR_19P5_SETMASK 13
                             3237 ; 659  |#define HW_MIXADCGAINR_GR_21P0_SETMASK 14
                             3238 ; 660  |#define HW_MIXADCGAINR_GR_22P5_SETMASK 15
                             3239 ; 661  |
                             3240 ; 662  |typedef union               
                             3241 ; 663  |{
                             3242 ; 664  |    struct {
                             3243 ; 665  |        int GR          : HW_MIXADCGAINR_GR_WIDTH;
                             3244 ; 666  |        int RSVD1       : HW_MIXADCGAINR_RSVD1_WIDTH;
                             3245 ; 667  |        int GL          : HW_MIXADCGAINR_GL_WIDTH;
                             3246 ; 668  |        int RSVD2       : HW_MIXADCGAINR_RSVD2_WIDTH;
                             3247 ; 669  |        int MUTE        : HW_MIXADCGAINR_MUTE_WIDTH;
                             3248 ; 670  |        int RSVD3       : HW_MIXADCGAINR_RSVD3_WIDTH;
                             3249 ; 671  |    } B;
                             3250 ; 672  |    int I;
                             3251 ; 673  |    unsigned int U;
                             3252 ; 674  |} mix_adcgainr_type;
                             3253 ; 675  |#define HW_MIXADCGAINR (*(volatile mix_adcgainr_type _X*) (HW_CODEC_BASEADDR+10))
                             3254 ; 676  |
                             3255 ; 677  |
                             3256 ; 678  |
                             3257 ; 679  |/////////////////////////////////////////////////////////////////////////////////
                             3258 ; 680  |//   Mixer Power Down Register (HW_MIXPWRDNR) Bit Definitions
                             3259 ; 681  |#define HW_MIXPWRDNR_PR0_BITPOS 9
                             3260 ; 682  |#define HW_MIXPWRDNR_PR1_BITPOS 10
                             3261 ; 683  |#define HW_MIXPWRDNR_PR2_BITPOS 11
                             3262 ; 684  |
                             3263 ; 685  |#define HW_MIXPWRDNR_PR0_WIDTH (1)
                             3264 ; 686  |#define HW_MIXPWRDNR_PR1_WIDTH (1)
                             3265 ; 687  |#define HW_MIXPWRDNR_PR2_WIDTH (1)
                             3266 ; 688  |#define HW_MIXPWRDNR_RSVD_WIDTH (12)
                             3267 ; 689  |
                             3268 ; 690  |#define HW_MIXPWRDNR_PR_SETMASK 7<<HW_MIXPWRDNR_PR0_BITPOS
                             3269 ; 691  |
                             3270 ; 692  |#define HW_MIXPWRDNR_PR_CLRMASK ~(WORD)HW_MIXPWRDNR_PR_SETMASK
                             3271 ; 693  |
                             3272 ; 694  |typedef union               
                             3273 ; 695  |{
                             3274 ; 696  |    struct {
                             3275 ; 697  |                int                     : 9;
                             3276 ; 698  |       int PR0          : HW_MIXPWRDNR_PR0_WIDTH;
                             3277 ; 699  |       int PR1          : HW_MIXPWRDNR_PR1_WIDTH;
                             3278 ; 700  |       int PR2          : HW_MIXPWRDNR_PR2_WIDTH;
                             3279 ; 701  |       int RSVD         : HW_MIXPWRDNR_RSVD_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  54

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3280 ; 702  |    } B;
                             3281 ; 703  |    int I;
                             3282 ; 704  |    unsigned int U;
                             3283 ; 705  |} mix_pwrdnr_type;
                             3284 ; 706  |#define HW_MIXPWRDNR (*(volatile mix_pwrdnr_type _X*) (HW_CODEC_BASEADDR+11))
                             3285 ; 707  |
                             3286 ; 708  |
                             3287 ; 709  |/////////////////////////////////////////////////////////////////////////////////
                             3288 ; 710  |
                             3289 ; 711  |//  Mixer Test Register (HW_MIX_TEST) Bit Definitions
                             3290 ; 712  |
                             3291 ; 713  |#define HW_MIX_TEST_DAC_CHOP_CLK_WIDTH (2)
                             3292 ; 714  |
                             3293 ; 715  |#define HW_MIX_TEST_RSVD0_WIDTH (2)
                             3294 ; 716  |
                             3295 ; 717  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH (1)
                             3296 ; 718  |
                             3297 ; 719  |#define HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH (1)
                             3298 ; 720  |
                             3299 ; 721  |#define HW_MIX_TEST_RSVD1_WIDTH (2)
                             3300 ; 722  |
                             3301 ; 723  |#define HW_MIX_TEST_TMP_CFG_WIDTH (4)
                             3302 ; 724  |
                             3303 ; 725  |#define HW_MIX_TEST_TMPPWD_WIDTH (1)
                             3304 ; 726  |
                             3305 ; 727  |#define HW_MIX_TEST_RSVD2_WIDTH (11)
                             3306 ; 728  |
                             3307 ; 729  |
                             3308 ; 730  |
                             3309 ; 731  |#define HW_MIX_TEST_DAC_CHOP_CLK_BITPOS (0)
                             3310 ; 732  |
                             3311 ; 733  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_BITPOS (4)
                             3312 ; 734  |
                             3313 ; 735  |#define HW_MIX_TEST_DAC_MORE_AMP_I_BITPOS (5)
                             3314 ; 736  |
                             3315 ; 737  |#define HW_MIX_TEST_TMP_CFG_BITPOS (8)
                             3316 ; 738  |
                             3317 ; 739  |#define HW_MIX_TEST_TMPPWD_BITPOS (12)
                             3318 ; 740  |
                             3319 ; 741  |
                             3320 ; 742  |
                             3321 ; 743  |#define HW_MIX_TEST_DAC_CHOP_CLK_SETMASK (((1<<HW_MIX_TEST_DAC_CHOP_CLK_WIDTH)-1)<<HW_MIX_
                                  TEST_DAC_CHOP_CLK_BITPOS)        
                             3322 ; 744  |
                             3323 ; 745  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK (((1<<HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH)-1)<<H
                                  W_MIX_TEST_DAC_DISABLE_RTZ_BITPOS)        
                             3324 ; 746  |
                             3325 ; 747  |#define HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK (((1<<HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH)-1)<<HW_
                                  MIX_TEST_DAC_MORE_AMP_I_BITPOS) 
                             3326 ; 748  |
                             3327 ; 749  |#define HW_MIX_TEST_TMP_CFG_SETMASK (((1<<HW_MIX_TEST_TMP_CFG_WIDTH)-1)<<HW_MIX_TEST_TMP_C
                                  FG_BITPOS) 
                             3328 ; 750  |
                             3329 ; 751  |#define HW_MIX_TEST_TMPPWD_SETMASK (((1<<HW_MIX_TEST_TMPPWD_WIDTH)-1)<<HW_MIX_TEST_TMPPWD_
                                  BITPOS) 
                             3330 ; 752  |
                             3331 ; 753  |
                             3332 ; 754  |#define HW_MIX_TEST_DAC_CHOP_CLK_CLRMASK (~(WORD)HW_MIX_TEST_DAC_CHOP_CLK_SETMASK)     
                             3333 ; 755  |
                             3334 ; 756  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_CLRMASK (~(WORD)HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK)  
                                     
                             3335 ; 757  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  55

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3336 ; 758  |#define HW_MIX_TEST_DAC_MORE_AMP_I_CLRMASK (~(WORD)HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK) 
                             3337 ; 759  |
                             3338 ; 760  |#define HW_MIX_TEST_TMP_CFG_CLRMASK (~(WORD)HW_MIX_TEST_TMP_CFG_SETMASK) 
                             3339 ; 761  |
                             3340 ; 762  |#define HW_MIX_TEST_TMPPWD_CLRMASK (~(WORD)HW_MIX_TEST_TMPPWD_SETMASK) 
                             3341 ; 763  |
                             3342 ; 764  |
                             3343 ; 765  |typedef union               
                             3344 ; 766  |{
                             3345 ; 767  |    struct {
                             3346 ; 768  |        int DAC_CHOP_CLK                   : HW_MIX_TEST_DAC_CHOP_CLK_WIDTH;
                             3347 ; 769  |        int RSVD0                          : HW_MIX_TEST_RSVD0_WIDTH;
                             3348 ; 770  |        int DAC_DISABLE_RTZ                : HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH;
                             3349 ; 771  |        int DAC_MORE_AMP_I                 : HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH;
                             3350 ; 772  |        int RSVD1                          : HW_MIX_TEST_RSVD1_WIDTH;
                             3351 ; 773  |        int TMP_CFG                        : HW_MIX_TEST_TMP_CFG_WIDTH;
                             3352 ; 774  |        int TMPPWD                         : HW_MIX_TEST_TMPPWD_WIDTH;
                             3353 ; 775  |        int RSVD2                          : HW_MIX_TEST_RSVD2_WIDTH;
                             3354 ; 776  |    } B;
                             3355 ; 777  |    int I;
                             3356 ; 778  |    unsigned int U;
                             3357 ; 779  |} mix_test_type;
                             3358 ; 780  |#define HW_MIX_TEST      (*(volatile mix_test_type _X*) (HW_CODEC_BASEADDR+28))    /* Anal
                                  og Persistent Config Register */
                             3359 ; 781  |
                             3360 ; 782  |
                             3361 ; 783  |/////////////////////////////////////////////////////////////////////////////////
                             3362 ; 784  |//   Reference Control Register (HW_REF_CTRL) Bit Definitions
                             3363 ; 785  |#define HW_REF_CTRL_DACVBGVAL_BITPOS 0
                             3364 ; 786  |#define HW_REF_CTRL_ADJDAC_BITPOS 4
                             3365 ; 787  |#define HW_REF_CTRL_VAGVAL_BITPOS 5
                             3366 ; 788  |#define HW_REF_CTRL_ADJV_BITPOS 9
                             3367 ; 789  |#define HW_REF_CTRL_ADCREFV_BITPOS 10
                             3368 ; 790  |#define HW_REF_CTRL_ADJADC_BITPOS 14
                             3369 ; 791  |#define HW_REF_CTRL_PWRDWNS_BITPOS 15
                             3370 ; 792  |#define HW_REF_CTRL_BIASC_BITPOS 16
                             3371 ; 793  |#define HW_REF_CTRL_LWREF_BITPOS 18
                             3372 ; 794  |#define HW_REF_CTRL_LOW_PWR_BITPOS 19 
                             3373 ; 795  |
                             3374 ; 796  |#define HW_REF_CTRL_DACVBGVAL_WIDTH (4)
                             3375 ; 797  |#define HW_REF_CTRL_ADJDAC_WIDTH (1)
                             3376 ; 798  |#define HW_REF_CTRL_VAGVAL_WIDTH (4)
                             3377 ; 799  |#define HW_REF_CTRL_ADJV_WIDTH (1)
                             3378 ; 800  |#define HW_REF_CTRL_ADCREFV_WIDTH (4)
                             3379 ; 801  |#define HW_REF_CTRL_ADJADC_WIDTH (1)
                             3380 ; 802  |#define HW_REF_CTRL_PWRDWNS_WIDTH (1)
                             3381 ; 803  |#define HW_REF_CTRL_BIASC_WIDTH (2)
                             3382 ; 804  |#define HW_REF_CTRL_LWREF_WIDTH (1)
                             3383 ; 805  |#define HW_REF_CTRL_LOW_PWR_WIDTH (1) 
                             3384 ; 806  |#define HW_REF_CTRL_RSVD_WIDTH (4)
                             3385 ; 807  |
                             3386 ; 808  |#define HW_REF_CTRL_DACVBGVAL_SETMASK (((1<<HW_REF_CTRL_DACVBGVAL_WIDTH)-1)<<HW_REF_CTRL_D
                                  ACVBGVAL_BITPOS)
                             3387 ; 809  |#define HW_REF_CTRL_ADJDAC_SETMASK (((1<<HW_REF_CTRL_ADJDAC_WIDTH)-1)<<HW_REF_CTRL_ADJDAC_
                                  BITPOS)
                             3388 ; 810  |#define HW_REF_CTRL_VAGVAL_SETMASK (((1<<HW_REF_CTRL_VAGVAL_WIDTH)-1)<<HW_REF_CTRL_VAGVAL_
                                  BITPOS)
                             3389 ; 811  |#define HW_REF_CTRL_ADJV_SETMASK (((1<<HW_REF_CTRL_ADJV_WIDTH)-1)<<HW_REF_CTRL_ADJV_BITPOS
                                  )
                             3390 ; 812  |#define HW_REF_CTRL_ADCREFV_SETMASK (((1<<HW_REF_CTRL_ADCREFV_WIDTH)-1)<<HW_REF_CTRL_ADCRE
                                  FV_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  56

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3391 ; 813  |#define HW_REF_CTRL_ADJADC_SETMASK (((1<<HW_REF_CTRL_ADJADC_WIDTH)-1)<<HW_REF_CTRL_ADJADC_
                                  BITPOS)
                             3392 ; 814  |#define HW_REF_CTRL_PWRDWNS_SETMASK (((1<<HW_REF_CTRL_PWRDWNS_WIDTH)-1)<<HW_REF_CTRL_PWRDW
                                  NS_BITPOS)
                             3393 ; 815  |#define HW_REF_CTRL_BIASC_SETMASK (((1<<HW_REF_CTRL_BIASC_WIDTH)-1)<<HW_REF_CTRL_BIASC_BIT
                                  POS)
                             3394 ; 816  |#define HW_REF_CTRL_LWREF_SETMASK (((1<<HW_REF_CTRL_LWREF_WIDTH)-1)<<HW_REF_CTRL_LWREF_BIT
                                  POS)
                             3395 ; 817  |#define HW_REF_CTRL_LOW_PWR_SETMASK (((1<<HW_REF_CTRL_LOW_PWR_WIDTH)-1)<<HW_REF_CTRL_LOW_P
                                  WR_BITPOS)
                             3396 ; 818  |
                             3397 ; 819  |#define HW_REF_CTRL_DACVBGVAL_CLRMASK ~(WORD)HW_REF_CTRL_DACVBGVAL_SETMASK
                             3398 ; 820  |#define HW_REF_CTRL_ADJDAC_CLRMASK ~(WORD)HW_REF_CTRL_ADJDAC_SETMASK
                             3399 ; 821  |#define HW_REF_CTRL_VAGVAL_CLRMASK ~(WORD)HW_REF_CTRL_VAGVAL_SETMASK
                             3400 ; 822  |#define HW_REF_CTRL_ADJV_CLRMASK ~(WORD)HW_REF_CTRL_ADJV_SETMASK
                             3401 ; 823  |#define HW_REF_CTRL_ADCREFV_CLRMASK ~(WORD)HW_REF_CTRL_ADCREFV_SETMASK
                             3402 ; 824  |#define HW_REF_CTRL_ADJADC_CLRMASK ~(WORD)HW_REF_CTRL_ADJADC_SETMASK
                             3403 ; 825  |#define HW_REF_CTRL_PWRDWNS_CLRMASK ~(WORD)HW_REF_CTRL_PWRDWNS_SETMASK
                             3404 ; 826  |#define HW_REF_CTRL_BIASC_CLRMASK ~(WORD)HW_REF_CTRL_BIASC_SETMASK
                             3405 ; 827  |#define HW_REF_CTRL_LWREF_CLRMASK ~(WORD)HW_REF_CTRL_LWREF_SETMASK
                             3406 ; 828  |#define HW_REF_CTRL_LOW_PWR_CLRMASK ~(WORD)HW_REF_CTRL_LOW_PWR_SETMASK
                             3407 ; 829  |
                             3408 ; 830  |typedef union               
                             3409 ; 831  |{
                             3410 ; 832  |    struct {
                             3411 ; 833  |        int DACVBGVAL      : HW_REF_CTRL_DACVBGVAL_WIDTH;
                             3412 ; 834  |        int ADJDAC                 : HW_REF_CTRL_ADJDAC_WIDTH;
                             3413 ; 835  |        int VAGVAL                 : HW_REF_CTRL_VAGVAL_WIDTH;
                             3414 ; 836  |        int ADJV                   : HW_REF_CTRL_ADJV_WIDTH;
                             3415 ; 837  |        int ADCREFV       : HW_REF_CTRL_ADCREFV_WIDTH;
                             3416 ; 838  |        int ADJADC                 : HW_REF_CTRL_ADJADC_WIDTH;
                             3417 ; 839  |        int PWRDWNS       : HW_REF_CTRL_PWRDWNS_WIDTH;
                             3418 ; 840  |        int BIASC         : HW_REF_CTRL_BIASC_WIDTH;
                             3419 ; 841  |        int LWREF         : HW_REF_CTRL_LWREF_WIDTH;
                             3420 ; 842  |        int LOW_PWR       : HW_REF_CTRL_LOW_PWR_WIDTH;
                             3421 ; 843  |        int RSVD               : HW_REF_CTRL_RSVD_WIDTH;
                             3422 ; 844  |    } B;
                             3423 ; 845  |    int I;
                             3424 ; 846  |    unsigned int U;
                             3425 ; 847  |} ref_ctrl_type;
                             3426 ; 848  |#define HW_REF_CTRL (*(volatile ref_ctrl_type _X*) (HW_CODEC_BASEADDR+25))
                             3427 ; 849  |
                             3428 ; 850  |
                             3429 ; 851  |
                             3430 ; 852  |/////////////////////////////////////////////////////////////////////////////////
                             3431 ; 853  |/////////////////////////////////////////////////////////////////////////////////
                             3432 ; 854  |/////////////////////////////////////////////////////////////////////////////////
                             3433 ; 855  |//////  DAC Registers
                             3434 ; 856  |/////////////////////////////////////////////////////////////////////////////////
                             3435 ; 857  |/////////////////////////////////////////////////////////////////////////////////
                             3436 ; 858  |/////////////////////////////////////////////////////////////////////////////////
                             3437 ; 859  |#define HW_DAC_BASEADDR 0xF800
                             3438 ; 860  |
                             3439 ; 861  |
                             3440 ; 862  |
                             3441 ; 863  |/////////////////////////////////////////////////////////////////////////////////
                             3442 ; 864  |//  DAC Control Status Register (HW_DACCSR) Bit Definitions
                             3443 ; 865  |#define HW_DACCSR_TXEN_BITPOS 0
                             3444 ; 866  |#define HW_DACCSR_TXIEN_BITPOS 1
                             3445 ; 867  |#define HW_DACCSR_TXI_BITPOS 2
                             3446 ; 868  |#define HW_DACCSR_TXEXC_BITPOS 3
                             3447 ; 869  |#define HW_DACCSR_LPBK_BITPOS 4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  57

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3448 ; 870  |#define HW_DACCSR_DMASEL_BITPOS 5
                             3449 ; 871  |#define HW_DACCSR_DAC_HIPPOP_EN_BITPOS 7
                             3450 ; 872  |#define HW_DACCSR_LVUP_BITPOS 8
                             3451 ; 873  |#define HW_DACCSR_RVUP_BITPOS 9
                             3452 ; 874  |#define HW_DACCSR_VUP_BITPOS 10
                             3453 ; 875  |#define HW_DACCSR_RSRVD_BITPOS 11
                             3454 ; 876  |#define HW_DACCSR_CLKGT_BITPOS 23
                             3455 ; 877  |
                             3456 ; 878  |#define HW_DACCSR_TXEN_WIDTH (1)
                             3457 ; 879  |#define HW_DACCSR_TXIEN_WIDTH (1)
                             3458 ; 880  |#define HW_DACCSR_TXI_WIDTH (1)
                             3459 ; 881  |#define HW_DACCSR_TXEXC_WIDTH (1)
                             3460 ; 882  |#define HW_DACCSR_LPBK_WIDTH (1)
                             3461 ; 883  |#define HW_DACCSR_DMASEL_WIDTH (2)
                             3462 ; 884  |#define HW_DACCSR_DAC_HIPPOP_EN_WIDTH (1)
                             3463 ; 885  |#define HW_DACCSR_LVUP_WIDTH (1)
                             3464 ; 886  |#define HW_DACCSR_RVUP_WIDTH (1)
                             3465 ; 887  |#define HW_DACCSR_VUP_WIDTH (1)
                             3466 ; 888  |#define HW_DACCSR_RSRVD_WIDTH (12)
                             3467 ; 889  |#define HW_DACCSR_CLKGT_WIDTH (1)
                             3468 ; 890  |
                             3469 ; 891  |#define HW_DACCSR_TXEN_SETMASK 1<<HW_DACCSR_TXEN_BITPOS
                             3470 ; 892  |#define HW_DACCSR_TXIEN_SETMASK 1<<HW_DACCSR_TXIEN_BITPOS
                             3471 ; 893  |#define HW_DACCSR_TXI_SETMASK 1<<HW_DACCSR_TXI_BITPOS
                             3472 ; 894  |#define HW_DACCSR_TXEXC_SETMASK 1<<HW_DACCSR_TXEXC_BITPOS
                             3473 ; 895  |#define HW_DACCSR_LPBK_SETMASK 1<<HW_DACCSR_LPBK_BITPOS
                             3474 ; 896  |#define HW_DACCSR_DMASEL_P_SETMASK ((2)<<(HW_DACCSR_DMASEL_BITPOS))
                             3475 ; 897  |#define HW_DACCSR_DMASEL_Y_SETMASK (1<<(HW_DACCSR_DMASEL_BITPOS))
                             3476 ; 898  |//         DMASEL_X has no asm setmask since X config value is 00 binary.
                             3477 ; 899  |#define HW_DACCSR_DAC_HIPPOP_EN_SETMASK (1<<HW_DACCSR_DAC_HIPPOP_EN_BITPOS)
                             3478 ; 900  |#define HW_DACCSR_LVUP_SETMASK (1<<HW_DACCSR_LVUP_BITPOS)
                             3479 ; 901  |#define HW_DACCSR_RVUP_SETMASK (1<<HW_DACCSR_RVUP_BITPOS)
                             3480 ; 902  |#define HW_DACCSR_VUP_SETMASK (1<<HW_DACCSR_VUP_BITPOS)
                             3481 ; 903  |#define HW_DACCSR_CLKGT_SETMASK (1<<HW_DACCSR_CLKGT_BITPOS)
                             3482 ; 904  |
                             3483 ; 905  |#define HW_DACCSR_TXEN_CLRMASK ~(WORD)HW_DACCSR_TXEN_SETMASK
                             3484 ; 906  |#define HW_DACCSR_TXIEN_CLRMASK ~(WORD)HW_DACCSR_TXIEN_SETMASK
                             3485 ; 907  |#define HW_DACCSR_TXI_CLRMASK ~(WORD)HW_DACCSR_TXI_SETMASK
                             3486 ; 908  |#define HW_DACCSR_TXEXC_CLRMASK ~(WORD)HW_DACCSR_TXEXC_SETMASK
                             3487 ; 909  |#define HW_DACCSR_LPBK_CLRMASK ~(WORD)HW_DACCSR_LPBK_SETMASK
                             3488 ; 910  |// No asm clrmask for 2 bit bitfield DMASEL
                             3489 ; 911  |#define HW_DACCSR_DAC_HIPPOP_EN_CLRMASK ~(WORD)HW_DACCSR_DAC_HIPPOP_EN_SETMASK
                             3490 ; 912  |#define HW_DACCSR_LVUP_CLRMASK ~(WORD)HW_DACCSR_LVUP_SETMASK
                             3491 ; 913  |#define HW_DACCSR_RVUP_CLRMASK ~(WORD)HW_DACCSR_RVUP_SETMASK
                             3492 ; 914  |#define HW_DACCSR_VUP_CLRMASK ~(WORD)HW_DACCSR_VUP_SETMASK
                             3493 ; 915  |#define HW_DACCSR_CLKGT_CLRMASK ~(WORD)HW_DACCSR_CLKGT_SETMASK 
                             3494 ; 916  |
                             3495 ; 917  |
                             3496 ; 918  |typedef union               
                             3497 ; 919  |{
                             3498 ; 920  |    struct {
                             3499 ; 921  |        int TXEN                        : HW_DACCSR_TXEN_WIDTH;
                             3500 ; 922  |        int TXIEN                       : HW_DACCSR_TXIEN_WIDTH;
                             3501 ; 923  |        int TXI                         : HW_DACCSR_TXI_WIDTH;
                             3502 ; 924  |        int TXEXC                       : HW_DACCSR_TXEXC_WIDTH;
                             3503 ; 925  |        int LPBK                        : HW_DACCSR_LPBK_WIDTH;
                             3504 ; 926  |        int DMASEL                      : HW_DACCSR_DMASEL_WIDTH;
                             3505 ; 927  |             #define HW_DACCSR_DMASEL_X_BITFIELD_VAL    0
                             3506 ; 928  |             #define HW_DACCSR_DMASEL_Y_BITFIELD_VAL    1
                             3507 ; 929  |             #define HW_DACCSR_DMASEL_P_BITFIELD_VAL    2       
                             3508 ; 930  |        int DAC_HIPPOP_EN               : HW_DACCSR_DAC_HIPPOP_EN_WIDTH;
                             3509 ; 931  |        int LVUP                        : HW_DACCSR_LVUP_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  58

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3510 ; 932  |        int RVUP                        : HW_DACCSR_RVUP_WIDTH;
                             3511 ; 933  |        int VUP                         : HW_DACCSR_VUP_WIDTH;
                             3512 ; 934  |        int RSVD                        : HW_DACCSR_RSRVD_WIDTH;
                             3513 ; 935  |        int CLKGT                       : HW_DACCSR_CLKGT_WIDTH;
                             3514 ; 936  |    } B;
                             3515 ; 937  |    int I;
                             3516 ; 938  |    unsigned int U;
                             3517 ; 939  |} dac_csr_type;
                             3518 ; 940  |#define HW_DACCSR      (*(volatile dac_csr_type _X*) (HW_DAC_BASEADDR))
                             3519 ; 941  |
                             3520 ; 942  |
                             3521 ; 943  |
                             3522 ; 944  |/////////////////////////////////////////////////////////////////////////////////
                             3523 ; 945  |//  DAC Sample Rate Register (HW_DACSRR) Bit Definitions
                             3524 ; 946  |#define HW_DACSRR_SR_BITPOS 0
                             3525 ; 947  |
                             3526 ; 948  |#define HW_DACSRR_SR_WIDTH (23)
                             3527 ; 949  |#define HW_DACSRR_RSVD_WIDTH (1)
                             3528 ; 950  |
                             3529 ; 951  |//HW_DACSRR_SR_SETMASK                    equ     $FFFFFF<<HW_DACSRR_SR_BITPOS
                             3530 ; 952  |#define HW_DACSRR_SR_SETMASK (((1<<HW_DACSRR_SR_WIDTH)-1)<<HW_DACSRR_SR_BITPOS)        
                             3531 ; 953  |
                             3532 ; 954  |#define HW_DACSRR_SR_CLRMASK ~(WORD)HW_DACSRR_SR_SETMASK
                             3533 ; 955  |
                             3534 ; 956  |typedef union               
                             3535 ; 957  |{
                             3536 ; 958  |    struct {
                             3537 ; 959  |        int SR                          : HW_DACSRR_SR_WIDTH;
                             3538 ; 960  |        int RSVD                        : HW_DACSRR_RSVD_WIDTH;
                             3539 ; 961  |    } B;
                             3540 ; 962  |    int I;
                             3541 ; 963  |    unsigned int U;
                             3542 ; 964  |} dac_srr_type;
                             3543 ; 965  |#define HW_DACSRR      (*(volatile dac_srr_type _X*) (HW_DAC_BASEADDR+1))
                             3544 ; 966  |
                             3545 ; 967  |
                             3546 ; 968  |
                             3547 ; 969  |/////////////////////////////////////////////////////////////////////////////////
                             3548 ; 970  |//  DAC Word Count Register (HW_DACWCR) Bit Definitions
                             3549 ; 971  |#define HW_DACWCR_WCR_BITPOS 0
                             3550 ; 972  |
                             3551 ; 973  |#define HW_DACWCR_WCR_WIDTH (10)
                             3552 ; 974  |#define HW_DACWCR_RSVD_WIDTH (12)
                             3553 ; 975  |
                             3554 ; 976  |//HW_DACWCR_WCR_SETMASK                   equ     $3FF<<HW_DACWCR_WCR_BITPOS
                             3555 ; 977  |#define HW_DACWCR_WCR_SETMASK (((1<<HW_DACWCR_WCR_WIDTH)-1)<<HW_DACWCR_WCR_BITPOS)        
                                  
                             3556 ; 978  |
                             3557 ; 979  |#define HW_DACWCR_WCR_CLRMASK ~(WORD)HW_DACWCR_WCR_SETMASK
                             3558 ; 980  |
                             3559 ; 981  |typedef union               
                             3560 ; 982  |{
                             3561 ; 983  |    struct {
                             3562 ; 984  |        int WCR                         : HW_DACWCR_WCR_WIDTH;
                             3563 ; 985  |        int RSVD                        : HW_DACWCR_RSVD_WIDTH;
                             3564 ; 986  |    } B;
                             3565 ; 987  |    int I;
                             3566 ; 988  |    unsigned int U;
                             3567 ; 989  |} dac_wcr_type;
                             3568 ; 990  |#define HW_DACWCR      (*(volatile dac_wcr_type _X*) (HW_DAC_BASEADDR+2))
                             3569 ; 991  |
                             3570 ; 992  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  59

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3571 ; 993  |
                             3572 ; 994  |/////////////////////////////////////////////////////////////////////////////////
                             3573 ; 995  |//  DAC Current Position Register (HW_DACCPR) Bit Definitions
                             3574 ; 996  |#define HW_DACCPR_CPR_BITPOS 0
                             3575 ; 997  |
                             3576 ; 998  |#define HW_DACCPR_CPR_WIDTH (10)
                             3577 ; 999  |#define HW_DACCPR_RSVD_WIDTH (14)
                             3578 ; 1000 |
                             3579 ; 1001 |//HW_DACCPR_CPR_SETMASK                   equ     $3FF<<HW_DACCPR_CPR_BITPOS
                             3580 ; 1002 |#define HW_DACCPR_CPR_SETMASK (((1<<HW_DACCPR_CPR_WIDTH)-1)<<HW_DACCPR_CPR_BITPOS)        
                                  
                             3581 ; 1003 |
                             3582 ; 1004 |#define HW_DACCPR_CPR_CLRMASK ~(WORD)HW_DACCPR_CPR_SETMASK
                             3583 ; 1005 |
                             3584 ; 1006 |typedef union               
                             3585 ; 1007 |{
                             3586 ; 1008 |    struct {
                             3587 ; 1009 |        int CPR                         : HW_DACCPR_CPR_WIDTH;
                             3588 ; 1010 |        int RSVD                        : HW_DACCPR_RSVD_WIDTH;
                             3589 ; 1011 |    } B;
                             3590 ; 1012 |    int I;
                             3591 ; 1013 |    unsigned int U;
                             3592 ; 1014 |} dac_cpr_type;
                             3593 ; 1015 |#define HW_DACCPR      (*(volatile dac_cpr_type _X*) (HW_DAC_BASEADDR+3))
                             3594 ; 1016 |
                             3595 ; 1017 |
                             3596 ; 1018 |
                             3597 ; 1019 |/////////////////////////////////////////////////////////////////////////////////
                             3598 ; 1020 |//  DAC Modulo Register (HW_DACMR) Bit Definitions
                             3599 ; 1021 |#define HW_DACMR_MR_BITPOS 0
                             3600 ; 1022 |#define HW_DACMR_MR_WIDTH (10)
                             3601 ; 1023 |#define HW_DACMR_RSVD_WIDTH (14)
                             3602 ; 1024 |
                             3603 ; 1025 |//HW_DACMR_MR_SETMASK                     equ     $3FF<<HW_DACMR_MR_BITPOS
                             3604 ; 1026 |#define HW_DACMR_MR_SETMASK (((1<<HW_DACMR_MR_WIDTH)-1)<<HW_DACMR_MR_BITPOS)        
                             3605 ; 1027 |
                             3606 ; 1028 |#define HW_DACMR_MR_CLRMASK ~(WORD)HW_DACMR_MR_SETMASK
                             3607 ; 1029 |
                             3608 ; 1030 |typedef union               
                             3609 ; 1031 |{
                             3610 ; 1032 |    struct {
                             3611 ; 1033 |        int MR                         : HW_DACMR_MR_WIDTH;
                             3612 ; 1034 |        int RSVD                       : HW_DACMR_RSVD_WIDTH;
                             3613 ; 1035 |    } B;
                             3614 ; 1036 |    int I;
                             3615 ; 1037 |    unsigned int U;
                             3616 ; 1038 |} dac_mr_type;
                             3617 ; 1039 |#define HW_DACMR      (*(volatile dac_mr_type _X*) (HW_DAC_BASEADDR+4))
                             3618 ; 1040 |
                             3619 ; 1041 |
                             3620 ; 1042 |
                             3621 ; 1043 |/////////////////////////////////////////////////////////////////////////////////
                             3622 ; 1044 |//   DAC Base Address Register (HW_DACBAR) Bit Definitions
                             3623 ; 1045 |#define HW_DACBAR_BAR_BITPOS 0
                             3624 ; 1046 |#define HW_DACBAR_BAR_WIDTH (16)
                             3625 ; 1047 |#define HW_DACBAR_RSVD_WIDTH (8)
                             3626 ; 1048 |
                             3627 ; 1049 |//HW_DACBAR_BAR_SETMASK                   equ     $FFFF<<HW_DACBAR_BAR_BITPOS
                             3628 ; 1050 |#define HW_DACBAR_BAR_SETMASK (((1<<HW_DACBAR_BAR_WIDTH)-1)<<HW_DACBAR_BAR_BITPOS)        
                                  
                             3629 ; 1051 |
                             3630 ; 1052 |#define HW_DACBAR_BAR_CLRMASK ~(WORD)HW_DACBAR_BAR_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  60

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3631 ; 1053 |
                             3632 ; 1054 |typedef union               
                             3633 ; 1055 |{
                             3634 ; 1056 |    struct {
                             3635 ; 1057 |        int BAR                        : HW_DACBAR_BAR_WIDTH;
                             3636 ; 1058 |        int RSVD                       : HW_DACBAR_RSVD_WIDTH;
                             3637 ; 1059 |    } B;
                             3638 ; 1060 |    int I;
                             3639 ; 1061 |    unsigned int U;
                             3640 ; 1062 |} dac_bar_type;
                             3641 ; 1063 |#define HW_DACBAR      (*(volatile dac_bar_type _X*) (HW_DAC_BASEADDR+5))
                             3642 ; 1064 |
                             3643 ; 1065 |
                             3644 ; 1066 |
                             3645 ; 1067 |/////////////////////////////////////////////////////////////////////////////////
                             3646 ; 1068 |//  DAC Interrupt Control Register (HW_DACICR) Bit Definitions
                             3647 ; 1069 |#define HW_DACICR_IPT_BITPOS 0
                             3648 ; 1070 |
                             3649 ; 1071 |#define HW_DACICR_IPT_WIDTH (10)
                             3650 ; 1072 |#define HW_DACICR_RSVD_WIDTH (12)
                             3651 ; 1073 |
                             3652 ; 1074 |#define HW_DACICR_IPT_SETMASK (((1<<HW_DACICR_IPT_WIDTH)-1)<<HW_DACICR_IPT_BITPOS)        
                                  
                             3653 ; 1075 |
                             3654 ; 1076 |#define HW_DACICR_IPT_CLRMASK ~(WORD)HW_DACICR_IPT_SETMASK
                             3655 ; 1077 |
                             3656 ; 1078 |typedef union               
                             3657 ; 1079 |{
                             3658 ; 1080 |    struct {
                             3659 ; 1081 |        int IPT                         : HW_DACICR_IPT_WIDTH;
                             3660 ; 1082 |        int RSVD                        : HW_DACICR_RSVD_WIDTH;
                             3661 ; 1083 |    } B;
                             3662 ; 1084 |    int I;
                             3663 ; 1085 |    unsigned int U;
                             3664 ; 1086 |} dac_icr_type;
                             3665 ; 1087 |#define HW_DACICR      (*(volatile dac_icr_type _X*) (HW_DAC_BASEADDR+6))
                             3666 ; 1088 |
                             3667 ; 1089 |
                             3668 ; 1090 |
                             3669 ; 1091 |
                             3670 ; 1092 |
                             3671 ; 1093 |/////////////////////////////////////////////////////////////////////////////////
                             3672 ; 1094 |/////////////////////////////////////////////////////////////////////////////////
                             3673 ; 1095 |/////////////////////////////////////////////////////////////////////////////////
                             3674 ; 1096 |//////  ADC Registers
                             3675 ; 1097 |/////////////////////////////////////////////////////////////////////////////////
                             3676 ; 1098 |/////////////////////////////////////////////////////////////////////////////////
                             3677 ; 1099 |/////////////////////////////////////////////////////////////////////////////////
                             3678 ; 1100 |#define HW_ADC_BASEADDR 0xFB00
                             3679 ; 1101 |
                             3680 ; 1102 |
                             3681 ; 1103 |
                             3682 ; 1104 |/////////////////////////////////////////////////////////////////////////////////
                             3683 ; 1105 |//  ADC Control Status Register (HW_ADCCSR) Bit Definitions
                             3684 ; 1106 |#define HW_ADCCSR_TXEN_BITPOS 0
                             3685 ; 1107 |#define HW_ADCCSR_TXIEN_BITPOS 1
                             3686 ; 1108 |#define HW_ADCCSR_TXI_BITPOS 2
                             3687 ; 1109 |#define HW_ADCCSR_TXEXC_BITPOS 3
                             3688 ; 1110 |#define HW_ADCCSR_LPBK_BITPOS 4
                             3689 ; 1111 |#define HW_ADCCSR_DMASEL_BITPOS 5
                             3690 ; 1112 |#define HW_ADCCSR_LPFMODE_BITPOS 8
                             3691 ; 1113 |#define HW_ADCCSR_CLKGT_BITPOS 23
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  61

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3692 ; 1114 |
                             3693 ; 1115 |#define HW_ADCCSR_TXEN_WIDTH (1)
                             3694 ; 1116 |#define HW_ADCCSR_TXIEN_WIDTH (1)
                             3695 ; 1117 |#define HW_ADCCSR_TXI_WIDTH (1)
                             3696 ; 1118 |#define HW_ADCCSR_TXEXC_WIDTH (1)
                             3697 ; 1119 |#define HW_ADCCSR_LPBK_WIDTH (1)
                             3698 ; 1120 |#define HW_ADCCSR_DMASEL_WIDTH (2)
                             3699 ; 1121 |#define HW_ADCCSR_RSVD1_WIDTH (1)
                             3700 ; 1122 |#define HW_ADCCSR_LPFMODE_WIDTH (4)
                             3701 ; 1123 |#define HW_ADCCSR_RSVD2_WIDTH (11)
                             3702 ; 1124 |#define HW_ADCCSR_CLKGT_WIDTH (1)
                             3703 ; 1125 |
                             3704 ; 1126 |#define HW_ADCCSR_TXEN_SETMASK 1<<HW_ADCCSR_TXEN_BITPOS
                             3705 ; 1127 |#define HW_ADCCSR_TXIEN_SETMASK 1<<HW_ADCCSR_TXIEN_BITPOS
                             3706 ; 1128 |#define HW_ADCCSR_TXI_SETMASK 1<<HW_ADCCSR_TXI_BITPOS
                             3707 ; 1129 |#define HW_ADCCSR_TXEXC_SETMASK 1<<HW_ADCCSR_TXEXC_BITPOS
                             3708 ; 1130 |#define HW_ADCCSR_LPBK_SETMASK 1<<HW_ADCCSR_LPBK_BITPOS
                             3709 ; 1131 |#define HW_ADCCSR_DMASEL_SETMASK (((1<<HW_ADCCSR_DMASEL_WIDTH)-1)<<HW_ADCCSR_DMASEL_BITPOS
                                  )        
                             3710 ; 1132 |#define HW_ADCCSR_LPFMODE_SETMASK (((1<<HW_ADCCSR_LPFMODE_WIDTH)-1)<<HW_ADCCSR_LPFMODE_BIT
                                  POS)        
                             3711 ; 1133 |#define HW_ADCCSR_CLKGT_SETMASK 1<<HW_ADCCSR_CLKGT_BITPOS
                             3712 ; 1134 |
                             3713 ; 1135 |#define HW_ADCCSR_TXEN_CLRMASK ~(WORD)HW_ADCCSR_TXEN_SETMASK
                             3714 ; 1136 |#define HW_ADCCSR_TXIEN_CLRMASK ~(WORD)HW_ADCCSR_TXIEN_SETMASK
                             3715 ; 1137 |#define HW_ADCCSR_TXI_CLRMASK ~(WORD)HW_ADCCSR_TXI_SETMASK
                             3716 ; 1138 |#define HW_ADCCSR_TXEXC_CLRMASK ~(WORD)HW_ADCCSR_TXEXC_SETMASK
                             3717 ; 1139 |#define HW_ADCCSR_LPBK_CLRMASK ~(WORD)HW_ADCCSR_LPBK_SETMASK
                             3718 ; 1140 |#define HW_ADCCSR_DMASEL_CLRMASK ~(WORD)HW_ADCCSR_DMASEL_SETMASK
                             3719 ; 1141 |#define HW_ADCCSR_LPFMODE_CLRMASK ~(WORD)HW_ADCCSR_LPFMODE_SETMASK
                             3720 ; 1142 |#define HW_ADCCSR_CLKGT_CLRMASK ~(WORD)HW_ADCCSR_CLKGT_SETMASK
                             3721 ; 1143 |
                             3722 ; 1144 |typedef union               
                             3723 ; 1145 |{
                             3724 ; 1146 |    struct {
                             3725 ; 1147 |        int TXEN                        : HW_ADCCSR_TXEN_WIDTH;
                             3726 ; 1148 |        int TXIEN                       : HW_ADCCSR_TXIEN_WIDTH;
                             3727 ; 1149 |        int TXI                         : HW_ADCCSR_TXI_WIDTH;
                             3728 ; 1150 |        int TXEXC                       : HW_ADCCSR_TXEXC_WIDTH;
                             3729 ; 1151 |        int LPBK                        : HW_ADCCSR_LPBK_WIDTH;
                             3730 ; 1152 |        int RSVD1                       : HW_ADCCSR_RSVD1_WIDTH;
                             3731 ; 1153 |        int DMASEL                      : HW_ADCCSR_DMASEL_WIDTH;
                             3732 ; 1154 |        int LPFMODE                     : HW_ADCCSR_LPFMODE_WIDTH;
                             3733 ; 1155 |        int RSVD2                       : HW_ADCCSR_RSVD2_WIDTH;
                             3734 ; 1156 |        int CLKGT                       : HW_ADCCSR_CLKGT_WIDTH;
                             3735 ; 1157 |    } B;
                             3736 ; 1158 |    int I;
                             3737 ; 1159 |    unsigned int U;
                             3738 ; 1160 |} adc_csr_type;
                             3739 ; 1161 |#define HW_ADCCSR (*(volatile adc_csr_type _X*) (HW_ADC_BASEADDR+0))
                             3740 ; 1162 |
                             3741 ; 1163 |
                             3742 ; 1164 |/////////////////////////////////////////////////////////////////////////////////
                             3743 ; 1165 |//  ADC Word Count Register (HW_ADCWCR) Bit Definitions
                             3744 ; 1166 |#define HW_ADCWCR_WCR_BITPOS 0
                             3745 ; 1167 |
                             3746 ; 1168 |#define HW_ADCWCR_WCR_WIDTH (10)
                             3747 ; 1169 |#define HW_ADCWCR_RSVD_WIDTH (14)
                             3748 ; 1170 |
                             3749 ; 1171 |#define HW_ADCWCR_WCR_SETMASK (((1<<HW_ADCWCR_WCR_WIDTH)-1)<<HW_ADCWCR_WCR_BITPOS)        
                                  
                             3750 ; 1172 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  62

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3751 ; 1173 |#define HW_ADCWCR_WCR_CLRMASK ~(WORD)HW_ADCWCR_WCR_SETMASK
                             3752 ; 1174 |
                             3753 ; 1175 |typedef union               
                             3754 ; 1176 |{
                             3755 ; 1177 |    struct {
                             3756 ; 1178 |        int WCR                         : HW_ADCWCR_WCR_WIDTH;
                             3757 ; 1179 |        int RSVD                        : HW_ADCWCR_RSVD_WIDTH;
                             3758 ; 1180 |    } B;
                             3759 ; 1181 |    int I;
                             3760 ; 1182 |    unsigned int U;
                             3761 ; 1183 |} adc_wcr_type;
                             3762 ; 1184 |#define HW_ADCWCR (*(volatile adc_wcr_type _X*) (HW_ADC_BASEADDR+2))
                             3763 ; 1185 |
                             3764 ; 1186 |
                             3765 ; 1187 |
                             3766 ; 1188 |/////////////////////////////////////////////////////////////////////////////////
                             3767 ; 1189 |//   ADC Base Address Register (HW_ADCBAR) Bit Definitions
                             3768 ; 1190 |#define HW_ADCBAR_BAR_BITPOS 0
                             3769 ; 1191 |#define HW_ADCBAR_BAR_WIDTH (16)
                             3770 ; 1192 |#define HW_ADCBAR_RSVD_WIDTH (8)
                             3771 ; 1193 |
                             3772 ; 1194 |//HW_ADCBAR_BAR_SETMASK                   equ     $FFFF<<HW_ADCBAR_BAR_BITPOS
                             3773 ; 1195 |#define HW_ADCBAR_BAR_SETMASK (((1<<HW_ADCBAR_BAR_WIDTH)-1)<<HW_ADCBAR_BAR_BITPOS)        
                                  
                             3774 ; 1196 |
                             3775 ; 1197 |#define HW_ADCBAR_BAR_CLRMASK ~(WORD)HW_ADCBAR_BAR_SETMASK
                             3776 ; 1198 |
                             3777 ; 1199 |typedef union               
                             3778 ; 1200 |{
                             3779 ; 1201 |    struct {
                             3780 ; 1202 |        int BAR                        : HW_ADCBAR_BAR_WIDTH;
                             3781 ; 1203 |        int RSVD                       : HW_ADCBAR_RSVD_WIDTH;
                             3782 ; 1204 |    } B;
                             3783 ; 1205 |    int I;
                             3784 ; 1206 |    unsigned int U;
                             3785 ; 1207 |} adc_bar_type;
                             3786 ; 1208 |#define HW_ADCBAR (*(volatile adc_bar_type _X*) (HW_ADC_BASEADDR+5))
                             3787 ; 1209 |
                             3788 ; 1210 |
                             3789 ; 1211 |
                             3790 ; 1212 |
                             3791 ; 1213 |
                             3792 ; 1214 |/////////////////////////////////////////////////////////////////////////////////
                             3793 ; 1215 |//  DAC Current Position Register (HW_ADCCPR) Bit Definitions
                             3794 ; 1216 |#define HW_ADCCPR_CPR_BITPOS 0
                             3795 ; 1217 |
                             3796 ; 1218 |#define HW_ADCCPR_CPR_WIDTH (10)
                             3797 ; 1219 |#define HW_ADCCPR_RSVD_WIDTH (14)
                             3798 ; 1220 |
                             3799 ; 1221 |#define HW_ADCCPR_CPR_SETMASK (((1<<HW_ADCCPR_CPR_WIDTH)-1)<<HW_ADCCPR_CPR_BITPOS)        
                                  
                             3800 ; 1222 |
                             3801 ; 1223 |#define HW_ADCCPR_CPR_CLRMASK ~(WORD)HW_ADCCPR_CPR_SETMASK
                             3802 ; 1224 |
                             3803 ; 1225 |typedef union               
                             3804 ; 1226 |{
                             3805 ; 1227 |    struct {
                             3806 ; 1228 |        int CPR                         : HW_ADCCPR_CPR_WIDTH;
                             3807 ; 1229 |        int RSVD                        : HW_ADCCPR_RSVD_WIDTH;
                             3808 ; 1230 |    } B;
                             3809 ; 1231 |    int I;
                             3810 ; 1232 |    unsigned int U;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  63

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3811 ; 1233 |} adc_cpr_type;
                             3812 ; 1234 |#define HW_ADCCPR (*(volatile adc_cpr_type _X*) (HW_ADC_BASEADDR+3))
                             3813 ; 1235 |
                             3814 ; 1236 |
                             3815 ; 1237 |/////////////////////////////////////////////////////////////////////////////////
                             3816 ; 1238 |//  ADC Modulo Register (HW_ADCMR) Bit Definitions
                             3817 ; 1239 |#define HW_ADCMR_MR_BITPOS 0
                             3818 ; 1240 |#define HW_ADCMR_MR_WIDTH (10)
                             3819 ; 1241 |#define HW_ADCMR_RSVD_WIDTH (14)
                             3820 ; 1242 |
                             3821 ; 1243 |//HW_ADCMR_MR_SETMASK                     equ     $3FF<<HW_ADCMR_MR_BITPOS
                             3822 ; 1244 |#define HW_ADCMR_MR_SETMASK (((1<<HW_ADCMR_MR_WIDTH)-1)<<HW_ADCMR_MR_BITPOS)        
                             3823 ; 1245 |
                             3824 ; 1246 |#define HW_ADCMR_MR_CLRMASK ~(WORD)HW_ADCMR_MR_SETMASK
                             3825 ; 1247 |
                             3826 ; 1248 |typedef union               
                             3827 ; 1249 |{
                             3828 ; 1250 |    struct {
                             3829 ; 1251 |        int MR                         : HW_ADCMR_MR_WIDTH;
                             3830 ; 1252 |        int RSVD                       : HW_ADCMR_RSVD_WIDTH;
                             3831 ; 1253 |    } B;
                             3832 ; 1254 |    int I;
                             3833 ; 1255 |    unsigned int U;
                             3834 ; 1256 |} adc_mr_type;
                             3835 ; 1257 |#define HW_ADCMR (*(volatile adc_mr_type _X*) (HW_ADC_BASEADDR+4))
                             3836 ; 1258 |
                             3837 ; 1259 |/////////////////////////////////////////////////////////////////////////////////
                             3838 ; 1260 |//  ADC Sample Rate Register (HW_ADCSRR) Bit Definitions
                             3839 ; 1261 |#define HW_ADCSRR_SR_BITPOS 0
                             3840 ; 1262 |
                             3841 ; 1263 |#define HW_ADCSRR_SR_WIDTH (23)
                             3842 ; 1264 |#define HW_ADCSRR_RSVD_WIDTH (1)
                             3843 ; 1265 |
                             3844 ; 1266 |//HW_ADCSRR_SR_SETMASK                    equ     $FFFFFF<<HW_ADCSRR_SR_BITPOS
                             3845 ; 1267 |#define HW_ADCSRR_SR_SETMASK (((1<<HW_ADCSRR_SR_WIDTH)-1)<<HW_ADCSRR_SR_BITPOS)        
                             3846 ; 1268 |
                             3847 ; 1269 |#define HW_ADCSRR_SR_CLRMASK ~(WORD)HW_ADCSRR_SR_SETMASK
                             3848 ; 1270 |
                             3849 ; 1271 |typedef union               
                             3850 ; 1272 |{
                             3851 ; 1273 |    struct {
                             3852 ; 1274 |        int SR                          : HW_ADCSRR_SR_WIDTH;
                             3853 ; 1275 |        int RSVD                        : HW_ADCSRR_RSVD_WIDTH;
                             3854 ; 1276 |    } B;
                             3855 ; 1277 |    int I;
                             3856 ; 1278 |    unsigned int U;
                             3857 ; 1279 |} adc_srr_type;
                             3858 ; 1280 |#define HW_ADCSRR (*(volatile adc_srr_type _X*) (HW_ADC_BASEADDR+1))
                             3859 ; 1281 |
                             3860 ; 1282 |/////////////////////////////////////////////////////////////////////////////////
                             3861 ; 1283 |//  ADC Interrupt Control Register (HW_ADCICR) Bit Definitions
                             3862 ; 1284 |#define HW_ADCICR_IPT_BITPOS 0
                             3863 ; 1285 |
                             3864 ; 1286 |#define HW_ADCICR_IPT_WIDTH (10)
                             3865 ; 1287 |#define HW_ADCICR_RSVD_WIDTH (12)
                             3866 ; 1288 |
                             3867 ; 1289 |#define HW_ADCICR_IPT_SETMASK (((1<<HW_ADCICR_IPT_WIDTH)-1)<<HW_ADCICR_IPT_BITPOS)        
                                  
                             3868 ; 1290 |
                             3869 ; 1291 |#define HW_ADCICR_IPT_CLRMASK ~(WORD)HW_ADCICR_IPT_SETMASK
                             3870 ; 1292 |
                             3871 ; 1293 |typedef union               
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  64

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3872 ; 1294 |{
                             3873 ; 1295 |    struct {
                             3874 ; 1296 |        int IPT                         : HW_ADCICR_IPT_WIDTH;
                             3875 ; 1297 |        int RSVD                        : HW_ADCICR_RSVD_WIDTH;
                             3876 ; 1298 |    } B;
                             3877 ; 1299 |    int I;
                             3878 ; 1300 |    unsigned int U;
                             3879 ; 1301 |} adc_icr_type;
                             3880 ; 1302 |#define HW_ADCICR (*(volatile adc_icr_type _X*) (HW_ADC_BASEADDR+6))
                             3881 ; 1303 |
                             3882 ; 1304 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             3883 ; 1305 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             3884 ; 1306 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                             3885 ; 1307 |
                             3886 ; 1308 |#define HW_MIXTBR_PW_ADC_RIGHT_CH_BITPOS 16
                             3887 ; 1309 |
                             3888 ; 1310 |#define HW_MIXLINE1INVR_GN_ZERO_SETMASK 0x808
                             3889 ; 1311 |
                             3890 ; 1312 |#endif
                             3891 ; 1313 |
                             3892 
                             3894 
                             3895 ; 20   |#include "regsdcdc.h"
                             3896 
                             3898 
                             3899 ; 1    |#if !(defined(regsdcdcinc))
                             3900 ; 2    |
                             3901 ; 3    |#define regssysteminc 1
                             3902 ; 4    |
                             3903 ; 5    |
                             3904 ; 6    |
                             3905 ; 7    |#include "types.h"
                             3906 
                             3908 
                             3909 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             3910 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             3911 ; 3    |//
                             3912 ; 4    |// Filename: types.h
                             3913 ; 5    |// Description: Standard data types
                             3914 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             3915 ; 7    |
                             3916 ; 8    |#ifndef _TYPES_H
                             3917 ; 9    |#define _TYPES_H
                             3918 ; 10   |
                             3919 ; 11   |// TODO:  move this outta here!
                             3920 ; 12   |#if !defined(NOERROR)
                             3921 ; 13   |#define NOERROR 0
                             3922 ; 14   |#define SUCCESS 0
                             3923 ; 15   |#endif 
                             3924 ; 16   |#if !defined(SUCCESS)
                             3925 ; 17   |#define SUCCESS  0
                             3926 ; 18   |#endif
                             3927 ; 19   |#if !defined(ERROR)
                             3928 ; 20   |#define ERROR   -1
                             3929 ; 21   |#endif
                             3930 ; 22   |#if !defined(FALSE)
                             3931 ; 23   |#define FALSE 0
                             3932 ; 24   |#endif
                             3933 ; 25   |#if !defined(TRUE)
                             3934 ; 26   |#define TRUE  1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  65

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3935 ; 27   |#endif
                             3936 ; 28   |
                             3937 ; 29   |#if !defined(NULL)
                             3938 ; 30   |#define NULL 0
                             3939 ; 31   |#endif
                             3940 ; 32   |
                             3941 ; 33   |#define MAX_INT     0x7FFFFF
                             3942 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             3943 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             3944 ; 36   |#define MAX_ULONG   (-1) 
                             3945 ; 37   |
                             3946 ; 38   |#define WORD_SIZE   24              // word size in bits
                             3947 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             3948 ; 40   |
                             3949 ; 41   |
                             3950 ; 42   |#define BYTE    unsigned char       // btVarName
                             3951 ; 43   |#define CHAR    signed char         // cVarName
                             3952 ; 44   |#define USHORT  unsigned short      // usVarName
                             3953 ; 45   |#define SHORT   unsigned short      // sVarName
                             3954 ; 46   |#define WORD    unsigned int        // wVarName
                             3955 ; 47   |#define INT     signed int          // iVarName
                             3956 ; 48   |#define DWORD   unsigned long       // dwVarName
                             3957 ; 49   |#define LONG    signed long         // lVarName
                             3958 ; 50   |#define BOOL    unsigned int        // bVarName
                             3959 ; 51   |#define FRACT   _fract              // frVarName
                             3960 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             3961 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             3962 ; 54   |#define FLOAT   float               // fVarName
                             3963 ; 55   |#define DBL     double              // dVarName
                             3964 ; 56   |#define ENUM    enum                // eVarName
                             3965 ; 57   |#define CMX     _complex            // cmxVarName
                             3966 ; 58   |typedef WORD UCS3;                   // 
                             3967 ; 59   |
                             3968 ; 60   |#define UINT16  unsigned short
                             3969 ; 61   |#define UINT8   unsigned char   
                             3970 ; 62   |#define UINT32  unsigned long
                             3971 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             3972 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             3973 ; 65   |#define WCHAR   UINT16
                             3974 ; 66   |
                             3975 ; 67   |//UINT128 is 16 bytes or 6 words
                             3976 ; 68   |typedef struct UINT128_3500 {   
                             3977 ; 69   |    int val[6];     
                             3978 ; 70   |} UINT128_3500;
                             3979 ; 71   |
                             3980 ; 72   |#define UINT128   UINT128_3500
                             3981 ; 73   |
                             3982 ; 74   |// Little endian word packed byte strings:   
                             3983 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             3984 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             3985 ; 77   |// Little endian word packed byte strings:   
                             3986 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             3987 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             3988 ; 80   |
                             3989 ; 81   |// Declare Memory Spaces To Use When Coding
                             3990 ; 82   |// A. Sector Buffers
                             3991 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             3992 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             3993 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             3994 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  66

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3995 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             3996 ; 88   |// B. Media DDI Memory
                             3997 ; 89   |#define MEDIA_DDI_MEM _Y
                             3998 ; 90   |
                             3999 ; 91   |
                             4000 ; 92   |
                             4001 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             4002 ; 94   |// Examples of circular pointers:
                             4003 ; 95   |//    INT CIRC cpiVarName
                             4004 ; 96   |//    DWORD CIRC cpdwVarName
                             4005 ; 97   |
                             4006 ; 98   |#define RETCODE INT                 // rcVarName
                             4007 ; 99   |
                             4008 ; 100  |// generic bitfield structure
                             4009 ; 101  |struct Bitfield {
                             4010 ; 102  |    unsigned int B0  :1;
                             4011 ; 103  |    unsigned int B1  :1;
                             4012 ; 104  |    unsigned int B2  :1;
                             4013 ; 105  |    unsigned int B3  :1;
                             4014 ; 106  |    unsigned int B4  :1;
                             4015 ; 107  |    unsigned int B5  :1;
                             4016 ; 108  |    unsigned int B6  :1;
                             4017 ; 109  |    unsigned int B7  :1;
                             4018 ; 110  |    unsigned int B8  :1;
                             4019 ; 111  |    unsigned int B9  :1;
                             4020 ; 112  |    unsigned int B10 :1;
                             4021 ; 113  |    unsigned int B11 :1;
                             4022 ; 114  |    unsigned int B12 :1;
                             4023 ; 115  |    unsigned int B13 :1;
                             4024 ; 116  |    unsigned int B14 :1;
                             4025 ; 117  |    unsigned int B15 :1;
                             4026 ; 118  |    unsigned int B16 :1;
                             4027 ; 119  |    unsigned int B17 :1;
                             4028 ; 120  |    unsigned int B18 :1;
                             4029 ; 121  |    unsigned int B19 :1;
                             4030 ; 122  |    unsigned int B20 :1;
                             4031 ; 123  |    unsigned int B21 :1;
                             4032 ; 124  |    unsigned int B22 :1;
                             4033 ; 125  |    unsigned int B23 :1;
                             4034 ; 126  |};
                             4035 ; 127  |
                             4036 ; 128  |union BitInt {
                             4037 ; 129  |        struct Bitfield B;
                             4038 ; 130  |        int        I;
                             4039 ; 131  |};
                             4040 ; 132  |
                             4041 ; 133  |#define MAX_MSG_LENGTH 10
                             4042 ; 134  |struct CMessage
                             4043 ; 135  |{
                             4044 ; 136  |        unsigned int m_uLength;
                             4045 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             4046 ; 138  |};
                             4047 ; 139  |
                             4048 ; 140  |typedef struct {
                             4049 ; 141  |    WORD m_wLength;
                             4050 ; 142  |    WORD m_wMessage;
                             4051 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             4052 ; 144  |} Message;
                             4053 ; 145  |
                             4054 ; 146  |struct MessageQueueDescriptor
                             4055 ; 147  |{
                             4056 ; 148  |        int *m_pBase;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  67

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4057 ; 149  |        int m_iModulo;
                             4058 ; 150  |        int m_iSize;
                             4059 ; 151  |        int *m_pHead;
                             4060 ; 152  |        int *m_pTail;
                             4061 ; 153  |};
                             4062 ; 154  |
                             4063 ; 155  |struct ModuleEntry
                             4064 ; 156  |{
                             4065 ; 157  |    int m_iSignaledEventMask;
                             4066 ; 158  |    int m_iWaitEventMask;
                             4067 ; 159  |    int m_iResourceOfCode;
                             4068 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             4069 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             4070 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             4071 ; 163  |    int m_uTimeOutHigh;
                             4072 ; 164  |    int m_uTimeOutLow;
                             4073 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             4074 ; 166  |};
                             4075 ; 167  |
                             4076 ; 168  |union WaitMask{
                             4077 ; 169  |    struct B{
                             4078 ; 170  |        unsigned int m_bNone     :1;
                             4079 ; 171  |        unsigned int m_bMessage  :1;
                             4080 ; 172  |        unsigned int m_bTimer    :1;
                             4081 ; 173  |        unsigned int m_bButton   :1;
                             4082 ; 174  |    } B;
                             4083 ; 175  |    int I;
                             4084 ; 176  |} ;
                             4085 ; 177  |
                             4086 ; 178  |
                             4087 ; 179  |struct Button {
                             4088 ; 180  |        WORD wButtonEvent;
                             4089 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             4090 ; 182  |};
                             4091 ; 183  |
                             4092 ; 184  |struct Message {
                             4093 ; 185  |        WORD wMsgLength;
                             4094 ; 186  |        WORD wMsgCommand;
                             4095 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             4096 ; 188  |};
                             4097 ; 189  |
                             4098 ; 190  |union EventTypes {
                             4099 ; 191  |        struct CMessage msg;
                             4100 ; 192  |        struct Button Button ;
                             4101 ; 193  |        struct Message Message;
                             4102 ; 194  |};
                             4103 ; 195  |
                             4104 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             4105 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             4106 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             4107 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             4108 ; 200  |
                             4109 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             4110 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             4111 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             4112 ; 204  |
                             4113 ; 205  |#if DEBUG
                             4114 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             4115 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             4116 ; 208  |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  68

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4117 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             4118 ; 210  |#define DebugBuildAssert(x)    
                             4119 ; 211  |#endif
                             4120 ; 212  |
                             4121 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             4122 ; 214  |//  #pragma asm
                             4123 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             4124 ; 216  |//  #pragma endasm
                             4125 ; 217  |
                             4126 ; 218  |
                             4127 ; 219  |#ifdef COLOR_262K
                             4128 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             4129 ; 221  |#elif defined(COLOR_65K)
                             4130 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             4131 ; 223  |#else
                             4132 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             4133 ; 225  |#endif
                             4134 ; 226  |    
                             4135 ; 227  |#endif // #ifndef _TYPES_H
                             4136 
                             4138 
                             4139 ; 8    |
                             4140 ; 9    |
                             4141 ; 10   |
                             4142 ; 11   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4143 ; 12   |
                             4144 ; 13   |//   SYSTEM STMP Registers 
                             4145 ; 14   |//      Last Edited 2.19.2003 M. May
                             4146 ; 15   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4147 ; 16   |
                             4148 ; 17   |#define HW_DCDC_BASEADDR (0xFA0C)
                             4149 ; 18   |
                             4150 ; 19   |
                             4151 ; 20   |
                             4152 ; 21   |
                             4153 ; 22   |
                             4154 ; 23   |
                             4155 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                             4156 ; 25   |
                             4157 ; 26   |//  DcDc#1 Control Register (HW_DCDC1_CTRL0) Bit Definitions
                             4158 ; 27   |
                             4159 ; 28   |#define HW_DCDC1_CTRL0_PLEVBU_WIDTH (5)
                             4160 ; 29   |#define HW_DCDC1_CTRL0_RSVD0_WIDTH (3)
                             4161 ; 30   |#define HW_DCDC1_CTRL0_PLEVBO_WIDTH (5)
                             4162 ; 31   |#define HW_DCDC1_CTRL0_RSVD1_WIDTH (3)
                             4163 ; 32   |#define HW_DCDC1_CTRL0_NLEV_WIDTH (5)
                             4164 ; 33   |
                             4165 ; 34   |#define HW_DCDC1_CTRL0_RSVD2_WIDTH (3)
                             4166 ; 35   |
                             4167 ; 36   |
                             4168 ; 37   |
                             4169 ; 38   |#define HW_DCDC1_CTRL0_PLEVBU_BITPOS (0)
                             4170 ; 39   |#define HW_DCDC1_CTRL0_PLEVBO_BITPOS (8)
                             4171 ; 40   |#define HW_DCDC1_CTRL0_NLEV_BITPOS (16)
                             4172 ; 41   |
                             4173 ; 42   |
                             4174 ; 43   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  69

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4175 ; 44   |#define HW_DCDC1_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC1_CTRL
                                  0_PLEVBU_BITPOS)        
                             4176 ; 45   |#define HW_DCDC1_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC1_CTRL
                                  0_PLEVBO_BITPOS) 
                             4177 ; 46   |#define HW_DCDC1_CTRL0_NLEV_SETMASK (((1<<HW_DCDC1_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC1_CTRL0_NL
                                  EV_BITPOS)  
                             4178 ; 47   |
                             4179 ; 48   |
                             4180 ; 49   |
                             4181 ; 50   |#define HW_DCDC1_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBU_SETMASK)     
                             4182 ; 51   |#define HW_DCDC1_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBO_SETMASK) 
                             4183 ; 52   |#define HW_DCDC1_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC1_CTRL0_NLEV_SETMASK)  
                             4184 ; 53   |
                             4185 ; 54   |
                             4186 ; 55   |
                             4187 ; 56   |
                             4188 ; 57   |
                             4189 ; 58   |typedef union               
                             4190 ; 59   |{
                             4191 ; 60   |    struct {
                             4192 ; 61   |        unsigned int PLEVBU           : HW_DCDC1_CTRL0_PLEVBU_WIDTH;
                             4193 ; 62   |        unsigned int RSVD0            : HW_DCDC1_CTRL0_RSVD0_WIDTH;
                             4194 ; 63   |        unsigned int PLEVBO           : HW_DCDC1_CTRL0_PLEVBO_WIDTH;
                             4195 ; 64   |        unsigned int RSVD1            : HW_DCDC1_CTRL0_RSVD1_WIDTH;
                             4196 ; 65   |        unsigned int NLEV             : HW_DCDC1_CTRL0_NLEV_WIDTH;
                             4197 ; 66   |        unsigned int RSVD2            : HW_DCDC1_CTRL0_RSVD2_WIDTH;
                             4198 ; 67   |    } B;
                             4199 ; 68   |    unsigned int I;
                             4200 ; 69   |} dcdc1_ctrl0_type;
                             4201 ; 70   |#define HW_DCDC1_CTRL0      (*(volatile dcdc1_ctrl0_type _X*) (HW_DCDC_BASEADDR))    /* Dc
                                  Dc#1 Limit Level Register */
                             4202 ; 71   |
                             4203 ; 72   |
                             4204 ; 73   |
                             4205 ; 74   |
                             4206 ; 75   |/////////////////////////////////////////////////////////////////////////////////
                             4207 ; 76   |
                             4208 ; 77   |//  DCDc#1 Control Register1 (HW_DCDC1_CTRL1) Bit Definitions
                             4209 ; 78   |
                             4210 ; 79   |#define HW_DCDC1_CTRL1_C_WIDTH (4)
                             4211 ; 80   |#define HW_DCDC1_CTRL1_R_WIDTH (4)
                             4212 ; 81   |#define HW_DCDC1_CTRL1_FFOR_WIDTH (3)
                             4213 ; 82   |#define HW_DCDC1_CTRL1_RSVD0_WIDTH (1)
                             4214 ; 83   |#define HW_DCDC1_CTRL1_PFMCTRL_WIDTH (12)
                             4215 ; 84   |
                             4216 ; 85   |
                             4217 ; 86   |
                             4218 ; 87   |#define HW_DCDC1_CTRL1_C_BITPOS (0)
                             4219 ; 88   |#define HW_DCDC1_CTRL1_R_BITPOS (4)
                             4220 ; 89   |#define HW_DCDC1_CTRL1_FFOR_BITPOS (8)
                             4221 ; 90   |#define HW_DCDC1_CTRL1_PFMCTRL_BITPOS (12) 
                             4222 ; 91   |
                             4223 ; 92   |#define HW_DCDC1_CTRL1_C_SETMASK (((1<<HW_DCDC1_CTRL1_C_WIDTH)-1)<<HW_DCDC1_CTRL1_C_BITPOS
                                  )        
                             4224 ; 93   |#define HW_DCDC1_CTRL1_R_SETMASK (((1<<HW_DCDC1_CTRL1_R_WIDTH)-1)<<HW_DCDC1_CTRL1_R_BITPOS
                                  ) 
                             4225 ; 94   |#define HW_DCDC1_CTRL1_FFOR_SETMASK (((1<<HW_DCDC1_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC1_CTRL1_FF
                                  OR_BITPOS)  
                             4226 ; 95   |#define HW_DCDC1_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC1_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC1_CT
                                  RL1_PFMCTRL_BITPOS)   
                             4227 ; 96   |
                             4228 ; 97   |#define HW_DCDC1_CTRL1_C_CLRMASK (~(WORD)HW_DCDC1_CTRL1_C_SETMASK)     
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  70

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4229 ; 98   |#define HW_DCDC1_CTRL1_R_CLRMASK (~(WORD)HW_DCDC1_CTRL1_R_SETMASK) 
                             4230 ; 99   |#define HW_DCDC1_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC1_CTRL1_FFOR_SETMASK)  
                             4231 ; 100  |#define HW_DCDC1_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC1_CTRL1_PFMCTRL_SETMASK)  
                             4232 ; 101  |
                             4233 ; 102  |
                             4234 ; 103  |typedef union               
                             4235 ; 104  |{
                             4236 ; 105  |    struct {
                             4237 ; 106  |        unsigned int C       : HW_DCDC1_CTRL1_C_WIDTH;
                             4238 ; 107  |        unsigned int R                : HW_DCDC1_CTRL1_R_WIDTH;
                             4239 ; 108  |        unsigned int FFOR             : HW_DCDC1_CTRL1_FFOR_WIDTH;
                             4240 ; 109  |        unsigned int RSVD0            : HW_DCDC1_CTRL1_RSVD0_WIDTH;
                             4241 ; 110  |        unsigned int PFMCTRL          : HW_DCDC1_CTRL1_FFOR_WIDTH;
                             4242 ; 111  |    } B;
                             4243 ; 112  |    unsigned int I;
                             4244 ; 113  |} dcdc1_ctrl1_type;
                             4245 ; 114  |#define HW_DCDC1_CTRL1      (*(volatile dcdc1_ctrl1_type _X*) (HW_DCDC_BASEADDR+1))    /* 
                                  DcDc#1 Ctrl #1 Register */
                             4246 ; 115  |
                             4247 ; 116  |
                             4248 ; 117  |
                             4249 ; 118  |
                             4250 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                             4251 ; 120  |
                             4252 ; 121  |//  DcDc VDDIO Register (HW_DCDC_VDDIO) Bit Definitions
                             4253 ; 122  |
                             4254 ; 123  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH (5)
                             4255 ; 124  |#define HW_DCDC_VDDIO_RSVD0_WIDTH (3)
                             4256 ; 125  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH (5)
                             4257 ; 126  |#define HW_DCDC_VDDIO_RSVD1_WIDTH (3)
                             4258 ; 127  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH (1)
                             4259 ; 128  |#define HW_DCDC_VDDIO_RSVD2_WIDTH (3)
                             4260 ; 129  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH (1)
                             4261 ; 130  |#define HW_DCDC_VDDIO_OK_WIDTH (1)
                             4262 ; 131  |#define HW_DCDC_VDDIO_RSVD3_WIDTH (2)
                             4263 ; 132  |
                             4264 ; 133  |
                             4265 ; 134  |
                             4266 ; 135  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS (0)
                             4267 ; 136  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS (8)
                             4268 ; 137  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS (16)
                             4269 ; 138  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS (20)
                             4270 ; 139  |#define HW_DCDC_VDDIO_OK_BITPOS (21)
                             4271 ; 140  |
                             4272 ; 141  |
                             4273 ; 142  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS)        
                             4274 ; 143  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH)-1)<
                                  <HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS) 
                             4275 ; 144  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH)-1
                                  )<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS)  
                             4276 ; 145  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH)-1
                                  )<<HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS)  
                             4277 ; 146  |
                             4278 ; 147  |
                             4279 ; 148  |
                             4280 ; 149  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK)  
                                     
                             4281 ; 150  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK)
                                   
                             4282 ; 151  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMAS
                                  K)  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  71

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4283 ; 152  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMAS
                                  K)  
                             4284 ; 153  |
                             4285 ; 154  |
                             4286 ; 155  |typedef union               
                             4287 ; 156  |{
                             4288 ; 157  |    struct {
                             4289 ; 158  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH;
                             4290 ; 159  |        unsigned int RSVD0            : HW_DCDC_VDDIO_RSVD0_WIDTH;
                             4291 ; 160  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH;
                             4292 ; 161  |        unsigned int RSVD1            : HW_DCDC_VDDIO_RSVD1_WIDTH;
                             4293 ; 162  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH;
                             4294 ; 163  |        unsigned int RSVD2            : HW_DCDC_VDDIO_RSVD2_WIDTH;
                             4295 ; 164  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH;
                             4296 ; 165  |                 unsigned int VDDIO_OK        : HW_DCDC_VDDIO_OK_WIDTH;
                             4297 ; 166  |        unsigned int RSVD3            : HW_DCDC_VDDIO_RSVD3_WIDTH;
                             4298 ; 167  |    } B;
                             4299 ; 168  |    unsigned int I;
                             4300 ; 169  |} dcdc_vddio_type;
                             4301 ; 170  |#define HW_DCDC_VDDIO      (*(volatile dcdc_vddio_type _X*) (HW_DCDC_BASEADDR+2))    /* Dc
                                  Dc VDDIO Register */
                             4302 ; 171  |
                             4303 ; 172  |
                             4304 ; 173  |
                             4305 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                             4306 ; 175  |//  DcDc VDDD Register (HW_DCDC_VDDD) Bit Definitions
                             4307 ; 176  |
                             4308 ; 177  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH (5)
                             4309 ; 178  |#define HW_DCDC_VDDD_RSVD0_WIDTH (3)
                             4310 ; 179  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH (5)
                             4311 ; 180  |#define HW_DCDC_VDDD_RSVD1_WIDTH (3)
                             4312 ; 181  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH (1)
                             4313 ; 182  |#define HW_DCDC_VDDD_RSVD2_WIDTH (3)
                             4314 ; 183  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH (1)
                             4315 ; 184  |#define HW_DCDC_VDDD_OK_WIDTH (1)
                             4316 ; 185  |#define HW_DCDC_VDDD_RSVD3_WIDTH (2)
                             4317 ; 186  |
                             4318 ; 187  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS (0)
                             4319 ; 188  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS (8)
                             4320 ; 189  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS (16)
                             4321 ; 190  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS (20)
                             4322 ; 191  |#define HW_DCDC_VDDD_OK_BITPOS (21)
                             4323 ; 192  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH)-1)<<HW_
                                  DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)        
                             4324 ; 193  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS) 
                             4325 ; 194  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH)-1)<
                                  <HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS)  
                             4326 ; 195  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH)-1)<
                                  <HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS)  
                             4327 ; 196  |
                             4328 ; 197  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK)    
                                   
                             4329 ; 198  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK) 
                             4330 ; 199  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK)
                                    
                             4331 ; 200  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK)
                                    
                             4332 ; 201  |
                             4333 ; 202  |typedef union               
                             4334 ; 203  |{
                             4335 ; 204  |    struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  72

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4336 ; 205  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH;
                             4337 ; 206  |        unsigned int RSVD0            : HW_DCDC_VDDD_RSVD0_WIDTH;
                             4338 ; 207  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH;
                             4339 ; 208  |        unsigned int RSVD1            : HW_DCDC_VDDD_RSVD1_WIDTH;
                             4340 ; 209  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH;
                             4341 ; 210  |        unsigned int RSVD2            : HW_DCDC_VDDD_RSVD2_WIDTH;
                             4342 ; 211  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH;
                             4343 ; 212  |                 unsigned int VDD_OK           : HW_DCDC_VDDD_OK_WIDTH;
                             4344 ; 213  |        unsigned int RSVD3            : HW_DCDC_VDDD_RSVD3_WIDTH;
                             4345 ; 214  |    } B;
                             4346 ; 215  |   unsigned int I;
                             4347 ; 216  |        unsigned U;
                             4348 ; 217  |} dcdc_vddd_type;
                             4349 ; 218  |#define HW_DCDC_VDDD      (*(volatile dcdc_vddd_type _X*) (HW_DCDC_BASEADDR+3))    /* DcDc
                                   VDDD Register */
                             4350 ; 219  |
                             4351 ; 220  |
                             4352 ; 221  |
                             4353 ; 222  |
                             4354 ; 223  |/////////////////////////////////////////////////////////////////////////////////
                             4355 ; 224  |
                             4356 ; 225  |//  DcDc Vdda Register (HW_DCDC_VDDA) Bit Definitions
                             4357 ; 226  |
                             4358 ; 227  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH (5)
                             4359 ; 228  |#define HW_DCDC_VDDA_RSVD0_WIDTH (3)
                             4360 ; 229  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH (5)
                             4361 ; 230  |#define HW_DCDC_VDDA_RSVD1_WIDTH (3)
                             4362 ; 231  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH (1)
                             4363 ; 232  |#define HW_DCDC_VDDA_RSVD2_WIDTH (3)
                             4364 ; 233  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH (1)
                             4365 ; 234  |#define HW_DCDC_VDDA_OK_WIDTH (1)
                             4366 ; 235  |#define HW_DCDC_VDDA_RSVD3_WIDTH (2)
                             4367 ; 236  |
                             4368 ; 237  |
                             4369 ; 238  |
                             4370 ; 239  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_BITPOS (0)
                             4371 ; 240  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS (8)
                             4372 ; 241  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS (16)
                             4373 ; 242  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS (20)
                             4374 ; 243  |#define HW_DCDC_VDDA_OK_BITPOS (21)
                             4375 ; 244  |
                             4376 ; 245  |
                             4377 ; 246  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH)-1)<<HW_
                                  DCDC_VDDA_VOLTAGE_LEVEL_BITPOS)        
                             4378 ; 247  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS) 
                             4379 ; 248  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH)-1)<
                                  <HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS)  
                             4380 ; 249  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH)-1)<
                                  <HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS)  
                             4381 ; 250  |
                             4382 ; 251  |
                             4383 ; 252  |
                             4384 ; 253  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK)    
                                   
                             4385 ; 254  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK) 
                             4386 ; 255  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK)
                                    
                             4387 ; 256  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK)
                                    
                             4388 ; 257  |
                             4389 ; 258  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  73

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4390 ; 259  |typedef union               
                             4391 ; 260  |{
                             4392 ; 261  |    struct {
                             4393 ; 262  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH;
                             4394 ; 263  |        unsigned int RSVD0            : HW_DCDC_VDDA_RSVD0_WIDTH;
                             4395 ; 264  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH;
                             4396 ; 265  |        unsigned int RSVD1            : HW_DCDC_VDDA_RSVD1_WIDTH;
                             4397 ; 266  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH;
                             4398 ; 267  |        unsigned int RSVD2            : HW_DCDC_VDDA_RSVD2_WIDTH;
                             4399 ; 268  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH;
                             4400 ; 269  |             unsigned int VDDA_OK          : HW_DCDC_VDDA_OK_WIDTH;
                             4401 ; 270  |        unsigned int RSVD3            : HW_DCDC_VDDA_RSVD3_WIDTH;
                             4402 ; 271  |    } B;
                             4403 ; 272  |    unsigned int I;
                             4404 ; 273  |} dcdc_vdda_type;
                             4405 ; 274  |#define HW_DCDC_VDDA      (*(volatile dcdc_vdda_type _X*) (HW_DCDC_BASEADDR+4))    /* DcDc
                                   VDDA Register */
                             4406 ; 275  |
                             4407 ; 276  |
                             4408 ; 277  |
                             4409 ; 278  |
                             4410 ; 279  |/////////////////////////////////////////////////////////////////////////////////
                             4411 ; 280  |
                             4412 ; 281  |//  DcDc#2 Control Register 0 (HW_DCDC2_CTRL0) Bit Definitions
                             4413 ; 282  |
                             4414 ; 283  |#define HW_DCDC2_CTRL0_PLEVBU_WIDTH (5)
                             4415 ; 284  |#define HW_DCDC2_CTRL0_RSVD0_WIDTH (3)
                             4416 ; 285  |#define HW_DCDC2_CTRL0_PLEVBO_WIDTH (5)
                             4417 ; 286  |#define HW_DCDC2_CTRL0_RSVD1_WIDTH (3)
                             4418 ; 287  |#define HW_DCDC2_CTRL0_NLEV_WIDTH (5)
                             4419 ; 288  |#define HW_DCDC2_CTRL0_RSVD2_WIDTH (3)
                             4420 ; 289  |
                             4421 ; 290  |
                             4422 ; 291  |
                             4423 ; 292  |#define HW_DCDC2_CTRL0_PLEVBU_BITPOS (0)
                             4424 ; 293  |#define HW_DCDC2_CTRL0_PLEVBO_BITPOS (8)
                             4425 ; 294  |#define HW_DCDC2_CTRL0_NLEV_BITPOS (16)
                             4426 ; 295  |
                             4427 ; 296  |#define HW_DCDC2_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC2_CTRL
                                  0_PLEVBU_BITPOS)        
                             4428 ; 297  |#define HW_DCDC2_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC2_CTRL
                                  0_PLEVBO_BITPOS) 
                             4429 ; 298  |#define HW_DCDC2_CTRL0_NLEV_SETMASK (((1<<HW_DCDC2_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC2_CTRL0_NL
                                  EV_BITPOS)  
                             4430 ; 299  |
                             4431 ; 300  |#define HW_DCDC2_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBU_SETMASK)     
                             4432 ; 301  |#define HW_DCDC2_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBO_SETMASK) 
                             4433 ; 302  |#define HW_DCDC2_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC2_CTRL0_NLEV_SETMASK)  
                             4434 ; 303  |
                             4435 ; 304  |
                             4436 ; 305  |typedef union               
                             4437 ; 306  |{
                             4438 ; 307  |    struct {
                             4439 ; 308  |        unsigned int PLEVBU           : HW_DCDC2_CTRL0_PLEVBU_WIDTH;
                             4440 ; 309  |        unsigned int RSVD0            : HW_DCDC2_CTRL0_RSVD0_WIDTH;
                             4441 ; 310  |        unsigned int PLEVBO           : HW_DCDC2_CTRL0_PLEVBO_WIDTH;
                             4442 ; 311  |        unsigned int RSVD1            : HW_DCDC2_CTRL0_RSVD1_WIDTH;
                             4443 ; 312  |        unsigned int NLEV             : HW_DCDC2_CTRL0_NLEV_WIDTH;
                             4444 ; 313  |        unsigned int RSVD2            : HW_DCDC2_CTRL0_RSVD2_WIDTH;
                             4445 ; 314  |    } B;
                             4446 ; 315  |    unsigned int I;
                             4447 ; 316  |} dcdc2_ctrl0_type; 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  74

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4448 ; 317  |#define HW_DCDC2_CTRL0      (*(volatile dcdc2_ctrl0_type _X*) (HW_DCDC_BASEADDR+5))    /* 
                                  DcDc#2 Limit Level Register */
                             4449 ; 318  |
                             4450 ; 319  |
                             4451 ; 320  |
                             4452 ; 321  |
                             4453 ; 322  |/////////////////////////////////////////////////////////////////////////////////
                             4454 ; 323  |
                             4455 ; 324  |//  DcDc#2 Control Register #1 (HW_DCDC2_CTRL1) Bit Definitions
                             4456 ; 325  |
                             4457 ; 326  |#define HW_DCDC2_CTRL1_C_WIDTH (4)
                             4458 ; 327  |#define HW_DCDC2_CTRL1_R_WIDTH (4)
                             4459 ; 328  |#define HW_DCDC2_CTRL1_FFOR_WIDTH (3)
                             4460 ; 329  |#define HW_DCDC2_CTRL1_RSVD0_WIDTH (1)
                             4461 ; 330  |#define HW_DCDC2_CTRL1_PFMCTRL_WIDTH (12)
                             4462 ; 331  |
                             4463 ; 332  |
                             4464 ; 333  |#define HW_DCDC2_CTRL1_C_BITPOS (0)
                             4465 ; 334  |#define HW_DCDC2_CTRL1_R_BITPOS (4)
                             4466 ; 335  |#define HW_DCDC2_CTRL1_FFOR_BITPOS (8)
                             4467 ; 336  |#define HW_DCDC2_CTRL1_PFMCTRL_BITPOS (12)
                             4468 ; 337  |
                             4469 ; 338  |
                             4470 ; 339  |
                             4471 ; 340  |#define HW_DCDC2_CTRL1_C_SETMASK (((1<<HW_DCDC2_CTRL1_C_WIDTH)-1)<<HW_DCDC2_CTRL1_C_BITPOS
                                  )        
                             4472 ; 341  |#define HW_DCDC2_CTRL1_R_SETMASK (((1<<HW_DCDC2_CTRL1_R_WIDTH)-1)<<HW_DCDC2_CTRL1_R_BITPOS
                                  ) 
                             4473 ; 342  |#define HW_DCDC2_CTRL1_FFOR_SETMASK (((1<<HW_DCDC2_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC2_CTRL1_FF
                                  OR_BITPOS)  
                             4474 ; 343  |#define HW_DCDC2_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC2_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC2_CT
                                  RL1_PFMCTRL_BITPOS)  
                             4475 ; 344  |
                             4476 ; 345  |
                             4477 ; 346  |
                             4478 ; 347  |#define HW_DCDC2_CTRL1_C_CLRMASK (~(WORD)HW_DCDC2_CTRL1_C_SETMASK)     
                             4479 ; 348  |#define HW_DCDC2_CTRL1_R_CLRMASK (~(WORD)HW_DCDC2_CTRL1_R_SETMASK) 
                             4480 ; 349  |#define HW_DCDC2_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC2_CTRL1_FFOR_SETMASK)  
                             4481 ; 350  |#define HW_DCDC2_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC2_CTRL1_PFMCTRL_SETMASK)  
                             4482 ; 351  |
                             4483 ; 352  |
                             4484 ; 353  |typedef union               
                             4485 ; 354  |{
                             4486 ; 355  |    struct {
                             4487 ; 356  |        unsigned int C                : HW_DCDC2_CTRL1_C_WIDTH;
                             4488 ; 357  |        unsigned int R                : HW_DCDC2_CTRL1_R_WIDTH;
                             4489 ; 358  |        unsigned int FFOR             : HW_DCDC2_CTRL1_FFOR_WIDTH;
                             4490 ; 359  |        unsigned int RSVD0            : HW_DCDC2_CTRL1_RSVD0_WIDTH;
                             4491 ; 360  |        unsigned int PFMCTRL          : HW_DCDC2_CTRL1_FFOR_WIDTH;
                             4492 ; 361  |    } B;
                             4493 ; 362  |    unsigned int I;
                             4494 ; 363  |} dcdc2_ctrl1_type;
                             4495 ; 364  |#define HW_DCDC2_CTRL1      (*(volatile dcdc2_ctrl1_type _X*) (HW_DCDC_BASEADDR+6))    /* 
                                  DcDc#2 Ctrl Register #1 */
                             4496 ; 365  |
                             4497 ; 366  |
                             4498 ; 367  |
                             4499 ; 368  |
                             4500 ; 369  |/////////////////////////////////////////////////////////////////////////////////
                             4501 ; 370  |
                             4502 ; 371  |//  Speed Monitoring Register (HW_SPEED) Bit Definitions
                             4503 ; 372  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  75

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4504 ; 373  |#define HW_SPEED_OSC1_PWRUP_WIDTH (1)
                             4505 ; 374  |#define HW_SPEED_OSC1_START_COUNT_WIDTH (1)
                             4506 ; 375  |#define HW_SPEED_RSVD0_WIDTH (2)
                             4507 ; 376  |#define HW_SPEED_RINGOSC1_WIDTH (7)
                             4508 ; 377  |#define HW_SPEED_RSVD1_WIDTH (1)
                             4509 ; 378  |#define HW_SPEED_OSC2_PWRUP_WIDTH (1)
                             4510 ; 379  |#define HW_SPEED_OSC2_START_COUNT_WIDTH (1)
                             4511 ; 380  |#define HW_SPEED_RSVD2_WIDTH (2)
                             4512 ; 381  |#define HW_SPEED_RINGOSC2_WIDTH (7)
                             4513 ; 382  |#define HW_SPEED_RSVD3_WIDTH (1)
                             4514 ; 383  |
                             4515 ; 384  |
                             4516 ; 385  |
                             4517 ; 386  |#define HW_SPEED_OSC1_PWRUP_BITPOS (0)
                             4518 ; 387  |#define HW_SPEED_OSC1_START_COUNT_BITPOS (1)
                             4519 ; 388  |#define HW_SPEED_RINGOSC1_BITPOS (4)
                             4520 ; 389  |#define HW_SPEED_OSC2_PWRUP_BITPOS (12)
                             4521 ; 390  |#define HW_SPEED_OSC2_START_COUNT_BITPOS (13)
                             4522 ; 391  |#define HW_SPEED_RINGOSC2_BITPOS (16)
                             4523 ; 392  |
                             4524 ; 393  |
                             4525 ; 394  |#define HW_SPEED_OSC1_PWRUP_SETMASK (((1<<HW_SPEED_OSC1_PWRUP_WIDTH)-1)<<HW_SPEED_OSC1_PWR
                                  UP_BITPOS)        
                             4526 ; 395  |#define HW_SPEED_OSC1_START_COUNT_SETMASK (((1<<HW_SPEED_OSC1_START_COUNT_WIDTH)-1)<<HW_SP
                                  EED_OSC1_START_COUNT_BITPOS)        
                             4527 ; 396  |#define HW_SPEED_RINGOSC1_SETMASK (((1<<HW_SPEED_RINGOSC1_WIDTH)-1)<<HW_SPEED_RINGOSC1_BIT
                                  POS) 
                             4528 ; 397  |#define HW_SPEED_OSC2_PWRUP_SETMASK (((1<<HW_SPEED_OSC2_PWRUP_WIDTH)-1)<<HW_SPEED_OSC2_PWR
                                  UP_BITPOS)        
                             4529 ; 398  |
                             4530 ; 399  |#define HW_SPEED_OSC2_START_COUNT_SETMASK (((1<<HW_SPEED_OSC2_START_COUNT_WIDTH)-1)<<HW_SP
                                  EED_OSC2_START_COUNT_BITPOS)        
                             4531 ; 400  |#define HW_SPEED_RINGOSC2_SETMASK (((1<<HW_SPEED_RINGOSC2_WIDTH)-1)<<HW_SPEED_RINGOSC2_BIT
                                  POS) 
                             4532 ; 401  |
                             4533 ; 402  |
                             4534 ; 403  |
                             4535 ; 404  |#define HW_SPEED_OSC1_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC1_PWRUP_SETMASK)     
                             4536 ; 405  |#define HW_SPEED_OSC1_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC1_START_COUNT_SETMASK)     
                             4537 ; 406  |#define HW_SPEED_RINGOSC1_CLRMASK (~(WORD)HW_SPEED_RINGOSC1_SETMASK) 
                             4538 ; 407  |#define HW_SPEED_OSC2_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC2_PWRUP_SETMASK)   
                             4539 ; 408  |#define HW_SPEED_OSC2_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC2_START_COUNT_SETMASK)     
                             4540 ; 409  |#define HW_SPEED_RINGOSC2_CLRMASK (~(WORD)HW_SPEED_RINGOSC2_SETMASK) 
                             4541 ; 410  |
                             4542 ; 411  |
                             4543 ; 412  |typedef union               
                             4544 ; 413  |{
                             4545 ; 414  |    struct {
                             4546 ; 415  |        unsigned int OSC1_PWRUP          : HW_SPEED_OSC1_PWRUP_WIDTH;
                             4547 ; 416  |        unsigned int OSC1_START_COUNT    : HW_SPEED_OSC1_START_COUNT_WIDTH;
                             4548 ; 417  |        unsigned int RSVD0               : HW_SPEED_RSVD0_WIDTH;
                             4549 ; 418  |        unsigned int RINGOSC1            : HW_SPEED_RINGOSC1_WIDTH;
                             4550 ; 419  |        unsigned int RSVD1               : HW_SPEED_RSVD1_WIDTH;
                             4551 ; 420  |        unsigned int OSC2_PWRUP          : HW_SPEED_OSC2_PWRUP_WIDTH;
                             4552 ; 421  |        unsigned int OSC2_START_COUNT    : HW_SPEED_OSC2_START_COUNT_WIDTH;
                             4553 ; 422  |        unsigned int RSVD2               : HW_SPEED_RSVD2_WIDTH;
                             4554 ; 423  |        unsigned int RINGOSC2            : HW_SPEED_RINGOSC2_WIDTH;
                             4555 ; 424  |        unsigned int RSVD3               : HW_SPEED_RSVD3_WIDTH;
                             4556 ; 425  |    } B;
                             4557 ; 426  |    unsigned int I;
                             4558 ; 427  |} speed_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  76

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4559 ; 428  |#define HW_SPEED      (*(volatile speed_type _X*) (HW_DCDC_BASEADDR+7))    /* Speed Measur
                                  ement Register */
                             4560 ; 429  |
                             4561 ; 430  |
                             4562 ; 431  |
                             4563 ; 432  |
                             4564 ; 433  |
                             4565 ; 434  |
                             4566 ; 435  |
                             4567 ; 436  |// DC DC Test Bit Register (HW_DCDCTBR) Definitions
                             4568 ; 437  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH 4
                             4569 ; 438  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH 1
                             4570 ; 439  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH 1
                             4571 ; 440  |#define HW_DCDC_TBR_DCDC1_CLK4X_WIDTH 1
                             4572 ; 441  |#define HW_DCDC_TBR_DCDC1_CLK2X_WIDTH 1
                             4573 ; 442  |#define HW_DCDC_TBR_DCDC1_NOZERO_WIDTH 1
                             4574 ; 443  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH 1
                             4575 ; 444  |#define HW_DCDC_TBR_DCDC1_PFM_WIDTH 1
                             4576 ; 445  |#define HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH 1
                             4577 ; 446  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH 1
                             4578 ; 447  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH 1
                             4579 ; 448  |#define HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH 1
                             4580 ; 449  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH 1
                             4581 ; 450  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH 1
                             4582 ; 451  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH 1
                             4583 ; 452  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH 1
                             4584 ; 453  |#define HW_DCDC_TBR_DCDC2_CLK4X_WIDTH 1
                             4585 ; 454  |#define HW_DCDC_TBR_DCDC2_CLK2X_WIDTH 1
                             4586 ; 455  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH 1
                             4587 ; 456  |#define HW_DCDC_TBR_DCDC2_PFM_WIDTH 1
                             4588 ; 457  |#define HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH 1
                             4589 ; 458  |
                             4590 ; 459  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS (0)
                             4591 ; 460  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_BITPOS (4)
                             4592 ; 461  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS (5)
                             4593 ; 462  |#define HW_DCDC_TBR_DCDC1_CLK4X_BITPOS (6)
                             4594 ; 463  |#define HW_DCDC_TBR_DCDC1_CLK2X_BITPOS (7)
                             4595 ; 464  |#define HW_DCDC_TBR_DCDC1_NOZERO_BITPOS (8)
                             4596 ; 465  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_BITPOS (9)
                             4597 ; 466  |#define HW_DCDC_TBR_DCDC1_PFM_BITPOS (10)
                             4598 ; 467  |#define HW_DCDC_TBR_DCDC1_STOPCLK_BITPOS (11)
                             4599 ; 468  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_BITPOS (12)
                             4600 ; 469  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_BITPOS (13)
                             4601 ; 470  |#define HW_DCDC_TBR_DCDC_MORE_CAP_BITPOS (14)
                             4602 ; 471  |#define HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS (15)
                             4603 ; 472  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_BITPOS (16)
                             4604 ; 473  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_BITPOS (17)
                             4605 ; 474  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_BITPOS (18)
                             4606 ; 475  |#define HW_DCDC_TBR_DCDC2_CLK4X_BITPOS (19)
                             4607 ; 476  |#define HW_DCDC_TBR_DCDC2_CLK2X_BITPOS (20)
                             4608 ; 477  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_BITPOS (21)
                             4609 ; 478  |#define HW_DCDC_TBR_DCDC2_PFM_BITPOS (22)
                             4610 ; 479  |#define HW_DCDC_TBR_DCDC2_STOPCLK_BITPOS (23)
                             4611 ; 480  |
                             4612 ; 481  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK (((1<<HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH)-1)<<HW_DCDC
                                  _TBR_DCDC1_ADJ_TN_BITPOS)
                             4613 ; 482  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK (((1<<HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH)-1)<<HW_DC
                                  DC_TBR_DCDC1_BAT_ADJ_BITPOS)
                             4614 ; 483  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMASK (((1<<HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH)-1
                                  )<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)
                             4615 ; 484  |
                             4616 ; 485  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  77

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4617 ; 486  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK)
                             4618 ; 487  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMAS
                                  K)
                             4619 ; 488  |
                             4620 ; 489  |// Defines for What needs to change to be able to use a higher Core voltage and when the c
                                  hange should happen
                             4621 ; 490  |#define HW_DCDC_VDDD_CHANGE_TBR_CUTOFF_VALUE ((18<<HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)&HW_D
                                  CDC_VDDD_VOLTAGE_LEVEL_SETMASK)
                             4622 ; 491  |#define HW_DCDC_TBR_VDDD_HI_VALUE ((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC_
                                  TBR_DCDC_ANA_BGR_BIAS_SETMASK)
                             4623 ; 492  |#define HW_DCDC_TBR_VDDD_LO_VALUE (((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC
                                  _TBR_DCDC_ANA_BGR_BIAS_SETMASK)+((2<<HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS)&HW_DCDC_TBR_DCDC1_ADJ_TN_SET
                                  MASK)+((1<<HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS)&HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK))
                             4624 ; 493  |
                             4625 ; 494  |typedef union               
                             4626 ; 495  |{
                             4627 ; 496  |    struct {
                             4628 ; 497  |        unsigned int DCDC1_ADJ_TN               : HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH;
                             4629 ; 498  |        unsigned int DCDC1_DIS_5BIT             : HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH;
                             4630 ; 499  |        unsigned int DCDC1_BAT_ADJ              : HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH;
                             4631 ; 500  |        unsigned int DCDC1_CLK4X                : HW_DCDC_TBR_DCDC1_CLK4X_WIDTH;
                             4632 ; 501  |        unsigned int DCDC1_CLK2X                : HW_DCDC_TBR_DCDC1_CLK2X_WIDTH;
                             4633 ; 502  |        unsigned int DCDC1_NOZERO               : HW_DCDC_TBR_DCDC1_NOZERO_WIDTH;
                             4634 ; 503  |        unsigned int DCDC1_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH;
                             4635 ; 504  |        unsigned int DCDC1_PFM                  : HW_DCDC_TBR_DCDC1_PFM_WIDTH;
                             4636 ; 505  |        unsigned int DCDC1_STOPCLK              : HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH;
                             4637 ; 506  |        unsigned int PWRUP_VDDIO_BRNOUT         : HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH;
                             4638 ; 507  |        unsigned int DCDC_ANA_LESSI             : HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH;
                             4639 ; 508  |        unsigned int DCDC_MORE_CAP              : HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH;
                             4640 ; 509  |        unsigned int DCDC_ANA_BGR_BIAS          : HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH;
                             4641 ; 510  |        unsigned int DCDC1_NEW_SCHEME           : HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH;
                             4642 ; 511  |        unsigned int DCDC1_HALF_FETS            : HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH;
                             4643 ; 512  |        unsigned int DCDC2_DIS_5BIT             : HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH;
                             4644 ; 513  |        unsigned int DCDC2_CLK4X                : HW_DCDC_TBR_DCDC2_CLK4X_WIDTH;
                             4645 ; 514  |        unsigned int DCDC2_CLK2X                : HW_DCDC_TBR_DCDC2_CLK2X_WIDTH;
                             4646 ; 515  |        unsigned int DCDC2_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH;
                             4647 ; 516  |        unsigned int DCDC2_PFM                  : HW_DCDC_TBR_DCDC2_PFM_WIDTH;
                             4648 ; 517  |        unsigned int DCDC2_STOPCLK              : HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH;
                             4649 ; 518  |    } B;
                             4650 ; 519  |    unsigned int I;
                             4651 ; 520  |} usb_dcdctbr_type;
                             4652 ; 521  |#define HW_DCDC_TBR                     (*(volatile usb_dcdctbr_type _X*) (HW_DCDC_BASEADD
                                  R+8))    /* Analog test bit register*/
                             4653 ; 522  |
                             4654 ; 523  |
                             4655 ; 524  |/////////////////////////////////////////////////////////////////////////////////
                             4656 ; 525  |
                             4657 ; 526  |//  Analog Persistent Config (HW_VDD5V_PWR_CHARGE) Bit Definitions
                             4658 ; 527  |
                             4659 ; 528  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH (6)
                             4660 ; 529  |#define HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH (2)
                             4661 ; 530  |#define HW_VDD5V_PWR_CHARGE_PWD_WIDTH (1)
                             4662 ; 531  |#define HW_VDD5V_PWR_CHARGE_RES_WIDTH (1)
                             4663 ; 532  |#define HW_VDD5V_PWR_CHARGE_NIMH_WIDTH (1)
                             4664 ; 533  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH (1)
                             4665 ; 534  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH (1)
                             4666 ; 535  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WIDTH (1)
                             4667 ; 536  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH (1)
                             4668 ; 537  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH (1)
                             4669 ; 538  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH (1)
                             4670 ; 539  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH (1)
                             4671 ; 540  |#define HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH (2)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  78

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4672 ; 541  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH (1)
                             4673 ; 542  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH (2)
                             4674 ; 543  |#define HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH (3)
                             4675 ; 544  |
                             4676 ; 545  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS (0)
                             4677 ; 546  |#define HW_VDD5V_PWR_CHARGE_PWD_BITPOS (8)
                             4678 ; 547  |#define HW_VDD5V_PWR_CHARGE_RES_BITPOS (9)
                             4679 ; 548  |#define HW_VDD5V_PWR_CHARGE_NIMH_BITPOS (10)
                             4680 ; 549  |
                             4681 ; 550  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS (11)
                             4682 ; 551  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS (12)
                             4683 ; 552  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS (13)
                             4684 ; 553  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS (14)
                             4685 ; 554  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS (15)
                             4686 ; 555  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS (16)
                             4687 ; 556  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS (17)
                             4688 ; 557  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS (20)
                             4689 ; 558  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS (21)
                             4690 ; 559  |
                             4691 ; 560  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WI
                                  DTH)-1)<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS)        
                             4692 ; 561  |#define HW_VDD5V_PWR_CHARGE_PWD_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWD_WIDTH)-1)<<HW_VDD5V_
                                  PWR_CHARGE_PWD_BITPOS)        
                             4693 ; 562  |#define HW_VDD5V_PWR_CHARGE_RES_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_RES_WIDTH)-1)<<HW_VDD5V_
                                  PWR_CHARGE_RES_BITPOS) 
                             4694 ; 563  |#define HW_VDD5V_PWR_CHARGE_NIMH_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_NIMH_WIDTH)-1)<<HW_VDD5
                                  V_PWR_CHARGE_NIMH_BITPOS) 
                             4695 ; 564  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH)-1)<<H
                                  W_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS) 
                             4696 ; 565  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMI
                                  T_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS)        
                             4697 ; 566  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOB
                                  RNOUT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS)        
                             4698 ; 567  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH)-1)<
                                  <HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS) 
                             4699 ; 568  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WI
                                  DTH)-1)<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS) 
                             4700 ; 569  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH)-1)<
                                  <HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS) 
                             4701 ; 570  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH)
                                  -1)<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS) 
                             4702 ; 571  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_
                                  WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS) 
                             4703 ; 572  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH)-1
                                  )<<HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS) 
                             4704 ; 573  |
                             4705 ; 574  |
                             4706 ; 575  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_CURRENT_
                                  SETMASK)     
                             4707 ; 576  |#define HW_VDD5V_PWR_CHARGE_PWD_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWD_SETMASK)     
                             4708 ; 577  |#define HW_VDD5V_PWR_CHARGE_RES_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_RES_SETMASK) 
                             4709 ; 578  |#define HW_VDD5V_PWR_CHARGE_NIMH_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_NIMH_SETMASK) 
                             4710 ; 579  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK) 
                             4711 ; 580  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DISABLE_ILI
                                  MIT_SETMASK)     
                             4712 ; 581  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWDN_ON_I
                                  OBRNOUT_SETMASK)     
                             4713 ; 582  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK)
                                   
                             4714 ; 583  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_TEST_USBREGS_
                                  SETMASK) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  79

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4715 ; 584  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK)
                                   
                             4716 ; 585  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETM
                                  ASK) 
                             4717 ; 586  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_VDD5V_PRESEN
                                  T_SETMASK) 
                             4718 ; 587  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMAS
                                  K) 
                             4719 ; 588  |
                             4720 ; 589  |typedef union               
                             4721 ; 590  |{
                             4722 ; 591  |    struct {
                             4723 ; 592  |        unsigned int BATT_CURRENT               : HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH;
                             4724 ; 593  |        unsigned int RSVD0                      : HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH;
                             4725 ; 594  |        unsigned int PWD                        : HW_VDD5V_PWR_CHARGE_PWD_WIDTH;
                             4726 ; 595  |        unsigned int RES                        : HW_VDD5V_PWR_CHARGE_RES_WIDTH;
                             4727 ; 596  |        unsigned int NIMH                       : HW_VDD5V_PWR_CHARGE_NIMH_WIDTH;
                             4728 ; 597  |        unsigned int LI_TYPE                    : HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH;
                             4729 ; 598  |        unsigned int DISABLE_ILIMIT             : HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH
                                  ;
                             4730 ; 599  |        unsigned int PWDN_ON_IOBRNOUT           : HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WID
                                  TH;
                             4731 ; 600  |        unsigned int DCANA_LP                   : HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH;
                             4732 ; 601  |        unsigned int TEST_USBREGS               : HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH;
                             4733 ; 602  |        unsigned int DRV_BATT                   : HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH;
                             4734 ; 603  |        unsigned int SWCHRG_BAT                 : HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH;
                             4735 ; 604  |        unsigned int RSVD1                      : HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH;
                             4736 ; 605  |        unsigned int VDD5V_PRESENT              : HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH;
                                  
                             4737 ; 606  |        unsigned int RSVD2                      : HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH;
                             4738 ; 607  |    } B;
                             4739 ; 608  |    unsigned int I;
                             4740 ; 609  |} usb_pwr_charge_type;
                             4741 ; 610  |#define HW_VDD5V_PWR_CHARGE      (*(volatile usb_pwr_charge_type _X*) (HW_DCDC_BASEADDR+17
                                  ))    /* Analog Persistent Config Register */
                             4742 ; 611  |
                             4743 ; 612  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH 1
                             4744 ; 613  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH 1
                             4745 ; 614  |#define HW_DCDC_PERSIST_UPDATE_WIDTH 1
                             4746 ; 615  |#define HW_DCDC_PERSIST_AUTO_RESTART_WIDTH 1
                             4747 ; 616  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH 1
                             4748 ; 617  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH 1
                             4749 ; 618  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH 1
                             4750 ; 619  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH 1
                             4751 ; 620  |#define HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH 1
                             4752 ; 621  |#define HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH 1
                             4753 ; 622  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH 1
                             4754 ; 623  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH 1
                             4755 ; 624  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH 1
                             4756 ; 625  |#define HW_DCDC_PERSIST_RSRVD_WIDTH 2
                             4757 ; 626  |
                             4758 ; 627  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_BITPOS 12
                             4759 ; 628  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_BITPOS 11
                             4760 ; 629  |#define HW_DCDC_PERSIST_UPDATE_BITPOS 10
                             4761 ; 630  |#define HW_DCDC_PERSIST_AUTO_RESTART_BITPOS 9
                             4762 ; 631  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_BITPOS 8 
                             4763 ; 632  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_BITPOS 7
                             4764 ; 633  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_BITPOS 6
                             4765 ; 634  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_BITPOS 5
                             4766 ; 635  |#define HW_DCDC_PERSIST_XTAL_TRIM1_BITPOS 4
                             4767 ; 636  |#define HW_DCDC_PERSIST_XTAL_TRIM0_BITPOS 3
                             4768 ; 637  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_BITPOS 2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  80

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4769 ; 638  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_BITPOS 1
                             4770 ; 639  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_BITPOS 0
                             4771 ; 640  |
                             4772 ; 641  |typedef union               
                             4773 ; 642  |{
                             4774 ; 643  |    struct {       
                             4775 ; 644  |       int XTAL_TRM_ENABLE             : HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH;
                             4776 ; 645  |       int XTAL_BIAS_DOWN0             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH;
                             4777 ; 646  |       int XTAL_BIAS_DOWN1             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH;
                             4778 ; 647  |       int XTAL_TRIM0                  : HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH;
                             4779 ; 648  |       int XTAL_TRIM1                  : HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH;
                             4780 ; 649  |       int SLEEP_XTAL_ENABLE           : HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH;
                             4781 ; 650  |       int LOW_BATTERY_ENABLE          : HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH;
                             4782 ; 651  |       int LOW_BATT_TYPE               : HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH;
                             4783 ; 652  |       int DELAY_5V_AUTO_RESTART       : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH;
                             4784 ; 653  |       int AUTO_RESTART                : HW_DCDC_PERSIST_AUTO_RESTART_WIDTH;
                             4785 ; 654  |       int UPDATE                      : HW_DCDC_PERSIST_UPDATE_WIDTH;
                             4786 ; 655  |       int DELAY_5V_AUTO_RESTART_STAT  : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH;
                                  
                             4787 ; 656  |       int AUTO_RESTART_STAT           : HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH;
                             4788 ; 657  |       int RSRVD                       : HW_DCDC_PERSIST_RSRVD_WIDTH;
                             4789 ; 658  |    } B;
                             4790 ; 659  |    int I;
                             4791 ; 660  |} usb_dcdcpersist_type;
                             4792 ; 661  |#define HW_DCDC_PERSIST                (*(volatile usb_dcdcpersist_type _X*) (HW_DCDC_BASE
                                  ADDR+15))    /* Analog test bit register*/
                             4793 ; 662  |
                             4794 ; 663  |
                             4795 ; 664  |
                             4796 ; 665  |#endif
                             4797 ; 666  |
                             4798 ; 667  |
                             4799 ; 668  |
                             4800 
                             4802 
                             4803 ; 21   |#include "regsemc.h"
                             4804 
                             4806 
                             4807 ; 1    |#if !(defined(__REGS_EMC_INC))
                             4808 ; 2    |#define __REGS_EMC_INC 1
                             4809 ; 3    |
                             4810 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             4811 ; 5    |//   Module base addresses
                             4812 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                             4813 ; 7    |#define HW_EMC_BASEADDR 0xF000
                             4814 ; 8    |
                             4815 ; 9    |/////////////////////////////////////////////////////////////////////////////////
                             4816 ; 10   |//  EMC Registers
                             4817 ; 11   |/////////////////////////////////////////////////////////////////////////////////
                             4818 ; 12   |
                             4819 ; 13   |
                             4820 ; 14   |/////////////////////////////////////////////////////////////////////////////////
                             4821 ; 15   |//  Flash Control Register (HW_FLCR) Bit Definitions
                             4822 ; 16   |
                             4823 ; 17   |typedef union               /*Flash Control Register*/
                             4824 ; 18   |{
                             4825 ; 19   |    struct
                             4826 ; 20   |    {
                             4827 ; 21   |    int KICK        :1;
                             4828 ; 22   |    int RW          :1;
                             4829 ; 23   |    int TCIE        :1;
                             4830 ; 24   |    int IRQP        :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  81

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4831 ; 25   |    unsigned MMD    :2;
                             4832 ; 26   |    unsigned NB     :11;
                             4833 ; 27   |    unsigned RSVD   :4;
                             4834 ; 28   |    int SRST        :1;
                             4835 ; 29   |    } B;
                             4836 ; 30   |    int I;
                             4837 ; 31   |} flcr_type;
                             4838 ; 32   |
                             4839 ; 33   |#define HW_FLCR_KICK_BITPOS 0
                             4840 ; 34   |#define HW_FLCR_RW_BITPOS 1
                             4841 ; 35   |#define HW_FLCR_TCIE_BITPOS 2
                             4842 ; 36   |#define HW_FLCR_IRQP_BITPOS 3
                             4843 ; 37   |#define HW_FLCR_MMD_BITPOS 4
                             4844 ; 38   |#define HW_FLCR_NB_BITPOS 6
                             4845 ; 39   |#define HW_FLCR_SRST_BITPOS 21
                             4846 ; 40   |
                             4847 ; 41   |#define HW_FLCR_KICK_SETMASK 1<<HW_FLCR_KICK_BITPOS
                             4848 ; 42   |#define HW_FLCR_RW_SETMASK 1<<HW_FLCR_RW_BITPOS
                             4849 ; 43   |#define HW_FLCR_READ_KICK_SETMASK HW_FLCR_KICK_SETMASK|HW_FLCR_RW_SETMASK
                             4850 ; 44   |#define HW_FLCR_WRITE_KICK_SETMASK HW_FLCR_KICK_SETMASK
                             4851 ; 45   |#define HW_FLCR_TCIE_SETMASK 1<<HW_FLCR_TCIE_BITPOS
                             4852 ; 46   |#define HW_FLCR_IRQP_SETMASK 1<<HW_FLCR_IRQP_BITPOS
                             4853 ; 47   |#define HW_FLCR_MMD_SETMASK 3<<HW_FLCR_MMD_BITPOS
                             4854 ; 48   |#define HW_FLCR_NB_SETMASK 0x7FF<<HW_FLCR_NB_BITPOS
                             4855 ; 49   |#define HW_FLCR_SRST_SETMASK 1<<HW_FLCR_SRST_BITPOS
                             4856 ; 50   |
                             4857 ; 51   |#define HW_FLCR_KICK_CLRMASK ~(WORD)HW_FLCR_KICK_SETMASK
                             4858 ; 52   |#define HW_FLCR_RW_CLRMASK ~(WORD)HW_FLCR_RW_SETMASK
                             4859 ; 53   |#define HW_FLCR_TCIE_CLRMASK ~(WORD)HW_FLCR_TCIE_SETMASK
                             4860 ; 54   |#define HW_FLCR_IRQP_CLRMASK ~(WORD)HW_FLCR_IRQP_SETMASK
                             4861 ; 55   |#define HW_FLCR_MMD_CLRMASK ~(WORD)HW_FLCR_MMD_SETMASK
                             4862 ; 56   |#define HW_FLCR_NB_CLRMASK ~(WORD)HW_FLCR_NB_SETMASK
                             4863 ; 57   |#define HW_FLCR_SRST_CLRMASK ~(WORD)HW_FLCR_SRST_SETMASK
                             4864 ; 58   |
                             4865 ; 59   |
                             4866 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                             4867 ; 61   |//  Flash Start Address Low Register (HW_FLSALR) Bit Definitions
                             4868 ; 62   |
                             4869 ; 63   |typedef union           /* Flash Start Address Low*/
                             4870 ; 64   |{
                             4871 ; 65   |    struct
                             4872 ; 66   |    {
                             4873 ; 67   |    unsigned XA     : 24;
                             4874 ; 68   |    } B;
                             4875 ; 69   |    int I;
                             4876 ; 70   |} flsalr_type;
                             4877 ; 71   |
                             4878 ; 72   |#define HW_FLSALR_XA_BITPOS 0
                             4879 ; 73   |
                             4880 ; 74   |#define HW_FLSALR_XA_SETMASK 0xFFFFFF<<HW_FLSALR_XA_BITPOS
                             4881 ; 75   |
                             4882 ; 76   |#define HW_FLSALR_XA_CLRMASK ~(WORD)HW_FLSALR_XA_SETMASK
                             4883 ; 77   |
                             4884 ; 78   |
                             4885 ; 79   |/////////////////////////////////////////////////////////////////////////////////
                             4886 ; 80   |//  Flash Start Address High Register (HW_FLSAHR) Bit Definitions
                             4887 ; 81   |
                             4888 ; 82   |typedef union           /* Flash Start Address High*/
                             4889 ; 83   |{
                             4890 ; 84   |    struct
                             4891 ; 85   |    {
                             4892 ; 86   |    unsigned XA     :8;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  82

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4893 ; 87   |    unsigned DA     :16;
                             4894 ; 88   |    } B;
                             4895 ; 89   |    int I;
                             4896 ; 90   |} flsahr_type;
                             4897 ; 91   |
                             4898 ; 92   |#define HW_FLSAHR_XA_BITPOS 0
                             4899 ; 93   |
                             4900 ; 94   |#define HW_FLSAHR_XA_SETMASK 0xFFFFFF<<HW_FLSAHR_XA_BITPOS
                             4901 ; 95   |
                             4902 ; 96   |#define HW_FLSAHR_XA_CLRMASK ~(WORD)HW_FLSAHR_XA_SETMASK
                             4903 ; 97   |
                             4904 ; 98   |
                             4905 ; 99   |/////////////////////////////////////////////////////////////////////////////////
                             4906 ; 100  |//  EMC Flash CompactFlash Control Register (HW_FLCFCR) Bit Definitions
                             4907 ; 101  |
                             4908 ; 102  |typedef union           /* Flash CompactFlash Control Register*/
                             4909 ; 103  |{
                             4910 ; 104  |    struct
                             4911 ; 105  |    {
                             4912 ; 106  |        int WP          :1;
                             4913 ; 107  |        int CDP         :1;
                             4914 ; 108  |        unsigned SM     :2;
                             4915 ; 109  |        int XATTR       :1;
                             4916 ; 110  |        int CRST        :1;
                             4917 ; 111  |        int XWT         :1;
                             4918 ; 112  |        int RI          :1;
                             4919 ; 113  |        int IFCE        :1;
                             4920 ; 114  |        int ISCE        :1;
                             4921 ; 115  |        int INCE        :1;
                             4922 ; 116  |        int IFCS        :1;
                             4923 ; 117  |        int ISCS        :1;
                             4924 ; 118  |        int INCS        :1;
                             4925 ; 119  |        unsigned CFAI   :2;
                             4926 ; 120  |        int XDDI        :1;
                             4927 ; 121  |        unsigned CS     :2;
                             4928 ; 122  |        int CRE         :1;
                             4929 ; 123  |        unsigned VS     :2;
                             4930 ; 124  |        int DASP        :1;
                             4931 ; 125  |        int MODE16      :1; 
                             4932 ; 126  |    } B;
                             4933 ; 127  |    int I;
                             4934 ; 128  |} flcfcr_type;
                             4935 ; 129  |
                             4936 ; 130  |#define HW_FLCFCR_WP_BITPOS 0
                             4937 ; 131  |#define HW_FLCFCR_CDP_BITPOS 1
                             4938 ; 132  |#define HW_FLCFCR_SM_BITPOS 2
                             4939 ; 133  |#define HW_FLCFCR_XATTR_BITPOS 4
                             4940 ; 134  |#define HW_FLCFCR_CRST_BITPOS 5
                             4941 ; 135  |#define HW_FLCFCR_XWT_BITPOS 6
                             4942 ; 136  |#define HW_FLCFCR_RI_BITPOS 7
                             4943 ; 137  |#define HW_FLCFCR_IFCE_BITPOS 8
                             4944 ; 138  |#define HW_FLCFCR_ISCE_BITPOS 9
                             4945 ; 139  |#define HW_FLCFCR_INCE_BITPOS 10
                             4946 ; 140  |#define HW_FLCFCR_IFCS_BITPOS 11
                             4947 ; 141  |#define HW_FLCFCR_ISCS_BITPOS 12
                             4948 ; 142  |#define HW_FLCFCR_INCS_BITPOS 13
                             4949 ; 143  |#define HW_FLCFCR_CFAI_BITPOS 14
                             4950 ; 144  |#define HW_FLCFCR_XDDI_BITPOS 16
                             4951 ; 145  |#define HW_FLCFCR_CS_BITPOS 17
                             4952 ; 146  |#define HW_FLCFCR_CRE_BITPOS 19
                             4953 ; 147  |#define HW_FLCFCR_VS_BITPOS 20
                             4954 ; 148  |#define HW_FLCFCR_DASP_BITPOS 22
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  83

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4955 ; 149  |
                             4956 ; 150  |#define HW_FLCFCR_WP_SETMASK 1<<HW_FLCFCR_WP_BITPOS
                             4957 ; 151  |#define HW_FLCFCR_CDP_SETMASK 1<<HW_FLCFCR_CDP_BITPOS
                             4958 ; 152  |#define HW_FLCFCR_SM_SETMASK 3<<HW_FLCFCR_SM_BITPOS
                             4959 ; 153  |#define HW_FLCFCR_XATTR_SETMASK 1<<HW_FLCFCR_XATTR_BITPOS
                             4960 ; 154  |#define HW_FLCFCR_CRST_SETMASK 1<<HW_FLCFCR_CRST_BITPOS
                             4961 ; 155  |#define HW_FLCFCR_XWT_SETMASK 1<<HW_FLCFCR_XWT_BITPOS
                             4962 ; 156  |#define HW_FLCFCR_RI_SETMASK 1<<HW_FLCFCR_RI_BITPOS
                             4963 ; 157  |#define HW_FLCFCR_IFCE_SETMASK 1<<HW_FLCFCR_IFCE_BITPOS
                             4964 ; 158  |#define HW_FLCFCR_ISCE_SETMASK 1<<HW_FLCFCR_ISCE_BITPOS
                             4965 ; 159  |#define HW_FLCFCR_INCE_SETMASK 1<<HW_FLCFCR_INCE_BITPOS
                             4966 ; 160  |#define HW_FLCFCR_IFCS_SETMASK 1<<HW_FLCFCR_IFCS_BITPOS
                             4967 ; 161  |#define HW_FLCFCR_ISCS_SETMASK 1<<HW_FLCFCR_ISCS_BITPOS
                             4968 ; 162  |#define HW_FLCFCR_INCS_SETMASK 1<<HW_FLCFCR_INCS_BITPOS
                             4969 ; 163  |#define HW_FLCFCR_CFAI_SETMASK 3<<HW_FLCFCR_CFAI_BITPOS
                             4970 ; 164  |#define HW_FLCFCR_XDDI_SETMASK 1<<HW_FLCFCR_XDDI_BITPOS
                             4971 ; 165  |#define HW_FLCFCR_CS_SETMASK 3<<HW_FLCFCR_CS_BITPOS
                             4972 ; 166  |#define HW_FLCFCR_CRE_SETMASK 1<<HW_FLCFCR_CRE_BITPOS
                             4973 ; 167  |#define HW_FLCFCR_VS_SETMASK 3<<HW_FLCFCR_VS_BITPOS
                             4974 ; 168  |#define HW_FLCFCR_DASP_SETMASK 1<<HW_FLCFCR_DASP_BITPOS
                             4975 ; 169  |
                             4976 ; 170  |#define HW_FLCFCR_WP_CLRMASK ~(WORD)HW_FLCFCR_WP_SETMASK
                             4977 ; 171  |#define HW_FLCFCR_CDP_CLRMASK ~(WORD)HW_FLCFCR_CDP_SETMASK
                             4978 ; 172  |#define HW_FLCFCR_SM_CLRMASK ~(WORD)HW_FLCFCR_SM_SETMASK
                             4979 ; 173  |#define HW_FLCFCR_XATTR_CLRMASK ~(WORD)HW_FLCFCR_XATTR_SETMASK
                             4980 ; 174  |#define HW_FLCFCR_CRST_CLRMASK ~(WORD)HW_FLCFCR_CRST_SETMASK
                             4981 ; 175  |#define HW_FLCFCR_XWT_CLRMASK ~(WORD)HW_FLCFCR_XWT_SETMASK
                             4982 ; 176  |#define HW_FLCFCR_RI_CLRMASK ~(WORD)HW_FLCFCR_RI_SETMASK
                             4983 ; 177  |#define HW_FLCFCR_IFCE_CLRMASK ~(WORD)HW_FLCFCR_IFCE_SETMASK
                             4984 ; 178  |#define HW_FLCFCR_ISCE_CLRMASK ~(WORD)HW_FLCFCR_ISCE_SETMASK
                             4985 ; 179  |#define HW_FLCFCR_INCE_CLRMASK ~(WORD)HW_FLCFCR_INCE_SETMASK
                             4986 ; 180  |#define HW_FLCFCR_IFCS_CLRMASK ~(WORD)HW_FLCFCR_IFCS_SETMASK
                             4987 ; 181  |#define HW_FLCFCR_ISCS_CLRMASK ~(WORD)HW_FLCFCR_ISCS_SETMASK
                             4988 ; 182  |#define HW_FLCFCR_INCS_CLRMASK ~(WORD)HW_FLCFCR_INCS_SETMASK
                             4989 ; 183  |#define HW_FLCFCR_CFAI_CLRMASK ~(WORD)HW_FLCFCR_CFAI_SETMASK
                             4990 ; 184  |#define HW_FLCFCR_XDDI_CLRMASK ~(WORD)HW_FLCFCR_XDDI_SETMASK
                             4991 ; 185  |#define HW_FLCFCR_CS_CLRMASK ~(WORD)HW_FLCFCR_CS_SETMASK
                             4992 ; 186  |#define HW_FLCFCR_CRE_CLRMASK ~(WORD)HW_FLCFCR_CRE_SETMASK
                             4993 ; 187  |#define HW_FLCFCR_VS_CLRMASK ~(WORD)HW_FLCFCR_VS_SETMASK
                             4994 ; 188  |#define HW_FLCFCR_DASP_CLRMASK ~(WORD)HW_FLCFCR_DASP_SETMASK
                             4995 ; 189  |
                             4996 ; 190  |
                             4997 ; 191  |/////////////////////////////////////////////////////////////////////////////////
                             4998 ; 192  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR1R) Bit Definitions
                             4999 ; 193  |
                             5000 ; 194  |typedef union           /* Flash CompactFlash Timer1 Register*/
                             5001 ; 195  |{
                             5002 ; 196  |    struct
                             5003 ; 197  |    {
                             5004 ; 198  |        unsigned TRWSU  :5;
                             5005 ; 199  |        unsigned TRPW   :7;
                             5006 ; 200  |        unsigned TWPW   :7;
                             5007 ; 201  |        unsigned TRWH   :5;
                             5008 ; 202  |    } B;
                             5009 ; 203  |    int I;
                             5010 ; 204  |} flcftmr1r_type;
                             5011 ; 205  |
                             5012 ; 206  |#define HW_FLCFTMR1R_TRWSU_BITPOS 0
                             5013 ; 207  |#define HW_FLCFTMR1R_TRPW_BITPOS 5
                             5014 ; 208  |#define HW_FLCFTMR1R_TWPW_BITPOS 12
                             5015 ; 209  |#define HW_FLCFTMR1R_TRWH_BITPOS 19
                             5016 ; 210  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  84

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5017 ; 211  |#define HW_FLCFTMR1R_TRWSU_SETMASK 0x1F<<HW_FLCFTMR1R_TRWSU_BITPOS
                             5018 ; 212  |#define HW_FLCFTMR1R_TRPW_SETMASK 0x7F<<HW_FLCFTMR1R_TRPW_BITPOS
                             5019 ; 213  |#define HW_FLCFTMR1R_TWPW_SETMASK 0x7F<<HW_FLCFTMR1R_TWPW_BITPOS
                             5020 ; 214  |#define HW_FLCFTMR1R_TRWH_SETMASK 0x1F<<HW_FLCFTMR1R_TRWH_BITPOS
                             5021 ; 215  |
                             5022 ; 216  |#define HW_FLCFTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWSU_SETMASK
                             5023 ; 217  |#define HW_FLCFTMR1R_TRPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TRPW_SETMASK
                             5024 ; 218  |#define HW_FLCFTMR1R_TWPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TWPW_SETMASK
                             5025 ; 219  |#define HW_FLCFTMR1R_TRWH_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWH_SETMASK
                             5026 ; 220  |
                             5027 ; 221  |
                             5028 ; 222  |/////////////////////////////////////////////////////////////////////////////////
                             5029 ; 223  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR2R) Bit Definitions
                             5030 ; 224  |
                             5031 ; 225  |typedef union           /* Flash CompactFlash Timer2 Register*/
                             5032 ; 226  |{
                             5033 ; 227  |    struct
                             5034 ; 228  |    {
                             5035 ; 229  |        unsigned TWW    :4;
                             5036 ; 230  |        unsigned TWTO   :10;
                             5037 ; 231  |        unsigned THW    :5; 
                             5038 ; 232  |        unsigned TRAQ   :5;
                             5039 ; 233  |    } B;
                             5040 ; 234  |    int I;
                             5041 ; 235  |} flcftmr2r_type;
                             5042 ; 236  |
                             5043 ; 237  |#define HW_FLCFTMR2R_TWW_BITPOS 0
                             5044 ; 238  |#define HW_FLCFTMR2R_TWTO_BITPOS 4
                             5045 ; 239  |#define HW_FLCFTMR2R_THW_BITPOS 14
                             5046 ; 240  |#define HW_FLCFTMR2R_TRAQ_BITPOS 19
                             5047 ; 241  |
                             5048 ; 242  |#define HW_FLCFTMR2R_TWW_SETMASK 0xF<<HW_FLCFTMR2R_TWW_BITPOS
                             5049 ; 243  |#define HW_FLCFTMR2R_TWTO_SETMASK 0x3FF<<HW_FLCFTMR2R_TWTO_BITPOS
                             5050 ; 244  |#define HW_FLCFTMR2R_THW_SETMASK 0x1F<<HW_FLCFTMR2R_THW_BITPOS
                             5051 ; 245  |#define HW_FLCFTMR2R_TRAQ_SETMASK 0x1F<<HW_FLCFTMR2R_TRAQ_BITPOS
                             5052 ; 246  |
                             5053 ; 247  |#define HW_FLCFTMR2R_TWW_CLRMASK ~(WORD)HW_FLCFTMR2R_TWW_SETMASK
                             5054 ; 248  |#define HW_FLCFTMR2R_TWTO_CLRMASK ~(WORD)HW_FLCFTMR2R_TWTO_SETMASK
                             5055 ; 249  |#define HW_FLCFTMR2R_THW_CLRMASK ~(WORD)HW_FLCFTMR2R_THW_SETMASK
                             5056 ; 250  |#define HW_FLCFTMR2R_TRAQ_CLRMASK ~(WORD)HW_FLCFTMR2R_TRAQ_SETMASK
                             5057 ; 251  |
                             5058 ; 252  |
                             5059 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                             5060 ; 254  |//  EMC Flash SmartMedia Control Register (HW_FLSMCR) Bit Definitions
                             5061 ; 255  |
                             5062 ; 256  |typedef union           /* Flash SmartMedia Control Register*/
                             5063 ; 257  |{
                             5064 ; 258  |    struct
                             5065 ; 259  |    {
                             5066 ; 260  |        unsigned CS     :2;
                             5067 ; 261  |        int SE          :1;
                             5068 ; 262  |        int WP          :1;
                             5069 ; 263  |        int SIZE        :1;
                             5070 ; 264  |        int ICMD        :8;
                             5071 ; 265  |        int TOIE        :1;
                             5072 ; 266  |        int BPIE        :1;
                             5073 ; 267  |        int TOIRQ       :1;
                             5074 ; 268  |        int BPIRQ       :1;
                             5075 ; 269  |    } B;
                             5076 ; 270  |    int I;
                             5077 ; 271  |} flsmcr_type;
                             5078 ; 272  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  85

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5079 ; 273  |#define HW_FLSMCR_CS_BITPOS 0
                             5080 ; 274  |#define HW_FLSMCR_SE_BITPOS 2
                             5081 ; 275  |#define HW_FLSMCR_WP_BITPOS 3
                             5082 ; 276  |#define HW_FLSMCR_SIZE_BITPOS 4
                             5083 ; 277  |#define HW_FLSMCR_ICMD_BITPOS 5
                             5084 ; 278  |#define HW_FLSMCR_TOIE_BITPOS 13
                             5085 ; 279  |#define HW_FLSMCR_BPIE_BITPOS 14
                             5086 ; 280  |#define HW_FLSMCR_TOIRQ_BITPOS 15
                             5087 ; 281  |#define HW_FLSMCR_BPIRQ_BITPOS 16
                             5088 ; 282  |
                             5089 ; 283  |#define HW_FLSMCR_CS_SETMASK 1<<HW_FLSMCR_CS_BITPOS
                             5090 ; 284  |#define HW_FLSMCR_SE_SETMASK 1<<HW_FLSMCR_SE_BITPOS
                             5091 ; 285  |#define HW_FLSMCR_WP_SETMASK 1<<HW_FLSMCR_WP_BITPOS
                             5092 ; 286  |#define HW_FLSMCR_SIZE_SETMASK 1<<HW_FLSMCR_SIZE_BITPOS
                             5093 ; 287  |#define HW_FLSMCR_ICMD_SETMASK (0xFF)<<HW_FLSMCR_ICMD_BITPOS
                             5094 ; 288  |#define HW_FLSMCR_TOIE_SETMASK 1<<HW_FLSMCR_TOIE_BITPOS
                             5095 ; 289  |#define HW_FLSMCR_BPIE_SETMASK 1<<HW_FLSMCR_BPIE_BITPOS
                             5096 ; 290  |#define HW_FLSMCR_TOIRQ_SETMASK 1<<HW_FLSMCR_TOIRQ_BITPOS
                             5097 ; 291  |#define HW_FLSMCR_BPIRQ_SETMASK 1<<HW_FLSMCR_BPIRQ_BITPOS
                             5098 ; 292  |
                             5099 ; 293  |#define HW_FLSMCR_SE_ASSERT_SETMASK 0x000000
                             5100 ; 294  |#define HW_FLSMCR_SE_DEASSERT_SETMASK 0x000004
                             5101 ; 295  |#define HW_FLSMCR_WP_ASSERT_SETMASK 0x000000
                             5102 ; 296  |#define HW_FLSMCR_WP_DEASSERT_SETMASK 0x000008
                             5103 ; 297  |#define HW_FLSMCR_SIZE_SMALL_SETMASK 0x000000
                             5104 ; 298  |#define HW_FLSMCR_SIZE_LARGE_SETMASK 0x000010
                             5105 ; 299  |#define HW_FLSMCR_ICMD_RESET_SETMASK 0x001FE0
                             5106 ; 300  |#define HW_FLSMCR_ICMD_READ_STATUS_SETMASK 0x000E00
                             5107 ; 301  |#define HW_FLSMCR_ICMD_BLOCK_ERASE_SETMASK 0x000C00
                             5108 ; 302  |#define HW_FLSMCR_ICMD_ERASE_SETMASK 0x001A00
                             5109 ; 303  |#define HW_FLSMCR_ICMD_RP_FIRST_SETMASK 0x000000
                             5110 ; 304  |#define HW_FLSMCR_ICMD_RP_SECOND_SETMASK 0x000020
                             5111 ; 305  |#define HW_FLSMCR_ICMD_RP_SPARE_SETMASK 0x000A00
                             5112 ; 306  |#define HW_FLSMCR_ICMD_READ_ID_SETMASK 0x001200
                             5113 ; 307  |
                             5114 ; 308  |#define HW_FLSMCR_CS_CLRMASK ~(WORD)HW_FLSMCR_CS_SETMASK
                             5115 ; 309  |#define HW_FLSMCR_SE_CLRMASK ~(WORD)HW_FLSMCR_SE_SETMASK
                             5116 ; 310  |#define HW_FLSMCR_WP_CLRMASK ~(WORD)HW_FLSMCR_WP_SETMASK
                             5117 ; 311  |#define HW_FLSMCR_SIZE_CLRMASK ~(WORD)HW_FLSMCR_SIZE_SETMASK
                             5118 ; 312  |#define HW_FLSMCR_ICMD_CLRMASK ~(WORD)HW_FLSMCR_ICMD_SETMASK
                             5119 ; 313  |#define HW_FLSMCR_TOIE_CLRMASK ~(WORD)HW_FLSMCR_TOIE_SETMASK
                             5120 ; 314  |#define HW_FLSMCR_BPIE_CLRMASK ~(WORD)HW_FLSMCR_BPIE_SETMASK
                             5121 ; 315  |#define HW_FLSMCR_TOIRQ_CLRMASK ~(WORD)HW_FLSMCR_TOIRQ_SETMASK
                             5122 ; 316  |#define HW_FLSMCR_BPIRQ_CLRMASK ~(WORD)HW_FLSMCR_BPIRQ_SETMASK
                             5123 ; 317  |
                             5124 ; 318  |
                             5125 ; 319  |/////////////////////////////////////////////////////////////////////////////////
                             5126 ; 320  |//  EMC Flash SmartMedia Timer1 Register (HW_FLSMTMR1R) Bit Definitions
                             5127 ; 321  |
                             5128 ; 322  |typedef union           /* Flash SmartMedia Timer1 Register*/
                             5129 ; 323  |{
                             5130 ; 324  |    struct
                             5131 ; 325  |    {
                             5132 ; 326  |        unsigned TRWSU  :5;
                             5133 ; 327  |        unsigned TRPW   :6;
                             5134 ; 328  |        unsigned TWPW   :6;
                             5135 ; 329  |        unsigned TRWH   :5;
                             5136 ; 330  |    } B;
                             5137 ; 331  |    int I;
                             5138 ; 332  |} flsmtmr1r_type;
                             5139 ; 333  |
                             5140 ; 334  |#define HW_FLSMTMR1R_TRWSU_BITPOS 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  86

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5141 ; 335  |#define HW_FLSMTMR1R_TRPW_BITPOS 5
                             5142 ; 336  |#define HW_FLSMTMR1R_TWPW_BITPOS 11
                             5143 ; 337  |#define HW_FLSMTMR1R_TRWH_BITPOS 17
                             5144 ; 338  |
                             5145 ; 339  |#define HW_FLSMTMR1R_TRWSU_SETMASK 0x1F<<HW_FLSMTMR1R_TRWSU_BITPOS
                             5146 ; 340  |#define HW_FLSMTMR1R_TRPW_SETMASK 0x3F<<HW_FLSMTMR1R_TRPW_BITPOS
                             5147 ; 341  |#define HW_FLSMTMR1R_TWPW_SETMASK 0x3F<<HW_FLSMTMR1R_TWPW_BITPOS
                             5148 ; 342  |#define HW_FLSMTMR1R_TRWH_SETMASK 0x1F<<HW_FLSMTMR1R_TRWH_BITPOS
                             5149 ; 343  |
                             5150 ; 344  |#define HW_FLSMTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWSU_SETMASK
                             5151 ; 345  |#define HW_FLSMTMR1R_TRPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TRPW_SETMASK
                             5152 ; 346  |#define HW_FLSMTMR1R_TWPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TWPW_SETMASK
                             5153 ; 347  |#define HW_FLSMTMR1R_TRWH_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWH_SETMASK
                             5154 ; 348  |
                             5155 ; 349  |
                             5156 ; 350  |/////////////////////////////////////////////////////////////////////////////////
                             5157 ; 351  |//  EMC Flash SmartMedia Timer2 Register (HW_FLSMTMR2R) Bit Definitions
                             5158 ; 352  |
                             5159 ; 353  |typedef union           /* Flash SmartMedia Timer2 Register*/
                             5160 ; 354  |{
                             5161 ; 355  |    struct
                             5162 ; 356  |    {
                             5163 ; 357  |        unsigned TWT    :6;
                             5164 ; 358  |        unsigned TWTO   :18;
                             5165 ; 359  |    } B;
                             5166 ; 360  |    int I;
                             5167 ; 361  |} flsmtmr2r_type;
                             5168 ; 362  |
                             5169 ; 363  |#define HW_FLSMTMR2R_TWT_BITPOS 0
                             5170 ; 364  |#define HW_FLSMTMR2R_TWTO_BITPOS 6
                             5171 ; 365  |
                             5172 ; 366  |#define HW_FLSMTMR2R_TWT_SETMASK 0x3F<<HW_FLSMTMR2R_TWT_BITPOS
                             5173 ; 367  |#define HW_FLSMTMR2R_TWTO_SETMASK 0x3FF<<HW_FLSMTMR2R_TWTO_BITPOS
                             5174 ; 368  |
                             5175 ; 369  |#define HW_FLSMTMR2R_TWT_CLRMASK ~(WORD)HW_FLSMTMR2R_TWT_SETMASK
                             5176 ; 370  |#define HW_FLSMTMR2R_TWTO_CLRMASK ~(WORD)HW_FLSMTMR2R_TWTO_SETMASK
                             5177 ; 371  |
                             5178 ; 372  |/*//////////////////////////////////////////////////////////////////////////////
                             5179 ; 373  |  //  EMC Flash Control Status Register2 (HW_FLCR2) Bit Definitions     */
                             5180 ; 374  |typedef union 
                             5181 ; 375  |{
                             5182 ; 376  |  struct
                             5183 ; 377  |  {
                             5184 ; 378  |    unsigned ASEL     :2;        /* Memory Select */
                             5185 ; 379  |    unsigned RA       :1;        /* Right Align word into 24bit memory for True IDE  xfers
                                   */
                             5186 ; 380  |    unsigned LA       :1;        /* Left  Align word into 24bit memory for True IDE  xfers
                                   */
                             5187 ; 381  |    unsigned NEGDMA   :1;        /* Inverts data from Flash to memory */
                             5188 ; 382  |    unsigned NEGFL    :1;        /* Inverts data from memory to Flash */
                             5189 ; 383  |    unsigned CLKOFF   :1;        /* Power down - turns clk off */
                             5190 ; 384  |    int PAD0          :17;    
                             5191 ; 385  |  } B;
                             5192 ; 386  |  int I;
                             5193 ; 387  |} flcr2_type;
                             5194 ; 388  |
                             5195 ; 389  |/////////////////////////////////////////////////////////////////////////////////
                             5196 ; 390  |//  EMC Flash SmartMedia Status Register (HW_FLSMSR) Bit Definitions
                             5197 ; 391  |#define HW_FLSMSR_RDY_BITPOS 0
                             5198 ; 392  |#define HW_FLSMSR_BUSY_BITPOS 7
                             5199 ; 393  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  87

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5200 ; 394  |#define HW_FLCR      (*(volatile flcr_type      _X*) (HW_EMC_BASEADDR))    /* EMC Flash Co
                                  ntrol Register */
                             5201 ; 395  |#define HW_FLSALR    (*(volatile flsalr_type    _X*) (HW_EMC_BASEADDR+1))  /* EMC Flash St
                                  art Address Low Register */
                             5202 ; 396  |#define HW_FLSAHR    (*(volatile flsahr_type    _X*) (HW_EMC_BASEADDR+2))  /* EMC Flash St
                                  art Address High Register */
                             5203 ; 397  |#define HW_FLSSMPR   (*(volatile flssmpr_type   _X*) (HW_EMC_BASEADDR+3))  /*  */
                             5204 ; 398  |#define HW_FLCR2     (*(volatile flcr2_type     _X*) (HW_EMC_BASEADDR+4))  /* EMC Flash Co
                                  ntrol Register2 */
                             5205 ; 399  |#define HW_FLCFCR    (*(volatile flcfcr_type    _X*) (HW_EMC_BASEADDR+8))  /* EMC Flash Co
                                  mpactFlash Control Register*/
                             5206 ; 400  |#define HW_FLCFTMR1R (*(volatile flcftmr1r_type _X*) (HW_EMC_BASEADDR+9))  /* EMC Flash Co
                                  mpact Flash Timer1 Register*/
                             5207 ; 401  |#define HW_FLCFTMR2R (*(volatile flcftmr2r_type _X*) (HW_EMC_BASEADDR+10)) /* EMC Flash Co
                                  mpact Flash Timer2 Register*/
                             5208 ; 402  |#define HW_FLSMCR    (*(volatile flsmcr_type    _X*) (HW_EMC_BASEADDR+16)) /* EMC Flash Sm
                                  artMedia Control Register*/
                             5209 ; 403  |#define HW_FLSMTMR1R (*(volatile flsmtmr1r_type _X*) (HW_EMC_BASEADDR+17)) /* EMC Flash Sm
                                  artMedia Timer1 Register*/
                             5210 ; 404  |#define HW_FLSMTMR2R (*(volatile flsmtmr2r_type _X*) (HW_EMC_BASEADDR+18)) /* EMC Flash Sm
                                  artMedia Timer2 Register*/
                             5211 ; 405  |#define HW_FLSMSR    (*(volatile flssmsr_type   _X*) (HW_EMC_BASEADDR+19)) /*  */
                             5212 ; 406  |
                             5213 ; 407  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             5214 ; 408  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             5215 ; 409  |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                             5216 ; 410  |
                             5217 ; 411  |#define HW_FLC2R HW_EMC_BASEADDR+4
                             5218 ; 412  |
                             5219 ; 413  |#endif
                             5220 ; 414  |
                             5221 
                             5223 
                             5224 ; 22   |#include "regsgpio.h"
                             5225 
                             5227 
                             5228 ; 1    |#if !(defined(__REGS_GPIO_INC))
                             5229 ; 2    |#define __REGS_GPIO_INC 1
                             5230 ; 3    |
                             5231 ; 4    |#include "types.h"
                             5232 
                             5234 
                             5235 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             5236 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             5237 ; 3    |//
                             5238 ; 4    |// Filename: types.h
                             5239 ; 5    |// Description: Standard data types
                             5240 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             5241 ; 7    |
                             5242 ; 8    |#ifndef _TYPES_H
                             5243 ; 9    |#define _TYPES_H
                             5244 ; 10   |
                             5245 ; 11   |// TODO:  move this outta here!
                             5246 ; 12   |#if !defined(NOERROR)
                             5247 ; 13   |#define NOERROR 0
                             5248 ; 14   |#define SUCCESS 0
                             5249 ; 15   |#endif 
                             5250 ; 16   |#if !defined(SUCCESS)
                             5251 ; 17   |#define SUCCESS  0
                             5252 ; 18   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  88

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5253 ; 19   |#if !defined(ERROR)
                             5254 ; 20   |#define ERROR   -1
                             5255 ; 21   |#endif
                             5256 ; 22   |#if !defined(FALSE)
                             5257 ; 23   |#define FALSE 0
                             5258 ; 24   |#endif
                             5259 ; 25   |#if !defined(TRUE)
                             5260 ; 26   |#define TRUE  1
                             5261 ; 27   |#endif
                             5262 ; 28   |
                             5263 ; 29   |#if !defined(NULL)
                             5264 ; 30   |#define NULL 0
                             5265 ; 31   |#endif
                             5266 ; 32   |
                             5267 ; 33   |#define MAX_INT     0x7FFFFF
                             5268 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             5269 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             5270 ; 36   |#define MAX_ULONG   (-1) 
                             5271 ; 37   |
                             5272 ; 38   |#define WORD_SIZE   24              // word size in bits
                             5273 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             5274 ; 40   |
                             5275 ; 41   |
                             5276 ; 42   |#define BYTE    unsigned char       // btVarName
                             5277 ; 43   |#define CHAR    signed char         // cVarName
                             5278 ; 44   |#define USHORT  unsigned short      // usVarName
                             5279 ; 45   |#define SHORT   unsigned short      // sVarName
                             5280 ; 46   |#define WORD    unsigned int        // wVarName
                             5281 ; 47   |#define INT     signed int          // iVarName
                             5282 ; 48   |#define DWORD   unsigned long       // dwVarName
                             5283 ; 49   |#define LONG    signed long         // lVarName
                             5284 ; 50   |#define BOOL    unsigned int        // bVarName
                             5285 ; 51   |#define FRACT   _fract              // frVarName
                             5286 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             5287 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             5288 ; 54   |#define FLOAT   float               // fVarName
                             5289 ; 55   |#define DBL     double              // dVarName
                             5290 ; 56   |#define ENUM    enum                // eVarName
                             5291 ; 57   |#define CMX     _complex            // cmxVarName
                             5292 ; 58   |typedef WORD UCS3;                   // 
                             5293 ; 59   |
                             5294 ; 60   |#define UINT16  unsigned short
                             5295 ; 61   |#define UINT8   unsigned char   
                             5296 ; 62   |#define UINT32  unsigned long
                             5297 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             5298 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             5299 ; 65   |#define WCHAR   UINT16
                             5300 ; 66   |
                             5301 ; 67   |//UINT128 is 16 bytes or 6 words
                             5302 ; 68   |typedef struct UINT128_3500 {   
                             5303 ; 69   |    int val[6];     
                             5304 ; 70   |} UINT128_3500;
                             5305 ; 71   |
                             5306 ; 72   |#define UINT128   UINT128_3500
                             5307 ; 73   |
                             5308 ; 74   |// Little endian word packed byte strings:   
                             5309 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5310 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5311 ; 77   |// Little endian word packed byte strings:   
                             5312 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  89

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5313 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5314 ; 80   |
                             5315 ; 81   |// Declare Memory Spaces To Use When Coding
                             5316 ; 82   |// A. Sector Buffers
                             5317 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             5318 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             5319 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             5320 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             5321 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             5322 ; 88   |// B. Media DDI Memory
                             5323 ; 89   |#define MEDIA_DDI_MEM _Y
                             5324 ; 90   |
                             5325 ; 91   |
                             5326 ; 92   |
                             5327 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             5328 ; 94   |// Examples of circular pointers:
                             5329 ; 95   |//    INT CIRC cpiVarName
                             5330 ; 96   |//    DWORD CIRC cpdwVarName
                             5331 ; 97   |
                             5332 ; 98   |#define RETCODE INT                 // rcVarName
                             5333 ; 99   |
                             5334 ; 100  |// generic bitfield structure
                             5335 ; 101  |struct Bitfield {
                             5336 ; 102  |    unsigned int B0  :1;
                             5337 ; 103  |    unsigned int B1  :1;
                             5338 ; 104  |    unsigned int B2  :1;
                             5339 ; 105  |    unsigned int B3  :1;
                             5340 ; 106  |    unsigned int B4  :1;
                             5341 ; 107  |    unsigned int B5  :1;
                             5342 ; 108  |    unsigned int B6  :1;
                             5343 ; 109  |    unsigned int B7  :1;
                             5344 ; 110  |    unsigned int B8  :1;
                             5345 ; 111  |    unsigned int B9  :1;
                             5346 ; 112  |    unsigned int B10 :1;
                             5347 ; 113  |    unsigned int B11 :1;
                             5348 ; 114  |    unsigned int B12 :1;
                             5349 ; 115  |    unsigned int B13 :1;
                             5350 ; 116  |    unsigned int B14 :1;
                             5351 ; 117  |    unsigned int B15 :1;
                             5352 ; 118  |    unsigned int B16 :1;
                             5353 ; 119  |    unsigned int B17 :1;
                             5354 ; 120  |    unsigned int B18 :1;
                             5355 ; 121  |    unsigned int B19 :1;
                             5356 ; 122  |    unsigned int B20 :1;
                             5357 ; 123  |    unsigned int B21 :1;
                             5358 ; 124  |    unsigned int B22 :1;
                             5359 ; 125  |    unsigned int B23 :1;
                             5360 ; 126  |};
                             5361 ; 127  |
                             5362 ; 128  |union BitInt {
                             5363 ; 129  |        struct Bitfield B;
                             5364 ; 130  |        int        I;
                             5365 ; 131  |};
                             5366 ; 132  |
                             5367 ; 133  |#define MAX_MSG_LENGTH 10
                             5368 ; 134  |struct CMessage
                             5369 ; 135  |{
                             5370 ; 136  |        unsigned int m_uLength;
                             5371 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             5372 ; 138  |};
                             5373 ; 139  |
                             5374 ; 140  |typedef struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  90

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5375 ; 141  |    WORD m_wLength;
                             5376 ; 142  |    WORD m_wMessage;
                             5377 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             5378 ; 144  |} Message;
                             5379 ; 145  |
                             5380 ; 146  |struct MessageQueueDescriptor
                             5381 ; 147  |{
                             5382 ; 148  |        int *m_pBase;
                             5383 ; 149  |        int m_iModulo;
                             5384 ; 150  |        int m_iSize;
                             5385 ; 151  |        int *m_pHead;
                             5386 ; 152  |        int *m_pTail;
                             5387 ; 153  |};
                             5388 ; 154  |
                             5389 ; 155  |struct ModuleEntry
                             5390 ; 156  |{
                             5391 ; 157  |    int m_iSignaledEventMask;
                             5392 ; 158  |    int m_iWaitEventMask;
                             5393 ; 159  |    int m_iResourceOfCode;
                             5394 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             5395 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             5396 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             5397 ; 163  |    int m_uTimeOutHigh;
                             5398 ; 164  |    int m_uTimeOutLow;
                             5399 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             5400 ; 166  |};
                             5401 ; 167  |
                             5402 ; 168  |union WaitMask{
                             5403 ; 169  |    struct B{
                             5404 ; 170  |        unsigned int m_bNone     :1;
                             5405 ; 171  |        unsigned int m_bMessage  :1;
                             5406 ; 172  |        unsigned int m_bTimer    :1;
                             5407 ; 173  |        unsigned int m_bButton   :1;
                             5408 ; 174  |    } B;
                             5409 ; 175  |    int I;
                             5410 ; 176  |} ;
                             5411 ; 177  |
                             5412 ; 178  |
                             5413 ; 179  |struct Button {
                             5414 ; 180  |        WORD wButtonEvent;
                             5415 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             5416 ; 182  |};
                             5417 ; 183  |
                             5418 ; 184  |struct Message {
                             5419 ; 185  |        WORD wMsgLength;
                             5420 ; 186  |        WORD wMsgCommand;
                             5421 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             5422 ; 188  |};
                             5423 ; 189  |
                             5424 ; 190  |union EventTypes {
                             5425 ; 191  |        struct CMessage msg;
                             5426 ; 192  |        struct Button Button ;
                             5427 ; 193  |        struct Message Message;
                             5428 ; 194  |};
                             5429 ; 195  |
                             5430 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             5431 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             5432 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             5433 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             5434 ; 200  |
                             5435 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  91

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5436 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             5437 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             5438 ; 204  |
                             5439 ; 205  |#if DEBUG
                             5440 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             5441 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             5442 ; 208  |#else 
                             5443 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             5444 ; 210  |#define DebugBuildAssert(x)    
                             5445 ; 211  |#endif
                             5446 ; 212  |
                             5447 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             5448 ; 214  |//  #pragma asm
                             5449 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             5450 ; 216  |//  #pragma endasm
                             5451 ; 217  |
                             5452 ; 218  |
                             5453 ; 219  |#ifdef COLOR_262K
                             5454 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             5455 ; 221  |#elif defined(COLOR_65K)
                             5456 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             5457 ; 223  |#else
                             5458 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             5459 ; 225  |#endif
                             5460 ; 226  |    
                             5461 ; 227  |#endif // #ifndef _TYPES_H
                             5462 
                             5464 
                             5465 ; 5    |
                             5466 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                             5467 ; 7    |//  Interrupt Collector Registers
                             5468 ; 8    |/////////////////////////////////////////////////////////////////////////////////
                             5469 ; 9    |
                             5470 ; 10   |#define HW_GPIO_BASEADDR 0xF400
                             5471 ; 11   |
                             5472 ; 12   |#define HW_GPB0_BASEADDR HW_GPIO_BASEADDR
                             5473 ; 13   |#define HW_GPB1_BASEADDR HW_GPIO_BASEADDR+0x10
                             5474 ; 14   |#define HW_GPB2_BASEADDR HW_GPIO_BASEADDR+0x20
                             5475 ; 15   |#define HW_GPB3_BASEADDR HW_GPIO_BASEADDR+0x30
                             5476 ; 16   |
                             5477 ; 17   |#define HW_GPB0_BLOCKNUM 0
                             5478 ; 18   |#define HW_GPB1_BLOCKNUM 1
                             5479 ; 19   |#define HW_GPB2_BLOCKNUM 2
                             5480 ; 20   |#define HW_GPB3_BLOCKNUM 3
                             5481 ; 21   |
                             5482 ; 22   |#define HW_GPB_GPENR 0
                             5483 ; 23   |#define HW_GPB_GPDOR 1
                             5484 ; 24   |#define HW_GPB_GPDIR 2
                             5485 ; 25   |#define HW_GPB_GPDOER 3
                             5486 ; 26   |#define HW_GPB_GPIPENR 4
                             5487 ; 27   |#define HW_GPB_GPIENR 5
                             5488 ; 28   |#define HW_GPB_GPILVLR 6
                             5489 ; 29   |#define HW_GPB_GPIPOLR 7
                             5490 ; 30   |#define HW_GPB_GPISTATR 8
                             5491 ; 31   |#define HW_GPB_GPPWR 9
                             5492 ; 32   |#define HW_GPB_GP8MA 10
                             5493 ; 33   |
                             5494 ; 34   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  92

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5495 ; 35   |
                             5496 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                             5497 ; 37   |//  GPIO Register Bit Positions
                             5498 ; 38   |typedef union               /* GPIO Pin Register Bank 0 */
                             5499 ; 39   |{
                             5500 ; 40   |    struct Bitfield B;      // Bitfield is generic structure B0 - B23 in types.h
                             5501 ; 41   |    unsigned int I;
                             5502 ; 42   |    unsigned int U;
                             5503 ; 43   |} gpr_type;
                             5504 ; 44   |
                             5505 ; 45   |#define HW_GP_B0_BITPOS 0
                             5506 ; 46   |#define HW_GP_B1_BITPOS 1
                             5507 ; 47   |#define HW_GP_B2_BITPOS 2
                             5508 ; 48   |#define HW_GP_B3_BITPOS 3
                             5509 ; 49   |#define HW_GP_B4_BITPOS 4
                             5510 ; 50   |#define HW_GP_B5_BITPOS 5
                             5511 ; 51   |#define HW_GP_B6_BITPOS 6
                             5512 ; 52   |#define HW_GP_B7_BITPOS 7
                             5513 ; 53   |#define HW_GP_B8_BITPOS 8
                             5514 ; 54   |#define HW_GP_B9_BITPOS 9
                             5515 ; 55   |#define HW_GP_B10_BITPOS 10
                             5516 ; 56   |#define HW_GP_B11_BITPOS 11
                             5517 ; 57   |#define HW_GP_B12_BITPOS 12
                             5518 ; 58   |#define HW_GP_B13_BITPOS 13
                             5519 ; 59   |#define HW_GP_B14_BITPOS 14
                             5520 ; 60   |#define HW_GP_B15_BITPOS 15
                             5521 ; 61   |#define HW_GP_B16_BITPOS 16
                             5522 ; 62   |#define HW_GP_B17_BITPOS 17
                             5523 ; 63   |#define HW_GP_B18_BITPOS 18
                             5524 ; 64   |#define HW_GP_B19_BITPOS 19
                             5525 ; 65   |#define HW_GP_B20_BITPOS 20
                             5526 ; 66   |#define HW_GP_B21_BITPOS 21
                             5527 ; 67   |#define HW_GP_B22_BITPOS 22
                             5528 ; 68   |#define HW_GP_B23_BITPOS 23
                             5529 ; 69   |
                             5530 ; 70   |#define HW_GP_B0_SETMASK (1<<HW_GP_B0_BITPOS)
                             5531 ; 71   |#define HW_GP_B1_SETMASK (1<<HW_GP_B1_BITPOS)
                             5532 ; 72   |#define HW_GP_B2_SETMASK (1<<HW_GP_B2_BITPOS)
                             5533 ; 73   |#define HW_GP_B3_SETMASK (1<<HW_GP_B3_BITPOS)
                             5534 ; 74   |#define HW_GP_B4_SETMASK (1<<HW_GP_B4_BITPOS)
                             5535 ; 75   |#define HW_GP_B5_SETMASK (1<<HW_GP_B5_BITPOS)
                             5536 ; 76   |#define HW_GP_B6_SETMASK (1<<HW_GP_B6_BITPOS)
                             5537 ; 77   |#define HW_GP_B7_SETMASK (1<<HW_GP_B7_BITPOS)
                             5538 ; 78   |#define HW_GP_B8_SETMASK (1<<HW_GP_B8_BITPOS)
                             5539 ; 79   |#define HW_GP_B9_SETMASK (1<<HW_GP_B9_BITPOS)
                             5540 ; 80   |#define HW_GP_B10_SETMASK (1<<HW_GP_B10_BITPOS)
                             5541 ; 81   |#define HW_GP_B11_SETMASK (1<<HW_GP_B11_BITPOS)
                             5542 ; 82   |#define HW_GP_B12_SETMASK (1<<HW_GP_B12_BITPOS)
                             5543 ; 83   |#define HW_GP_B13_SETMASK (1<<HW_GP_B13_BITPOS)
                             5544 ; 84   |#define HW_GP_B14_SETMASK (1<<HW_GP_B14_BITPOS)
                             5545 ; 85   |#define HW_GP_B15_SETMASK (1<<HW_GP_B15_BITPOS)
                             5546 ; 86   |#define HW_GP_B16_SETMASK (1<<HW_GP_B16_BITPOS)
                             5547 ; 87   |#define HW_GP_B17_SETMASK (1<<HW_GP_B17_BITPOS)
                             5548 ; 88   |#define HW_GP_B18_SETMASK (1<<HW_GP_B18_BITPOS)
                             5549 ; 89   |#define HW_GP_B19_SETMASK (1<<HW_GP_B19_BITPOS)
                             5550 ; 90   |#define HW_GP_B20_SETMASK (1<<HW_GP_B20_BITPOS)
                             5551 ; 91   |#define HW_GP_B21_SETMASK (1<<HW_GP_B21_BITPOS)
                             5552 ; 92   |#define HW_GP_B22_SETMASK (1<<HW_GP_B22_BITPOS)
                             5553 ; 93   |#define HW_GP_B23_SETMASK (1<<HW_GP_B23_BITPOS)
                             5554 ; 94   |
                             5555 ; 95   |#define HW_GP_B0_CLRMASK (~(WORD)HW_GP_B0_SETMASK)
                             5556 ; 96   |#define HW_GP_B1_CLRMASK (~(WORD)HW_GP_B1_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  93

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5557 ; 97   |#define HW_GP_B2_CLRMASK (~(WORD)HW_GP_B2_SETMASK)
                             5558 ; 98   |#define HW_GP_B3_CLRMASK (~(WORD)HW_GP_B3_SETMASK)
                             5559 ; 99   |#define HW_GP_B4_CLRMASK (~(WORD)HW_GP_B4_SETMASK)
                             5560 ; 100  |#define HW_GP_B5_CLRMASK (~(WORD)HW_GP_B5_SETMASK)
                             5561 ; 101  |#define HW_GP_B6_CLRMASK (~(WORD)HW_GP_B6_SETMASK)
                             5562 ; 102  |#define HW_GP_B7_CLRMASK (~(WORD)HW_GP_B7_SETMASK)
                             5563 ; 103  |#define HW_GP_B8_CLRMASK (~(WORD)HW_GP_B8_SETMASK)
                             5564 ; 104  |#define HW_GP_B9_CLRMASK (~(WORD)HW_GP_B9_SETMASK)
                             5565 ; 105  |#define HW_GP_B10_CLRMASK (~(WORD)HW_GP_B10_SETMASK)
                             5566 ; 106  |#define HW_GP_B11_CLRMASK (~(WORD)HW_GP_B11_SETMASK)
                             5567 ; 107  |#define HW_GP_B12_CLRMASK (~(WORD)HW_GP_B12_SETMASK)
                             5568 ; 108  |#define HW_GP_B13_CLRMASK (~(WORD)HW_GP_B13_SETMASK)
                             5569 ; 109  |#define HW_GP_B14_CLRMASK (~(WORD)HW_GP_B14_SETMASK)
                             5570 ; 110  |#define HW_GP_B15_CLRMASK (~(WORD)HW_GP_B15_SETMASK)
                             5571 ; 111  |#define HW_GP_B16_CLRMASK (~(WORD)HW_GP_B16_SETMASK)
                             5572 ; 112  |#define HW_GP_B17_CLRMASK (~(WORD)HW_GP_B17_SETMASK)
                             5573 ; 113  |#define HW_GP_B18_CLRMASK (~(WORD)HW_GP_B18_SETMASK)
                             5574 ; 114  |#define HW_GP_B19_CLRMASK (~(WORD)HW_GP_B19_SETMASK)
                             5575 ; 115  |#define HW_GP_B20_CLRMASK (~(WORD)HW_GP_B20_SETMASK)
                             5576 ; 116  |#define HW_GP_B21_CLRMASK (~(WORD)HW_GP_B21_SETMASK)
                             5577 ; 117  |#define HW_GP_B22_CLRMASK (~(WORD)HW_GP_B22_SETMASK)
                             5578 ; 118  |#define HW_GP_B23_CLRMASK (~(WORD)HW_GP_B23_SETMASK)
                             5579 ; 119  |
                             5580 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                             5581 ; 121  |//  GPIO 8mA Register Bit Positions
                             5582 ; 122  |#define HW_GP8MA_B7_B0_BITPOS 0
                             5583 ; 123  |#define HW_GP8MA_B15_B8_BITPOS 1
                             5584 ; 124  |#define HW_GP8MA_B23_B16_BITPOS 2
                             5585 ; 125  |#define HW_GP8MA_CLK_GATE_BITPOS 23
                             5586 ; 126  |
                             5587 ; 127  |
                             5588 ; 128  |/////////////////////////////////////////////////////////////////////////////////
                             5589 ; 129  |//  Logical GPIO numbers
                             5590 ; 130  |#define HW_GPIO_000 0
                             5591 ; 131  |#define HW_GPIO_001 1
                             5592 ; 132  |#define HW_GPIO_002 2
                             5593 ; 133  |#define HW_GPIO_003 3
                             5594 ; 134  |#define HW_GPIO_004 4
                             5595 ; 135  |#define HW_GPIO_005 5
                             5596 ; 136  |#define HW_GPIO_006 6
                             5597 ; 137  |#define HW_GPIO_007 7
                             5598 ; 138  |#define HW_GPIO_008 8
                             5599 ; 139  |#define HW_GPIO_009 9
                             5600 ; 140  |#define HW_GPIO_010 10
                             5601 ; 141  |#define HW_GPIO_011 11
                             5602 ; 142  |#define HW_GPIO_012 12
                             5603 ; 143  |#define HW_GPIO_013 13
                             5604 ; 144  |#define HW_GPIO_014 14
                             5605 ; 145  |#define HW_GPIO_015 15
                             5606 ; 146  |#define HW_GPIO_016 16
                             5607 ; 147  |#define HW_GPIO_017 17
                             5608 ; 148  |#define HW_GPIO_018 18
                             5609 ; 149  |#define HW_GPIO_019 19
                             5610 ; 150  |#define HW_GPIO_020 20
                             5611 ; 151  |#define HW_GPIO_021 21
                             5612 ; 152  |#define HW_GPIO_022 22
                             5613 ; 153  |#define HW_GPIO_023 23
                             5614 ; 154  |#define HW_GPIO_024 24
                             5615 ; 155  |#define HW_GPIO_025 25
                             5616 ; 156  |#define HW_GPIO_026 26
                             5617 ; 157  |#define HW_GPIO_027 27
                             5618 ; 158  |#define HW_GPIO_028 28
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  94

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5619 ; 159  |#define HW_GPIO_029 29
                             5620 ; 160  |#define HW_GPIO_030 30
                             5621 ; 161  |#define HW_GPIO_031 31
                             5622 ; 162  |#define HW_GPIO_032 32
                             5623 ; 163  |#define HW_GPIO_033 33
                             5624 ; 164  |#define HW_GPIO_034 34
                             5625 ; 165  |#define HW_GPIO_035 35
                             5626 ; 166  |#define HW_GPIO_036 36
                             5627 ; 167  |#define HW_GPIO_037 37
                             5628 ; 168  |#define HW_GPIO_038 38
                             5629 ; 169  |#define HW_GPIO_039 39
                             5630 ; 170  |#define HW_GPIO_040 40
                             5631 ; 171  |#define HW_GPIO_041 41
                             5632 ; 172  |#define HW_GPIO_042 42
                             5633 ; 173  |#define HW_GPIO_043 43
                             5634 ; 174  |#define HW_GPIO_044 44
                             5635 ; 175  |#define HW_GPIO_045 45
                             5636 ; 176  |#define HW_GPIO_046 46
                             5637 ; 177  |#define HW_GPIO_047 47
                             5638 ; 178  |#define HW_GPIO_048 48
                             5639 ; 179  |#define HW_GPIO_049 49
                             5640 ; 180  |#define HW_GPIO_050 50
                             5641 ; 181  |#define HW_GPIO_051 51
                             5642 ; 182  |#define HW_GPIO_052 52
                             5643 ; 183  |#define HW_GPIO_053 53
                             5644 ; 184  |#define HW_GPIO_054 54
                             5645 ; 185  |#define HW_GPIO_055 55
                             5646 ; 186  |#define HW_GPIO_056 56
                             5647 ; 187  |#define HW_GPIO_057 57
                             5648 ; 188  |#define HW_GPIO_058 58
                             5649 ; 189  |#define HW_GPIO_059 59
                             5650 ; 190  |#define HW_GPIO_060 60
                             5651 ; 191  |#define HW_GPIO_061 61
                             5652 ; 192  |#define HW_GPIO_062 62
                             5653 ; 193  |#define HW_GPIO_063 63
                             5654 ; 194  |#define HW_GPIO_064 64
                             5655 ; 195  |#define HW_GPIO_065 65
                             5656 ; 196  |#define HW_GPIO_066 66
                             5657 ; 197  |#define HW_GPIO_067 67
                             5658 ; 198  |#define HW_GPIO_068 68
                             5659 ; 199  |#define HW_GPIO_069 69
                             5660 ; 200  |#define HW_GPIO_070 70
                             5661 ; 201  |#define HW_GPIO_071 71
                             5662 ; 202  |#define HW_GPIO_072 72
                             5663 ; 203  |#define HW_GPIO_073 73
                             5664 ; 204  |#define HW_GPIO_074 74
                             5665 ; 205  |#define HW_GPIO_075 75
                             5666 ; 206  |#define HW_GPIO_076 76
                             5667 ; 207  |#define HW_GPIO_077 77
                             5668 ; 208  |#define HW_GPIO_078 78
                             5669 ; 209  |#define HW_GPIO_079 79
                             5670 ; 210  |#define HW_GPIO_080 80
                             5671 ; 211  |#define HW_GPIO_081 81
                             5672 ; 212  |#define HW_GPIO_082 82
                             5673 ; 213  |#define HW_GPIO_083 83
                             5674 ; 214  |#define HW_GPIO_084 84
                             5675 ; 215  |#define HW_GPIO_085 85
                             5676 ; 216  |#define HW_GPIO_086 86
                             5677 ; 217  |#define HW_GPIO_087 87
                             5678 ; 218  |#define HW_GPIO_088 88
                             5679 ; 219  |#define HW_GPIO_089 89
                             5680 ; 220  |#define HW_GPIO_090 90
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  95

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5681 ; 221  |#define HW_GPIO_091 91
                             5682 ; 222  |#define HW_GPIO_092 92
                             5683 ; 223  |#define HW_GPIO_093 93
                             5684 ; 224  |#define HW_GPIO_094 94
                             5685 ; 225  |#define HW_GPIO_095 95
                             5686 ; 226  |#define HW_GPIO_LAST HW_GPIO_095
                             5687 ; 227  |
                             5688 ; 228  |#define HW_GP0ENR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPENR))  /* GPIO
                                   0 Enable Register   */
                             5689 ; 229  |#define HW_GP0DOR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  0 Data Out Register */
                             5690 ; 230  |#define HW_GP0DIR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  0 Dait In Register  */
                             5691 ; 231  |#define HW_GP0DOER     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   0 Dait Out Enable Register  */
                             5692 ; 232  |#define HW_GP0IPENR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 0 Interrupt Pin Enable Register */
                             5693 ; 233  |#define HW_GP0IENR     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   0 Interrupt Enable Register */
                             5694 ; 234  |#define HW_GP0ILVLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 0 Interrupt Level Register  */
                             5695 ; 235  |#define HW_GP0IPOLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 0 Interrupt Polarity Register   */
                             5696 ; 236  |#define HW_GP0ISTATR   (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 0 Interrupt Status Register */
                             5697 ; 237  |#define HW_GP0PWR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                             5698 ; 238  |#define HW_GP08MA      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GP8MA)) 
                             5699 ; 239  |#define HW_GP1ENR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 1 Enable Register   */
                             5700 ; 240  |#define HW_GP1DOR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  1 Data Out Register */
                             5701 ; 241  |#define HW_GP1DIR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  1 Dait In Register  */
                             5702 ; 242  |#define HW_GP1DOER     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   1 Dait Out Enable Register  */
                             5703 ; 243  |#define HW_GP1IPENR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 1 Interrupt Pin Enable Register */
                             5704 ; 244  |#define HW_GP1IENR     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   1 Interrupt Enable Register */
                             5705 ; 245  |#define HW_GP1ILVLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 1 Interrupt Level Register  */
                             5706 ; 246  |#define HW_GP1IPOLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 1 Interrupt Polarity Register   */
                             5707 ; 247  |#define HW_GP1ISTATR   (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 1 Interrupt Status Register */
                             5708 ; 248  |#define HW_GP1PWR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                             5709 ; 249  |#define HW_GP18MA      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GP8MA)) 
                             5710 ; 250  |#define HW_GP2ENR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 2 Enable Register   */
                             5711 ; 251  |#define HW_GP2DOR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  2 Data Out Register */
                             5712 ; 252  |#define HW_GP2DIR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  2 Dait In Register  */
                             5713 ; 253  |#define HW_GP2DOER     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   2 Dait Out Enable Register  */
                             5714 ; 254  |#define HW_GP2IPENR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 2 Interrupt Pin Enable Register */
                             5715 ; 255  |#define HW_GP2IENR     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   2 Interrupt Enable Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  96

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5716 ; 256  |#define HW_GP2ILVLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 2 Interrupt Level Register  */
                             5717 ; 257  |#define HW_GP2IPOLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 2 Interrupt Polarity Register   */
                             5718 ; 258  |#define HW_GP2ISTATR   (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 2 Interrupt Status Register */
                             5719 ; 259  |#define HW_GP2PWR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                             5720 ; 260  |#define HW_GP28MA      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GP8MA)) 
                             5721 ; 261  |#define HW_GP3ENR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 2 Enable Register   */
                             5722 ; 262  |#define HW_GP3DOR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  2 Data Out Register */
                             5723 ; 263  |#define HW_GP3DIR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  2 Dait In Register  */
                             5724 ; 264  |#define HW_GP3DOER     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   2 Dait Out Enable Register  */
                             5725 ; 265  |#define HW_GP3IPENR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 2 Interrupt Pin Enable Register */
                             5726 ; 266  |#define HW_GP3IENR     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   2 Interrupt Enable Register */
                             5727 ; 267  |#define HW_GP3ILVLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 2 Interrupt Level Register  */
                             5728 ; 268  |#define HW_GP3IPOLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 2 Interrupt Polarity Register   */
                             5729 ; 269  |#define HW_GP3ISTATR   (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 2 Interrupt Status Register */
                             5730 ; 270  |#define HW_GP3PWR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                             5731 ; 271  |#define HW_GP38MA      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GP8MA)) 
                             5732 ; 272  |
                             5733 ; 273  |#endif
                             5734 ; 274  |
                             5735 
                             5737 
                             5738 ; 23   |#include "regsi2c.h"
                             5739 
                             5741 
                             5742 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             5743 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                             5744 ; 3    |// Filename: regsI2C.inc
                             5745 ; 4    |// Description: Register definitions for GPFLASH interface
                             5746 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             5747 ; 6    |// The following naming conventions are followed in this file.
                             5748 ; 7    |// All registers are named using the format...
                             5749 ; 8    |//     HW_<module>_<regname>
                             5750 ; 9    |// where <module> is the module name which can be any of the following...
                             5751 ; 10   |//     USB20
                             5752 ; 11   |// (Note that when there is more than one copy of a particular module, the
                             5753 ; 12   |// module name includes a number starting from 0 for the first instance of
                             5754 ; 13   |// that module)
                             5755 ; 14   |// <regname> is the specific register within that module
                             5756 ; 15   |// We also define the following...
                             5757 ; 16   |//     HW_<module>_<regname>_BITPOS
                             5758 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             5759 ; 18   |//     HW_<module>_<regname>_SETMASK
                             5760 ; 19   |// which does something else, and
                             5761 ; 20   |//     HW_<module>_<regname>_CLRMASK
                             5762 ; 21   |// which does something else.
                             5763 ; 22   |// Other rules
                             5764 ; 23   |//     All caps
                             5765 ; 24   |//     Numeric identifiers start at 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  97

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5766 ; 25   |#if !(defined(regsi2cinc))
                             5767 ; 26   |#define regsi2cinc 1
                             5768 ; 27   |
                             5769 ; 28   |#include "types.h"
                             5770 
                             5772 
                             5773 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             5774 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             5775 ; 3    |//
                             5776 ; 4    |// Filename: types.h
                             5777 ; 5    |// Description: Standard data types
                             5778 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             5779 ; 7    |
                             5780 ; 8    |#ifndef _TYPES_H
                             5781 ; 9    |#define _TYPES_H
                             5782 ; 10   |
                             5783 ; 11   |// TODO:  move this outta here!
                             5784 ; 12   |#if !defined(NOERROR)
                             5785 ; 13   |#define NOERROR 0
                             5786 ; 14   |#define SUCCESS 0
                             5787 ; 15   |#endif 
                             5788 ; 16   |#if !defined(SUCCESS)
                             5789 ; 17   |#define SUCCESS  0
                             5790 ; 18   |#endif
                             5791 ; 19   |#if !defined(ERROR)
                             5792 ; 20   |#define ERROR   -1
                             5793 ; 21   |#endif
                             5794 ; 22   |#if !defined(FALSE)
                             5795 ; 23   |#define FALSE 0
                             5796 ; 24   |#endif
                             5797 ; 25   |#if !defined(TRUE)
                             5798 ; 26   |#define TRUE  1
                             5799 ; 27   |#endif
                             5800 ; 28   |
                             5801 ; 29   |#if !defined(NULL)
                             5802 ; 30   |#define NULL 0
                             5803 ; 31   |#endif
                             5804 ; 32   |
                             5805 ; 33   |#define MAX_INT     0x7FFFFF
                             5806 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             5807 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             5808 ; 36   |#define MAX_ULONG   (-1) 
                             5809 ; 37   |
                             5810 ; 38   |#define WORD_SIZE   24              // word size in bits
                             5811 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             5812 ; 40   |
                             5813 ; 41   |
                             5814 ; 42   |#define BYTE    unsigned char       // btVarName
                             5815 ; 43   |#define CHAR    signed char         // cVarName
                             5816 ; 44   |#define USHORT  unsigned short      // usVarName
                             5817 ; 45   |#define SHORT   unsigned short      // sVarName
                             5818 ; 46   |#define WORD    unsigned int        // wVarName
                             5819 ; 47   |#define INT     signed int          // iVarName
                             5820 ; 48   |#define DWORD   unsigned long       // dwVarName
                             5821 ; 49   |#define LONG    signed long         // lVarName
                             5822 ; 50   |#define BOOL    unsigned int        // bVarName
                             5823 ; 51   |#define FRACT   _fract              // frVarName
                             5824 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             5825 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             5826 ; 54   |#define FLOAT   float               // fVarName
                             5827 ; 55   |#define DBL     double              // dVarName
                             5828 ; 56   |#define ENUM    enum                // eVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  98

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5829 ; 57   |#define CMX     _complex            // cmxVarName
                             5830 ; 58   |typedef WORD UCS3;                   // 
                             5831 ; 59   |
                             5832 ; 60   |#define UINT16  unsigned short
                             5833 ; 61   |#define UINT8   unsigned char   
                             5834 ; 62   |#define UINT32  unsigned long
                             5835 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             5836 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             5837 ; 65   |#define WCHAR   UINT16
                             5838 ; 66   |
                             5839 ; 67   |//UINT128 is 16 bytes or 6 words
                             5840 ; 68   |typedef struct UINT128_3500 {   
                             5841 ; 69   |    int val[6];     
                             5842 ; 70   |} UINT128_3500;
                             5843 ; 71   |
                             5844 ; 72   |#define UINT128   UINT128_3500
                             5845 ; 73   |
                             5846 ; 74   |// Little endian word packed byte strings:   
                             5847 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5848 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5849 ; 77   |// Little endian word packed byte strings:   
                             5850 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5851 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5852 ; 80   |
                             5853 ; 81   |// Declare Memory Spaces To Use When Coding
                             5854 ; 82   |// A. Sector Buffers
                             5855 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             5856 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             5857 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             5858 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             5859 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             5860 ; 88   |// B. Media DDI Memory
                             5861 ; 89   |#define MEDIA_DDI_MEM _Y
                             5862 ; 90   |
                             5863 ; 91   |
                             5864 ; 92   |
                             5865 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             5866 ; 94   |// Examples of circular pointers:
                             5867 ; 95   |//    INT CIRC cpiVarName
                             5868 ; 96   |//    DWORD CIRC cpdwVarName
                             5869 ; 97   |
                             5870 ; 98   |#define RETCODE INT                 // rcVarName
                             5871 ; 99   |
                             5872 ; 100  |// generic bitfield structure
                             5873 ; 101  |struct Bitfield {
                             5874 ; 102  |    unsigned int B0  :1;
                             5875 ; 103  |    unsigned int B1  :1;
                             5876 ; 104  |    unsigned int B2  :1;
                             5877 ; 105  |    unsigned int B3  :1;
                             5878 ; 106  |    unsigned int B4  :1;
                             5879 ; 107  |    unsigned int B5  :1;
                             5880 ; 108  |    unsigned int B6  :1;
                             5881 ; 109  |    unsigned int B7  :1;
                             5882 ; 110  |    unsigned int B8  :1;
                             5883 ; 111  |    unsigned int B9  :1;
                             5884 ; 112  |    unsigned int B10 :1;
                             5885 ; 113  |    unsigned int B11 :1;
                             5886 ; 114  |    unsigned int B12 :1;
                             5887 ; 115  |    unsigned int B13 :1;
                             5888 ; 116  |    unsigned int B14 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  99

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5889 ; 117  |    unsigned int B15 :1;
                             5890 ; 118  |    unsigned int B16 :1;
                             5891 ; 119  |    unsigned int B17 :1;
                             5892 ; 120  |    unsigned int B18 :1;
                             5893 ; 121  |    unsigned int B19 :1;
                             5894 ; 122  |    unsigned int B20 :1;
                             5895 ; 123  |    unsigned int B21 :1;
                             5896 ; 124  |    unsigned int B22 :1;
                             5897 ; 125  |    unsigned int B23 :1;
                             5898 ; 126  |};
                             5899 ; 127  |
                             5900 ; 128  |union BitInt {
                             5901 ; 129  |        struct Bitfield B;
                             5902 ; 130  |        int        I;
                             5903 ; 131  |};
                             5904 ; 132  |
                             5905 ; 133  |#define MAX_MSG_LENGTH 10
                             5906 ; 134  |struct CMessage
                             5907 ; 135  |{
                             5908 ; 136  |        unsigned int m_uLength;
                             5909 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             5910 ; 138  |};
                             5911 ; 139  |
                             5912 ; 140  |typedef struct {
                             5913 ; 141  |    WORD m_wLength;
                             5914 ; 142  |    WORD m_wMessage;
                             5915 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             5916 ; 144  |} Message;
                             5917 ; 145  |
                             5918 ; 146  |struct MessageQueueDescriptor
                             5919 ; 147  |{
                             5920 ; 148  |        int *m_pBase;
                             5921 ; 149  |        int m_iModulo;
                             5922 ; 150  |        int m_iSize;
                             5923 ; 151  |        int *m_pHead;
                             5924 ; 152  |        int *m_pTail;
                             5925 ; 153  |};
                             5926 ; 154  |
                             5927 ; 155  |struct ModuleEntry
                             5928 ; 156  |{
                             5929 ; 157  |    int m_iSignaledEventMask;
                             5930 ; 158  |    int m_iWaitEventMask;
                             5931 ; 159  |    int m_iResourceOfCode;
                             5932 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             5933 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             5934 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             5935 ; 163  |    int m_uTimeOutHigh;
                             5936 ; 164  |    int m_uTimeOutLow;
                             5937 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             5938 ; 166  |};
                             5939 ; 167  |
                             5940 ; 168  |union WaitMask{
                             5941 ; 169  |    struct B{
                             5942 ; 170  |        unsigned int m_bNone     :1;
                             5943 ; 171  |        unsigned int m_bMessage  :1;
                             5944 ; 172  |        unsigned int m_bTimer    :1;
                             5945 ; 173  |        unsigned int m_bButton   :1;
                             5946 ; 174  |    } B;
                             5947 ; 175  |    int I;
                             5948 ; 176  |} ;
                             5949 ; 177  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 100

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5950 ; 178  |
                             5951 ; 179  |struct Button {
                             5952 ; 180  |        WORD wButtonEvent;
                             5953 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             5954 ; 182  |};
                             5955 ; 183  |
                             5956 ; 184  |struct Message {
                             5957 ; 185  |        WORD wMsgLength;
                             5958 ; 186  |        WORD wMsgCommand;
                             5959 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             5960 ; 188  |};
                             5961 ; 189  |
                             5962 ; 190  |union EventTypes {
                             5963 ; 191  |        struct CMessage msg;
                             5964 ; 192  |        struct Button Button ;
                             5965 ; 193  |        struct Message Message;
                             5966 ; 194  |};
                             5967 ; 195  |
                             5968 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             5969 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             5970 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             5971 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             5972 ; 200  |
                             5973 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             5974 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             5975 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             5976 ; 204  |
                             5977 ; 205  |#if DEBUG
                             5978 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             5979 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             5980 ; 208  |#else 
                             5981 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             5982 ; 210  |#define DebugBuildAssert(x)    
                             5983 ; 211  |#endif
                             5984 ; 212  |
                             5985 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             5986 ; 214  |//  #pragma asm
                             5987 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             5988 ; 216  |//  #pragma endasm
                             5989 ; 217  |
                             5990 ; 218  |
                             5991 ; 219  |#ifdef COLOR_262K
                             5992 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             5993 ; 221  |#elif defined(COLOR_65K)
                             5994 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             5995 ; 223  |#else
                             5996 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             5997 ; 225  |#endif
                             5998 ; 226  |    
                             5999 ; 227  |#endif // #ifndef _TYPES_H
                             6000 
                             6002 
                             6003 ; 29   |
                             6004 ; 30   |/////////////////////////////////////////////////////////////////////////////////
                             6005 ; 31   |////   I2C STMP Registers
                             6006 ; 32   |/////////////////////////////////////////////////////////////////////////////////
                             6007 ; 33   |
                             6008 ; 34   |#define HW_I2C_BASEADDR (0xFFE5)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 101

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6009 ; 35   |
                             6010 ; 36   |
                             6011 ; 37   |/////////////////////////////////////////////////////////////////////////////////
                             6012 ; 38   |////  I2C Clock Divider Register (HW_I2CDIV) Bit Definitions
                             6013 ; 39   |
                             6014 ; 40   |#define HW_I2CDIV_FACT_BITPOS (1)
                             6015 ; 41   |
                             6016 ; 42   |#define HW_I2CDIV_FACT_SETMASK (0xFF<<HW_I2CDIV_FACT_BITPOS)
                             6017 ; 43   |
                             6018 ; 44   |#define HW_I2CDIV_FACT_CLRMASK (~(WORD)HW_I2CDIV_FACT_SETMASK)
                             6019 ; 45   |
                             6020 ; 46   |typedef union               /* I2C Clock Divider Register */
                             6021 ; 47   |{
                             6022 ; 48   |    struct {
                             6023 ; 49   |        int                :1; 
                             6024 ; 50   |        unsigned FACT      :8;
                             6025 ; 51   |    } B;
                             6026 ; 52   |    int I;
                             6027 ; 53   |    unsigned U;
                             6028 ; 54   |} i2cdivr_type;
                             6029 ; 55   |#define HW_I2CDIV (*(volatile i2cdivr_type _X*) (HW_I2C_BASEADDR))       /* I2C Divfact Re
                                  gisters        */
                             6030 ; 56   |
                             6031 ; 57   |
                             6032 ; 58   |/////////////////////////////////////////////////////////////////////////////////
                             6033 ; 59   |////  I2C Data Register (HW_I2CDAT) Bit Definitions
                             6034 ; 60   |
                             6035 ; 61   |#define HW_I2CDAT_DATA_BITPOS (0)
                             6036 ; 62   |
                             6037 ; 63   |#define HW_I2CDAT_DATA_SETMASK (0xFFFFFF)
                             6038 ; 64   |
                             6039 ; 65   |#define HW_I2CDAT_DATA_CLRMASK (~(WORD)HW_I2CDAT_DATA_SETMASK)
                             6040 ; 66   |
                             6041 ; 67   |typedef union               /* I2C Data Register */
                             6042 ; 68   |{
                             6043 ; 69   |    struct {
                             6044 ; 70   |         unsigned DATA :24; 
                             6045 ; 71   |    } B;
                             6046 ; 72   |    int I;
                             6047 ; 73   |    unsigned U;
                             6048 ; 74   |} i2cdatr_type;
                             6049 ; 75   |#define HW_I2CDAT (*(volatile i2cdatr_type _X*) (HW_I2C_BASEADDR+1)) /* I2C Data Registers
                                   (I2CDAT)      */
                             6050 ; 76   |
                             6051 ; 77   |
                             6052 ; 78   |/////////////////////////////////////////////////////////////////////////////////
                             6053 ; 79   |////  I2C Control Status Register (HW_I2CCSR) Bit Definitions
                             6054 ; 80   |#define HW_I2CCSR_I2C_EN_BITPOS (0)
                             6055 ; 81   |#define HW_I2CCSR_RIE_BITPOS (1)
                             6056 ; 82   |#define HW_I2CCSR_BUSY_BITPOS (2)
                             6057 ; 83   |#define HW_I2CCSR_ARB_LOST_BITPOS (3)
                             6058 ; 84   |#define HW_I2CCSR_TIE_BITPOS (4)
                             6059 ; 85   |#define HW_I2CCSR_MODE_BITPOS (5)
                             6060 ; 86   |#define HW_I2CCSR_RDR_BITPOS (6)
                             6061 ; 87   |#define HW_I2CCSR_TDE_BITPOS (7)
                             6062 ; 88   |#define HW_I2CCSR_RWN_BITPOS (8)
                             6063 ; 89   |#define HW_I2CCSR_WL_BITPOS (9)
                             6064 ; 90   |#define HW_I2CCSR_WL0_BITPOS (9)
                             6065 ; 91   |#define HW_I2CCSR_WL1_BITPOS (10)
                             6066 ; 92   |#define HW_I2CCSR_TREQ_BITPOS (11)
                             6067 ; 93   |#define HW_I2CCSR_ROFL_BITPOS (12)
                             6068 ; 94   |#define HW_I2CCSR_TUFL_BITPOS (13)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 102

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6069 ; 95   |#define HW_I2CCSR_ACKF_BITPOS (14)
                             6070 ; 96   |#define HW_I2CCSR_B_CNT_BITPOS (15)
                             6071 ; 97   |#define HW_I2CCSR_B_CNT0_BITPOS (15)
                             6072 ; 98   |#define HW_I2CCSR_B_CNT1_BITPOS (16)
                             6073 ; 99   |#define HW_I2CCSR_L_WORD_BITPOS (17)
                             6074 ; 100  |#define HW_I2CCSR_SUBA_BITPOS (18)
                             6075 ; 101  |#define HW_I2CCSR_ROFLCL_BITPOS (19)
                             6076 ; 102  |#define HW_I2CCSR_TUFLCL_BITPOS (20)
                             6077 ; 103  |#define HW_I2CCSR_ONEBYTE_BITPOS (21)
                             6078 ; 104  |
                             6079 ; 105  |#define HW_I2CCSR_I2C_EN_SETMASK (1<<HW_I2CCSR_I2C_EN_BITPOS)
                             6080 ; 106  |#define HW_I2CCSR_RIE_SETMASK (1<<HW_I2CCSR_RIE_BITPOS)
                             6081 ; 107  |#define HW_I2CCSR_BUSY_SETMASK (1<<HW_I2CCSR_BUSY_BITPOS)
                             6082 ; 108  |#define HW_I2CCSR_ARB_LOST_SETMASK (1<<HW_I2CCSR_ARB_LOST_BITPOS)
                             6083 ; 109  |#define HW_I2CCSR_TIE_SETMASK (1<<HW_I2CCSR_TIE_BITPOS)
                             6084 ; 110  |#define HW_I2CCSR_MODE_SETMASK (1<<HW_I2CCSR_MODE_BITPOS)
                             6085 ; 111  |#define HW_I2CCSR_RDR_SETMASK (1<<HW_I2CCSR_RDR_BITPOS)
                             6086 ; 112  |#define HW_I2CCSR_TDE_SETMASK (1<<HW_I2CCSR_TDE_BITPOS)
                             6087 ; 113  |#define HW_I2CCSR_RWN_SETMASK (1<<HW_I2CCSR_RWN_BITPOS)
                             6088 ; 114  |#define HW_I2CCSR_WL_SETMASK (3<<HW_I2CCSR_WL_BITPOS)
                             6089 ; 115  |#define HW_I2CCSR_WL0_SETMASK (1<<HW_I2CCSR_WL0_BITPOS)
                             6090 ; 116  |#define HW_I2CCSR_WL1_SETMASK (1<<HW_I2CCSR_WL1_BITPOS)
                             6091 ; 117  |#define HW_I2CCSR_TREQ_SETMASK (1<<HW_I2CCSR_TREQ_BITPOS)
                             6092 ; 118  |#define HW_I2CCSR_ROFL_SETMASK (1<<HW_I2CCSR_ROFL_BITPOS)
                             6093 ; 119  |#define HW_I2CCSR_TUFL_SETMASK (1<<HW_I2CCSR_TUFL_BITPOS)
                             6094 ; 120  |#define HW_I2CCSR_ACKF_SETMASK (1<<HW_I2CCSR_ACKF_BITPOS)
                             6095 ; 121  |#define HW_I2CCSR_B_CNT_SETMASK (3<<HW_I2CCSR_B_CNT_BITPOS)
                             6096 ; 122  |#define HW_I2CCSR_B_CNT0_SETMASK (1<<HW_I2CCSR_B_CNT0_BITPOS)
                             6097 ; 123  |#define HW_I2CCSR_B_CNT1_SETMASK (1<<HW_I2CCSR_B_CNT1_BITPOS)
                             6098 ; 124  |#define HW_I2CCSR_L_WORD_SETMASK (1<<HW_I2CCSR_L_WORD_BITPOS)
                             6099 ; 125  |#define HW_I2CCSR_SUBA_SETMASK (1<<HW_I2CCSR_SUBA_BITPOS)
                             6100 ; 126  |#define HW_I2CCSR_ROFLCL_SETMASK (1<<HW_I2CCSR_ROFLCL_BITPOS)
                             6101 ; 127  |#define HW_I2CCSR_TUFLCL_SETMASK (1<<HW_I2CCSR_TUFLCL_BITPOS)
                             6102 ; 128  |#define HW_I2CCSR_ONEBYTE_SETMASK (1<<HW_I2CCSR_ONEBYTE_BITPOS)
                             6103 ; 129  |
                             6104 ; 130  |#define HW_I2CCSR_I2C_EN_CLRMASK (~(WORD)HW_I2CCSR_I2C_EN_SETMASK)
                             6105 ; 131  |#define HW_I2CCSR_RIE_CLRMASK (~(WORD)HW_I2CCSR_RIE_SETMASK)
                             6106 ; 132  |#define HW_I2CCSR_BUSY_CLRMASK (~(WORD)HW_I2CCSR_BUSY_SETMASK)
                             6107 ; 133  |#define HW_I2CCSR_ARB_LOST_CLRMASK (~(WORD)HW_I2CCSR_ARB_LOST_SETMASK)
                             6108 ; 134  |#define HW_I2CCSR_TIE_CLRMASK (~(WORD)HW_I2CCSR_TIE_SETMASK)
                             6109 ; 135  |#define HW_I2CCSR_MODE_CLRMASK (~(WORD)HW_I2CCSR_MODE_SETMASK)
                             6110 ; 136  |#define HW_I2CCSR_RDR_CLRMASK (~(WORD)HW_I2CCSR_RDR_SETMASK)
                             6111 ; 137  |#define HW_I2CCSR_TDE_CLRMASK (~(WORD)HW_I2CCSR_TDE_SETMASK)
                             6112 ; 138  |#define HW_I2CCSR_RWN_CLRMASK (~(WORD)HW_I2CCSR_RWN_SETMASK)
                             6113 ; 139  |#define HW_I2CCSR_WL_CLRMASK (~(WORD)HW_I2CCSR_WL_SETMASK)
                             6114 ; 140  |#define HW_I2CCSR_WL0_CLRMASK (~(WORD)HW_I2CCSR_WL0_SETMASK)
                             6115 ; 141  |#define HW_I2CCSR_WL1_CLRMASK (~(WORD)HW_I2CCSR_WL1_SETMASK)
                             6116 ; 142  |#define HW_I2CCSR_TREQ_CLRMASK (~(WORD)HW_I2CCSR_TREQ_SETMASK)
                             6117 ; 143  |#define HW_I2CCSR_ROFL_CLRMASK (~(WORD)HW_I2CCSR_ROFL_SETMASK)
                             6118 ; 144  |#define HW_I2CCSR_TUFL_CLRMASK (~(WORD)HW_I2CCSR_TUFL_SETMASK)
                             6119 ; 145  |#define HW_I2CCSR_ACKF_CLRMASK (~(WORD)HW_I2CCSR_ACKF_SETMASK)
                             6120 ; 146  |#define HW_I2CCSR_B_CNT_CLRMASK (~(WORD)HW_I2CCSR_B_CNT_SETMASK)
                             6121 ; 147  |#define HW_I2CCSR_B_CNT0_CLRMASK (~(WORD)HW_I2CCSR_B_CNT0_SETMASK)
                             6122 ; 148  |#define HW_I2CCSR_B_CNT1_CLRMASK (~(WORD)HW_I2CCSR_B_CNT1_SETMASK)
                             6123 ; 149  |#define HW_I2CCSR_L_WORD_CLRMASK (~(WORD)HW_I2CCSR_L_WORD_SETMASK)
                             6124 ; 150  |#define HW_I2CCSR_SUBA_CLRMASK (~(WORD)HW_I2CCSR_SUBA_SETMASK)
                             6125 ; 151  |#define HW_I2CCSR_ROFLCL_CLRMASK (~(WORD)HW_I2CCSR_ROFLCL_SETMASK)
                             6126 ; 152  |#define HW_I2CCSR_TUFLCL_CLRMASK (~(WORD)HW_I2CCSR_TUFLCL_SETMASK)
                             6127 ; 153  |#define HW_I2CCSR_ONEBYTE_CLRMASK (~(WORD)HW_I2CCSR_ONEBYTE_SETMASK)
                             6128 ; 154  |
                             6129 ; 155  |typedef union               /* I2C Control Register         */
                             6130 ; 156  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 103

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6131 ; 157  |    struct {
                             6132 ; 158  |        int I2C_EN      :1; /* Peripheral Enable            */
                             6133 ; 159  |        int RIE         :1; /* Receiver Interrupt Enable        */
                             6134 ; 160  |        int BUSY        :1; /* I2C Bus Busy             */
                             6135 ; 161  |        int ARBLOST     :1; /* Aritration lost          */
                             6136 ; 162  |        int TIE         :1; /* Transmitter Interrupt Enable     */
                             6137 ; 163  |        int MODE        :1; /* Operating Mode Bit           */
                             6138 ; 164  |        int RDR         :1; /* Receiver Data Ready          */
                             6139 ; 165  |       int TDE         :1; /* Transmitter Data Empty       */
                             6140 ; 166  |       int RWN         :1; /* Read/Not Write           */
                             6141 ; 167  |       unsigned WL     :2; /* Word Length              */
                             6142 ; 168  |        int TREQ        :1; /* DSP Transmit Request         */
                             6143 ; 169  |        int ROFL        :1; /* Receiver Overflow            */
                             6144 ; 170  |        int TUFL        :1; /* Transmitter Underflow        */
                             6145 ; 171  |        int ACKF        :1; /* Acknowledge Failure          */
                             6146 ; 172  |        unsigned BCNT   :2; /* Byte Count               */
                             6147 ; 173  |        int LWORD       :1; /* Last Word                */
                             6148 ; 174  |        int SUBA        :1; /* Sub Address              */
                             6149 ; 175  |        int ROFLCL      :1; /* Receiver Overflow Clear      */
                             6150 ; 176  |        int TUFLCL      :1; /* Transmitter Underflow Clear      */
                             6151 ; 177  |        int ONEBYTE     :1; /* Special One Data Byte Transmission Mode */
                             6152 ; 178  |    } B;
                             6153 ; 179  |    int I;
                             6154 ; 180  |    unsigned U;
                             6155 ; 181  |} i2ccsr_type;
                             6156 ; 182  |#define HW_I2CCSR (*(volatile i2ccsr_type _X*) (HW_I2C_BASEADDR+2)) /* I2C Control/Status 
                                  Register (I2CCSR) */
                             6157 ; 183  |
                             6158 ; 184  |#endif
                             6159 
                             6161 
                             6162 ; 24   |#include "regsi2s.h"
                             6163 
                             6165 
                             6166 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             6167 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                             6168 ; 3    |// Filename: regsi2s.inc
                             6169 ; 4    |// Description: Register definitions for I2S interface
                             6170 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             6171 ; 6    |// The following naming conventions are followed in this file.
                             6172 ; 7    |// All registers are named using the format...
                             6173 ; 8    |//     HW_<module>_<regname>
                             6174 ; 9    |// where <module> is the module name which can be any of the following...
                             6175 ; 10   |//     USB20
                             6176 ; 11   |// (Note that when there is more than one copy of a particular module, the
                             6177 ; 12   |// module name includes a number starting from 0 for the first instance of
                             6178 ; 13   |// that module)
                             6179 ; 14   |// <regname> is the specific register within that module
                             6180 ; 15   |// We also define the following...
                             6181 ; 16   |//     HW_<module>_<regname>_BITPOS
                             6182 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             6183 ; 18   |//     HW_<module>_<regname>_SETMASK
                             6184 ; 19   |// which does something else, and
                             6185 ; 20   |//     HW_<module>_<regname>_CLRMASK
                             6186 ; 21   |// which does something else.
                             6187 ; 22   |// Other rules
                             6188 ; 23   |//     All caps
                             6189 ; 24   |//     Numeric identifiers start at 0
                             6190 ; 25   |#if !(defined(regsi2sinc))
                             6191 ; 26   |#define regsi2sinc 1
                             6192 ; 27   |
                             6193 ; 28   |#include "types.h"
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 104

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6194 
                             6196 
                             6197 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             6198 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             6199 ; 3    |//
                             6200 ; 4    |// Filename: types.h
                             6201 ; 5    |// Description: Standard data types
                             6202 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             6203 ; 7    |
                             6204 ; 8    |#ifndef _TYPES_H
                             6205 ; 9    |#define _TYPES_H
                             6206 ; 10   |
                             6207 ; 11   |// TODO:  move this outta here!
                             6208 ; 12   |#if !defined(NOERROR)
                             6209 ; 13   |#define NOERROR 0
                             6210 ; 14   |#define SUCCESS 0
                             6211 ; 15   |#endif 
                             6212 ; 16   |#if !defined(SUCCESS)
                             6213 ; 17   |#define SUCCESS  0
                             6214 ; 18   |#endif
                             6215 ; 19   |#if !defined(ERROR)
                             6216 ; 20   |#define ERROR   -1
                             6217 ; 21   |#endif
                             6218 ; 22   |#if !defined(FALSE)
                             6219 ; 23   |#define FALSE 0
                             6220 ; 24   |#endif
                             6221 ; 25   |#if !defined(TRUE)
                             6222 ; 26   |#define TRUE  1
                             6223 ; 27   |#endif
                             6224 ; 28   |
                             6225 ; 29   |#if !defined(NULL)
                             6226 ; 30   |#define NULL 0
                             6227 ; 31   |#endif
                             6228 ; 32   |
                             6229 ; 33   |#define MAX_INT     0x7FFFFF
                             6230 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             6231 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             6232 ; 36   |#define MAX_ULONG   (-1) 
                             6233 ; 37   |
                             6234 ; 38   |#define WORD_SIZE   24              // word size in bits
                             6235 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             6236 ; 40   |
                             6237 ; 41   |
                             6238 ; 42   |#define BYTE    unsigned char       // btVarName
                             6239 ; 43   |#define CHAR    signed char         // cVarName
                             6240 ; 44   |#define USHORT  unsigned short      // usVarName
                             6241 ; 45   |#define SHORT   unsigned short      // sVarName
                             6242 ; 46   |#define WORD    unsigned int        // wVarName
                             6243 ; 47   |#define INT     signed int          // iVarName
                             6244 ; 48   |#define DWORD   unsigned long       // dwVarName
                             6245 ; 49   |#define LONG    signed long         // lVarName
                             6246 ; 50   |#define BOOL    unsigned int        // bVarName
                             6247 ; 51   |#define FRACT   _fract              // frVarName
                             6248 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             6249 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             6250 ; 54   |#define FLOAT   float               // fVarName
                             6251 ; 55   |#define DBL     double              // dVarName
                             6252 ; 56   |#define ENUM    enum                // eVarName
                             6253 ; 57   |#define CMX     _complex            // cmxVarName
                             6254 ; 58   |typedef WORD UCS3;                   // 
                             6255 ; 59   |
                             6256 ; 60   |#define UINT16  unsigned short
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 105

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6257 ; 61   |#define UINT8   unsigned char   
                             6258 ; 62   |#define UINT32  unsigned long
                             6259 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             6260 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             6261 ; 65   |#define WCHAR   UINT16
                             6262 ; 66   |
                             6263 ; 67   |//UINT128 is 16 bytes or 6 words
                             6264 ; 68   |typedef struct UINT128_3500 {   
                             6265 ; 69   |    int val[6];     
                             6266 ; 70   |} UINT128_3500;
                             6267 ; 71   |
                             6268 ; 72   |#define UINT128   UINT128_3500
                             6269 ; 73   |
                             6270 ; 74   |// Little endian word packed byte strings:   
                             6271 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6272 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6273 ; 77   |// Little endian word packed byte strings:   
                             6274 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6275 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6276 ; 80   |
                             6277 ; 81   |// Declare Memory Spaces To Use When Coding
                             6278 ; 82   |// A. Sector Buffers
                             6279 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             6280 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             6281 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             6282 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             6283 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             6284 ; 88   |// B. Media DDI Memory
                             6285 ; 89   |#define MEDIA_DDI_MEM _Y
                             6286 ; 90   |
                             6287 ; 91   |
                             6288 ; 92   |
                             6289 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             6290 ; 94   |// Examples of circular pointers:
                             6291 ; 95   |//    INT CIRC cpiVarName
                             6292 ; 96   |//    DWORD CIRC cpdwVarName
                             6293 ; 97   |
                             6294 ; 98   |#define RETCODE INT                 // rcVarName
                             6295 ; 99   |
                             6296 ; 100  |// generic bitfield structure
                             6297 ; 101  |struct Bitfield {
                             6298 ; 102  |    unsigned int B0  :1;
                             6299 ; 103  |    unsigned int B1  :1;
                             6300 ; 104  |    unsigned int B2  :1;
                             6301 ; 105  |    unsigned int B3  :1;
                             6302 ; 106  |    unsigned int B4  :1;
                             6303 ; 107  |    unsigned int B5  :1;
                             6304 ; 108  |    unsigned int B6  :1;
                             6305 ; 109  |    unsigned int B7  :1;
                             6306 ; 110  |    unsigned int B8  :1;
                             6307 ; 111  |    unsigned int B9  :1;
                             6308 ; 112  |    unsigned int B10 :1;
                             6309 ; 113  |    unsigned int B11 :1;
                             6310 ; 114  |    unsigned int B12 :1;
                             6311 ; 115  |    unsigned int B13 :1;
                             6312 ; 116  |    unsigned int B14 :1;
                             6313 ; 117  |    unsigned int B15 :1;
                             6314 ; 118  |    unsigned int B16 :1;
                             6315 ; 119  |    unsigned int B17 :1;
                             6316 ; 120  |    unsigned int B18 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 106

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6317 ; 121  |    unsigned int B19 :1;
                             6318 ; 122  |    unsigned int B20 :1;
                             6319 ; 123  |    unsigned int B21 :1;
                             6320 ; 124  |    unsigned int B22 :1;
                             6321 ; 125  |    unsigned int B23 :1;
                             6322 ; 126  |};
                             6323 ; 127  |
                             6324 ; 128  |union BitInt {
                             6325 ; 129  |        struct Bitfield B;
                             6326 ; 130  |        int        I;
                             6327 ; 131  |};
                             6328 ; 132  |
                             6329 ; 133  |#define MAX_MSG_LENGTH 10
                             6330 ; 134  |struct CMessage
                             6331 ; 135  |{
                             6332 ; 136  |        unsigned int m_uLength;
                             6333 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             6334 ; 138  |};
                             6335 ; 139  |
                             6336 ; 140  |typedef struct {
                             6337 ; 141  |    WORD m_wLength;
                             6338 ; 142  |    WORD m_wMessage;
                             6339 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             6340 ; 144  |} Message;
                             6341 ; 145  |
                             6342 ; 146  |struct MessageQueueDescriptor
                             6343 ; 147  |{
                             6344 ; 148  |        int *m_pBase;
                             6345 ; 149  |        int m_iModulo;
                             6346 ; 150  |        int m_iSize;
                             6347 ; 151  |        int *m_pHead;
                             6348 ; 152  |        int *m_pTail;
                             6349 ; 153  |};
                             6350 ; 154  |
                             6351 ; 155  |struct ModuleEntry
                             6352 ; 156  |{
                             6353 ; 157  |    int m_iSignaledEventMask;
                             6354 ; 158  |    int m_iWaitEventMask;
                             6355 ; 159  |    int m_iResourceOfCode;
                             6356 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             6357 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             6358 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             6359 ; 163  |    int m_uTimeOutHigh;
                             6360 ; 164  |    int m_uTimeOutLow;
                             6361 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             6362 ; 166  |};
                             6363 ; 167  |
                             6364 ; 168  |union WaitMask{
                             6365 ; 169  |    struct B{
                             6366 ; 170  |        unsigned int m_bNone     :1;
                             6367 ; 171  |        unsigned int m_bMessage  :1;
                             6368 ; 172  |        unsigned int m_bTimer    :1;
                             6369 ; 173  |        unsigned int m_bButton   :1;
                             6370 ; 174  |    } B;
                             6371 ; 175  |    int I;
                             6372 ; 176  |} ;
                             6373 ; 177  |
                             6374 ; 178  |
                             6375 ; 179  |struct Button {
                             6376 ; 180  |        WORD wButtonEvent;
                             6377 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 107

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6378 ; 182  |};
                             6379 ; 183  |
                             6380 ; 184  |struct Message {
                             6381 ; 185  |        WORD wMsgLength;
                             6382 ; 186  |        WORD wMsgCommand;
                             6383 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             6384 ; 188  |};
                             6385 ; 189  |
                             6386 ; 190  |union EventTypes {
                             6387 ; 191  |        struct CMessage msg;
                             6388 ; 192  |        struct Button Button ;
                             6389 ; 193  |        struct Message Message;
                             6390 ; 194  |};
                             6391 ; 195  |
                             6392 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             6393 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             6394 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             6395 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             6396 ; 200  |
                             6397 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             6398 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             6399 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             6400 ; 204  |
                             6401 ; 205  |#if DEBUG
                             6402 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             6403 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             6404 ; 208  |#else 
                             6405 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             6406 ; 210  |#define DebugBuildAssert(x)    
                             6407 ; 211  |#endif
                             6408 ; 212  |
                             6409 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             6410 ; 214  |//  #pragma asm
                             6411 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             6412 ; 216  |//  #pragma endasm
                             6413 ; 217  |
                             6414 ; 218  |
                             6415 ; 219  |#ifdef COLOR_262K
                             6416 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             6417 ; 221  |#elif defined(COLOR_65K)
                             6418 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             6419 ; 223  |#else
                             6420 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             6421 ; 225  |#endif
                             6422 ; 226  |    
                             6423 ; 227  |#endif // #ifndef _TYPES_H
                             6424 
                             6426 
                             6427 ; 29   |
                             6428 ; 30   |///////////////////////////////////////////////////////////////////////////////////
                             6429 ; 31   |////  I2S Registers (SAI)
                             6430 ; 32   |///////////////////////////////////////////////////////////////////////////////////
                             6431 ; 33   |
                             6432 ; 34   |
                             6433 ; 35   |#define HW_SAI_BASEADDR (0xFFF0)
                             6434 ; 36   |
                             6435 ; 37   |
                             6436 ; 38   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 108

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6437 ; 39   |
                             6438 ; 40   |#define HW_SAIRCSR_REN0_BITPOS (0)
                             6439 ; 41   |#define HW_SAIRCSR_REN1_BITPOS (1)
                             6440 ; 42   |#define HW_SAIRCSR_REN2_BITPOS (2)
                             6441 ; 43   |#define HW_SAIRCSR_RMME_BITPOS (3)
                             6442 ; 44   |#define HW_SAIRCSR_RSVD0_BITPOS (4)
                             6443 ; 45   |#define HW_SAIRCSR_RWL_BITPOS (5)
                             6444 ; 46   |#define HW_SAIRCSR_RDIR_BITPOS (7)
                             6445 ; 47   |#define HW_SAIRCSR_RLRS_BITPOS (8)
                             6446 ; 48   |#define HW_SAIRCSR_RCKP_BITPOS (9)
                             6447 ; 49   |#define HW_SAIRCSR_RREL_BITPOS (10)
                             6448 ; 50   |#define HW_SAIRCSR_RDWJ_BITPOS (11)
                             6449 ; 51   |#define HW_SAIRCSR_RXIE_BITPOS (12)
                             6450 ; 52   |#define HW_SAIRCSR_RSVD1_BITPOS (13)
                             6451 ; 53   |#define HW_SAIRCSR_ROFL_BITPOS (14)
                             6452 ; 54   |#define HW_SAIRCSR_RDR_BITPOS (15)
                             6453 ; 55   |#define HW_SAIRCSR_ROFCL_BITPOS (16)
                             6454 ; 56   |#define HW_SAIRCSR_RSVD2_BITPOS (17)
                             6455 ; 57   |
                             6456 ; 58   |
                             6457 ; 59   |#define HW_SAIRCSR_REN0_WIDTH (1)
                             6458 ; 60   |#define HW_SAIRCSR_REN1_WIDTH (1)
                             6459 ; 61   |#define HW_SAIRCSR_REN2_WIDTH (1)
                             6460 ; 62   |#define HW_SAIRCSR_RMME_WIDTH (1)
                             6461 ; 63   |#define HW_SAIRCSR_RSVD0_WIDTH (1)
                             6462 ; 64   |#define HW_SAIRCSR_RWL_WIDTH (2)
                             6463 ; 65   |#define HW_SAIRCSR_RDIR_WIDTH (1)
                             6464 ; 66   |#define HW_SAIRCSR_RLRS_WIDTH (1)
                             6465 ; 67   |#define HW_SAIRCSR_RCKP_WIDTH (1)
                             6466 ; 68   |#define HW_SAIRCSR_RREL_WIDTH (1)
                             6467 ; 69   |#define HW_SAIRCSR_RDWJ_WIDTH (1)
                             6468 ; 70   |#define HW_SAIRCSR_RXIE_WIDTH (1)
                             6469 ; 71   |#define HW_SAIRCSR_RSVD1_WIDTH (1)
                             6470 ; 72   |#define HW_SAIRCSR_ROFL_WIDTH (1)
                             6471 ; 73   |#define HW_SAIRCSR_RDR_WIDTH (1)
                             6472 ; 74   |#define HW_SAIRCSR_ROFCL_WIDTH (1)
                             6473 ; 75   |#define HW_SAIRCSR_RSVD2_WIDTH (7)
                             6474 ; 76   |
                             6475 ; 77   |
                             6476 ; 78   |#define HW_SAIRCSR_REN0_SETMASK (((1<HW_SAIRCSR_REN0_WIDTH)-1)<<HW_SAIRCSR_REN0_BITPOS)
                             6477 ; 79   |#define HW_SAIRCSR_REN1_SETMASK (((1<HW_SAIRCSR_REN1_WIDTH)-1)<<HW_SAIRCSR_REN1_BITPOS)
                             6478 ; 80   |#define HW_SAIRCSR_REN2_SETMASK (((1<HW_SAIRCSR_REN2_WIDTH)-1)<<HW_SAIRCSR_REN2_BITPOS)
                             6479 ; 81   |#define HW_SAIRCSR_RMME_SETMASK (((1<HW_SAIRCSR_RMME_WIDTH)-1)<<HW_SAIRCSR_RMME_BITPOS)
                             6480 ; 82   |#define HW_SAIRCSR_RSVD0_SETMASK (((1<HW_SAIRCSR_RSVD0_WIDTH)-1)<<HW_SAIRCSR_RSVD0_BITPOS)
                                  
                             6481 ; 83   |#define HW_SAIRCSR_RWL_SETMASK (((1<HW_SAIRCSR_RWL_WIDTH)-1)<<HW_SAIRCSR_RWL_BITPOS)
                             6482 ; 84   |#define HW_SAIRCSR_RDIR_SETMASK (((1<HW_SAIRCSR_RDIR_WIDTH)-1)<<HW_SAIRCSR_RDIR_BITPOS)
                             6483 ; 85   |#define HW_SAIRCSR_RLRS_SETMASK (((1<HW_SAIRCSR_RLRS_WIDTH)-1)<<HW_SAIRCSR_RLRS_BITPOS)
                             6484 ; 86   |#define HW_SAIRCSR_RCKP_SETMASK (((1<HW_SAIRCSR_RCKP_WIDTH)-1)<<HW_SAIRCSR_RCKP_BITPOS)
                             6485 ; 87   |#define HW_SAIRCSR_RREL_SETMASK (((1<HW_SAIRCSR_RREL_WIDTH)-1)<<HW_SAIRCSR_RREL_BITPOS)
                             6486 ; 88   |#define HW_SAIRCSR_RDWJ_SETMASK (((1<HW_SAIRCSR_RDWJ_WIDTH)-1)<<HW_SAIRCSR_RDWJ_BITPOS)
                             6487 ; 89   |#define HW_SAIRCSR_RXIE_SETMASK (((1<HW_SAIRCSR_RXIE_WIDTH)-1)<<HW_SAIRCSR_RXIE_BITPOS)
                             6488 ; 90   |#define HW_SAIRCSR_RSVD1_SETMASK (((1<HW_SAIRCSR_RSVD1_WIDTH)-1)<<HW_SAIRCSR_RSVD1_BITPOS)
                                  
                             6489 ; 91   |#define HW_SAIRCSR_ROFL_SETMASK (((1<HW_SAIRCSR_ROFL_WIDTH)-1)<<HW_SAIRCSR_ROFL_BITPOS)
                             6490 ; 92   |#define HW_SAIRCSR_RDR_SETMASK (((1<HW_SAIRCSR_RDR_WIDTH)-1)<<HW_SAIRCSR_RDR_BITPOS)
                             6491 ; 93   |#define HW_SAIRCSR_ROFCL_SETMASK (((1<HW_SAIRCSR_ROFCL_WIDTH)-1)<<HW_SAIRCSR_ROFCL_BITPOS)
                                  
                             6492 ; 94   |#define HW_SAIRCSR_RSVD2_SETMASK (((1<HW_SAIRCSR_RSVD2_WIDTH)-1)<<HW_SAIRCSR_RSVD2_BITPOS)
                                  
                             6493 ; 95   |
                             6494 ; 96   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 109

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6495 ; 97   |#define HW_SAIRCSR_REN0_CLRMASK (~(WORD)HW_SAIRCSR_REN0_SETMASK)
                             6496 ; 98   |#define HW_SAIRCSR_REN1_CLRMASK (~(WORD)HW_SAIRCSR_REN1_SETMASK)
                             6497 ; 99   |#define HW_SAIRCSR_REN2_CLRMASK (~(WORD)HW_SAIRCSR_REN2_SETMASK)
                             6498 ; 100  |#define HW_SAIRCSR_RMME_CLRMASK (~(WORD)HW_SAIRCSR_RMME_SETMASK)
                             6499 ; 101  |#define HW_SAIRCSR_RSVD0_CLRMASK (~(WORD)HW_SAIRCSR_RSVD0_SETMASK)
                             6500 ; 102  |#define HW_SAIRCSR_RWL_CLRMASK (~(WORD)HW_SAIRCSR_RWL_SETMASK)
                             6501 ; 103  |#define HW_SAIRCSR_RDIR_CLRMASK (~(WORD)HW_SAIRCSR_RDIR_SETMASK)
                             6502 ; 104  |#define HW_SAIRCSR_RLRS_CLRMASK (~(WORD)HW_SAIRCSR_RLRS_SETMASK)
                             6503 ; 105  |#define HW_SAIRCSR_RCKP_CLRMASK (~(WORD)HW_SAIRCSR_RCKP_SETMASK)
                             6504 ; 106  |#define HW_SAIRCSR_RREL_CLRMASK (~(WORD)HW_SAIRCSR_RREL_SETMASK)
                             6505 ; 107  |#define HW_SAIRCSR_RDWJ_CLRMASK (~(WORD)HW_SAIRCSR_RDWJ_SETMASK)
                             6506 ; 108  |#define HW_SAIRCSR_RXIE_CLRMASK (~(WORD)HW_SAIRCSR_RXIE_SETMASK)
                             6507 ; 109  |#define HW_SAIRCSR_RSVD1_CLRMASK (~(WORD)HW_SAIRCSR_RSVD1_SETMASK)
                             6508 ; 110  |#define HW_SAIRCSR_ROFL_CLRMASK (~(WORD)HW_SAIRCSR_ROFL_SETMASK)
                             6509 ; 111  |#define HW_SAIRCSR_RDR_CLRMASK (~(WORD)HW_SAIRCSR_RDR_SETMASK)
                             6510 ; 112  |#define HW_SAIRCSR_ROFCL_CLRMASK (~(WORD)HW_SAIRCSR_ROFCL_SETMASK)
                             6511 ; 113  |#define HW_SAIRCSR_RSVD2_CLRMASK (~(WORD)HW_SAIRCSR_RSVD2_SETMASK)
                             6512 ; 114  |
                             6513 ; 115  |typedef union
                             6514 ; 116  |{
                             6515 ; 117  |    struct {
                             6516 ; 118  |        int REN0        :HW_SAIRCSR_REN0_WIDTH;        // Receiver 0 enable
                             6517 ; 119  |        int REN1        :HW_SAIRCSR_REN1_WIDTH;        // Receiver 1 enable
                             6518 ; 120  |        int REN2        :HW_SAIRCSR_REN2_WIDTH;        // Receiver 2 enable
                             6519 ; 121  |        int RMME        :HW_SAIRCSR_RMME_WIDTH;        // Receiver master mode enable
                             6520 ; 122  |        int RSVD0       :HW_SAIRCSR_RSVD0_WIDTH;       // Reserved
                             6521 ; 123  |        unsigned RWL    :HW_SAIRCSR_RWL_WIDTH;         // Receiver word length control
                             6522 ; 124  |        int RDIR        :HW_SAIRCSR_RDIR_WIDTH;        // Receiver data shift direction 
                             6523 ; 125  |        int RLRS        :HW_SAIRCSR_RLRS_WIDTH;        // Receiver left right select
                             6524 ; 126  |        int RCKP        :HW_SAIRCSR_RCKP_WIDTH;        // Receiver clock polarity
                             6525 ; 127  |        int RREL        :HW_SAIRCSR_RREL_WIDTH;        // Receiver relative timing
                             6526 ; 128  |        int RDWJ        :HW_SAIRCSR_RDWJ_WIDTH;        // Receiver data word justification
                                  
                             6527 ; 129  |        int RXIE        :HW_SAIRCSR_RXIE_WIDTH;        // Receiver interrupt enable
                             6528 ; 130  |        int RSVD1       :HW_SAIRCSR_RSVD1_WIDTH;       // Reserved
                             6529 ; 131  |        int ROFL        :HW_SAIRCSR_ROFL_WIDTH;        // Receiver data overflow
                             6530 ; 132  |        int RDR         :HW_SAIRCSR_RDR_WIDTH;         // Receiver data ready flag
                             6531 ; 133  |        int ROFCL       :HW_SAIRCSR_ROFCL_WIDTH;       // Receiver data overflow clear
                             6532 ; 134  |        unsigned RSVD2  :HW_SAIRCSR_RSVD2_WIDTH;       // Reserved
                             6533 ; 135  |    } B;
                             6534 ; 136  |    int I;
                             6535 ; 137  |    unsigned U;
                             6536 ; 138  |} saircsr_type;
                             6537 ; 139  |
                             6538 ; 140  |#define HW_SAIRCSR (*(volatile saircsr_type _X*) (HW_SAI_BASEADDR))       /* I2S Receive C
                                  SR         */
                             6539 ; 141  |
                             6540 ; 142  |typedef union
                             6541 ; 143  |{
                             6542 ; 144  |    struct {
                             6543 ; 145  |        unsigned SAI :24;
                             6544 ; 146  |    } B;
                             6545 ; 147  |    int I;
                             6546 ; 148  |    unsigned U;
                             6547 ; 149  |} saixr_type;
                             6548 ; 150  |
                             6549 ; 151  |#define HW_SAIRX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+1))       /* I2S Received
                                   data reg 0 */
                             6550 ; 152  |#define HW_SAIRX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+2))       /* I2S Received
                                   data reg 1 */
                             6551 ; 153  |#define HW_SAIRX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+3))       /* I2S Received
                                   data reg 2 */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 110

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6552 ; 154  |
                             6553 ; 155  |
                             6554 ; 156  |#define HW_SAITCSR_TEN0_BITPOS (0)
                             6555 ; 157  |#define HW_SAITCSR_TEN1_BITPOS (1)
                             6556 ; 158  |#define HW_SAITCSR_TEN2_BITPOS (2)
                             6557 ; 159  |#define HW_SAITCSR_TMME_BITPOS (3)
                             6558 ; 160  |#define HW_SAITCSR_RSVD0_BITPOS (4)
                             6559 ; 161  |#define HW_SAITCSR_TWL_BITPOS (5)
                             6560 ; 162  |#define HW_SAITCSR_TDIR_BITPOS (7)
                             6561 ; 163  |#define HW_SAITCSR_TLRS_BITPOS (8)
                             6562 ; 164  |#define HW_SAITCSR_TCKP_BITPOS (9)
                             6563 ; 165  |#define HW_SAITCSR_TREL_BITPOS (10)
                             6564 ; 166  |#define HW_SAITCSR_TDWE_BITPOS (11)
                             6565 ; 167  |#define HW_SAITCSR_TXIE_BITPOS (12)
                             6566 ; 168  |#define HW_SAITCSR_RSVD1_BITPOS (13)
                             6567 ; 169  |#define HW_SAITCSR_TUFL_BITPOS (14)
                             6568 ; 170  |#define HW_SAITCSR_TDE_BITPOS (15)
                             6569 ; 171  |#define HW_SAITCSR_TUFCL_BITPOS (16)
                             6570 ; 172  |#define HW_SAITCSR_RSVD2_BITPOS (17)
                             6571 ; 173  |
                             6572 ; 174  |
                             6573 ; 175  |#define HW_SAITCSR_TEN0_WIDTH (1)
                             6574 ; 176  |#define HW_SAITCSR_TEN1_WIDTH (1)
                             6575 ; 177  |#define HW_SAITCSR_TEN2_WIDTH (1)
                             6576 ; 178  |#define HW_SAITCSR_TMME_WIDTH (1)
                             6577 ; 179  |#define HW_SAITCSR_RSVD0_WIDTH (1)
                             6578 ; 180  |#define HW_SAITCSR_TWL_WIDTH (2)
                             6579 ; 181  |#define HW_SAITCSR_TDIR_WIDTH (1)
                             6580 ; 182  |#define HW_SAITCSR_TLRS_WIDTH (1)
                             6581 ; 183  |#define HW_SAITCSR_TCKP_WIDTH (1)
                             6582 ; 184  |#define HW_SAITCSR_TREL_WIDTH (1)
                             6583 ; 185  |#define HW_SAITCSR_TDWE_WIDTH (1)
                             6584 ; 186  |#define HW_SAITCSR_TXIE_WIDTH (1)
                             6585 ; 187  |#define HW_SAITCSR_RSVD1_WIDTH (1)
                             6586 ; 188  |#define HW_SAITCSR_TUFL_WIDTH (1)
                             6587 ; 189  |#define HW_SAITCSR_TDE_WIDTH (1)
                             6588 ; 190  |#define HW_SAITCSR_TUFCL_WIDTH (1)
                             6589 ; 191  |#define HW_SAITCSR_RSVD2_WIDTH (7)
                             6590 ; 192  |
                             6591 ; 193  |
                             6592 ; 194  |#define HW_SAITCSR_TEN0_SETMASK (((1<HW_SAITCSR_TEN0_WIDTH)-1)<<HW_SAITCSR_TEN0_BITPOS)
                             6593 ; 195  |#define HW_SAITCSR_TEN1_SETMASK (((1<HW_SAITCSR_TEN1_WIDTH)-1)<<HW_SAITCSR_TEN1_BITPOS)
                             6594 ; 196  |#define HW_SAITCSR_TEN2_SETMASK (((1<HW_SAITCSR_TEN2_WIDTH)-1)<<HW_SAITCSR_TEN2_BITPOS)
                             6595 ; 197  |#define HW_SAITCSR_TMME_SETMASK (((1<HW_SAITCSR_TMME_WIDTH)-1)<<HW_SAITCSR_TMME_BITPOS)
                             6596 ; 198  |#define HW_SAITCSR_RSVD0_SETMASK (((1<HW_SAITCSR_RSVD0_WIDTH)-1)<<HW_SAITCSR_RSVD0_BITPOS)
                                  
                             6597 ; 199  |#define HW_SAITCSR_TWL_SETMASK (((1<HW_SAITCSR_TWL_WIDTH)-1)<<HW_SAITCSR_TWL_BITPOS)
                             6598 ; 200  |#define HW_SAITCSR_TDIR_SETMASK (((1<HW_SAITCSR_TDIR_WIDTH)-1)<<HW_SAITCSR_TDIR_BITPOS)
                             6599 ; 201  |#define HW_SAITCSR_TLRS_SETMASK (((1<HW_SAITCSR_TLRS_WIDTH)-1)<<HW_SAITCSR_TLRS_BITPOS)
                             6600 ; 202  |#define HW_SAITCSR_TCKP_SETMASK (((1<HW_SAITCSR_TCKP_WIDTH)-1)<<HW_SAITCSR_TCKP_BITPOS)
                             6601 ; 203  |#define HW_SAITCSR_TREL_SETMASK (((1<HW_SAITCSR_TREL_WIDTH)-1)<<HW_SAITCSR_TREL_BITPOS)
                             6602 ; 204  |#define HW_SAITCSR_TDWE_SETMASK (((1<HW_SAITCSR_TDWE_WIDTH)-1)<<HW_SAITCSR_TDWE_BITPOS)
                             6603 ; 205  |#define HW_SAITCSR_TXIE_SETMASK (((1<HW_SAITCSR_TXIE_WIDTH)-1)<<HW_SAITCSR_TXIE_BITPOS)
                             6604 ; 206  |#define HW_SAITCSR_RSVD1_SETMASK (((1<HW_SAITCSR_RSVD1_WIDTH)-1)<<HW_SAITCSR_RSVD1_BITPOS)
                                  
                             6605 ; 207  |#define HW_SAITCSR_TUFL_SETMASK (((1<HW_SAITCSR_TUFL_WIDTH)-1)<<HW_SAITCSR_TUFL_BITPOS)
                             6606 ; 208  |#define HW_SAITCSR_TDE_SETMASK (((1<HW_SAITCSR_TDE_WIDTH)-1)<<HW_SAITCSR_TDE_BITPOS)
                             6607 ; 209  |#define HW_SAITCSR_TUFCL_SETMASK (((1<HW_SAITCSR_TUFCL_WIDTH)-1)<<HW_SAITCSR_TUFCL_BITPOS)
                                  
                             6608 ; 210  |#define HW_SAITCSR_RSVD2_SETMASK (((1<HW_SAITCSR_RSVD2_WIDTH)-1)<<HW_SAITCSR_RSVD2_BITPOS)
                                  
                             6609 ; 211  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 111

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6610 ; 212  |
                             6611 ; 213  |#define HW_SAITCSR_TEN0_CLRMASK (~(WORD)HW_SAITCSR_TEN0_SETMASK)
                             6612 ; 214  |#define HW_SAITCSR_TEN1_CLRMASK (~(WORD)HW_SAITCSR_TEN1_SETMASK)
                             6613 ; 215  |#define HW_SAITCSR_TEN2_CLRMASK (~(WORD)HW_SAITCSR_TEN2_SETMASK)
                             6614 ; 216  |#define HW_SAITCSR_TMME_CLRMASK (~(WORD)HW_SAITCSR_TMME_SETMASK)
                             6615 ; 217  |#define HW_SAITCSR_RSVD0_CLRMASK (~(WORD)HW_SAITCSR_RSVD0_SETMASK)
                             6616 ; 218  |#define HW_SAITCSR_TWL_CLRMASK (~(WORD)HW_SAITCSR_TWL_SETMASK)
                             6617 ; 219  |#define HW_SAITCSR_TDIR_CLRMASK (~(WORD)HW_SAITCSR_TDIR_SETMASK)
                             6618 ; 220  |#define HW_SAITCSR_TLRS_CLRMASK (~(WORD)HW_SAITCSR_TLRS_SETMASK)
                             6619 ; 221  |#define HW_SAITCSR_TCKP_CLRMASK (~(WORD)HW_SAITCSR_TCKP_SETMASK)
                             6620 ; 222  |#define HW_SAITCSR_TREL_CLRMASK (~(WORD)HW_SAITCSR_TREL_SETMASK)
                             6621 ; 223  |#define HW_SAITCSR_TDWE_CLRMASK (~(WORD)HW_SAITCSR_TDWE_SETMASK)
                             6622 ; 224  |#define HW_SAITCSR_TXIE_CLRMASK (~(WORD)HW_SAITCSR_TXIE_SETMASK)
                             6623 ; 225  |#define HW_SAITCSR_RSVD1_CLRMASK (~(WORD)HW_SAITCSR_RSVD1_SETMASK)
                             6624 ; 226  |#define HW_SAITCSR_TUFL_CLRMASK (~(WORD)HW_SAITCSR_TUFL_SETMASK)
                             6625 ; 227  |#define HW_SAITCSR_TDE_CLRMASK (~(WORD)HW_SAITCSR_TDE_SETMASK)
                             6626 ; 228  |#define HW_SAITCSR_TUFCL_CLRMASK (~(WORD)HW_SAITCSR_TUFCL_SETMASK)
                             6627 ; 229  |#define HW_SAITCSR_RSVD2_CLRMASK (~(WORD)HW_SAITCSR_RSVD2_SETMASK)
                             6628 ; 230  |
                             6629 ; 231  |
                             6630 ; 232  |typedef union
                             6631 ; 233  |{
                             6632 ; 234  |    struct {
                             6633 ; 235  |        int TEN0       :HW_SAITCSR_TEN0_WIDTH;         // Transmitter 0 enable
                             6634 ; 236  |        int TEN1       :HW_SAITCSR_TEN1_WIDTH;         // Transmitter 1 enable
                             6635 ; 237  |        int TEN2       :HW_SAITCSR_TEN2_WIDTH;         // Transmitter 2 enable
                             6636 ; 238  |        int TMME       :HW_SAITCSR_TMME_WIDTH;         // Transmitter master mode enable
                             6637 ; 239  |        int RSVD0      :HW_SAITCSR_RSVD0_WIDTH;        // Reserved
                             6638 ; 240  |        unsigned TWL   :HW_SAITCSR_TWL_WIDTH;          // Transmitter word length control
                             6639 ; 241  |        int TDIR       :HW_SAITCSR_TDIR_WIDTH;         // Transmitter data shift direction
                                   
                             6640 ; 242  |        int TLRS       :HW_SAITCSR_TLRS_WIDTH;         // Transmitter left right select
                             6641 ; 243  |        int TCKP       :HW_SAITCSR_TCKP_WIDTH;         // Transmitter clock polarity
                             6642 ; 244  |        int TREL       :HW_SAITCSR_TREL_WIDTH;         // Transmitter relative timing
                             6643 ; 245  |        int TDWE       :HW_SAITCSR_TDWE_WIDTH;         // Transmitter data word justificat
                                  ion
                             6644 ; 246  |        int TXIE       :HW_SAITCSR_TXIE_WIDTH;         // Transmitter interrupt enable
                             6645 ; 247  |        int RSVD1      :HW_SAITCSR_RSVD1_WIDTH;        // Reserved
                             6646 ; 248  |        int TUFL       :HW_SAITCSR_TUFL_WIDTH;         // Transmitter data overflow
                             6647 ; 249  |        int TDE        :HW_SAITCSR_TDE_WIDTH;          // Transmitter data ready flag
                             6648 ; 250  |        int TUFCL      :HW_SAITCSR_TUFCL_WIDTH;        // Transmitter data overflow clear
                             6649 ; 251  |        unsigned RSVD2 :HW_SAITCSR_RSVD2_WIDTH;        // Reserved
                             6650 ; 252  |    } B;
                             6651 ; 253  |    int I;
                             6652 ; 254  |    unsigned U;
                             6653 ; 255  |} saitcsr_type;
                             6654 ; 256  |
                             6655 ; 257  |#define HW_SAITCSR (*(volatile saitcsr_type _X*) (HW_SAI_BASEADDR+5)) /* I2S Transmit CSR 
                                       */
                             6656 ; 258  |
                             6657 ; 259  |#define HW_SAITX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+6))       /* I2S Transmit
                                   data reg 0 */
                             6658 ; 260  |#define HW_SAITX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+7))       /* I2S Transmit
                                   data reg 1 */
                             6659 ; 261  |#define HW_SAITX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+8))       /* I2S Transmit
                                   data reg 2 */
                             6660 ; 262  |
                             6661 ; 263  |#endif
                             6662 
                             6664 
                             6665 ; 25   |#include "regsicoll.h"
                             6666 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 112

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6668 
                             6669 ; 1    |#if !defined(__REGS_ICOLL_INC)
                             6670 ; 2    |#define __REGS_ICOLL_INC 1
                             6671 ; 3    |
                             6672 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             6673 ; 5    |//  Interrupt Collector Registers
                             6674 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                             6675 ; 7    |
                             6676 ; 8    |#define HW_ICOLL_BASEADDR 0xF300
                             6677 ; 9    |
                             6678 ; 10   |
                             6679 ; 11   |
                             6680 ; 12   |/////////////////////////////////////////////////////////////////////////////////
                             6681 ; 13   |//  Interrupt Collector 0 Enable Register (HW_ICLENABLE0R) Bit Positions
                             6682 ; 14   |
                             6683 ; 15   |typedef union
                             6684 ; 16   |{
                             6685 ; 17   |    struct {
                             6686 ; 18   |        int SEN0        :1;
                             6687 ; 19   |        int SEN1        :1;
                             6688 ; 20   |        int SEN2        :1;
                             6689 ; 21   |        int SEN3        :1;
                             6690 ; 22   |        int SEN4        :1;
                             6691 ; 23   |        int SEN5        :1;
                             6692 ; 24   |        int SEN6        :1;
                             6693 ; 25   |        int SEN7        :1;
                             6694 ; 26   |        int SEN8        :1;
                             6695 ; 27   |        int SEN9        :1;
                             6696 ; 28   |        int SEN10       :1;
                             6697 ; 29   |        int SEN11       :1;
                             6698 ; 30   |        int SEN12       :1;
                             6699 ; 31   |        int SEN13       :1;
                             6700 ; 32   |        int SEN14       :1;
                             6701 ; 33   |        int SEN15       :1;
                             6702 ; 34   |        int SEN16       :1;
                             6703 ; 35   |        int SEN17       :1;
                             6704 ; 36   |        int SEN18       :1;
                             6705 ; 37   |        int SEN19       :1;
                             6706 ; 38   |        int SEN20       :1;
                             6707 ; 39   |        int SEN21       :1;
                             6708 ; 40   |        int SEN22       :1;
                             6709 ; 41   |        int SEN23       :1;
                             6710 ; 42   |    } B;
                             6711 ; 43   |    int I;
                             6712 ; 44   |} iclenable0_type;
                             6713 ; 45   |#define HW_ICLENABLE0R  (*(volatile iclenable0_type _X*) (HW_ICOLL_BASEADDR)) /* Interrupt
                                   Priority Register Core   */
                             6714 ; 46   |
                             6715 ; 47   |
                             6716 ; 48   |#define HW_ICLENABLE0R_SEN0_BITPOS 0
                             6717 ; 49   |#define HW_ICLENABLE0R_SEN1_BITPOS 1
                             6718 ; 50   |#define HW_ICLENABLE0R_SEN2_BITPOS 2
                             6719 ; 51   |#define HW_ICLENABLE0R_SEN3_BITPOS 3
                             6720 ; 52   |#define HW_ICLENABLE0R_SEN4_BITPOS 4
                             6721 ; 53   |#define HW_ICLENABLE0R_SEN5_BITPOS 5
                             6722 ; 54   |#define HW_ICLENABLE0R_SEN6_BITPOS 6
                             6723 ; 55   |#define HW_ICLENABLE0R_SEN7_BITPOS 7
                             6724 ; 56   |#define HW_ICLENABLE0R_SEN8_BITPOS 8
                             6725 ; 57   |#define HW_ICLENABLE0R_SEN9_BITPOS 9
                             6726 ; 58   |#define HW_ICLENABLE0R_SEN10_BITPOS 10
                             6727 ; 59   |#define HW_ICLENABLE0R_SEN11_BITPOS 11
                             6728 ; 60   |#define HW_ICLENABLE0R_SEN12_BITPOS 12
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 113

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6729 ; 61   |#define HW_ICLENABLE0R_SEN13_BITPOS 13
                             6730 ; 62   |#define HW_ICLENABLE0R_SEN14_BITPOS 14
                             6731 ; 63   |#define HW_ICLENABLE0R_SEN15_BITPOS 15
                             6732 ; 64   |#define HW_ICLENABLE0R_SEN16_BITPOS 16
                             6733 ; 65   |#define HW_ICLENABLE0R_SEN17_BITPOS 17
                             6734 ; 66   |#define HW_ICLENABLE0R_SEN18_BITPOS 18
                             6735 ; 67   |#define HW_ICLENABLE0R_SEN19_BITPOS 19
                             6736 ; 68   |#define HW_ICLENABLE0R_SEN20_BITPOS 20
                             6737 ; 69   |#define HW_ICLENABLE0R_SEN21_BITPOS 21
                             6738 ; 70   |#define HW_ICLENABLE0R_SEN22_BITPOS 22
                             6739 ; 71   |#define HW_ICLENABLE0R_SEN23_BITPOS 23
                             6740 ; 72   |
                             6741 ; 73   |#define HW_ICLENABLE0R_SEN0_SETMASK 1<<HW_ICLENABLE0R_SEN0_BITPOS
                             6742 ; 74   |#define HW_ICLENABLE0R_SEN1_SETMASK 1<<HW_ICLENABLE0R_SEN1_BITPOS
                             6743 ; 75   |#define HW_ICLENABLE0R_SEN2_SETMASK 1<<HW_ICLENABLE0R_SEN2_BITPOS
                             6744 ; 76   |#define HW_ICLENABLE0R_SEN3_SETMASK 1<<HW_ICLENABLE0R_SEN3_BITPOS
                             6745 ; 77   |#define HW_ICLENABLE0R_SEN4_SETMASK 1<<HW_ICLENABLE0R_SEN4_BITPOS
                             6746 ; 78   |#define HW_ICLENABLE0R_SEN5_SETMASK 1<<HW_ICLENABLE0R_SEN5_BITPOS
                             6747 ; 79   |#define HW_ICLENABLE0R_SEN6_SETMASK 1<<HW_ICLENABLE0R_SEN6_BITPOS
                             6748 ; 80   |#define HW_ICLENABLE0R_SEN7_SETMASK 1<<HW_ICLENABLE0R_SEN7_BITPOS
                             6749 ; 81   |#define HW_ICLENABLE0R_SEN8_SETMASK 1<<HW_ICLENABLE0R_SEN8_BITPOS
                             6750 ; 82   |#define HW_ICLENABLE0R_SEN9_SETMASK 1<<HW_ICLENABLE0R_SEN9_BITPOS
                             6751 ; 83   |#define HW_ICLENABLE0R_SEN10_SETMASK 1<<HW_ICLENABLE0R_SEN10_BITPOS
                             6752 ; 84   |#define HW_ICLENABLE0R_SEN11_SETMASK 1<<HW_ICLENABLE0R_SEN11_BITPOS
                             6753 ; 85   |#define HW_ICLENABLE0R_SEN12_SETMASK 1<<HW_ICLENABLE0R_SEN12_BITPOS
                             6754 ; 86   |#define HW_ICLENABLE0R_SEN13_SETMASK 1<<HW_ICLENABLE0R_SEN13_BITPOS
                             6755 ; 87   |#define HW_ICLENABLE0R_SEN14_SETMASK 1<<HW_ICLENABLE0R_SEN14_BITPOS
                             6756 ; 88   |#define HW_ICLENABLE0R_SEN15_SETMASK 1<<HW_ICLENABLE0R_SEN15_BITPOS
                             6757 ; 89   |#define HW_ICLENABLE0R_SEN16_SETMASK 1<<HW_ICLENABLE0R_SEN16_BITPOS
                             6758 ; 90   |#define HW_ICLENABLE0R_SEN17_SETMASK 1<<HW_ICLENABLE0R_SEN17_BITPOS
                             6759 ; 91   |#define HW_ICLENABLE0R_SEN18_SETMASK 1<<HW_ICLENABLE0R_SEN18_BITPOS
                             6760 ; 92   |#define HW_ICLENABLE0R_SEN19_SETMASK 1<<HW_ICLENABLE0R_SEN19_BITPOS
                             6761 ; 93   |#define HW_ICLENABLE0R_SEN20_SETMASK 1<<HW_ICLENABLE0R_SEN20_BITPOS
                             6762 ; 94   |#define HW_ICLENABLE0R_SEN21_SETMASK 1<<HW_ICLENABLE0R_SEN21_BITPOS
                             6763 ; 95   |#define HW_ICLENABLE0R_SEN22_SETMASK 1<<HW_ICLENABLE0R_SEN22_BITPOS
                             6764 ; 96   |#define HW_ICLENABLE0R_SEN23_SETMASK 1<<HW_ICLENABLE0R_SEN23_BITPOS
                             6765 ; 97   |
                             6766 ; 98   |#define HW_ICLENABLE0R_SEN0_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN0_SETMASK
                             6767 ; 99   |#define HW_ICLENABLE0R_SEN1_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN1_SETMASK
                             6768 ; 100  |#define HW_ICLENABLE0R_SEN2_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN2_SETMASK
                             6769 ; 101  |#define HW_ICLENABLE0R_SEN3_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN3_SETMASK
                             6770 ; 102  |#define HW_ICLENABLE0R_SEN4_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN4_SETMASK
                             6771 ; 103  |#define HW_ICLENABLE0R_SEN5_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN5_SETMASK
                             6772 ; 104  |#define HW_ICLENABLE0R_SEN6_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN6_SETMASK
                             6773 ; 105  |#define HW_ICLENABLE0R_SEN7_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN7_SETMASK
                             6774 ; 106  |#define HW_ICLENABLE0R_SEN8_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN8_SETMASK
                             6775 ; 107  |#define HW_ICLENABLE0R_SEN9_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN9_SETMASK
                             6776 ; 108  |#define HW_ICLENABLE0R_SEN10_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN10_SETMASK
                             6777 ; 109  |#define HW_ICLENABLE0R_SEN11_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN11_SETMASK
                             6778 ; 110  |#define HW_ICLENABLE0R_SEN12_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN12_SETMASK
                             6779 ; 111  |#define HW_ICLENABLE0R_SEN13_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN13_SETMASK
                             6780 ; 112  |#define HW_ICLENABLE0R_SEN14_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN14_SETMASK
                             6781 ; 113  |#define HW_ICLENABLE0R_SEN15_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN15_SETMASK
                             6782 ; 114  |#define HW_ICLENABLE0R_SEN16_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN16_SETMASK
                             6783 ; 115  |#define HW_ICLENABLE0R_SEN17_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN17_SETMASK
                             6784 ; 116  |#define HW_ICLENABLE0R_SEN18_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN18_SETMASK
                             6785 ; 117  |#define HW_ICLENABLE0R_SEN19_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN19_SETMASK
                             6786 ; 118  |#define HW_ICLENABLE0R_SEN20_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN20_SETMASK
                             6787 ; 119  |#define HW_ICLENABLE0R_SEN21_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN21_SETMASK
                             6788 ; 120  |#define HW_ICLENABLE0R_SEN22_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN22_SETMASK
                             6789 ; 121  |#define HW_ICLENABLE0R_SEN23_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN23_SETMASK
                             6790 ; 122  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 114

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6791 ; 123  |
                             6792 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                             6793 ; 125  |//  Interrupt Collector 1 Enable Register (HW_ICLENABLE1R) Bit Positions
                             6794 ; 126  |typedef union
                             6795 ; 127  |{
                             6796 ; 128  |    struct {
                             6797 ; 129  |        
                             6798 ; 130  |        int SEN24       :1;
                             6799 ; 131  |        int SEN25       :1;
                             6800 ; 132  |        int SEN26       :1;
                             6801 ; 133  |        int SEN27       :1;
                             6802 ; 134  |        int SEN28       :1;
                             6803 ; 135  |        int SEN29       :1;
                             6804 ; 136  |        int SEN30       :1;
                             6805 ; 137  |        int SEN31       :1;
                             6806 ; 138  |        int SEN32       :1;
                             6807 ; 139  |        int SEN33       :1;
                             6808 ; 140  |    } B;
                             6809 ; 141  |    int I;
                             6810 ; 142  |} iclenable1_type;
                             6811 ; 143  |
                             6812 ; 144  |#define HW_ICLENABLE1R  (*(volatile iclenable1_type _X*) (HW_ICOLL_BASEADDR+1)) /* Interru
                                  pt Priority Register Core    */
                             6813 ; 145  |
                             6814 ; 146  |#define HW_ICLENABLE1R_SEN24_BITPOS 0
                             6815 ; 147  |#define HW_ICLENABLE1R_SEN25_BITPOS 1
                             6816 ; 148  |#define HW_ICLENABLE1R_SEN26_BITPOS 2
                             6817 ; 149  |#define HW_ICLENABLE1R_SEN27_BITPOS 3
                             6818 ; 150  |#define HW_ICLENABLE1R_SEN28_BITPOS 4
                             6819 ; 151  |#define HW_ICLENABLE1R_SEN29_BITPOS 5
                             6820 ; 152  |#define HW_ICLENABLE1R_SEN30_BITPOS 6
                             6821 ; 153  |#define HW_ICLENABLE1R_SEN31_BITPOS 7
                             6822 ; 154  |#define HW_ICLENABLE1R_SEN32_BITPOS 8
                             6823 ; 155  |#define HW_ICLENABLE1R_SEN33_BITPOS 9
                             6824 ; 156  |
                             6825 ; 157  |#define HW_ICLENABLE1R_SEN24_SETMASK 1<<HW_ICLENABLE1R_SEN24_BITPOS
                             6826 ; 158  |#define HW_ICLENABLE1R_SEN25_SETMASK 1<<HW_ICLENABLE1R_SEN25_BITPOS
                             6827 ; 159  |#define HW_ICLENABLE1R_SEN26_SETMASK 1<<HW_ICLENABLE1R_SEN26_BITPOS
                             6828 ; 160  |#define HW_ICLENABLE1R_SEN27_SETMASK 1<<HW_ICLENABLE1R_SEN27_BITPOS
                             6829 ; 161  |#define HW_ICLENABLE1R_SEN28_SETMASK 1<<HW_ICLENABLE1R_SEN28_BITPOS
                             6830 ; 162  |#define HW_ICLENABLE1R_SEN29_SETMASK 1<<HW_ICLENABLE1R_SEN29_BITPOS
                             6831 ; 163  |#define HW_ICLENABLE1R_SEN30_SETMASK 1<<HW_ICLENABLE1R_SEN30_BITPOS
                             6832 ; 164  |#define HW_ICLENABLE1R_SEN31_SETMASK 1<<HW_ICLENABLE1R_SEN31_BITPOS
                             6833 ; 165  |#define HW_ICLENABLE1R_SEN32_SETMASK 1<<HW_ICLENABLE1R_SEN32_BITPOS
                             6834 ; 166  |#define HW_ICLENABLE1R_SEN33_SETMASK 1<<HW_ICLENABLE1R_SEN33_BITPOS
                             6835 ; 167  |
                             6836 ; 168  |#define HW_ICLENABLE1R_SEN24_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN24_SETMASK
                             6837 ; 169  |#define HW_ICLENABLE1R_SEN25_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN25_SETMASK
                             6838 ; 170  |#define HW_ICLENABLE1R_SEN26_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN26_SETMASK
                             6839 ; 171  |#define HW_ICLENABLE1R_SEN27_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN27_SETMASK
                             6840 ; 172  |#define HW_ICLENABLE1R_SEN28_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN28_SETMASK
                             6841 ; 173  |#define HW_ICLENABLE1R_SEN29_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN29_SETMASK
                             6842 ; 174  |#define HW_ICLENABLE1R_SEN30_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN30_SETMASK
                             6843 ; 175  |#define HW_ICLENABLE1R_SEN31_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN31_SETMASK
                             6844 ; 176  |#define HW_ICLENABLE1R_SEN32_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN32_SETMASK
                             6845 ; 177  |#define HW_ICLENABLE1R_SEN33_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN33_SETMASK
                             6846 ; 178  |
                             6847 ; 179  |
                             6848 ; 180  |/////////////////////////////////////////////////////////////////////////////////
                             6849 ; 181  |//  Interrupt Collector Status 0 Register (HW_ICLSTATUS0R) Bit Positions
                             6850 ; 182  |typedef union
                             6851 ; 183  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 115

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6852 ; 184  |    struct {
                             6853 ; 185  |        int SST0        :1;
                             6854 ; 186  |        int SST1        :1;
                             6855 ; 187  |        int SST2        :1;
                             6856 ; 188  |        int SST3        :1;
                             6857 ; 189  |        int SST4        :1;
                             6858 ; 190  |        int SST5        :1;
                             6859 ; 191  |        int SST6        :1;
                             6860 ; 192  |        int SST7        :1;
                             6861 ; 193  |        int SST8        :1;
                             6862 ; 194  |        int SST9        :1;
                             6863 ; 195  |        int SST10       :1;
                             6864 ; 196  |        int SST11       :1;
                             6865 ; 197  |        int SST12       :1;
                             6866 ; 198  |        int SST13       :1;
                             6867 ; 199  |        int SST14       :1;
                             6868 ; 200  |        int SST15       :1;
                             6869 ; 201  |        int SST16       :1;
                             6870 ; 202  |        int SST17       :1;
                             6871 ; 203  |        int SST18       :1;
                             6872 ; 204  |        int SST19       :1;
                             6873 ; 205  |        int SST20       :1;
                             6874 ; 206  |        int SST21       :1;
                             6875 ; 207  |        int SST22       :1;
                             6876 ; 208  |        int SST23       :1;
                             6877 ; 209  |    } B;
                             6878 ; 210  |    int I;
                             6879 ; 211  |} iclstatus0_type;
                             6880 ; 212  |#define HW_ICLSTATUS0R  (*(volatile iclstatus0_type _X*) (HW_ICOLL_BASEADDR+2)) /* Interru
                                  pt Priority Register Core */
                             6881 ; 213  |#define HW_ICLSTATUS0R_SST0_BITPOS 0
                             6882 ; 214  |#define HW_ICLSTATUS0R_SST1_BITPOS 1
                             6883 ; 215  |#define HW_ICLSTATUS0R_SST2_BITPOS 2
                             6884 ; 216  |#define HW_ICLSTATUS0R_SST3_BITPOS 3
                             6885 ; 217  |#define HW_ICLSTATUS0R_SST4_BITPOS 4
                             6886 ; 218  |#define HW_ICLSTATUS0R_SST5_BITPOS 5
                             6887 ; 219  |#define HW_ICLSTATUS0R_SST6_BITPOS 6
                             6888 ; 220  |#define HW_ICLSTATUS0R_SST7_BITPOS 7
                             6889 ; 221  |#define HW_ICLSTATUS0R_SST8_BITPOS 8
                             6890 ; 222  |#define HW_ICLSTATUS0R_SST9_BITPOS 9
                             6891 ; 223  |#define HW_ICLSTATUS0R_SST10_BITPOS 10
                             6892 ; 224  |#define HW_ICLSTATUS0R_SST11_BITPOS 11
                             6893 ; 225  |#define HW_ICLSTATUS0R_SST12_BITPOS 12
                             6894 ; 226  |#define HW_ICLSTATUS0R_SST13_BITPOS 13
                             6895 ; 227  |#define HW_ICLSTATUS0R_SST14_BITPOS 14
                             6896 ; 228  |#define HW_ICLSTATUS0R_SST15_BITPOS 15
                             6897 ; 229  |#define HW_ICLSTATUS0R_SST16_BITPOS 16
                             6898 ; 230  |#define HW_ICLSTATUS0R_SST17_BITPOS 17
                             6899 ; 231  |#define HW_ICLSTATUS0R_SST18_BITPOS 18
                             6900 ; 232  |#define HW_ICLSTATUS0R_SST19_BITPOS 19
                             6901 ; 233  |#define HW_ICLSTATUS0R_SST20_BITPOS 20
                             6902 ; 234  |#define HW_ICLSTATUS0R_SST21_BITPOS 21
                             6903 ; 235  |#define HW_ICLSTATUS0R_SST22_BITPOS 22
                             6904 ; 236  |#define HW_ICLSTATUS0R_SST23_BITPOS 23
                             6905 ; 237  |
                             6906 ; 238  |#define HW_ICLSTATUS0R_SST0_SETMASK 1<<HW_ICLSTATUS0R_SST0_BITPOS
                             6907 ; 239  |#define HW_ICLSTATUS0R_SST1_SETMASK 1<<HW_ICLSTATUS0R_SST1_BITPOS
                             6908 ; 240  |#define HW_ICLSTATUS0R_SST2_SETMASK 1<<HW_ICLSTATUS0R_SST2_BITPOS
                             6909 ; 241  |#define HW_ICLSTATUS0R_SST3_SETMASK 1<<HW_ICLSTATUS0R_SST3_BITPOS
                             6910 ; 242  |#define HW_ICLSTATUS0R_SST4_SETMASK 1<<HW_ICLSTATUS0R_SST4_BITPOS
                             6911 ; 243  |#define HW_ICLSTATUS0R_SST5_SETMASK 1<<HW_ICLSTATUS0R_SST5_BITPOS
                             6912 ; 244  |#define HW_ICLSTATUS0R_SST6_SETMASK 1<<HW_ICLSTATUS0R_SST6_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 116

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6913 ; 245  |#define HW_ICLSTATUS0R_SST7_SETMASK 1<<HW_ICLSTATUS0R_SST7_BITPOS
                             6914 ; 246  |#define HW_ICLSTATUS0R_SST8_SETMASK 1<<HW_ICLSTATUS0R_SST8_BITPOS
                             6915 ; 247  |#define HW_ICLSTATUS0R_SST9_SETMASK 1<<HW_ICLSTATUS0R_SST9_BITPOS
                             6916 ; 248  |#define HW_ICLSTATUS0R_SST10_SETMASK 1<<HW_ICLSTATUS0R_SST10_BITPOS
                             6917 ; 249  |#define HW_ICLSTATUS0R_SST11_SETMASK 1<<HW_ICLSTATUS0R_SST11_BITPOS
                             6918 ; 250  |#define HW_ICLSTATUS0R_SST12_SETMASK 1<<HW_ICLSTATUS0R_SST12_BITPOS
                             6919 ; 251  |#define HW_ICLSTATUS0R_SST13_SETMASK 1<<HW_ICLSTATUS0R_SST13_BITPOS
                             6920 ; 252  |#define HW_ICLSTATUS0R_SST14_SETMASK 1<<HW_ICLSTATUS0R_SST14_BITPOS
                             6921 ; 253  |#define HW_ICLSTATUS0R_SST15_SETMASK 1<<HW_ICLSTATUS0R_SST15_BITPOS
                             6922 ; 254  |#define HW_ICLSTATUS0R_SST16_SETMASK 1<<HW_ICLSTATUS0R_SST16_BITPOS
                             6923 ; 255  |#define HW_ICLSTATUS0R_SST17_SETMASK 1<<HW_ICLSTATUS0R_SST17_BITPOS
                             6924 ; 256  |#define HW_ICLSTATUS0R_SST18_SETMASK 1<<HW_ICLSTATUS0R_SST18_BITPOS
                             6925 ; 257  |#define HW_ICLSTATUS0R_SST19_SETMASK 1<<HW_ICLSTATUS0R_SST19_BITPOS
                             6926 ; 258  |#define HW_ICLSTATUS0R_SST20_SETMASK 1<<HW_ICLSTATUS0R_SST20_BITPOS
                             6927 ; 259  |#define HW_ICLSTATUS0R_SST21_SETMASK 1<<HW_ICLSTATUS0R_SST21_BITPOS
                             6928 ; 260  |#define HW_ICLSTATUS0R_SST22_SETMASK 1<<HW_ICLSTATUS0R_SST22_BITPOS
                             6929 ; 261  |#define HW_ICLSTATUS0R_SST23_SETMASK 1<<HW_ICLSTATUS0R_SST23_BITPOS
                             6930 ; 262  |
                             6931 ; 263  |#define HW_ICLSTATUS0R_SST0_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST0_SETMASK
                             6932 ; 264  |#define HW_ICLSTATUS0R_SST1_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST1_SETMASK
                             6933 ; 265  |#define HW_ICLSTATUS0R_SST2_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST2_SETMASK
                             6934 ; 266  |#define HW_ICLSTATUS0R_SST3_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST3_SETMASK
                             6935 ; 267  |#define HW_ICLSTATUS0R_SST4_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST4_SETMASK
                             6936 ; 268  |#define HW_ICLSTATUS0R_SST5_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST5_SETMASK
                             6937 ; 269  |#define HW_ICLSTATUS0R_SST6_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST6_SETMASK
                             6938 ; 270  |#define HW_ICLSTATUS0R_SST7_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST7_SETMASK
                             6939 ; 271  |#define HW_ICLSTATUS0R_SST8_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST8_SETMASK
                             6940 ; 272  |#define HW_ICLSTATUS0R_SST9_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST9_SETMASK
                             6941 ; 273  |#define HW_ICLSTATUS0R_SST10_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST10_SETMASK
                             6942 ; 274  |#define HW_ICLSTATUS0R_SST11_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST11_SETMASK
                             6943 ; 275  |#define HW_ICLSTATUS0R_SST12_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST12_SETMASK
                             6944 ; 276  |#define HW_ICLSTATUS0R_SST13_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST13_SETMASK
                             6945 ; 277  |#define HW_ICLSTATUS0R_SST14_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST14_SETMASK
                             6946 ; 278  |#define HW_ICLSTATUS0R_SST15_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST15_SETMASK
                             6947 ; 279  |#define HW_ICLSTATUS0R_SST16_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST16_SETMASK
                             6948 ; 280  |#define HW_ICLSTATUS0R_SST17_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST17_SETMASK
                             6949 ; 281  |#define HW_ICLSTATUS0R_SST18_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST18_SETMASK
                             6950 ; 282  |#define HW_ICLSTATUS0R_SST19_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST19_SETMASK
                             6951 ; 283  |#define HW_ICLSTATUS0R_SST20_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST20_SETMASK
                             6952 ; 284  |#define HW_ICLSTATUS0R_SST21_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST21_SETMASK
                             6953 ; 285  |#define HW_ICLSTATUS0R_SST22_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST22_SETMASK
                             6954 ; 286  |#define HW_ICLSTATUS0R_SST23_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST23_SETMASK
                             6955 ; 287  |
                             6956 ; 288  |
                             6957 ; 289  |/////////////////////////////////////////////////////////////////////////////////
                             6958 ; 290  |//  Interrupt Collector Status 1 Register (HW_ICLSTATUS1R) Bit Positions
                             6959 ; 291  |typedef union
                             6960 ; 292  |{
                             6961 ; 293  |    struct {
                             6962 ; 294  |        int SST24       :1;
                             6963 ; 295  |        int SST25       :1;
                             6964 ; 296  |        int SST26       :1;
                             6965 ; 297  |        int SST27       :1;
                             6966 ; 298  |        int SST28       :1;
                             6967 ; 299  |        int SST29       :1;
                             6968 ; 300  |        int SST30       :1;
                             6969 ; 301  |        int SST31       :1;
                             6970 ; 302  |        int SST32       :1;
                             6971 ; 303  |        int SST33       :1;
                             6972 ; 304  |    } B;
                             6973 ; 305  |    int I;
                             6974 ; 306  |} iclstatus1_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 117

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6975 ; 307  |#define HW_ICLSTATUS1R  (*(volatile iclstatus1_type _X*) (HW_ICOLL_BASEADDR+3)) /* Interru
                                  pt Priority Register Core */
                             6976 ; 308  |#define HW_ICLSTATUS1R_SST24_BITPOS 0
                             6977 ; 309  |#define HW_ICLSTATUS1R_SST25_BITPOS 1
                             6978 ; 310  |#define HW_ICLSTATUS1R_SST26_BITPOS 2
                             6979 ; 311  |#define HW_ICLSTATUS1R_SST27_BITPOS 3
                             6980 ; 312  |#define HW_ICLSTATUS1R_SST28_BITPOS 4
                             6981 ; 313  |#define HW_ICLSTATUS1R_SST29_BITPOS 5
                             6982 ; 314  |#define HW_ICLSTATUS1R_SST30_BITPOS 6
                             6983 ; 315  |#define HW_ICLSTATUS1R_SST31_BITPOS 7
                             6984 ; 316  |#define HW_ICLSTATUS1R_SST32_BITPOS 8
                             6985 ; 317  |#define HW_ICLSTATUS1R_SST33_BITPOS 9
                             6986 ; 318  |
                             6987 ; 319  |#define HW_ICLSTATUS1R_SST24_SETMASK 1<<HW_ICLSTATUS1R_SST24_BITPOS
                             6988 ; 320  |#define HW_ICLSTATUS1R_SST25_SETMASK 1<<HW_ICLSTATUS1R_SST25_BITPOS
                             6989 ; 321  |#define HW_ICLSTATUS1R_SST26_SETMASK 1<<HW_ICLSTATUS1R_SST26_BITPOS
                             6990 ; 322  |#define HW_ICLSTATUS1R_SST27_SETMASK 1<<HW_ICLSTATUS1R_SST27_BITPOS
                             6991 ; 323  |#define HW_ICLSTATUS1R_SST28_SETMASK 1<<HW_ICLSTATUS1R_SST28_BITPOS
                             6992 ; 324  |#define HW_ICLSTATUS1R_SST29_SETMASK 1<<HW_ICLSTATUS1R_SST29_BITPOS
                             6993 ; 325  |#define HW_ICLSTATUS1R_SST30_SETMASK 1<<HW_ICLSTATUS1R_SST30_BITPOS
                             6994 ; 326  |#define HW_ICLSTATUS1R_SST31_SETMASK 1<<HW_ICLSTATUS1R_SST31_BITPOS
                             6995 ; 327  |#define HW_ICLSTATUS1R_SST32_SETMASK 1<<HW_ICLSTATUS1R_SST32_BITPOS
                             6996 ; 328  |#define HW_ICLSTATUS1R_SST33_SETMASK 1<<HW_ICLSTATUS1R_SST33_BITPOS
                             6997 ; 329  |
                             6998 ; 330  |#define HW_ICLSTATUS1R_SST24_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST24_SETMASK
                             6999 ; 331  |#define HW_ICLSTATUS1R_SST25_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST25_SETMASK
                             7000 ; 332  |#define HW_ICLSTATUS1R_SST26_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST26_SETMASK
                             7001 ; 333  |#define HW_ICLSTATUS1R_SST27_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST27_SETMASK
                             7002 ; 334  |#define HW_ICLSTATUS1R_SST28_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST28_SETMASK
                             7003 ; 335  |#define HW_ICLSTATUS1R_SST29_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST29_SETMASK
                             7004 ; 336  |#define HW_ICLSTATUS1R_SST30_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST30_SETMASK
                             7005 ; 337  |#define HW_ICLSTATUS1R_SST31_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST31_SETMASK
                             7006 ; 338  |#define HW_ICLSTATUS1R_SST32_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST32_SETMASK
                             7007 ; 339  |#define HW_ICLSTATUS1R_SST33_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST33_SETMASK
                             7008 ; 340  |
                             7009 ; 341  |
                             7010 ; 342  |/////////////////////////////////////////////////////////////////////////////////
                             7011 ; 343  |//  Interrupt Collector Priority Defs
                             7012 ; 344  |typedef union
                             7013 ; 345  |{
                             7014 ; 346  |    struct {
                             7015 ; 347  |        unsigned S0P    :3;
                             7016 ; 348  |        unsigned S1P    :3;
                             7017 ; 349  |        unsigned S2P    :3;
                             7018 ; 350  |        unsigned S3P    :3;
                             7019 ; 351  |        unsigned S4P    :3;
                             7020 ; 352  |        unsigned S5P    :3;
                             7021 ; 353  |        unsigned S6P    :3;
                             7022 ; 354  |        unsigned S7P    :3;
                             7023 ; 355  |    } B;
                             7024 ; 356  |    int I;
                             7025 ; 357  |
                             7026 ; 358  |} iclprior0_type;
                             7027 ; 359  |
                             7028 ; 360  |#define HW_ICLPRIOR0R   (*(volatile iclprior0_type _X*) (HW_ICOLL_BASEADDR+4)) /* Interrup
                                  t Collector Register 0 Priority   */
                             7029 ; 361  |
                             7030 ; 362  |#define HW_ICLPRIORR_SP_0 0
                             7031 ; 363  |#define HW_ICLPRIORR_SP_1 1
                             7032 ; 364  |#define HW_ICLPRIORR_SP_2 2
                             7033 ; 365  |#define HW_ICLPRIORR_SP_3 3
                             7034 ; 366  |#define HW_ICLPRIORR_SP_4 4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 118

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7035 ; 367  |#define HW_ICLPRIORR_SP_5 5
                             7036 ; 368  |#define HW_ICLPRIORR_SP_6 6
                             7037 ; 369  |#define HW_ICLPRIORR_SP_7 7
                             7038 ; 370  |
                             7039 ; 371  |
                             7040 ; 372  |/////////////////////////////////////////////////////////////////////////////////
                             7041 ; 373  |//  Interrupt Collector Priority 0 Register (HW_ICLPRIOR0R) Bit Positions
                             7042 ; 374  |#define HW_ICLPRIOR0R_S0P_BITPOS 0
                             7043 ; 375  |#define HW_ICLPRIOR0R_S1P_BITPOS 3
                             7044 ; 376  |#define HW_ICLPRIOR0R_S2P_BITPOS 6
                             7045 ; 377  |#define HW_ICLPRIOR0R_S3P_BITPOS 9
                             7046 ; 378  |#define HW_ICLPRIOR0R_S4P_BITPOS 12
                             7047 ; 379  |#define HW_ICLPRIOR0R_S5P_BITPOS 15
                             7048 ; 380  |#define HW_ICLPRIOR0R_S6P_BITPOS 18
                             7049 ; 381  |#define HW_ICLPRIOR0R_S7P_BITPOS 21
                             7050 ; 382  |
                             7051 ; 383  |#define HW_ICLPRIOR0R_S0P_SETMASK 7<<HW_ICLPRIOR0R_S0P_BITPOS
                             7052 ; 384  |#define HW_ICLPRIOR0R_S1P_SETMASK 7<<HW_ICLPRIOR0R_S1P_BITPOS
                             7053 ; 385  |#define HW_ICLPRIOR0R_S2P_SETMASK 7<<HW_ICLPRIOR0R_S2P_BITPOS
                             7054 ; 386  |#define HW_ICLPRIOR0R_S3P_SETMASK 7<<HW_ICLPRIOR0R_S3P_BITPOS
                             7055 ; 387  |#define HW_ICLPRIOR0R_S4P_SETMASK 7<<HW_ICLPRIOR0R_S4P_BITPOS
                             7056 ; 388  |#define HW_ICLPRIOR0R_S5P_SETMASK 7<<HW_ICLPRIOR0R_S5P_BITPOS
                             7057 ; 389  |#define HW_ICLPRIOR0R_S6P_SETMASK 7<<HW_ICLPRIOR0R_S6P_BITPOS
                             7058 ; 390  |#define HW_ICLPRIOR0R_S7P_SETMASK 7<<HW_ICLPRIOR0R_S7P_BITPOS
                             7059 ; 391  |
                             7060 ; 392  |#define HW_ICLPRIOR0R_S0P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S0P_SETMASK
                             7061 ; 393  |#define HW_ICLPRIOR0R_S1P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S1P_SETMASK
                             7062 ; 394  |#define HW_ICLPRIOR0R_S2P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S2P_SETMASK
                             7063 ; 395  |#define HW_ICLPRIOR0R_S3P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S3P_SETMASK
                             7064 ; 396  |#define HW_ICLPRIOR0R_S4P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S4P_SETMASK
                             7065 ; 397  |#define HW_ICLPRIOR0R_S5P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S5P_SETMASK
                             7066 ; 398  |#define HW_ICLPRIOR0R_S6P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S6P_SETMASK
                             7067 ; 399  |#define HW_ICLPRIOR0R_S7P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S7P_SETMASK
                             7068 ; 400  |
                             7069 ; 401  |
                             7070 ; 402  |/////////////////////////////////////////////////////////////////////////////////
                             7071 ; 403  |//  Interrupt Collector Priority 1 Register (HW_ICLPRIOR1R) Bit Positions
                             7072 ; 404  |typedef union
                             7073 ; 405  |{
                             7074 ; 406  |    struct {
                             7075 ; 407  |        unsigned S8P    :3;
                             7076 ; 408  |        unsigned S9P    :3;
                             7077 ; 409  |        unsigned S10P   :3;
                             7078 ; 410  |        unsigned S11P   :3;
                             7079 ; 411  |        unsigned S12P   :3;
                             7080 ; 412  |        unsigned S13P   :3;
                             7081 ; 413  |        unsigned S14P   :3;
                             7082 ; 414  |        unsigned S15P   :3;
                             7083 ; 415  |    } B;
                             7084 ; 416  |    int I;
                             7085 ; 417  |} iclprior1_type;
                             7086 ; 418  |
                             7087 ; 419  |#define HW_ICLPRIOR1R   (*(volatile iclprior1_type _X*) (HW_ICOLL_BASEADDR+5)) /* Interrup
                                  t Collector Register 1 Priority   */
                             7088 ; 420  |
                             7089 ; 421  |#define HW_ICLPRIOR1R_S8P_BITPOS 0
                             7090 ; 422  |#define HW_ICLPRIOR1R_S9P_BITPOS 3
                             7091 ; 423  |#define HW_ICLPRIOR1R_S10P_BITPOS 6
                             7092 ; 424  |#define HW_ICLPRIOR1R_S11P_BITPOS 9
                             7093 ; 425  |#define HW_ICLPRIOR1R_S12P_BITPOS 12
                             7094 ; 426  |#define HW_ICLPRIOR1R_S13P_BITPOS 15
                             7095 ; 427  |#define HW_ICLPRIOR1R_S14P_BITPOS 18
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 119

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7096 ; 428  |#define HW_ICLPRIOR1R_S15P_BITPOS 21
                             7097 ; 429  |
                             7098 ; 430  |#define HW_ICLPRIOR1R_S8P_SETMASK 7<<HW_ICLPRIOR1R_S8P_BITPOS
                             7099 ; 431  |#define HW_ICLPRIOR1R_S9P_SETMASK 7<<HW_ICLPRIOR1R_S9P_BITPOS
                             7100 ; 432  |#define HW_ICLPRIOR1R_S10P_SETMASK 7<<HW_ICLPRIOR1R_S10P_BITPOS
                             7101 ; 433  |#define HW_ICLPRIOR1R_S11P_SETMASK 7<<HW_ICLPRIOR1R_S11P_BITPOS
                             7102 ; 434  |#define HW_ICLPRIOR1R_S12P_SETMASK 7<<HW_ICLPRIOR1R_S12P_BITPOS
                             7103 ; 435  |#define HW_ICLPRIOR1R_S13P_SETMASK 7<<HW_ICLPRIOR1R_S13P_BITPOS
                             7104 ; 436  |#define HW_ICLPRIOR1R_S14P_SETMASK 7<<HW_ICLPRIOR1R_S14P_BITPOS
                             7105 ; 437  |#define HW_ICLPRIOR1R_S15P_SETMASK 7<<HW_ICLPRIOR1R_S15P_BITPOS
                             7106 ; 438  |
                             7107 ; 439  |#define HW_ICLPRIOR1R_S8P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S8P_SETMASK
                             7108 ; 440  |#define HW_ICLPRIOR1R_S9P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S9P_SETMASK
                             7109 ; 441  |#define HW_ICLPRIOR1R_S10P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S10P_SETMASK
                             7110 ; 442  |#define HW_ICLPRIOR1R_S11P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S11P_SETMASK
                             7111 ; 443  |#define HW_ICLPRIOR1R_S12P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S12P_SETMASK
                             7112 ; 444  |#define HW_ICLPRIOR1R_S13P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S13P_SETMASK
                             7113 ; 445  |#define HW_ICLPRIOR1R_S14P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S14P_SETMASK
                             7114 ; 446  |#define HW_ICLPRIOR1R_S15P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S15P_SETMASK
                             7115 ; 447  |
                             7116 ; 448  |
                             7117 ; 449  |/////////////////////////////////////////////////////////////////////////////////
                             7118 ; 450  |//  Interrupt Collector Priority 2 Register (HW_ICLPRI2R) Bit Positions
                             7119 ; 451  |typedef union               /* Interrupt Collector Priority 2 Register      */
                             7120 ; 452  |{
                             7121 ; 453  |    struct {
                             7122 ; 454  |        unsigned S16P   :3;
                             7123 ; 455  |        unsigned S17P   :3;
                             7124 ; 456  |        unsigned S18P   :3;
                             7125 ; 457  |        unsigned S19P   :3;
                             7126 ; 458  |        unsigned S20P   :3;
                             7127 ; 459  |        unsigned S21P   :3;
                             7128 ; 460  |        unsigned S22P   :3;
                             7129 ; 461  |        unsigned S23P   :3;
                             7130 ; 462  |    } B;
                             7131 ; 463  |    int I;
                             7132 ; 464  |} iclprior2_type;
                             7133 ; 465  |#define HW_ICLPRIOR2R   (*(volatile iclprior2_type _X*) (HW_ICOLL_BASEADDR+6)) /* Interrup
                                  t Collector Register 2 Priority   */
                             7134 ; 466  |#define HW_ICLPRIOR2R_S16P_BITPOS 0
                             7135 ; 467  |#define HW_ICLPRIOR2R_S17P_BITPOS 3
                             7136 ; 468  |#define HW_ICLPRIOR2R_S18P_BITPOS 6
                             7137 ; 469  |#define HW_ICLPRIOR2R_S19P_BITPOS 9
                             7138 ; 470  |#define HW_ICLPRIOR2R_S20P_BITPOS 12
                             7139 ; 471  |#define HW_ICLPRIOR2R_S21P_BITPOS 15
                             7140 ; 472  |#define HW_ICLPRIOR2R_S22P_BITPOS 18
                             7141 ; 473  |#define HW_ICLPRIOR2R_S23P_BITPOS 21
                             7142 ; 474  |
                             7143 ; 475  |#define HW_ICLPRIOR2R_S16P_SETMASK 7<<HW_ICLPRIOR2R_S16P_BITPOS
                             7144 ; 476  |#define HW_ICLPRIOR2R_S17P_SETMASK 7<<HW_ICLPRIOR2R_S17P_BITPOS
                             7145 ; 477  |#define HW_ICLPRIOR2R_S18P_SETMASK 7<<HW_ICLPRIOR2R_S18P_BITPOS
                             7146 ; 478  |#define HW_ICLPRIOR2R_S19P_SETMASK 7<<HW_ICLPRIOR2R_S19P_BITPOS
                             7147 ; 479  |#define HW_ICLPRIOR2R_S20P_SETMASK 7<<HW_ICLPRIOR2R_S20P_BITPOS
                             7148 ; 480  |#define HW_ICLPRIOR2R_S21P_SETMASK 7<<HW_ICLPRIOR2R_S21P_BITPOS
                             7149 ; 481  |#define HW_ICLPRIOR2R_S22P_SETMASK 7<<HW_ICLPRIOR2R_S22P_BITPOS
                             7150 ; 482  |#define HW_ICLPRIOR2R_S23P_SETMASK 7<<HW_ICLPRIOR2R_S23P_BITPOS
                             7151 ; 483  |
                             7152 ; 484  |#define HW_ICLPRIOR2R_S16P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S16P_SETMASK
                             7153 ; 485  |#define HW_ICLPRIOR2R_S17P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S17P_SETMASK
                             7154 ; 486  |#define HW_ICLPRIOR2R_S18P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S18P_SETMASK
                             7155 ; 487  |#define HW_ICLPRIOR2R_S19P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S19P_SETMASK
                             7156 ; 488  |#define HW_ICLPRIOR2R_S20P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S20P_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 120

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7157 ; 489  |#define HW_ICLPRIOR2R_S21P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S21P_SETMASK
                             7158 ; 490  |#define HW_ICLPRIOR2R_S22P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S22P_SETMASK
                             7159 ; 491  |#define HW_ICLPRIOR2R_S23P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S23P_SETMASK
                             7160 ; 492  |
                             7161 ; 493  |
                             7162 ; 494  |/////////////////////////////////////////////////////////////////////////////////
                             7163 ; 495  |//  Interrupt Collector Priority 3 Register (HW_ICLPRI3R) Bit Positions
                             7164 ; 496  |typedef union               /* Interrupt Collector Priority 3 Register      */
                             7165 ; 497  |{
                             7166 ; 498  |    struct {
                             7167 ; 499  |        unsigned S24P   :3;
                             7168 ; 500  |        unsigned S25P   :3;
                             7169 ; 501  |        unsigned S26P   :3;
                             7170 ; 502  |        unsigned S27P   :3;
                             7171 ; 503  |        unsigned S28P   :3;
                             7172 ; 504  |        unsigned S29P   :3;
                             7173 ; 505  |        unsigned S30P   :3;
                             7174 ; 506  |        unsigned S31P   :3;
                             7175 ; 507  |    } B;
                             7176 ; 508  |    int I;
                             7177 ; 509  |} iclprior3_type;
                             7178 ; 510  |#define HW_ICLPRIOR3R   (*(volatile iclprior3_type _X*) (HW_ICOLL_BASEADDR+7)) /* Interrup
                                  t Collector Register 3 Priority   */
                             7179 ; 511  |
                             7180 ; 512  |#define HW_ICLPRIOR3R_S24P_BITPOS 0
                             7181 ; 513  |#define HW_ICLPRIOR3R_S25P_BITPOS 3
                             7182 ; 514  |#define HW_ICLPRIOR3R_S26P_BITPOS 6
                             7183 ; 515  |#define HW_ICLPRIOR3R_S27P_BITPOS 9
                             7184 ; 516  |#define HW_ICLPRIOR3R_S28P_BITPOS 12
                             7185 ; 517  |#define HW_ICLPRIOR3R_S29P_BITPOS 15
                             7186 ; 518  |#define HW_ICLPRIOR3R_S30P_BITPOS 18
                             7187 ; 519  |#define HW_ICLPRIOR3R_S31P_BITPOS 21
                             7188 ; 520  |
                             7189 ; 521  |#define HW_ICLPRIOR3R_S24P_SETMASK 7<<HW_ICLPRIOR3R_S24P_BITPOS
                             7190 ; 522  |#define HW_ICLPRIOR3R_S25P_SETMASK 7<<HW_ICLPRIOR3R_S25P_BITPOS
                             7191 ; 523  |#define HW_ICLPRIOR3R_S26P_SETMASK 7<<HW_ICLPRIOR3R_S26P_BITPOS
                             7192 ; 524  |#define HW_ICLPRIOR3R_S27P_SETMASK 7<<HW_ICLPRIOR3R_S27P_BITPOS
                             7193 ; 525  |#define HW_ICLPRIOR3R_S28P_SETMASK 7<<HW_ICLPRIOR3R_S28P_BITPOS
                             7194 ; 526  |#define HW_ICLPRIOR3R_S29P_SETMASK 7<<HW_ICLPRIOR3R_S29P_BITPOS
                             7195 ; 527  |#define HW_ICLPRIOR3R_S30P_SETMASK 7<<HW_ICLPRIOR3R_S30P_BITPOS
                             7196 ; 528  |#define HW_ICLPRIOR3R_S31P_SETMASK 7<<HW_ICLPRIOR3R_S31P_BITPOS
                             7197 ; 529  |
                             7198 ; 530  |#define HW_ICLPRIOR3R_S24P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S24P_SETMASK
                             7199 ; 531  |#define HW_ICLPRIOR3R_S25P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S25P_SETMASK
                             7200 ; 532  |#define HW_ICLPRIOR3R_S26P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S26P_SETMASK
                             7201 ; 533  |#define HW_ICLPRIOR3R_S27P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S27P_SETMASK
                             7202 ; 534  |#define HW_ICLPRIOR3R_S28P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S28P_SETMASK
                             7203 ; 535  |#define HW_ICLPRIOR3R_S29P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S29P_SETMASK
                             7204 ; 536  |#define HW_ICLPRIOR3R_S30P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S30P_SETMASK
                             7205 ; 537  |#define HW_ICLPRIOR3R_S31P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S31P_SETMASK
                             7206 ; 538  |
                             7207 ; 539  |
                             7208 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                             7209 ; 541  |//  Interrupt Collector Priority 4 Register (HW_ICLPRI4R) Bit Positions
                             7210 ; 542  |typedef union               /* Interrupt Collector Priority 3 Register      */
                             7211 ; 543  |{
                             7212 ; 544  |    struct {
                             7213 ; 545  |        unsigned S32P   :3;
                             7214 ; 546  |        unsigned S33P   :3;
                             7215 ; 547  |    } B;
                             7216 ; 548  |    int I;
                             7217 ; 549  |} iclprior4_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 121

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7218 ; 550  |#define HW_ICLPRIOR4R (*(volatile iclprior4_type _X*) (HW_ICOLL_BASEADDR+17)) /* Interrupt
                                   Collector Register 4 Priority   */
                             7219 ; 551  |
                             7220 ; 552  |#define HW_ICLPRIOR4R_S32P_BITPOS 0
                             7221 ; 553  |#define HW_ICLPRIOR4R_S33P_BITPOS 3
                             7222 ; 554  |
                             7223 ; 555  |#define HW_ICLPRIOR4R_S32P_SETMASK 7<<HW_ICLPRIOR4R_S32P_BITPOS
                             7224 ; 556  |#define HW_ICLPRIOR4R_S33P_SETMASK 7<<HW_ICLPRIOR4R_S33P_BITPOS
                             7225 ; 557  |
                             7226 ; 558  |#define HW_ICLPRIOR4R_S32P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S32P_SETMASK
                             7227 ; 559  |#define HW_ICLPRIOR4R_S33P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S33P_SETMASK
                             7228 ; 560  |
                             7229 ; 561  |
                             7230 ; 562  |/////////////////////////////////////////////////////////////////////////////////
                             7231 ; 563  |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                             7232 ; 564  |typedef union               /* Interrupt Collector Steering 0 Register      */
                             7233 ; 565  |{
                             7234 ; 566  |    struct {
                             7235 ; 567  |        unsigned S0S    :2;
                             7236 ; 568  |        unsigned S1S    :2;
                             7237 ; 569  |        unsigned S2S    :2;
                             7238 ; 570  |        unsigned S3S    :2;
                             7239 ; 571  |        unsigned S4S    :2;
                             7240 ; 572  |        unsigned S5S    :2;
                             7241 ; 573  |        unsigned S6S    :2;
                             7242 ; 574  |        unsigned S7S    :2;
                             7243 ; 575  |        unsigned S8S    :2;
                             7244 ; 576  |        unsigned S9S    :2;
                             7245 ; 577  |        unsigned S10S   :2;
                             7246 ; 578  |        unsigned S11S   :2;
                             7247 ; 579  |    } B;
                             7248 ; 580  |    int I;
                             7249 ; 581  |} iclsteer0_type;
                             7250 ; 582  |#define HW_ICLSTEER0R   (*(volatile iclsteer0_type _X*) (HW_ICOLL_BASEADDR+8)) /* Interrup
                                  t Collector Steering Register 0   */
                             7251 ; 583  |
                             7252 ; 584  |#define HW_ICLSTEER0R_S0P_BITPOS 0
                             7253 ; 585  |#define HW_ICLSTEER0R_S1P_BITPOS 2
                             7254 ; 586  |#define HW_ICLSTEER0R_S2P_BITPOS 4
                             7255 ; 587  |#define HW_ICLSTEER0R_S3P_BITPOS 6
                             7256 ; 588  |#define HW_ICLSTEER0R_S4P_BITPOS 8
                             7257 ; 589  |#define HW_ICLSTEER0R_S5P_BITPOS 10
                             7258 ; 590  |#define HW_ICLSTEER0R_S6P_BITPOS 12
                             7259 ; 591  |#define HW_ICLSTEER0R_S7P_BITPOS 14
                             7260 ; 592  |#define HW_ICLSTEER0R_S8P_BITPOS 16
                             7261 ; 593  |#define HW_ICLSTEER0R_S9P_BITPOS 18
                             7262 ; 594  |#define HW_ICLSTEER0R_S10P_BITPOS 20
                             7263 ; 595  |#define HW_ICLSTEER0R_S11P_BITPOS 22
                             7264 ; 596  |
                             7265 ; 597  |#define HW_ICLSTEER0R_S0P_SETMASK 3<<HW_ICLSTEER0R_S0P_BITPOS
                             7266 ; 598  |#define HW_ICLSTEER0R_S1P_SETMASK 3<<HW_ICLSTEER0R_S1P_BITPOS
                             7267 ; 599  |#define HW_ICLSTEER0R_S2P_SETMASK 3<<HW_ICLSTEER0R_S2P_BITPOS
                             7268 ; 600  |#define HW_ICLSTEER0R_S3P_SETMASK 3<<HW_ICLSTEER0R_S3P_BITPOS
                             7269 ; 601  |#define HW_ICLSTEER0R_S4P_SETMASK 3<<HW_ICLSTEER0R_S4P_BITPOS
                             7270 ; 602  |#define HW_ICLSTEER0R_S5P_SETMASK 3<<HW_ICLSTEER0R_S5P_BITPOS
                             7271 ; 603  |#define HW_ICLSTEER0R_S6P_SETMASK 3<<HW_ICLSTEER0R_S6P_BITPOS
                             7272 ; 604  |#define HW_ICLSTEER0R_S7P_SETMASK 3<<HW_ICLSTEER0R_S7P_BITPOS
                             7273 ; 605  |#define HW_ICLSTEER0R_S8P_SETMASK 3<<HW_ICLSTEER0R_S8P_BITPOS
                             7274 ; 606  |#define HW_ICLSTEER0R_S9P_SETMASK 3<<HW_ICLSTEER0R_S9P_BITPOS
                             7275 ; 607  |#define HW_ICLSTEER0R_S10P_SETMASK 3<<HW_ICLSTEER0R_S10P_BITPOS
                             7276 ; 608  |#define HW_ICLSTEER0R_S11P_SETMASK 3<<HW_ICLSTEER0R_S11P_BITPOS
                             7277 ; 609  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 122

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7278 ; 610  |#define HW_ICLSTEER0R_S0P_CLRMASK ~(WORD)HW_ICLSTEER0R_S0P_SETMASK
                             7279 ; 611  |#define HW_ICLSTEER0R_S1P_CLRMASK ~(WORD)HW_ICLSTEER0R_S1P_SETMASK
                             7280 ; 612  |#define HW_ICLSTEER0R_S2P_CLRMASK ~(WORD)HW_ICLSTEER0R_S2P_SETMASK
                             7281 ; 613  |#define HW_ICLSTEER0R_S3P_CLRMASK ~(WORD)HW_ICLSTEER0R_S3P_SETMASK
                             7282 ; 614  |#define HW_ICLSTEER0R_S4P_CLRMASK ~(WORD)HW_ICLSTEER0R_S4P_SETMASK
                             7283 ; 615  |#define HW_ICLSTEER0R_S5P_CLRMASK ~(WORD)HW_ICLSTEER0R_S5P_SETMASK
                             7284 ; 616  |#define HW_ICLSTEER0R_S6P_CLRMASK ~(WORD)HW_ICLSTEER0R_S6P_SETMASK
                             7285 ; 617  |#define HW_ICLSTEER0R_S7P_CLRMASK ~(WORD)HW_ICLSTEER0R_S7P_SETMASK
                             7286 ; 618  |#define HW_ICLSTEER0R_S8P_CLRMASK ~(WORD)HW_ICLSTEER0R_S8P_SETMASK
                             7287 ; 619  |#define HW_ICLSTEER0R_S9P_CLRMASK ~(WORD)HW_ICLSTEER0R_S9P_SETMASK
                             7288 ; 620  |#define HW_ICLSTEER0R_S10P_CLRMASK ~(WORD)HW_ICLSTEER0R_S10P_SETMASK
                             7289 ; 621  |#define HW_ICLSTEER0R_S11P_CLRMASK ~(WORD)HW_ICLSTEER0R_S11P_SETMASK
                             7290 ; 622  |
                             7291 ; 623  |
                             7292 ; 624  |/////////////////////////////////////////////////////////////////////////////////
                             7293 ; 625  |//  Interrupt Collector Steering 1 Register (HW_ICLSTEER1R) Bit Positions
                             7294 ; 626  |typedef union               /* Interrupt Collector Steering 1 Register      */
                             7295 ; 627  |{
                             7296 ; 628  |    struct {
                             7297 ; 629  |        unsigned S12S   :2;
                             7298 ; 630  |        unsigned S13S   :2;
                             7299 ; 631  |        unsigned S14S   :2;
                             7300 ; 632  |        unsigned S15S   :2;
                             7301 ; 633  |        unsigned S16S   :2;
                             7302 ; 634  |        unsigned S17S   :2;
                             7303 ; 635  |        unsigned S18S   :2;
                             7304 ; 636  |        unsigned S19S   :2;
                             7305 ; 637  |        unsigned S20S   :2;
                             7306 ; 638  |        unsigned S21S   :2;
                             7307 ; 639  |        unsigned S22S   :2;
                             7308 ; 640  |        unsigned S23S   :2;
                             7309 ; 641  |    } B;
                             7310 ; 642  |    int I;
                             7311 ; 643  |} iclsteer1_type;
                             7312 ; 644  |#define HW_ICLSTEER1R   (*(volatile iclsteer1_type _X*) (HW_ICOLL_BASEADDR+9)) /* Interrup
                                  t Collector Steering Register 1   */
                             7313 ; 645  |#define HW_ICLSTEER1R_S12P_BITPOS 0
                             7314 ; 646  |#define HW_ICLSTEER1R_S13P_BITPOS 2
                             7315 ; 647  |#define HW_ICLSTEER1R_S14P_BITPOS 4
                             7316 ; 648  |#define HW_ICLSTEER1R_S15P_BITPOS 6
                             7317 ; 649  |#define HW_ICLSTEER1R_S16P_BITPOS 8
                             7318 ; 650  |#define HW_ICLSTEER1R_S17P_BITPOS 10
                             7319 ; 651  |#define HW_ICLSTEER1R_S18P_BITPOS 12
                             7320 ; 652  |#define HW_ICLSTEER1R_S19P_BITPOS 14
                             7321 ; 653  |#define HW_ICLSTEER1R_S20P_BITPOS 16
                             7322 ; 654  |#define HW_ICLSTEER1R_S21P_BITPOS 18
                             7323 ; 655  |#define HW_ICLSTEER1R_S22P_BITPOS 20
                             7324 ; 656  |#define HW_ICLSTEER1R_S23P_BITPOS 22
                             7325 ; 657  |
                             7326 ; 658  |#define HW_ICLSTEER1R_S12P_SETMASK 3<<HW_ICLSTEER1R_S12P_BITPOS
                             7327 ; 659  |#define HW_ICLSTEER1R_S13P_SETMASK 3<<HW_ICLSTEER1R_S13P_BITPOS
                             7328 ; 660  |#define HW_ICLSTEER1R_S14P_SETMASK 3<<HW_ICLSTEER1R_S14P_BITPOS
                             7329 ; 661  |#define HW_ICLSTEER1R_S15P_SETMASK 3<<HW_ICLSTEER1R_S15P_BITPOS
                             7330 ; 662  |#define HW_ICLSTEER1R_S16P_SETMASK 3<<HW_ICLSTEER1R_S16P_BITPOS
                             7331 ; 663  |#define HW_ICLSTEER1R_S17P_SETMASK 3<<HW_ICLSTEER1R_S17P_BITPOS
                             7332 ; 664  |#define HW_ICLSTEER1R_S18P_SETMASK 3<<HW_ICLSTEER1R_S18P_BITPOS
                             7333 ; 665  |#define HW_ICLSTEER1R_S19P_SETMASK 3<<HW_ICLSTEER1R_S19P_BITPOS
                             7334 ; 666  |#define HW_ICLSTEER1R_S20P_SETMASK 3<<HW_ICLSTEER1R_S20P_BITPOS
                             7335 ; 667  |#define HW_ICLSTEER1R_S21P_SETMASK 3<<HW_ICLSTEER1R_S21P_BITPOS
                             7336 ; 668  |#define HW_ICLSTEER1R_S22P_SETMASK 3<<HW_ICLSTEER1R_S22P_BITPOS
                             7337 ; 669  |#define HW_ICLSTEER1R_S23P_SETMASK 3<<HW_ICLSTEER1R_S23P_BITPOS
                             7338 ; 670  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 123

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7339 ; 671  |#define HW_ICLSTEER1R_S12P_CLRMASK ~(WORD)HW_ICLSTEER1R_S12P_SETMASK
                             7340 ; 672  |#define HW_ICLSTEER1R_S13P_CLRMASK ~(WORD)HW_ICLSTEER1R_S13P_SETMASK
                             7341 ; 673  |#define HW_ICLSTEER1R_S14P_CLRMASK ~(WORD)HW_ICLSTEER1R_S14P_SETMASK
                             7342 ; 674  |#define HW_ICLSTEER1R_S15P_CLRMASK ~(WORD)HW_ICLSTEER1R_S15P_SETMASK
                             7343 ; 675  |#define HW_ICLSTEER1R_S16P_CLRMASK ~(WORD)HW_ICLSTEER1R_S16P_SETMASK
                             7344 ; 676  |#define HW_ICLSTEER1R_S17P_CLRMASK ~(WORD)HW_ICLSTEER1R_S17P_SETMASK
                             7345 ; 677  |#define HW_ICLSTEER1R_S18P_CLRMASK ~(WORD)HW_ICLSTEER1R_S18P_SETMASK
                             7346 ; 678  |#define HW_ICLSTEER1R_S19P_CLRMASK ~(WORD)HW_ICLSTEER1R_S19P_SETMASK
                             7347 ; 679  |#define HW_ICLSTEER1R_S20P_CLRMASK ~(WORD)HW_ICLSTEER1R_S20P_SETMASK
                             7348 ; 680  |#define HW_ICLSTEER1R_S21P_CLRMASK ~(WORD)HW_ICLSTEER1R_S21P_SETMASK
                             7349 ; 681  |#define HW_ICLSTEER1R_S22P_CLRMASK ~(WORD)HW_ICLSTEER1R_S22P_SETMASK
                             7350 ; 682  |#define HW_ICLSTEER1R_S23P_CLRMASK ~(WORD)HW_ICLSTEER1R_S23P_SETMASK
                             7351 ; 683  |
                             7352 ; 684  |
                             7353 ; 685  |/////////////////////////////////////////////////////////////////////////////////
                             7354 ; 686  |//  Interrupt Collector Steering 2 Register (HW_ICLSTEER2R) Bit Positions
                             7355 ; 687  |typedef union               /* Interrupt Collector Steering 2 Register      */
                             7356 ; 688  |{
                             7357 ; 689  |    struct {
                             7358 ; 690  |        unsigned S24S   :2;
                             7359 ; 691  |        unsigned S25S   :2;
                             7360 ; 692  |        unsigned S26S   :2;
                             7361 ; 693  |        unsigned S27S   :2;
                             7362 ; 694  |        unsigned S28S   :2;
                             7363 ; 695  |        unsigned S29S   :2;
                             7364 ; 696  |        unsigned S30S   :2;
                             7365 ; 697  |        unsigned S31S   :2;
                             7366 ; 698  |        unsigned S32S   :2;
                             7367 ; 699  |        unsigned S33S   :2;
                             7368 ; 700  |    } B;
                             7369 ; 701  |    int I;
                             7370 ; 702  |} iclsteer2_type;
                             7371 ; 703  |#define HW_ICLSTEER2R   (*(volatile iclsteer2_type _X*) (HW_ICOLL_BASEADDR+10)) /* Interru
                                  pt Collector Steering Register 2  */
                             7372 ; 704  |
                             7373 ; 705  |#define HW_ICLSTEER2R_S24P_BITPOS 0
                             7374 ; 706  |#define HW_ICLSTEER2R_S25P_BITPOS 2
                             7375 ; 707  |#define HW_ICLSTEER2R_S26P_BITPOS 4
                             7376 ; 708  |#define HW_ICLSTEER2R_S27P_BITPOS 6
                             7377 ; 709  |#define HW_ICLSTEER2R_S28P_BITPOS 8
                             7378 ; 710  |#define HW_ICLSTEER2R_S29P_BITPOS 10
                             7379 ; 711  |#define HW_ICLSTEER2R_S30P_BITPOS 12
                             7380 ; 712  |#define HW_ICLSTEER2R_S31P_BITPOS 14
                             7381 ; 713  |#define HW_ICLSTEER2R_S32P_BITPOS 16
                             7382 ; 714  |#define HW_ICLSTEER2R_S33P_BITPOS 18
                             7383 ; 715  |
                             7384 ; 716  |#define HW_ICLSTEER2R_S24P_SETMASK 3<<HW_ICLSTEER2R_S24P_BITPOS
                             7385 ; 717  |#define HW_ICLSTEER2R_S25P_SETMASK 3<<HW_ICLSTEER2R_S25P_BITPOS
                             7386 ; 718  |#define HW_ICLSTEER2R_S26P_SETMASK 3<<HW_ICLSTEER2R_S26P_BITPOS
                             7387 ; 719  |#define HW_ICLSTEER2R_S27P_SETMASK 3<<HW_ICLSTEER2R_S27P_BITPOS
                             7388 ; 720  |#define HW_ICLSTEER2R_S28P_SETMASK 3<<HW_ICLSTEER2R_S28P_BITPOS
                             7389 ; 721  |#define HW_ICLSTEER2R_S29P_SETMASK 3<<HW_ICLSTEER2R_S29P_BITPOS
                             7390 ; 722  |#define HW_ICLSTEER2R_S30P_SETMASK 3<<HW_ICLSTEER2R_S30P_BITPOS
                             7391 ; 723  |#define HW_ICLSTEER2R_S31P_SETMASK 3<<HW_ICLSTEER2R_S31P_BITPOS
                             7392 ; 724  |#define HW_ICLSTEER2R_S32P_SETMASK 3<<HW_ICLSTEER2R_S32P_BITPOS
                             7393 ; 725  |#define HW_ICLSTEER2R_S33P_SETMASK 3<<HW_ICLSTEER2R_S33P_BITPOS
                             7394 ; 726  |
                             7395 ; 727  |#define HW_ICLSTEER2R_S24P_CLRMASK ~(WORD)HW_ICLSTEER2R_S24P_SETMASK
                             7396 ; 728  |#define HW_ICLSTEER2R_S25P_CLRMASK ~(WORD)HW_ICLSTEER2R_S25P_SETMASK
                             7397 ; 729  |#define HW_ICLSTEER2R_S26P_CLRMASK ~(WORD)HW_ICLSTEER2R_S26P_SETMASK
                             7398 ; 730  |#define HW_ICLSTEER2R_S27P_CLRMASK ~(WORD)HW_ICLSTEER2R_S27P_SETMASK
                             7399 ; 731  |#define HW_ICLSTEER2R_S28P_CLRMASK ~(WORD)HW_ICLSTEER2R_S28P_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 124

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7400 ; 732  |#define HW_ICLSTEER2R_S29P_CLRMASK ~(WORD)HW_ICLSTEER2R_S29P_SETMASK
                             7401 ; 733  |#define HW_ICLSTEER2R_S30P_CLRMASK ~(WORD)HW_ICLSTEER2R_S30P_SETMASK
                             7402 ; 734  |#define HW_ICLSTEER2R_S31P_CLRMASK ~(WORD)HW_ICLSTEER2R_S31P_SETMASK
                             7403 ; 735  |#define HW_ICLSTEER2R_S32P_CLRMASK ~(WORD)HW_ICLSTEER2R_S32P_SETMASK
                             7404 ; 736  |#define HW_ICLSTEER2R_S33P_CLRMASK ~(WORD)HW_ICLSTEER2R_S33P_SETMASK
                             7405 ; 737  |
                             7406 ; 738  |
                             7407 ; 739  |/////////////////////////////////////////////////////////////////////////////////
                             7408 ; 740  |//  Interrupt Collector Debug Force 0 Register (HW_ICLFORCE0R) Bit Positions
                             7409 ; 741  |typedef union               /* Interrupt Collector Debug Force 0 Register       */
                             7410 ; 742  |{
                             7411 ; 743  |    struct {
                             7412 ; 744  |        int S0FV        :1;
                             7413 ; 745  |        int S1FV        :1;
                             7414 ; 746  |        int S2FV        :1;
                             7415 ; 747  |        int S3FV        :1;
                             7416 ; 748  |        int S4FV        :1;
                             7417 ; 749  |        int S5FV        :1;
                             7418 ; 750  |        int S6FV        :1;
                             7419 ; 751  |        int S7FV        :1;
                             7420 ; 752  |        int S8FV        :1;
                             7421 ; 753  |        int S9FV        :1;
                             7422 ; 754  |        int S10FV       :1;
                             7423 ; 755  |        int S11FV       :1;
                             7424 ; 756  |        int S12FV       :1;
                             7425 ; 757  |        int S13FV       :1;
                             7426 ; 758  |        int S14FV       :1;
                             7427 ; 759  |        int S15FV       :1;
                             7428 ; 760  |        int S16FV       :1;
                             7429 ; 761  |        int S17FV       :1;
                             7430 ; 762  |        int S18FV       :1;
                             7431 ; 763  |        int S19FV       :1;
                             7432 ; 764  |        int S20FV       :1;
                             7433 ; 765  |        int S21FV       :1;
                             7434 ; 766  |        int S22FV       :1;
                             7435 ; 767  |        int S23FV       :1;
                             7436 ; 768  |    } B;
                             7437 ; 769  |    int I;
                             7438 ; 770  |} iclforce0_type;
                             7439 ; 771  |#define HW_ICLFORCE0R   (*(volatile iclforce0_type _X*) (HW_ICOLL_BASEADDR+11)) /* Interru
                                  pt Collector Debug Force Register 0   */
                             7440 ; 772  |#define HW_ICLFORCE0R_S0FV_BITPOS 0
                             7441 ; 773  |#define HW_ICLFORCE0R_S1FV_BITPOS 1
                             7442 ; 774  |#define HW_ICLFORCE0R_S2FV_BITPOS 2
                             7443 ; 775  |#define HW_ICLFORCE0R_S3FV_BITPOS 3
                             7444 ; 776  |#define HW_ICLFORCE0R_S4FV_BITPOS 4
                             7445 ; 777  |#define HW_ICLFORCE0R_S5FV_BITPOS 5
                             7446 ; 778  |#define HW_ICLFORCE0R_S6FV_BITPOS 6
                             7447 ; 779  |#define HW_ICLFORCE0R_S7FV_BITPOS 7
                             7448 ; 780  |#define HW_ICLFORCE0R_S8FV_BITPOS 8
                             7449 ; 781  |#define HW_ICLFORCE0R_S9FV_BITPOS 9
                             7450 ; 782  |#define HW_ICLFORCE0R_S10FV_BITPOS 10
                             7451 ; 783  |#define HW_ICLFORCE0R_S11FV_BITPOS 11
                             7452 ; 784  |#define HW_ICLFORCE0R_S12FV_BITPOS 12
                             7453 ; 785  |#define HW_ICLFORCE0R_S13FV_BITPOS 13
                             7454 ; 786  |#define HW_ICLFORCE0R_S14FV_BITPOS 14
                             7455 ; 787  |#define HW_ICLFORCE0R_S15FV_BITPOS 15
                             7456 ; 788  |#define HW_ICLFORCE0R_S16FV_BITPOS 16
                             7457 ; 789  |#define HW_ICLFORCE0R_S17FV_BITPOS 17
                             7458 ; 790  |#define HW_ICLFORCE0R_S18FV_BITPOS 18
                             7459 ; 791  |#define HW_ICLFORCE0R_S19FV_BITPOS 19
                             7460 ; 792  |#define HW_ICLFORCE0R_S20FV_BITPOS 20
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 125

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7461 ; 793  |#define HW_ICLFORCE0R_S21FV_BITPOS 21
                             7462 ; 794  |#define HW_ICLFORCE0R_S22FV_BITPOS 22
                             7463 ; 795  |#define HW_ICLFORCE0R_S23FV_BITPOS 23
                             7464 ; 796  |
                             7465 ; 797  |#define HW_ICLFORCE0R_S0FV_SETMASK 1<<HW_ICLFORCE0R_S0FV_BITPOS
                             7466 ; 798  |#define HW_ICLFORCE0R_S1FV_SETMASK 1<<HW_ICLFORCE0R_S1FV_BITPOS
                             7467 ; 799  |#define HW_ICLFORCE0R_S2FV_SETMASK 1<<HW_ICLFORCE0R_S2FV_BITPOS
                             7468 ; 800  |#define HW_ICLFORCE0R_S3FV_SETMASK 1<<HW_ICLFORCE0R_S3FV_BITPOS
                             7469 ; 801  |#define HW_ICLFORCE0R_S4FV_SETMASK 1<<HW_ICLFORCE0R_S4FV_BITPOS
                             7470 ; 802  |#define HW_ICLFORCE0R_S5FV_SETMASK 1<<HW_ICLFORCE0R_S5FV_BITPOS
                             7471 ; 803  |#define HW_ICLFORCE0R_S6FV_SETMASK 1<<HW_ICLFORCE0R_S6FV_BITPOS
                             7472 ; 804  |#define HW_ICLFORCE0R_S7FV_SETMASK 1<<HW_ICLFORCE0R_S7FV_BITPOS
                             7473 ; 805  |#define HW_ICLFORCE0R_S8FV_SETMASK 1<<HW_ICLFORCE0R_S8FV_BITPOS
                             7474 ; 806  |#define HW_ICLFORCE0R_S9FV_SETMASK 1<<HW_ICLFORCE0R_S9FV_BITPOS
                             7475 ; 807  |#define HW_ICLFORCE0R_S10FV_SETMASK 1<<HW_ICLFORCE0R_S10FV_BITPOS
                             7476 ; 808  |#define HW_ICLFORCE0R_S11FV_SETMASK 1<<HW_ICLFORCE0R_S11FV_BITPOS
                             7477 ; 809  |#define HW_ICLFORCE0R_S12FV_SETMASK 1<<HW_ICLFORCE0R_S12FV_BITPOS
                             7478 ; 810  |#define HW_ICLFORCE0R_S13FV_SETMASK 1<<HW_ICLFORCE0R_S13FV_BITPOS
                             7479 ; 811  |#define HW_ICLFORCE0R_S14FV_SETMASK 1<<HW_ICLFORCE0R_S14FV_BITPOS
                             7480 ; 812  |#define HW_ICLFORCE0R_S15FV_SETMASK 1<<HW_ICLFORCE0R_S15FV_BITPOS
                             7481 ; 813  |#define HW_ICLFORCE0R_S16FV_SETMASK 1<<HW_ICLFORCE0R_S16FV_BITPOS
                             7482 ; 814  |#define HW_ICLFORCE0R_S17FV_SETMASK 1<<HW_ICLFORCE0R_S17FV_BITPOS
                             7483 ; 815  |#define HW_ICLFORCE0R_S18FV_SETMASK 1<<HW_ICLFORCE0R_S18FV_BITPOS
                             7484 ; 816  |#define HW_ICLFORCE0R_S19FV_SETMASK 1<<HW_ICLFORCE0R_S19FV_BITPOS
                             7485 ; 817  |#define HW_ICLFORCE0R_S20FV_SETMASK 1<<HW_ICLFORCE0R_S20FV_BITPOS
                             7486 ; 818  |#define HW_ICLFORCE0R_S21FV_SETMASK 1<<HW_ICLFORCE0R_S21FV_BITPOS
                             7487 ; 819  |#define HW_ICLFORCE0R_S22FV_SETMASK 1<<HW_ICLFORCE0R_S22FV_BITPOS
                             7488 ; 820  |#define HW_ICLFORCE0R_S23FV_SETMASK 1<<HW_ICLFORCE0R_S23FV_BITPOS
                             7489 ; 821  |
                             7490 ; 822  |#define HW_ICLFORCE0R_S0FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S0FV_SETMASK
                             7491 ; 823  |#define HW_ICLFORCE0R_S1FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S1FV_SETMASK
                             7492 ; 824  |#define HW_ICLFORCE0R_S2FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S2FV_SETMASK
                             7493 ; 825  |#define HW_ICLFORCE0R_S3FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S3FV_SETMASK
                             7494 ; 826  |#define HW_ICLFORCE0R_S4FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S4FV_SETMASK
                             7495 ; 827  |#define HW_ICLFORCE0R_S5FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S5FV_SETMASK
                             7496 ; 828  |#define HW_ICLFORCE0R_S6FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S6FV_SETMASK
                             7497 ; 829  |#define HW_ICLFORCE0R_S7FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S7FV_SETMASK
                             7498 ; 830  |#define HW_ICLFORCE0R_S8FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S8FV_SETMASK
                             7499 ; 831  |#define HW_ICLFORCE0R_S9FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S9FV_SETMASK
                             7500 ; 832  |#define HW_ICLFORCE0R_S10FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S10FV_SETMASK
                             7501 ; 833  |#define HW_ICLFORCE0R_S11FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S11FV_SETMASK
                             7502 ; 834  |#define HW_ICLFORCE0R_S12FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S12FV_SETMASK
                             7503 ; 835  |#define HW_ICLFORCE0R_S13FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S13FV_SETMASK
                             7504 ; 836  |#define HW_ICLFORCE0R_S14FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S14FV_SETMASK
                             7505 ; 837  |#define HW_ICLFORCE0R_S15FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S15FV_SETMASK
                             7506 ; 838  |#define HW_ICLFORCE0R_S16FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S16FV_SETMASK
                             7507 ; 839  |#define HW_ICLFORCE0R_S17FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S17FV_SETMASK
                             7508 ; 840  |#define HW_ICLFORCE0R_S18FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S18FV_SETMASK
                             7509 ; 841  |#define HW_ICLFORCE0R_S19FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S19FV_SETMASK
                             7510 ; 842  |#define HW_ICLFORCE0R_S20FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S20FV_SETMASK
                             7511 ; 843  |#define HW_ICLFORCE0R_S21FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S21FV_SETMASK
                             7512 ; 844  |#define HW_ICLFORCE0R_S22FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S22FV_SETMASK
                             7513 ; 845  |#define HW_ICLFORCE0R_S23FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S23FV_SETMASK
                             7514 ; 846  |
                             7515 ; 847  |
                             7516 ; 848  |/////////////////////////////////////////////////////////////////////////////////
                             7517 ; 849  |//  Interrupt Collector Debug Force 1 Register (HW_ICLFORCE1R) Bit Positions
                             7518 ; 850  |typedef union               /* Interrupt Debug Force 1 Register     */
                             7519 ; 851  |{
                             7520 ; 852  |    struct {
                             7521 ; 853  |        int S24FV       :1;
                             7522 ; 854  |        int S25FV       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 126

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7523 ; 855  |        int S26FV       :1;
                             7524 ; 856  |        int S27FV       :1;
                             7525 ; 857  |        int S28FV       :1;
                             7526 ; 858  |        int S29FV       :1;
                             7527 ; 859  |        int S30FV       :1;
                             7528 ; 860  |        int S31FV       :1;
                             7529 ; 861  |        int S32FV       :1;
                             7530 ; 862  |        int S33FV       :1;
                             7531 ; 863  |    } B;
                             7532 ; 864  |    int I;
                             7533 ; 865  |} iclforce1_type;
                             7534 ; 866  |#define HW_ICLFORCE1R   (*(volatile iclforce1_type _X*) (HW_ICOLL_BASEADDR+12)) /* Interru
                                  pt Collector Debug Force Register 1   */
                             7535 ; 867  |
                             7536 ; 868  |#define HW_ICLFORCE1R_S24FV_BITPOS 0
                             7537 ; 869  |#define HW_ICLFORCE1R_S25FV_BITPOS 1
                             7538 ; 870  |#define HW_ICLFORCE1R_S26FV_BITPOS 2
                             7539 ; 871  |#define HW_ICLFORCE1R_S27FV_BITPOS 3
                             7540 ; 872  |#define HW_ICLFORCE1R_S28FV_BITPOS 4
                             7541 ; 873  |#define HW_ICLFORCE1R_S29FV_BITPOS 5
                             7542 ; 874  |#define HW_ICLFORCE1R_S30FV_BITPOS 6
                             7543 ; 875  |#define HW_ICLFORCE1R_S31FV_BITPOS 7
                             7544 ; 876  |#define HW_ICLFORCE1R_S32FV_BITPOS 8
                             7545 ; 877  |#define HW_ICLFORCE1R_S33FV_BITPOS 9
                             7546 ; 878  |
                             7547 ; 879  |#define HW_ICLFORCE1R_S24FV_SETMASK 1<<HW_ICLFORCE1R_S24FV_BITPOS
                             7548 ; 880  |#define HW_ICLFORCE1R_S25FV_SETMASK 1<<HW_ICLFORCE1R_S25FV_BITPOS
                             7549 ; 881  |#define HW_ICLFORCE1R_S26FV_SETMASK 1<<HW_ICLFORCE1R_S26FV_BITPOS
                             7550 ; 882  |#define HW_ICLFORCE1R_S27FV_SETMASK 1<<HW_ICLFORCE1R_S27FV_BITPOS
                             7551 ; 883  |#define HW_ICLFORCE1R_S28FV_SETMASK 1<<HW_ICLFORCE1R_S28FV_BITPOS
                             7552 ; 884  |#define HW_ICLFORCE1R_S29FV_SETMASK 1<<HW_ICLFORCE1R_S29FV_BITPOS
                             7553 ; 885  |#define HW_ICLFORCE1R_S30FV_SETMASK 1<<HW_ICLFORCE1R_S30FV_BITPOS
                             7554 ; 886  |#define HW_ICLFORCE1R_S31FV_SETMASK 1<<HW_ICLFORCE1R_S31FV_BITPOS
                             7555 ; 887  |#define HW_ICLFORCE1R_S32FV_SETMASK 1<<HW_ICLFORCE1R_S32FV_BITPOS
                             7556 ; 888  |#define HW_ICLFORCE1R_S33FV_SETMASK 1<<HW_ICLFORCE1R_S33FV_BITPOS
                             7557 ; 889  |
                             7558 ; 890  |#define HW_ICLFORCE1R_S24FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S24FV_SETMASK
                             7559 ; 891  |#define HW_ICLFORCE1R_S25FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S25FV_SETMASK
                             7560 ; 892  |#define HW_ICLFORCE1R_S26FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S26FV_SETMASK
                             7561 ; 893  |#define HW_ICLFORCE1R_S27FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S27FV_SETMASK
                             7562 ; 894  |#define HW_ICLFORCE1R_S28FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S28FV_SETMASK
                             7563 ; 895  |#define HW_ICLFORCE1R_S29FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S29FV_SETMASK
                             7564 ; 896  |#define HW_ICLFORCE1R_S30FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S30FV_SETMASK
                             7565 ; 897  |#define HW_ICLFORCE1R_S31FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S31FV_SETMASK
                             7566 ; 898  |#define HW_ICLFORCE1R_S32FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S32FV_SETMASK
                             7567 ; 899  |#define HW_ICLFORCE1R_S33FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S33FV_SETMASK
                             7568 ; 900  |
                             7569 ; 901  |
                             7570 ; 902  |/////////////////////////////////////////////////////////////////////////////////
                             7571 ; 903  |//  Interrupt Collector Force Enable 0 Register (HW_ICLFENABLE0R) Bit Positions
                             7572 ; 904  |typedef union               /* Interrupt Collector Force Enable 0 Register      */
                             7573 ; 905  |{
                             7574 ; 906  |    struct {
                             7575 ; 907  |        int S0FE        :1;
                             7576 ; 908  |        int S1FE        :1;
                             7577 ; 909  |        int S2FE        :1;
                             7578 ; 910  |        int S3FE        :1;
                             7579 ; 911  |        int S4FE        :1;
                             7580 ; 912  |        int S5FE        :1;
                             7581 ; 913  |        int S6FE        :1;
                             7582 ; 914  |        int S7FE        :1;
                             7583 ; 915  |        int S8FE        :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 127

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7584 ; 916  |        int S9FE        :1;
                             7585 ; 917  |        int S10FE       :1;
                             7586 ; 918  |        int S11FE       :1;
                             7587 ; 919  |        int S12FE       :1;
                             7588 ; 920  |        int S13FE       :1;
                             7589 ; 921  |        int S14FE       :1;
                             7590 ; 922  |        int S15FE       :1;
                             7591 ; 923  |        int S16FE       :1;
                             7592 ; 924  |        int S17FE       :1;
                             7593 ; 925  |        int S18FE       :1;
                             7594 ; 926  |        int S19FE       :1;
                             7595 ; 927  |        int S20FE       :1;
                             7596 ; 928  |        int S21FE       :1;
                             7597 ; 929  |        int S22FE       :1;
                             7598 ; 930  |        int S23FE       :1;
                             7599 ; 931  |    } B;
                             7600 ; 932  |    int I;
                             7601 ; 933  |} iclfenable0_type;
                             7602 ; 934  |#define HW_ICLFENABLE0R (*(volatile iclfenable0_type _X*) (HW_ICOLL_BASEADDR+13)) /* Inter
                                  rupt Collector Force Enable Register 0    */
                             7603 ; 935  |
                             7604 ; 936  |#define HW_ICLFENABLE0R_S0FE_BITPOS 0
                             7605 ; 937  |#define HW_ICLFENABLE0R_S1FE_BITPOS 1
                             7606 ; 938  |#define HW_ICLFENABLE0R_S2FE_BITPOS 2
                             7607 ; 939  |#define HW_ICLFENABLE0R_S3FE_BITPOS 3
                             7608 ; 940  |#define HW_ICLFENABLE0R_S4FE_BITPOS 4
                             7609 ; 941  |#define HW_ICLFENABLE0R_S5FE_BITPOS 5
                             7610 ; 942  |#define HW_ICLFENABLE0R_S6FE_BITPOS 6
                             7611 ; 943  |#define HW_ICLFENABLE0R_S7FE_BITPOS 7
                             7612 ; 944  |#define HW_ICLFENABLE0R_S8FE_BITPOS 8
                             7613 ; 945  |#define HW_ICLFENABLE0R_S9FE_BITPOS 9
                             7614 ; 946  |#define HW_ICLFENABLE0R_S10FE_BITPOS 10
                             7615 ; 947  |#define HW_ICLFENABLE0R_S11FE_BITPOS 11
                             7616 ; 948  |#define HW_ICLFENABLE0R_S12FE_BITPOS 12
                             7617 ; 949  |#define HW_ICLFENABLE0R_S13FE_BITPOS 13
                             7618 ; 950  |#define HW_ICLFENABLE0R_S14FE_BITPOS 14
                             7619 ; 951  |#define HW_ICLFENABLE0R_S15FE_BITPOS 15
                             7620 ; 952  |#define HW_ICLFENABLE0R_S16FE_BITPOS 16
                             7621 ; 953  |#define HW_ICLFENABLE0R_S17FE_BITPOS 17
                             7622 ; 954  |#define HW_ICLFENABLE0R_S18FE_BITPOS 18
                             7623 ; 955  |#define HW_ICLFENABLE0R_S19FE_BITPOS 19
                             7624 ; 956  |#define HW_ICLFENABLE0R_S20FE_BITPOS 20
                             7625 ; 957  |#define HW_ICLFENABLE0R_S21FE_BITPOS 21
                             7626 ; 958  |#define HW_ICLFENABLE0R_S22FE_BITPOS 22
                             7627 ; 959  |#define HW_ICLFENABLE0R_S23FE_BITPOS 23
                             7628 ; 960  |
                             7629 ; 961  |#define HW_ICLFENABLE0R_S0FE_SETMASK 1<<HW_ICLFENABLE0R_S0FE_BITPOS
                             7630 ; 962  |#define HW_ICLFENABLE0R_S1FE_SETMASK 1<<HW_ICLFENABLE0R_S1FE_BITPOS
                             7631 ; 963  |#define HW_ICLFENABLE0R_S2FE_SETMASK 1<<HW_ICLFENABLE0R_S2FE_BITPOS
                             7632 ; 964  |#define HW_ICLFENABLE0R_S3FE_SETMASK 1<<HW_ICLFENABLE0R_S3FE_BITPOS
                             7633 ; 965  |#define HW_ICLFENABLE0R_S4FE_SETMASK 1<<HW_ICLFENABLE0R_S4FE_BITPOS
                             7634 ; 966  |#define HW_ICLFENABLE0R_S5FE_SETMASK 1<<HW_ICLFENABLE0R_S5FE_BITPOS
                             7635 ; 967  |#define HW_ICLFENABLE0R_S6FE_SETMASK 1<<HW_ICLFENABLE0R_S6FE_BITPOS
                             7636 ; 968  |#define HW_ICLFENABLE0R_S7FE_SETMASK 1<<HW_ICLFENABLE0R_S7FE_BITPOS
                             7637 ; 969  |#define HW_ICLFENABLE0R_S8FE_SETMASK 1<<HW_ICLFENABLE0R_S8FE_BITPOS
                             7638 ; 970  |#define HW_ICLFENABLE0R_S9FE_SETMASK 1<<HW_ICLFENABLE0R_S9FE_BITPOS
                             7639 ; 971  |#define HW_ICLFENABLE0R_S10FE_SETMASK 1<<HW_ICLFENABLE0R_S10FE_BITPOS
                             7640 ; 972  |#define HW_ICLFENABLE0R_S11FE_SETMASK 1<<HW_ICLFENABLE0R_S11FE_BITPOS
                             7641 ; 973  |#define HW_ICLFENABLE0R_S12FE_SETMASK 1<<HW_ICLFENABLE0R_S12FE_BITPOS
                             7642 ; 974  |#define HW_ICLFENABLE0R_S13FE_SETMASK 1<<HW_ICLFENABLE0R_S13FE_BITPOS
                             7643 ; 975  |#define HW_ICLFENABLE0R_S14FE_SETMASK 1<<HW_ICLFENABLE0R_S14FE_BITPOS
                             7644 ; 976  |#define HW_ICLFENABLE0R_S15FE_SETMASK 1<<HW_ICLFENABLE0R_S15FE_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 128

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7645 ; 977  |#define HW_ICLFENABLE0R_S16FE_SETMASK 1<<HW_ICLFENABLE0R_S16FE_BITPOS
                             7646 ; 978  |#define HW_ICLFENABLE0R_S17FE_SETMASK 1<<HW_ICLFENABLE0R_S17FE_BITPOS
                             7647 ; 979  |#define HW_ICLFENABLE0R_S18FE_SETMASK 1<<HW_ICLFENABLE0R_S18FE_BITPOS
                             7648 ; 980  |#define HW_ICLFENABLE0R_S19FE_SETMASK 1<<HW_ICLFENABLE0R_S19FE_BITPOS
                             7649 ; 981  |#define HW_ICLFENABLE0R_S20FE_SETMASK 1<<HW_ICLFENABLE0R_S20FE_BITPOS
                             7650 ; 982  |#define HW_ICLFENABLE0R_S21FE_SETMASK 1<<HW_ICLFENABLE0R_S21FE_BITPOS
                             7651 ; 983  |#define HW_ICLFENABLE0R_S22FE_SETMASK 1<<HW_ICLFENABLE0R_S22FE_BITPOS
                             7652 ; 984  |#define HW_ICLFENABLE0R_S23FE_SETMASK 1<<HW_ICLFENABLE0R_S23FE_BITPOS
                             7653 ; 985  |
                             7654 ; 986  |#define HW_ICLFENABLE0R_S0FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S0FE_SETMASK
                             7655 ; 987  |#define HW_ICLFENABLE0R_S1FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S1FE_SETMASK
                             7656 ; 988  |#define HW_ICLFENABLE0R_S2FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S2FE_SETMASK
                             7657 ; 989  |#define HW_ICLFENABLE0R_S3FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S3FE_SETMASK
                             7658 ; 990  |#define HW_ICLFENABLE0R_S4FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S4FE_SETMASK
                             7659 ; 991  |#define HW_ICLFENABLE0R_S5FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S5FE_SETMASK
                             7660 ; 992  |#define HW_ICLFENABLE0R_S6FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S6FE_SETMASK
                             7661 ; 993  |#define HW_ICLFENABLE0R_S7FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S7FE_SETMASK
                             7662 ; 994  |#define HW_ICLFENABLE0R_S8FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S8FE_SETMASK
                             7663 ; 995  |#define HW_ICLFENABLE0R_S9FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S9FE_SETMASK
                             7664 ; 996  |#define HW_ICLFENABLE0R_S10FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S10FE_SETMASK
                             7665 ; 997  |#define HW_ICLFENABLE0R_S11FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S11FE_SETMASK
                             7666 ; 998  |#define HW_ICLFENABLE0R_S12FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S12FE_SETMASK
                             7667 ; 999  |#define HW_ICLFENABLE0R_S13FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S13FE_SETMASK
                             7668 ; 1000 |#define HW_ICLFENABLE0R_S14FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S14FE_SETMASK
                             7669 ; 1001 |#define HW_ICLFENABLE0R_S15FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S15FE_SETMASK
                             7670 ; 1002 |#define HW_ICLFENABLE0R_S16FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S16FE_SETMASK
                             7671 ; 1003 |#define HW_ICLFENABLE0R_S17FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S17FE_SETMASK
                             7672 ; 1004 |#define HW_ICLFENABLE0R_S18FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S18FE_SETMASK
                             7673 ; 1005 |#define HW_ICLFENABLE0R_S19FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S19FE_SETMASK
                             7674 ; 1006 |#define HW_ICLFENABLE0R_S20FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S20FE_SETMASK
                             7675 ; 1007 |#define HW_ICLFENABLE0R_S21FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S21FE_SETMASK
                             7676 ; 1008 |#define HW_ICLFENABLE0R_S22FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S22FE_SETMASK
                             7677 ; 1009 |#define HW_ICLFENABLE0R_S23FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S23FE_SETMASK
                             7678 ; 1010 |
                             7679 ; 1011 |
                             7680 ; 1012 |/////////////////////////////////////////////////////////////////////////////////
                             7681 ; 1013 |//  Interrupt Collector Force Enable 1 Register (HW_ICLFENABLE1R) Bit Positions
                             7682 ; 1014 |typedef union               /* Interrupt Collector Force Enable 1 Register      */
                             7683 ; 1015 |{
                             7684 ; 1016 |    struct {
                             7685 ; 1017 |        int S24FE       :1;
                             7686 ; 1018 |        int S25FE       :1;
                             7687 ; 1019 |        int S26FE       :1;
                             7688 ; 1020 |        int S27FE       :1;
                             7689 ; 1021 |        int S28FE       :1;
                             7690 ; 1022 |        int S29FE       :1;
                             7691 ; 1023 |        int S30FE       :1;
                             7692 ; 1024 |        int S31FE       :1;
                             7693 ; 1025 |        int S32FE       :1;
                             7694 ; 1026 |        int S33FE       :1;
                             7695 ; 1027 |    } B;
                             7696 ; 1028 |    int I;
                             7697 ; 1029 |} iclfenable1_type;
                             7698 ; 1030 |#define HW_ICLFENABLE1R (*(volatile iclfenable1_type _X*) (HW_ICOLL_BASEADDR+14)) /* Inter
                                  rupt Collector Force Enable Register 1    */
                             7699 ; 1031 |#define HW_ICLFENABLE1R_S24FE_BITPOS 0
                             7700 ; 1032 |#define HW_ICLFENABLE1R_S25FE_BITPOS 1
                             7701 ; 1033 |#define HW_ICLFENABLE1R_S26FE_BITPOS 2
                             7702 ; 1034 |#define HW_ICLFENABLE1R_S27FE_BITPOS 3
                             7703 ; 1035 |#define HW_ICLFENABLE1R_S28FE_BITPOS 4
                             7704 ; 1036 |#define HW_ICLFENABLE1R_S29FE_BITPOS 5
                             7705 ; 1037 |#define HW_ICLFENABLE1R_S30FE_BITPOS 6
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 129

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7706 ; 1038 |#define HW_ICLFENABLE1R_S31FE_BITPOS 7
                             7707 ; 1039 |#define HW_ICLFENABLE1R_S32FE_BITPOS 8
                             7708 ; 1040 |#define HW_ICLFENABLE1R_S33FE_BITPOS 9
                             7709 ; 1041 |
                             7710 ; 1042 |#define HW_ICLFENABLE1R_S24FE_SETMASK 1<<HW_ICLFENABLE1R_S24FE_BITPOS
                             7711 ; 1043 |#define HW_ICLFENABLE1R_S25FE_SETMASK 1<<HW_ICLFENABLE1R_S25FE_BITPOS
                             7712 ; 1044 |#define HW_ICLFENABLE1R_S26FE_SETMASK 1<<HW_ICLFENABLE1R_S26FE_BITPOS
                             7713 ; 1045 |#define HW_ICLFENABLE1R_S27FE_SETMASK 1<<HW_ICLFENABLE1R_S27FE_BITPOS
                             7714 ; 1046 |#define HW_ICLFENABLE1R_S28FE_SETMASK 1<<HW_ICLFENABLE1R_S28FE_BITPOS
                             7715 ; 1047 |#define HW_ICLFENABLE1R_S29FE_SETMASK 1<<HW_ICLFENABLE1R_S29FE_BITPOS
                             7716 ; 1048 |#define HW_ICLFENABLE1R_S30FE_SETMASK 1<<HW_ICLFENABLE1R_S30FE_BITPOS
                             7717 ; 1049 |#define HW_ICLFENABLE1R_S31FE_SETMASK 1<<HW_ICLFENABLE1R_S31FE_BITPOS
                             7718 ; 1050 |#define HW_ICLFENABLE1R_S32FE_SETMASK 1<<HW_ICLFENABLE1R_S32FE_BITPOS
                             7719 ; 1051 |#define HW_ICLFENABLE1R_S33FE_SETMASK 1<<HW_ICLFENABLE1R_S33FE_BITPOS
                             7720 ; 1052 |
                             7721 ; 1053 |#define HW_ICLFENABLE1R_S24FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S24FE_SETMASK
                             7722 ; 1054 |#define HW_ICLFENABLE1R_S25FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S25FE_SETMASK
                             7723 ; 1055 |#define HW_ICLFENABLE1R_S26FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S26FE_SETMASK
                             7724 ; 1056 |#define HW_ICLFENABLE1R_S27FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S27FE_SETMASK
                             7725 ; 1057 |#define HW_ICLFENABLE1R_S28FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S28FE_SETMASK
                             7726 ; 1058 |#define HW_ICLFENABLE1R_S29FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S29FE_SETMASK
                             7727 ; 1059 |#define HW_ICLFENABLE1R_S30FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S30FE_SETMASK
                             7728 ; 1060 |#define HW_ICLFENABLE1R_S31FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S31FE_SETMASK
                             7729 ; 1061 |#define HW_ICLFENABLE1R_S32FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S32FE_SETMASK
                             7730 ; 1062 |#define HW_ICLFENABLE1R_S33FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S33FE_SETMASK
                             7731 ; 1063 |
                             7732 ; 1064 |
                             7733 ; 1065 |/////////////////////////////////////////////////////////////////////////////////
                             7734 ; 1066 |//  Interrupt Collector Observation Register 0 Register (HW_ICLOBSVZ0R) Bit Positions
                             7735 ; 1067 |typedef union               /* Interrupt Collector Observation Register 0       */
                             7736 ; 1068 |{
                             7737 ; 1069 |    struct {
                             7738 ; 1070 |        unsigned RQ     :7;
                             7739 ; 1071 |        unsigned IVA    :7;
                             7740 ; 1072 |        unsigned IVB    :7;
                             7741 ; 1073 |    } B;
                             7742 ; 1074 |    int I;
                             7743 ; 1075 |} iclobsvz0_type;
                             7744 ; 1076 |#define HW_ICLOBSVZ0R   (*(volatile iclobsvz0_type _X*) (HW_ICOLL_BASEADDR+15)) /* Interru
                                  pt Collector Observation Register 0   */
                             7745 ; 1077 |
                             7746 ; 1078 |#define HW_ICLOBSVZ0R_RQ_BITPOS 0
                             7747 ; 1079 |#define HW_ICLOBSVZ0R_IVA_BITPOS 7
                             7748 ; 1080 |#define HW_ICLOBSVZ0R_IVB_BITPOS 14
                             7749 ; 1081 |
                             7750 ; 1082 |#define HW_ICLOBSVZ0R_RQ_SETMASK 0x3F<<HW_ICLOBSVZ0R_RQ_BITPOS
                             7751 ; 1083 |#define HW_ICLOBSVZ0R_IVA_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVA_BITPOS
                             7752 ; 1084 |#define HW_ICLOBSVZ0R_IVB_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVB_BITPOS
                             7753 ; 1085 |
                             7754 ; 1086 |#define HW_ICLOBSVZ0R_RQ_CLRMASK ~(WORD)HW_ICLOBSVZ0R_RQ_SETMASK
                             7755 ; 1087 |#define HW_ICLOBSVZ0R_IVA_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVA_SETMASK
                             7756 ; 1088 |#define HW_ICLOBSVZ0R_IVB_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVB_SETMASK
                             7757 ; 1089 |
                             7758 ; 1090 |
                             7759 ; 1091 |/////////////////////////////////////////////////////////////////////////////////
                             7760 ; 1092 |//  Interrupt Collector Observation Register 1 Register (HW_ICL1BSVZ0R) Bit Positions
                             7761 ; 1093 |#define HW_ICL1BSVZ0R_IVC_BITPOS 0
                             7762 ; 1094 |#define HW_ICL1BSVZ0R_IVD_BITPOS 7
                             7763 ; 1095 |
                             7764 ; 1096 |#define HW_ICL1BSVZ0R_IVC_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVC_BITPOS
                             7765 ; 1097 |#define HW_ICL1BSVZ0R_IVD_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVD_BITPOS
                             7766 ; 1098 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 130

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7767 ; 1099 |#define HW_ICL1BSVZ0R_IVC_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVC_SETMASK
                             7768 ; 1100 |#define HW_ICL1BSVZ0R_IVD_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVD_SETMASK
                             7769 ; 1101 |
                             7770 ; 1102 |
                             7771 ; 1103 |
                             7772 ; 1104 |
                             7773 ; 1105 |/////////////////////////////////////////////////////////////////////////////////
                             7774 ; 1106 |//  Interrupt Vectors
                             7775 ; 1107 |/////////////////////////////////////////////////////////////////////////////////
                             7776 ; 1108 |// Reset Vector
                             7777 ; 1109 |#define HW_IVECRESET 0x0000           
                             7778 ; 1110 |// Stack Error
                             7779 ; 1111 |#define HW_IVECSTERR 0x0002           
                             7780 ; 1112 |// Trace
                             7781 ; 1113 |#define HW_IVECTRAC 0x0004           
                             7782 ; 1114 |// SWI
                             7783 ; 1115 |#define HW_IVECSWI 0x0006           
                             7784 ; 1116 |// ~IRQA
                             7785 ; 1117 |#define HW_IVECIRQA 0x0008           
                             7786 ; 1118 |// ~IRQB - BROWNOUT
                             7787 ; 1119 |#define HW_IVECIRQB 0x000A           
                             7788 ; 1120 |// Fatal Error
                             7789 ; 1121 |#define HW_IVECERROR 0x000C           
                             7790 ; 1122 |// SPI
                             7791 ; 1123 |#define HW_IVECSPI 0x000E           
                             7792 ; 1124 |// I2S TX Data Empty
                             7793 ; 1125 |#define HW_IVECI2STXDE 0x0010           
                             7794 ; 1126 |// I2S TX Underflow
                             7795 ; 1127 |#define HW_IVECI2STXUF 0x0012           
                             7796 ; 1128 |// I2S RX Data Full
                             7797 ; 1129 |#define HW_IVECI2SRXDF 0x0014           
                             7798 ; 1130 |// I2S RX Overflow
                             7799 ; 1131 |#define HW_IVECI2SRXOF 0x0016           
                             7800 ; 1132 |//                                       equ     $0018           ; Error, nothing vectors 
                                  here
                             7801 ; 1133 |//                                       equ     $001A           ; Error, nothing vectors 
                                  here
                             7802 ; 1134 |//                                       equ     $001C           ; Error, nothing vectors 
                                  here
                             7803 ; 1135 |//                                       equ     $001E           ; Non-Maskable Interrupt
                             7804 ; 1136 |// GPIO1
                             7805 ; 1137 |#define HW_IVECGPIO1 0x0020           
                             7806 ; 1138 |// GPIO2
                             7807 ; 1139 |#define HW_IVECGPIO2 0x0022           
                             7808 ; 1140 |// GPIO0
                             7809 ; 1141 |#define HW_IVECGPIO0 0x0024           
                             7810 ; 1142 |// TIMER0
                             7811 ; 1143 |#define HW_IVECTIMER0 0x0026           
                             7812 ; 1144 |// TIMER1
                             7813 ; 1145 |#define HW_IVECTIMER1 0x0028           
                             7814 ; 1146 |// TIMER2
                             7815 ; 1147 |#define HW_IVECTIMER2 0x002A           
                             7816 ; 1148 |//                                       equ     $002C           ; Error, nothing vectors 
                                  here
                             7817 ; 1149 |//                                       equ     $002E           ; Error, nothing vectors 
                                  here
                             7818 ; 1150 |// I2C RX Data Ready
                             7819 ; 1151 |#define HW_IVECI2CRXDR 0x0030           
                             7820 ; 1152 |// I2C RX Overflow
                             7821 ; 1153 |#define HW_IVECI2CRXOF 0x0032           
                             7822 ; 1154 |// I2C TX Data Empty
                             7823 ; 1155 |#define HW_IVECI2CTXDE 0x0034           
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 131

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7824 ; 1156 |// I2C TX Underflow
                             7825 ; 1157 |#define HW_IVECI2CTXUF 0x0036           
                             7826 ; 1158 |// Illegal Instruction
                             7827 ; 1159 |#define HW_IVECILI 0x0038           
                             7828 ; 1160 |//                                       equ     $003A           ; Error, nothing vectors 
                                  here
                             7829 ; 1161 |// DAC Empty ISR (DAC Request to Fill Buffer)
                             7830 ; 1162 |#define HW_IVECDACE 0x003C           
                             7831 ; 1163 |// DAC Underflow ISR
                             7832 ; 1164 |#define HW_IVECDACUF 0x003E           
                             7833 ; 1165 |//                                       equ     $0040           ; Error, nothing vectors 
                                  here
                             7834 ; 1166 |// ADC Full ISR
                             7835 ; 1167 |#define HW_IVECADCF 0x0042           
                             7836 ; 1168 |// ADC Overflow ISR
                             7837 ; 1169 |#define HW_IVECADCOF 0x0044           
                             7838 ; 1170 |//                                       equ     $0046           ; Error, nothing vectors 
                                  here
                             7839 ; 1171 |// TIMER3
                             7840 ; 1172 |#define HW_IVECTIMER3 0x0048           
                             7841 ; 1173 |// GPIO3
                             7842 ; 1174 |#define HW_IVECGPIO3 0x004A           
                             7843 ; 1175 |// SDRAM
                             7844 ; 1176 |#define HW_IVECSDRAM 0x004C           
                             7845 ; 1177 |//                                       equ     $004E           ; Error, nothing vectors 
                                  here
                             7846 ; 1178 |// 5 volt power connected
                             7847 ; 1179 |#define HW_IVECVDD5VCONN 0x0050           
                             7848 ; 1180 |// USB Controller
                             7849 ; 1181 |#define HW_IVECUSBCTLR 0x0052           
                             7850 ; 1182 |// USB Wakeup 
                             7851 ; 1183 |#define HW_IVECUSBWAKEUP 0x0054           
                             7852 ; 1184 |// 5 volt power disconnected
                             7853 ; 1185 |#define HW_IVECVDD5VDISC 0x0056           
                             7854 ; 1186 |// enhanced SPI
                             7855 ; 1187 |#define HW_IVECESPI 0x0058           
                             7856 ; 1188 |// filter coprocessor
                             7857 ; 1189 |#define HW_IVECFILCO 0x005A           
                             7858 ; 1190 |// low res ADC #1
                             7859 ; 1191 |#define HW_IVECLRADC1 0x005C           
                             7860 ; 1192 |// real time clock alarm
                             7861 ; 1193 |#define HW_IVECRTCALARM 0x005E           
                             7862 ; 1194 |// low res ADC #2
                             7863 ; 1195 |#define HW_IVECLRADC2 0x0060           
                             7864 ; 1196 |// flash hardware ECC
                             7865 ; 1197 |#define HW_IVECHWECC 0x0062           
                             7866 ; 1198 |//                                       equ     $0064           ; Error, nothing vectors 
                                  here
                             7867 ; 1199 |// CDSYNC Interrupt
                             7868 ; 1200 |#define HW_IVECCDSYNC 0x0066           
                             7869 ; 1201 |// CDSYNC Exception
                             7870 ; 1202 |#define HW_IVECCDSYNCEX 0x0068           
                             7871 ; 1203 |// RS
                             7872 ; 1204 |#define HW_IVECRS 0x006A           
                             7873 ; 1205 |//                                       equ     $006C           ; Error, nothing vectors 
                                  here
                             7874 ; 1206 |// Flash Done ISR
                             7875 ; 1207 |#define HW_IVECFD 0x006E           
                             7876 ; 1208 |// CompactFlash ISR
                             7877 ; 1209 |#define HW_IVECCF 0x0070           
                             7878 ; 1210 |// SmartMedia Timeout ISR
                             7879 ; 1211 |#define HW_IVECSMTO 0x0072           
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 132

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7880 ; 1212 |// SmartMedia Invalid Programming
                             7881 ; 1213 |#define HW_IVECSMIP 0x0074           
                             7882 ; 1214 |// CompactFlash No Card ISR
                             7883 ; 1215 |#define HW_IVECCFNC 0x0076           
                             7884 ; 1216 |// CompactFlash Status Change ISR
                             7885 ; 1217 |#define HW_IVECCFSC 0x0078           
                             7886 ; 1218 |//                                       equ     $007A           ; Error, nothing vectors 
                                  here
                             7887 ; 1219 |//                                       equ     $007C           ; Error, nothing vectors 
                                  here
                             7888 ; 1220 |// CDI
                             7889 ; 1221 |#define HW_IVECCDI 0x007E           
                             7890 ; 1222 |
                             7891 ; 1223 |/////////////////////////////////////////////////////////////////////////////////
                             7892 ; 1224 |//  Interrupt Vectors
                             7893 ; 1225 |/////////////////////////////////////////////////////////////////////////////////
                             7894 ; 1226 |// macro to allow setting vectors from C. Hex const below is jsr opcode.
                             7895 ; 1227 |#define VECTOR(address,isr) \ 
                             7896 ; 1228 |    (*(volatile int _P *)(address))=0x0BF080; \ 
                             7897 ; 1229 |    (*(volatile int _P *)(address+1))=(isr)
                             7898 ; 1230 |
                             7899 ; 1231 |
                             7900 ; 1232 |/////////////////////////////////////////////////////////////////////////////////
                             7901 ; 1233 |//  Interrupt Priority Register (HW_IPR) Bit Positions
                             7902 ; 1234 |#define HW_IPR_IRQA_BITPOS 0
                             7903 ; 1235 |#define HW_IPR_IRQA_ET_BITPOS 2
                             7904 ; 1236 |#define HW_IPR_IRQB_BITPOS 3
                             7905 ; 1237 |#define HW_IPR_IRQB_ET_BITPOS 5
                             7906 ; 1238 |#define HW_IPR_L0P_BITPOS 10
                             7907 ; 1239 |#define HW_IPR_L1P_BITPOS 12
                             7908 ; 1240 |#define HW_IPR_L2P_BITPOS 14
                             7909 ; 1241 |#define HW_IPR_L3P_BITPOS 16
                             7910 ; 1242 |#define HW_IPR_L4P_BITPOS 18
                             7911 ; 1243 |#define HW_IPR_L5P_BITPOS 20
                             7912 ; 1244 |#define HW_IPR_L6P_BITPOS 22
                             7913 ; 1245 |
                             7914 ; 1246 |// Interrupt Disabled
                             7915 ; 1247 |#define HW_IPR_LP_0_SETMASK 0   
                             7916 ; 1248 |// Interrupt Priority Level 0
                             7917 ; 1249 |#define HW_IPR_LP_1_SETMASK 1   
                             7918 ; 1250 |// Interrupt Priority Level 1
                             7919 ; 1251 |#define HW_IPR_LP_2_SETMASK 2   
                             7920 ; 1252 |// Interrupt Priority Level 2
                             7921 ; 1253 |#define HW_IPR_LP_3_SETMASK 3   
                             7922 ; 1254 |
                             7923 ; 1255 |#define HW_IPR_IRQA_SETMASK 3<<HW_IPR_IRQA_BITPOS
                             7924 ; 1256 |#define HW_IPR_IRQA_ET_SETMASK 1<<HW_IPR_IRQA_ET_BITPOS
                             7925 ; 1257 |#define HW_IPR_IRQB_SETMASK 3<<HW_IPR_IRQB_BITPOS
                             7926 ; 1258 |#define HW_IPR_IRQB_ET_SETMASK 1<<HW_IPR_IRQB_ET_BITPOS
                             7927 ; 1259 |#define HW_IPR_L0P_SETMASK 3<<HW_IPR_L0P_BITPOS
                             7928 ; 1260 |#define HW_IPR_L1P_SETMASK 3<<HW_IPR_L1P_BITPOS
                             7929 ; 1261 |#define HW_IPR_L2P_SETMASK 3<<HW_IPR_L2P_BITPOS
                             7930 ; 1262 |#define HW_IPR_L3P_SETMASK 3<<HW_IPR_L3P_BITPOS
                             7931 ; 1263 |#define HW_IPR_L4P_SETMASK 3<<HW_IPR_L4P_BITPOS
                             7932 ; 1264 |#define HW_IPR_L5P_SETMASK 3<<HW_IPR_L5P_BITPOS
                             7933 ; 1265 |#define HW_IPR_L6P_SETMASK 3<<HW_IPR_L6P_BITPOS
                             7934 ; 1266 |
                             7935 ; 1267 |#define HW_IPR_IRQA_CLRMASK ~(WORD)HW_IPR_IRQA_SETMASK
                             7936 ; 1268 |#define HW_IPR_IRQA_ET_CLRMASK ~(WORD)HW_IPR_IRQA_ET_SETMASK
                             7937 ; 1269 |#define HW_IPR_IRQB_CLRMASK ~(WORD)HW_IPR_IRQB_SETMASK
                             7938 ; 1270 |#define HW_IPR_IRQB_ET_CLRMASK ~(WORD)HW_IPR_IRQB_ET_SETMASK
                             7939 ; 1271 |#define HW_IPR_L0P_CLRMASK ~(WORD)HW_IPR_L0P_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 133

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7940 ; 1272 |#define HW_IPR_L1P_CLRMASK ~(WORD)HW_IPR_L1P_SETMASK
                             7941 ; 1273 |#define HW_IPR_L2P_CLRMASK ~(WORD)HW_IPR_L2P_SETMASK
                             7942 ; 1274 |#define HW_IPR_L3P_CLRMASK ~(WORD)HW_IPR_L3P_SETMASK
                             7943 ; 1275 |#define HW_IPR_L4P_CLRMASK ~(WORD)HW_IPR_L4P_SETMASK
                             7944 ; 1276 |#define HW_IPR_L5P_CLRMASK ~(WORD)HW_IPR_L5P_SETMASK
                             7945 ; 1277 |#define HW_IPR_L6P_CLRMASK ~(WORD)HW_IPR_L6P_SETMASK
                             7946 ; 1278 |
                             7947 ; 1279 |// Interrupt Priority register
                             7948 ; 1280 |typedef union               
                             7949 ; 1281 |{
                             7950 ; 1282 |    struct {
                             7951 ; 1283 |        unsigned int IRQAP  :2; /* IRQ A Priority: 00 disable, 01 10 11 enable  */
                             7952 ; 1284 |        unsigned int IRQAT  :1; /* IRQ A Type: 0 level, 1 negative edge         */
                             7953 ; 1285 |        unsigned int IRQBP  :2; /* IRQ B Priority: 00 disable, 01 10 11 enable  */
                             7954 ; 1286 |        unsigned int IRQBT  :1; /* IRQ B Type: 0 level, 1 negative edge.        */
                             7955 ; 1287 |        int                 :4; /* Reserved */
                             7956 ; 1288 |        unsigned int L0P    :2; /* Interrupt Priority for priority 0 (SAI)      */
                             7957 ; 1289 |        unsigned int L1P    :2; /* Interrupt Priority for priority 1 (IColl)    */
                             7958 ; 1290 |        unsigned int L2P    :2; /* Interrupt Priority for priority 2 (IColl)    */
                             7959 ; 1291 |        unsigned int L3P    :2; /* Interrupt Priority for priority 3 (IColl)    */
                             7960 ; 1292 |        unsigned int L4P    :2; /* Interrupt Priority for priority 4 (I2C)      */
                             7961 ; 1293 |        unsigned int L5P    :2; /* Interrupt Priority for priority 5 (SPI)      */
                             7962 ; 1294 |        unsigned int L6P    :2; /* Interrupt Priority for priority 6 (IColl)    */
                             7963 ; 1295 |    } B;
                             7964 ; 1296 |
                             7965 ; 1297 |    int I;
                             7966 ; 1298 |
                             7967 ; 1299 |} ipr_type;
                             7968 ; 1300 |#define HW_IPR         (*(volatile ipr_type _X*) 0x00FFFF)
                             7969 ; 1301 |
                             7970 ; 1302 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             7971 ; 1303 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             7972 ; 1304 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                             7973 ; 1305 |
                             7974 ; 1306 |#define HW_IPR_L1P0_BITPOS 12
                             7975 ; 1307 |#define HW_IPR_L2P0_BITPOS 14
                             7976 ; 1308 |#define HW_IPR_L3P0_BITPOS 16
                             7977 ; 1309 |#define HW_IPR_L6P0_BITPOS 22
                             7978 ; 1310 |
                             7979 ; 1311 |/////////////////////////////////////////////////////////////////////////////////
                             7980 ; 1312 |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                             7981 ; 1313 |#define HW_ICLSTEERR_SS_1 0
                             7982 ; 1314 |#define HW_ICLSTEERR_SS_2 1
                             7983 ; 1315 |#define HW_ICLSTEERR_SS_3 2
                             7984 ; 1316 |#define HW_ICLSTEERR_SS_6 3
                             7985 ; 1317 |
                             7986 ; 1318 |#endif
                             7987 ; 1319 |
                             7988 
                             7990 
                             7991 ; 26   |#include "regslradc.h"
                             7992 
                             7994 
                             7995 ; 1    |#if !(defined(regslradcinc))
                             7996 ; 2    |
                             7997 ; 3    |#define regslradcinc 1
                             7998 ; 4    |
                             7999 ; 5    |#include "types.h"
                             8000 
                             8002 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 134

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8003 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             8004 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             8005 ; 3    |//
                             8006 ; 4    |// Filename: types.h
                             8007 ; 5    |// Description: Standard data types
                             8008 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             8009 ; 7    |
                             8010 ; 8    |#ifndef _TYPES_H
                             8011 ; 9    |#define _TYPES_H
                             8012 ; 10   |
                             8013 ; 11   |// TODO:  move this outta here!
                             8014 ; 12   |#if !defined(NOERROR)
                             8015 ; 13   |#define NOERROR 0
                             8016 ; 14   |#define SUCCESS 0
                             8017 ; 15   |#endif 
                             8018 ; 16   |#if !defined(SUCCESS)
                             8019 ; 17   |#define SUCCESS  0
                             8020 ; 18   |#endif
                             8021 ; 19   |#if !defined(ERROR)
                             8022 ; 20   |#define ERROR   -1
                             8023 ; 21   |#endif
                             8024 ; 22   |#if !defined(FALSE)
                             8025 ; 23   |#define FALSE 0
                             8026 ; 24   |#endif
                             8027 ; 25   |#if !defined(TRUE)
                             8028 ; 26   |#define TRUE  1
                             8029 ; 27   |#endif
                             8030 ; 28   |
                             8031 ; 29   |#if !defined(NULL)
                             8032 ; 30   |#define NULL 0
                             8033 ; 31   |#endif
                             8034 ; 32   |
                             8035 ; 33   |#define MAX_INT     0x7FFFFF
                             8036 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             8037 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             8038 ; 36   |#define MAX_ULONG   (-1) 
                             8039 ; 37   |
                             8040 ; 38   |#define WORD_SIZE   24              // word size in bits
                             8041 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             8042 ; 40   |
                             8043 ; 41   |
                             8044 ; 42   |#define BYTE    unsigned char       // btVarName
                             8045 ; 43   |#define CHAR    signed char         // cVarName
                             8046 ; 44   |#define USHORT  unsigned short      // usVarName
                             8047 ; 45   |#define SHORT   unsigned short      // sVarName
                             8048 ; 46   |#define WORD    unsigned int        // wVarName
                             8049 ; 47   |#define INT     signed int          // iVarName
                             8050 ; 48   |#define DWORD   unsigned long       // dwVarName
                             8051 ; 49   |#define LONG    signed long         // lVarName
                             8052 ; 50   |#define BOOL    unsigned int        // bVarName
                             8053 ; 51   |#define FRACT   _fract              // frVarName
                             8054 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             8055 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             8056 ; 54   |#define FLOAT   float               // fVarName
                             8057 ; 55   |#define DBL     double              // dVarName
                             8058 ; 56   |#define ENUM    enum                // eVarName
                             8059 ; 57   |#define CMX     _complex            // cmxVarName
                             8060 ; 58   |typedef WORD UCS3;                   // 
                             8061 ; 59   |
                             8062 ; 60   |#define UINT16  unsigned short
                             8063 ; 61   |#define UINT8   unsigned char   
                             8064 ; 62   |#define UINT32  unsigned long
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 135

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8065 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             8066 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             8067 ; 65   |#define WCHAR   UINT16
                             8068 ; 66   |
                             8069 ; 67   |//UINT128 is 16 bytes or 6 words
                             8070 ; 68   |typedef struct UINT128_3500 {   
                             8071 ; 69   |    int val[6];     
                             8072 ; 70   |} UINT128_3500;
                             8073 ; 71   |
                             8074 ; 72   |#define UINT128   UINT128_3500
                             8075 ; 73   |
                             8076 ; 74   |// Little endian word packed byte strings:   
                             8077 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8078 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8079 ; 77   |// Little endian word packed byte strings:   
                             8080 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8081 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8082 ; 80   |
                             8083 ; 81   |// Declare Memory Spaces To Use When Coding
                             8084 ; 82   |// A. Sector Buffers
                             8085 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             8086 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             8087 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             8088 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             8089 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             8090 ; 88   |// B. Media DDI Memory
                             8091 ; 89   |#define MEDIA_DDI_MEM _Y
                             8092 ; 90   |
                             8093 ; 91   |
                             8094 ; 92   |
                             8095 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             8096 ; 94   |// Examples of circular pointers:
                             8097 ; 95   |//    INT CIRC cpiVarName
                             8098 ; 96   |//    DWORD CIRC cpdwVarName
                             8099 ; 97   |
                             8100 ; 98   |#define RETCODE INT                 // rcVarName
                             8101 ; 99   |
                             8102 ; 100  |// generic bitfield structure
                             8103 ; 101  |struct Bitfield {
                             8104 ; 102  |    unsigned int B0  :1;
                             8105 ; 103  |    unsigned int B1  :1;
                             8106 ; 104  |    unsigned int B2  :1;
                             8107 ; 105  |    unsigned int B3  :1;
                             8108 ; 106  |    unsigned int B4  :1;
                             8109 ; 107  |    unsigned int B5  :1;
                             8110 ; 108  |    unsigned int B6  :1;
                             8111 ; 109  |    unsigned int B7  :1;
                             8112 ; 110  |    unsigned int B8  :1;
                             8113 ; 111  |    unsigned int B9  :1;
                             8114 ; 112  |    unsigned int B10 :1;
                             8115 ; 113  |    unsigned int B11 :1;
                             8116 ; 114  |    unsigned int B12 :1;
                             8117 ; 115  |    unsigned int B13 :1;
                             8118 ; 116  |    unsigned int B14 :1;
                             8119 ; 117  |    unsigned int B15 :1;
                             8120 ; 118  |    unsigned int B16 :1;
                             8121 ; 119  |    unsigned int B17 :1;
                             8122 ; 120  |    unsigned int B18 :1;
                             8123 ; 121  |    unsigned int B19 :1;
                             8124 ; 122  |    unsigned int B20 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 136

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8125 ; 123  |    unsigned int B21 :1;
                             8126 ; 124  |    unsigned int B22 :1;
                             8127 ; 125  |    unsigned int B23 :1;
                             8128 ; 126  |};
                             8129 ; 127  |
                             8130 ; 128  |union BitInt {
                             8131 ; 129  |        struct Bitfield B;
                             8132 ; 130  |        int        I;
                             8133 ; 131  |};
                             8134 ; 132  |
                             8135 ; 133  |#define MAX_MSG_LENGTH 10
                             8136 ; 134  |struct CMessage
                             8137 ; 135  |{
                             8138 ; 136  |        unsigned int m_uLength;
                             8139 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             8140 ; 138  |};
                             8141 ; 139  |
                             8142 ; 140  |typedef struct {
                             8143 ; 141  |    WORD m_wLength;
                             8144 ; 142  |    WORD m_wMessage;
                             8145 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             8146 ; 144  |} Message;
                             8147 ; 145  |
                             8148 ; 146  |struct MessageQueueDescriptor
                             8149 ; 147  |{
                             8150 ; 148  |        int *m_pBase;
                             8151 ; 149  |        int m_iModulo;
                             8152 ; 150  |        int m_iSize;
                             8153 ; 151  |        int *m_pHead;
                             8154 ; 152  |        int *m_pTail;
                             8155 ; 153  |};
                             8156 ; 154  |
                             8157 ; 155  |struct ModuleEntry
                             8158 ; 156  |{
                             8159 ; 157  |    int m_iSignaledEventMask;
                             8160 ; 158  |    int m_iWaitEventMask;
                             8161 ; 159  |    int m_iResourceOfCode;
                             8162 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             8163 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             8164 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             8165 ; 163  |    int m_uTimeOutHigh;
                             8166 ; 164  |    int m_uTimeOutLow;
                             8167 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             8168 ; 166  |};
                             8169 ; 167  |
                             8170 ; 168  |union WaitMask{
                             8171 ; 169  |    struct B{
                             8172 ; 170  |        unsigned int m_bNone     :1;
                             8173 ; 171  |        unsigned int m_bMessage  :1;
                             8174 ; 172  |        unsigned int m_bTimer    :1;
                             8175 ; 173  |        unsigned int m_bButton   :1;
                             8176 ; 174  |    } B;
                             8177 ; 175  |    int I;
                             8178 ; 176  |} ;
                             8179 ; 177  |
                             8180 ; 178  |
                             8181 ; 179  |struct Button {
                             8182 ; 180  |        WORD wButtonEvent;
                             8183 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             8184 ; 182  |};
                             8185 ; 183  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 137

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8186 ; 184  |struct Message {
                             8187 ; 185  |        WORD wMsgLength;
                             8188 ; 186  |        WORD wMsgCommand;
                             8189 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             8190 ; 188  |};
                             8191 ; 189  |
                             8192 ; 190  |union EventTypes {
                             8193 ; 191  |        struct CMessage msg;
                             8194 ; 192  |        struct Button Button ;
                             8195 ; 193  |        struct Message Message;
                             8196 ; 194  |};
                             8197 ; 195  |
                             8198 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             8199 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             8200 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             8201 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             8202 ; 200  |
                             8203 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             8204 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             8205 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             8206 ; 204  |
                             8207 ; 205  |#if DEBUG
                             8208 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             8209 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             8210 ; 208  |#else 
                             8211 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             8212 ; 210  |#define DebugBuildAssert(x)    
                             8213 ; 211  |#endif
                             8214 ; 212  |
                             8215 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             8216 ; 214  |//  #pragma asm
                             8217 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             8218 ; 216  |//  #pragma endasm
                             8219 ; 217  |
                             8220 ; 218  |
                             8221 ; 219  |#ifdef COLOR_262K
                             8222 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             8223 ; 221  |#elif defined(COLOR_65K)
                             8224 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             8225 ; 223  |#else
                             8226 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             8227 ; 225  |#endif
                             8228 ; 226  |    
                             8229 ; 227  |#endif // #ifndef _TYPES_H
                             8230 
                             8232 
                             8233 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8234 ; 7    |
                             8235 ; 8    |//   SYSTEM STMP Registers 
                             8236 ; 9    |//  Last Edited 6.26.2003 M. Henson
                             8237 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8238 ; 11   |
                             8239 ; 12   |#define HW_LRADC_BASEADDR (0xFA20)
                             8240 ; 13   |
                             8241 ; 14   |
                             8242 ; 15   |
                             8243 ; 16   |/////////////////////////////////////////////////////////////////////////////////
                             8244 ; 17   |//  Battery LRADC Control Register (HW_BATT_CTRL) Bit Definitions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 138

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8245 ; 18   |#define HW_BATT_CTRL_INPUT_OFFSET_WIDTH (7)
                             8246 ; 19   |#define HW_BATT_CTRL_RSVD0_WIDTH (1)
                             8247 ; 20   |#define HW_BATT_CTRL_HALF_CMP_PWR_WIDTH (1)
                             8248 ; 21   |#define HW_BATT_CTRL_INPUT_DIV2_WIDTH (1)
                             8249 ; 22   |#define HW_BATT_CTRL_CLEAR_WIDTH (1)
                             8250 ; 23   |#define HW_BATT_CTRL_PWD_WIDTH (1)
                             8251 ; 24   |#define HW_BATT_CTRL_CLK_DIV_WIDTH (2)
                             8252 ; 25   |#define HW_BATT_CTRL_RSVD1_WIDTH (2)
                             8253 ; 26   |#define HW_BATT_CTRL_REF_VAL_WIDTH (2)
                             8254 ; 27   |#define HW_BATT_CTRL_RSVD2_WIDTH (2)
                             8255 ; 28   |#define HW_BATT_CTRL_IRQ_EN_EVENT0_WIDTH (1)
                             8256 ; 29   |#define HW_BATT_CTRL_IRQ_EN_EVENT1_WIDTH (1)
                             8257 ; 30   |#define HW_BATT_CTRL_POLARITY_EVENT0_WIDTH (1)
                             8258 ; 31   |#define HW_BATT_CTRL_POLARITY_EVENT1_WIDTH (1)
                             8259 ; 32   |
                             8260 ; 33   |#define HW_BATT_CTRL_INPUT_OFFSET_BITPOS (0)
                             8261 ; 34   |#define HW_BATT_CTRL_HALF_CMP_PWR_BITPOS (8)
                             8262 ; 35   |#define HW_BATT_CTRL_INPUT_DIV2_BITPOS (9)
                             8263 ; 36   |#define HW_BATT_CTRL_CLEAR_BITPOS (10)
                             8264 ; 37   |#define HW_BATT_CTRL_PWD_BITPOS (11)
                             8265 ; 38   |#define HW_BATT_CTRL_CLK_DIV_BITPOS (12)
                             8266 ; 39   |#define HW_BATT_CTRL_REF_VAL_BITPOS (16)
                             8267 ; 40   |
                             8268 ; 41   |#define HW_BATT_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_BATT_CTRL_INPUT_OFFSET_WIDTH)-1)<<HW_BA
                                  TT_CTRL_INPUT_OFFSET_BITPOS)        
                             8269 ; 42   |#define HW_BATT_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_BATT_CTRL_HALF_CMP_PWR_WIDTH)-1)<<HW_BA
                                  TT_CTRL_HALF_CMP_PWR_BITPOS)        
                             8270 ; 43   |#define HW_BATT_CTRL_INPUT_DIV2_SETMASK (((1<<HW_BATT_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_BATT_C
                                  TRL_INPUT_DIV2_BITPOS) 
                             8271 ; 44   |#define HW_BATT_CTRL_CLEAR_SETMASK (((1<<HW_BATT_CTRL_CLEAR_WIDTH)-1)<<HW_BATT_CTRL_CLEAR_
                                  BITPOS) 
                             8272 ; 45   |#define HW_BATT_CTRL_PWD_SETMASK (((1<<HW_BATT_CTRL_PWD_WIDTH)-1)<<HW_BATT_CTRL_PWD_BITPOS
                                  ) 
                             8273 ; 46   |#define HW_BATT_CTRL_CLK_DIV_SETMASK (((1<<HW_BATT_CTRL_CLK_DIV_WIDTH)-1)<<HW_BATT_CTRL_CL
                                  K_DIV_BITPOS)        
                             8274 ; 47   |#define HW_BATT_CTRL_REF_VAL_SETMASK (((1<<HW_BATT_CTRL_REF_VAL_WIDTH)-1)<<HW_BATT_CTRL_RE
                                  F_VAL_BITPOS)        
                             8275 ; 48   |
                             8276 ; 49   |#define HW_BATT_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_OFFSET_SETMASK)     
                             8277 ; 50   |#define HW_BATT_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_BATT_CTRL_HALF_CMP_PWR_SETMASK)     
                             8278 ; 51   |#define HW_BATT_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_DIV2_SETMASK) 
                             8279 ; 52   |#define HW_BATT_CTRL_CLEAR_CLRMASK (~(WORD)HW_BATT_CTRL_CLEAR_SETMASK) 
                             8280 ; 53   |#define HW_BATT_CTRL_PWD_CLRMASK (~(WORD)HW_BATT_CTRL_PWD_SETMASK) 
                             8281 ; 54   |#define HW_BATT_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_BATT_CTRL_CLK_DIV_SETMASK)     
                             8282 ; 55   |#define HW_BATT_CTRL_REF_VAL_CLRMASK (~(WORD)HW_BATT_CTRL_REF_VAL_SETMASK)
                             8283 ; 56   |
                             8284 ; 57   |typedef union               
                             8285 ; 58   |{
                             8286 ; 59   |    struct {
                             8287 ; 60   |        unsigned int INPUT_OFFSET                 : HW_BATT_CTRL_INPUT_OFFSET_WIDTH;
                             8288 ; 61   |        unsigned int RSVD0                        : HW_BATT_CTRL_RSVD0_WIDTH;
                             8289 ; 62   |        unsigned int HALF_CMP_PWR                 : HW_BATT_CTRL_HALF_CMP_PWR_WIDTH;
                             8290 ; 63   |        unsigned int INPUT_DIV2                   : HW_BATT_CTRL_INPUT_DIV2_WIDTH;
                             8291 ; 64   |        unsigned int CLEAR                        : HW_BATT_CTRL_CLEAR_WIDTH;
                             8292 ; 65   |        unsigned int PWD                          : HW_BATT_CTRL_PWD_WIDTH;
                             8293 ; 66   |        unsigned int CLK_DIV                      : HW_BATT_CTRL_CLK_DIV_WIDTH;
                             8294 ; 67   |        unsigned int RSVD1                        : HW_BATT_CTRL_RSVD1_WIDTH;
                             8295 ; 68   |        unsigned int REF_VAL                      : HW_BATT_CTRL_REF_VAL_WIDTH;
                             8296 ; 69   |        unsigned int RSVD2                        : HW_BATT_CTRL_RSVD2_WIDTH;
                             8297 ; 70   |                 unsigned int IRQ_EN_EVENT0                               : HW_BATT_CTRL_I
                                  RQ_EN_EVENT0_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 139

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8298 ; 71   |                 unsigned int IRQ_EN_EVENT1                               : HW_BATT_CTRL_I
                                  RQ_EN_EVENT1_WIDTH;
                             8299 ; 72   |             unsigned int POLARITY_EVENT0              : HW_BATT_CTRL_POLARITY_EVENT0_WIDT
                                  H;
                             8300 ; 73   |                 unsigned int POLARITY_EVENT1              : HW_BATT_CTRL_POLARITY_EVENT1_
                                  WIDTH;
                             8301 ; 74   |    } B;
                             8302 ; 75   |   unsigned int I;
                             8303 ; 76   |        unsigned int U;
                             8304 ; 77   |} lradc_ctrl_type;
                             8305 ; 78   |#define HW_BATT_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR))    /* Batt
                                  ery LRADC Control Register */
                             8306 ; 79   |
                             8307 ; 80   |
                             8308 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                             8309 ; 82   |//  Battery LRADC Threshold Register (HW_BATT_THRSH) Bit Definitions
                             8310 ; 83   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH (9)
                             8311 ; 84   |#define HW_BATT_THRSH_RSVD0_WIDTH (3)
                             8312 ; 85   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH (9)
                             8313 ; 86   |#define HW_BATT_THRSH_RSVD1_WIDTH (3)
                             8314 ; 87   |
                             8315 ; 88   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS (0)
                             8316 ; 89   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS (12)
                             8317 ; 90   |
                             8318 ; 91   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH)
                                  -1)<<HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS)        
                             8319 ; 92   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH)
                                  -1)<<HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS)        
                             8320 ; 93   |
                             8321 ; 94   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT0_SETM
                                  ASK)     
                             8322 ; 95   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT1_SETM
                                  ASK)     
                             8323 ; 96   |
                             8324 ; 97   |
                             8325 ; 98   |typedef union               
                             8326 ; 99   |{
                             8327 ; 100  |    struct {
                             8328 ; 101  |        unsigned int THRESHOLD_EVENT0   : HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH;
                             8329 ; 102  |        unsigned int RSVD0                  : HW_BATT_THRSH_RSVD0_WIDTH;
                             8330 ; 103  |        unsigned int THRESHOLD_EVENT1   : HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH;
                             8331 ; 104  |        unsigned int RSVD1              : HW_BATT_THRSH_RSVD1_WIDTH;
                             8332 ; 105  |    } B;
                             8333 ; 106  |    unsigned int I;
                             8334 ; 107  |} lradc_thrsh_type;
                             8335 ; 108  |#define HW_BATT_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+1))    /* 
                                  Battery LRADC Threshold Register */
                             8336 ; 109  |
                             8337 ; 110  |
                             8338 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                             8339 ; 112  |//  Battery LRADC Result Register (HW_BATT_RESULT) Bit Definitions
                             8340 ; 113  |#define HW_BATT_RESULT_EQ_EVENT1_WIDTH (1)
                             8341 ; 114  |#define HW_BATT_RESULT_EQ_EVENT0_WIDTH (1)
                             8342 ; 115  |#define HW_BATT_RESULT_GT_EVENT1_WIDTH (1)
                             8343 ; 116  |#define HW_BATT_RESULT_GT_EVENT0_WIDTH (1)
                             8344 ; 117  |#define HW_BATT_RESULT_LT_EVENT1_WIDTH (1)
                             8345 ; 118  |#define HW_BATT_RESULT_LT_EVENT0_WIDTH (1)
                             8346 ; 119  |#define HW_BATT_RESULT_RSVD0_WIDTH (2)
                             8347 ; 120  |#define HW_BATT_RESULT_DATA_OUT_WIDTH (9)
                             8348 ; 121  |#define HW_BATT_RESULT_RSVD1_WIDTH (3)
                             8349 ; 122  |#define HW_BATT_RESULT_IRQ_EVENT0_WIDTH (1)
                             8350 ; 123  |#define HW_BATT_RESULT_IRQ_EVENT1_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 140

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8351 ; 124  |#define HW_BATT_RESULT_RSVD2_WIDTH (2)
                             8352 ; 125  |
                             8353 ; 126  |#define HW_BATT_RESULT_EQ_EVENT1_BITPOS (0)
                             8354 ; 127  |#define HW_BATT_RESULT_EQ_EVENT0_BITPOS (1)
                             8355 ; 128  |#define HW_BATT_RESULT_GT_EVENT1_BITPOS (2)
                             8356 ; 129  |#define HW_BATT_RESULT_GT_EVENT0_BITPOS (3)
                             8357 ; 130  |#define HW_BATT_RESULT_LT_EVENT1_BITPOS (4)
                             8358 ; 131  |#define HW_BATT_RESULT_LT_EVENT0_BITPOS (5)
                             8359 ; 132  |#define HW_BATT_RESULT_RSVD0_BITPOS (6)
                             8360 ; 133  |#define HW_BATT_RESULT_DATA_OUT_BITPOS (8)
                             8361 ; 134  |#define HW_BATT_RESULT_RSVD1_BITPOS (17)
                             8362 ; 135  |#define HW_BATT_RESULT_IRQ_EVENT0_BITPOS (20)
                             8363 ; 136  |#define HW_BATT_RESULT_IRQ_EVENT1_BITPOS (21)
                             8364 ; 137  |#define HW_BATT_RESULT_RSVD2_BITPOS (22)
                             8365 ; 138  |
                             8366 ; 139  |
                             8367 ; 140  |
                             8368 ; 141  |#define HW_BATT_RESULT_EQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_EQ_EVENT1_BITPOS)
                             8369 ; 142  |#define HW_BATT_RESULT_EQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_EQ_EVENT0_BITPOS)
                             8370 ; 143  |#define HW_BATT_RESULT_GT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_GT_EVENT1_BITPOS)
                             8371 ; 144  |#define HW_BATT_RESULT_GT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_GT_EVENT0_BITPOS)
                             8372 ; 145  |#define HW_BATT_RESULT_LT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_LT_EVENT1_BITPOS)
                             8373 ; 146  |#define HW_BATT_RESULT_LT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_LT_EVENT0_BITPOS)
                             8374 ; 147  |#define HW_BATT_RESULT_RSVD0_SETMASK (((1<<HW_BATT_RESULT_RSVD0_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD0_BITPOS)
                             8375 ; 148  |#define HW_BATT_RESULT_DATA_OUT_SETMASK (((1<<HW_BATT_RESULT_DATA_OUT_WIDTH)-1)<<HW_BATT_R
                                  ESULT_DATA_OUT_BITPOS)
                             8376 ; 149  |#define HW_BATT_RESULT_RSVD1_SETMASK (((1<<HW_BATT_RESULT_RSVD1_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD1_BITPOS)
                             8377 ; 150  |#define HW_BATT_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT0_WIDTH)-1)<<HW_BA
                                  TT_RESULT_IRQ_EVENT0_BITPOS)
                             8378 ; 151  |#define HW_BATT_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT1_WIDTH)-1)<<HW_BA
                                  TT_RESULT_IRQ_EVENT1_BITPOS)
                             8379 ; 152  |#define HW_BATT_RESULT_RSVD2_SETMASK (((1<<HW_BATT_RESULT_RSVD2_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD2_BITPOS)
                             8380 ; 153  |
                             8381 ; 154  |
                             8382 ; 155  |#define HW_BATT_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT1_SETMASK)
                             8383 ; 156  |#define HW_BATT_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT0_SETMASK)
                             8384 ; 157  |#define HW_BATT_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT1_SETMASK)
                             8385 ; 158  |#define HW_BATT_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT0_SETMASK)
                             8386 ; 159  |#define HW_BATT_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT1_SETMASK)
                             8387 ; 160  |#define HW_BATT_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT0_SETMASK)
                             8388 ; 161  |#define HW_BATT_RESULT_RSVD0_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD0_SETMASK)
                             8389 ; 162  |#define HW_BATT_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_BATT_RESULT_DATA_OUT_SETMASK)
                             8390 ; 163  |#define HW_BATT_RESULT_RSVD1_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD1_SETMASK)
                             8391 ; 164  |#define HW_BATT_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT0_SETMASK)
                             8392 ; 165  |#define HW_BATT_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT1_SETMASK)
                             8393 ; 166  |#define HW_BATT_RESULT_RSVD2_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD2_SETMASK)
                             8394 ; 167  |
                             8395 ; 168  |typedef union               
                             8396 ; 169  |{
                             8397 ; 170  |    struct {
                             8398 ; 171  |        unsigned int EQ_EVENT1                  : HW_BATT_RESULT_EQ_EVENT1_WIDTH;
                             8399 ; 172  |        unsigned int EQ_EVENT0                  : HW_BATT_RESULT_EQ_EVENT0_WIDTH;
                             8400 ; 173  |        unsigned int GT_EVENT1                  : HW_BATT_RESULT_GT_EVENT1_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 141

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8401 ; 174  |        unsigned int GT_EVENT0                  : HW_BATT_RESULT_GT_EVENT0_WIDTH;
                             8402 ; 175  |        unsigned int LT_EVENT1                  : HW_BATT_RESULT_LT_EVENT1_WIDTH;
                             8403 ; 176  |        unsigned int LT_EVENT0                  : HW_BATT_RESULT_LT_EVENT0_WIDTH;
                             8404 ; 177  |        unsigned int RSVD0                     : HW_BATT_RESULT_RSVD0_WIDTH;
                             8405 ; 178  |        unsigned int DATA_OUT                  : HW_BATT_RESULT_DATA_OUT_WIDTH;
                             8406 ; 179  |        unsigned int RSVD1                     : HW_BATT_RESULT_RSVD1_WIDTH;
                             8407 ; 180  |                 unsigned int IRQ_EVENT0                                : HW_BATT_RESULT_I
                                  RQ_EVENT0_WIDTH;
                             8408 ; 181  |                 unsigned int IRQ_EVENT1                                : HW_BATT_RESULT_I
                                  RQ_EVENT1_WIDTH;                        
                             8409 ; 182  |                 unsigned int RSVD2                                         : HW_BATT_RESU
                                  LT_RSVD2_WIDTH;
                             8410 ; 183  |    } B;
                             8411 ; 184  |    unsigned int I;
                             8412 ; 185  |} lradc_result_type;
                             8413 ; 186  |#define HW_BATT_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+2))    /
                                  * Battery LRADC Result Register */
                             8414 ; 187  |
                             8415 ; 188  |
                             8416 ; 189  |
                             8417 ; 190  |/////////////////////////////////////////////////////////////////////////////////
                             8418 ; 191  |//  LRADC1 Control Register (HW_LRADC1_CTRL) Bit Definitions
                             8419 ; 192  |#define HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH (7)
                             8420 ; 193  |#define HW_LRADC1_CTRL_RSVD0_WIDTH (1)
                             8421 ; 194  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH (1)
                             8422 ; 195  |#define HW_LRADC1_CTRL_INPUT_DIV2_WIDTH (1)
                             8423 ; 196  |#define HW_LRADC1_CTRL_CLEAR_WIDTH (1)
                             8424 ; 197  |#define HW_LRADC1_CTRL_PWD_WIDTH (1)
                             8425 ; 198  |#define HW_LRADC1_CTRL_CLK_DIV_WIDTH (2)
                             8426 ; 199  |#define HW_LRADC1_CTRL_RSVD1_WIDTH (2)
                             8427 ; 200  |#define HW_LRADC1_CTRL_REF_VAL_WIDTH (2)
                             8428 ; 201  |#define HW_LRADC1_CTRL_RSVD2_WIDTH (6)
                             8429 ; 202  |
                             8430 ; 203  |#define HW_LRADC1_CTRL_INPUT_OFFSET_BITPOS (0)
                             8431 ; 204  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_BITPOS (8)
                             8432 ; 205  |#define HW_LRADC1_CTRL_INPUT_DIV2_BITPOS (9)
                             8433 ; 206  |#define HW_LRADC1_CTRL_CLEAR_BITPOS (10)
                             8434 ; 207  |#define HW_LRADC1_CTRL_PWD_BITPOS (11)
                             8435 ; 208  |#define HW_LRADC1_CTRL_CLK_DIV_BITPOS (12)
                             8436 ; 209  |#define HW_LRADC1_CTRL_REF_VAL_BITPOS (16)
                             8437 ; 210  |
                             8438 ; 211  |#define HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH)-1)<<H
                                  W_LRADC1_CTRL_INPUT_OFFSET_BITPOS)        
                             8439 ; 212  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH)-1)<<H
                                  W_LRADC1_CTRL_HALF_CMP_PWR_BITPOS)        
                             8440 ; 213  |#define HW_LRADC1_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_LR
                                  ADC1_CTRL_INPUT_DIV2_BITPOS) 
                             8441 ; 214  |#define HW_LRADC1_CTRL_CLEAR_SETMASK (((1<<HW_LRADC1_CTRL_CLEAR_WIDTH)-1)<<HW_LRADC1_CTRL_
                                  CLEAR_BITPOS) 
                             8442 ; 215  |#define HW_LRADC1_CTRL_PWD_SETMASK (((1<<HW_LRADC1_CTRL_PWD_WIDTH)-1)<<HW_LRADC1_CTRL_PWD_
                                  BITPOS) 
                             8443 ; 216  |#define HW_LRADC1_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC1_CTRL_CLK_DIV_WIDTH)-1)<<HW_LRADC1_C
                                  TRL_CLK_DIV_BITPOS)        
                             8444 ; 217  |#define HW_LRADC1_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC1_CTRL_REF_VAL_WIDTH)-1)<<HW_LRADC1_C
                                  TRL_REF_VAL_BITPOS)        
                             8445 ; 218  |
                             8446 ; 219  |#define HW_LRADC1_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK)  
                                     
                             8447 ; 220  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK)  
                                     
                             8448 ; 221  |#define HW_LRADC1_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_DIV2_SETMASK) 
                             8449 ; 222  |#define HW_LRADC1_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLEAR_SETMASK) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 142

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8450 ; 223  |#define HW_LRADC1_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC1_CTRL_PWD_SETMASK) 
                             8451 ; 224  |#define HW_LRADC1_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLK_DIV_SETMASK)     
                             8452 ; 225  |#define HW_LRADC1_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC1_CTRL_REF_VAL_SETMASK)     
                             8453 ; 226  |
                             8454 ; 227  |#define HW_LRADC1_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+3))    /* 
                                  LRADC1 Control Register */
                             8455 ; 228  |
                             8456 ; 229  |
                             8457 ; 230  |
                             8458 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                             8459 ; 232  |//  LRADC1 Threshold Register (HW_LRADC1_THRSH) Bit Definitions
                             8460 ; 233  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH (9)
                             8461 ; 234  |#define HW_LRADC1_THRSH_RSVD0_WIDTH (3)
                             8462 ; 235  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH (9)
                             8463 ; 236  |#define HW_LRADC1_THRSH_RSVD1_WIDTH (3)
                             8464 ; 237  |
                             8465 ; 238  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS (0)
                             8466 ; 239  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS (12)
                             8467 ; 240  |
                             8468 ; 241  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS)        
                             8469 ; 242  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS)        
                             8470 ; 243  |
                             8471 ; 244  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MIN_THRESHOLD_SETMAS
                                  K)     
                             8472 ; 245  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MAX_THRESHOLD_SETMAS
                                  K)     
                             8473 ; 246  |
                             8474 ; 247  |#define HW_LRADC1_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+4))    /
                                  * LRADC1 Threshold Register */
                             8475 ; 248  |
                             8476 ; 249  |/////////////////////////////////////////////////////////////////////////////////
                             8477 ; 250  |//  LRADC1 Result Register (HW_LRADC1_RESULT) Bit Definitions
                             8478 ; 251  |#define HW_LRADC1_RESULT_EQ_EVENT1_WIDTH (1)
                             8479 ; 252  |#define HW_LRADC1_RESULT_EQ_EVENT0_WIDTH (1)
                             8480 ; 253  |#define HW_LRADC1_RESULT_GT_EVENT1_WIDTH (1)
                             8481 ; 254  |#define HW_LRADC1_RESULT_GT_EVENT0_WIDTH (1)
                             8482 ; 255  |#define HW_LRADC1_RESULT_LT_EVENT1_WIDTH (1)
                             8483 ; 256  |#define HW_LRADC1_RESULT_LT_EVENT0_WIDTH (1)
                             8484 ; 257  |#define HW_LRADC1_RESULT_RSVD0_WIDTH (2)
                             8485 ; 258  |#define HW_LRADC1_RESULT_DATA_OUT_WIDTH (9)
                             8486 ; 259  |#define HW_LRADC1_RESULT_RSVD1_WIDTH (3)
                             8487 ; 260  |#define HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH (1)
                             8488 ; 261  |#define HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH (1)
                             8489 ; 262  |#define HW_LRADC1_RESULT_RSVD2_WIDTH (2)
                             8490 ; 263  |
                             8491 ; 264  |#define HW_LRADC1_RESULT_EQ_EVENT1_BITPOS (0)
                             8492 ; 265  |#define HW_LRADC1_RESULT_EQ_EVENT0_BITPOS (1)
                             8493 ; 266  |#define HW_LRADC1_RESULT_GT_EVENT1_BITPOS (2)
                             8494 ; 267  |#define HW_LRADC1_RESULT_GT_EVENT0_BITPOS (3)
                             8495 ; 268  |#define HW_LRADC1_RESULT_LT_EVENT1_BITPOS (4)
                             8496 ; 269  |#define HW_LRADC1_RESULT_LT_EVENT0_BITPOS (5)
                             8497 ; 270  |#define HW_LRADC1_RESULT_RSVD0_BITPOS (6)
                             8498 ; 271  |#define HW_LRADC1_RESULT_DATA_OUT_BITPOS (8)
                             8499 ; 272  |#define HW_LRADC1_RESULT_RSVD1_BITPOS (17)
                             8500 ; 273  |#define HW_LRADC1_RESULT_IRQ_EVENT0_BITPOS (20)
                             8501 ; 274  |#define HW_LRADC1_RESULT_IRQ_EVENT1_BITPOS (21)
                             8502 ; 275  |#define HW_LRADC1_RESULT_RSVD2_BITPOS (22)
                             8503 ; 276  |
                             8504 ; 277  |#define HW_LRADC1_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_EQ_EVENT1_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 143

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8505 ; 278  |#define HW_LRADC1_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_EQ_EVENT0_BITPOS)
                             8506 ; 279  |#define HW_LRADC1_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_GT_EVENT1_BITPOS)
                             8507 ; 280  |#define HW_LRADC1_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_GT_EVENT0_BITPOS)
                             8508 ; 281  |#define HW_LRADC1_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_LT_EVENT1_BITPOS)
                             8509 ; 282  |#define HW_LRADC1_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_LT_EVENT0_BITPOS)
                             8510 ; 283  |#define HW_LRADC1_RESULT_RSVD0_SETMASK (((1<<HW_LRADC1_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD0_BITPOS)
                             8511 ; 284  |#define HW_LRADC1_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC1_RESULT_DATA_OUT_WIDTH)-1)<<HW_LR
                                  ADC1_RESULT_DATA_OUT_BITPOS)
                             8512 ; 285  |#define HW_LRADC1_RESULT_RSVD1_SETMASK (((1<<HW_LRADC1_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD1_BITPOS)
                             8513 ; 286  |#define HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH)-1)<<H
                                  W_LRADC1_RESULT_IRQ_EVENT0_BITPOS)
                             8514 ; 287  |#define HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH)-1)<<H
                                  W_LRADC1_RESULT_IRQ_EVENT1_BITPOS)
                             8515 ; 288  |#define HW_LRADC1_RESULT_RSVD2_SETMASK (((1<<HW_LRADC1_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD2_BITPOS)
                             8516 ; 289  |
                             8517 ; 290  |
                             8518 ; 291  |#define HW_LRADC1_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT1_SETMASK)
                             8519 ; 292  |#define HW_LRADC1_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT0_SETMASK)
                             8520 ; 293  |#define HW_LRADC1_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT1_SETMASK)
                             8521 ; 294  |#define HW_LRADC1_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT0_SETMASK)
                             8522 ; 295  |#define HW_LRADC1_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT1_SETMASK)
                             8523 ; 296  |#define HW_LRADC1_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT0_SETMASK)
                             8524 ; 297  |#define HW_LRADC1_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD0_SETMASK)
                             8525 ; 298  |#define HW_LRADC1_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC1_RESULT_DATA_OUT_SETMASK)
                             8526 ; 299  |#define HW_LRADC1_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD1_SETMASK)
                             8527 ; 300  |#define HW_LRADC1_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK)
                             8528 ; 301  |#define HW_LRADC1_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK)
                             8529 ; 302  |#define HW_LRADC1_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD2_SETMASK)
                             8530 ; 303  |
                             8531 ; 304  |#define HW_LRADC1_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+5))   
                                   /* LRADC1 Result Register */
                             8532 ; 305  |
                             8533 ; 306  |/////////////////////////////////////////////////////////////////////////////////
                             8534 ; 307  |//  LRADC2_CTRL Control Register (HW_LRADC2_CTRL_CTRL) Bit Definitions
                             8535 ; 308  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WIDTH (7)
                             8536 ; 309  |#define HW_LRADC2_CTRL_CTRL_RSVD0_WIDTH (1)
                             8537 ; 310  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WIDTH (1)
                             8538 ; 311  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH (1)
                             8539 ; 312  |#define HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH (1)
                             8540 ; 313  |#define HW_LRADC2_CTRL_CTRL_PWD_WIDTH (1)
                             8541 ; 314  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH (2)
                             8542 ; 315  |#define HW_LRADC2_CTRL_CTRL_RSVD1_WIDTH (2)
                             8543 ; 316  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH (2)
                             8544 ; 317  |#define HW_LRADC2_CTRL_CTRL_RSVD2_WIDTH (6)
                             8545 ; 318  |
                             8546 ; 319  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS (0)
                             8547 ; 320  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS (8)
                             8548 ; 321  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS (9)
                             8549 ; 322  |#define HW_LRADC2_CTRL_CTRL_CLEAR_BITPOS (10)
                             8550 ; 323  |#define HW_LRADC2_CTRL_CTRL_PWD_BITPOS (11)
                             8551 ; 324  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS (12)
                             8552 ; 325  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_BITPOS (16)
                             8553 ; 326  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 144

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8554 ; 327  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WI
                                  DTH)-1)<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS)        
                             8555 ; 328  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WI
                                  DTH)-1)<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS)        
                             8556 ; 329  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH)
                                  -1)<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS) 
                             8557 ; 330  |#define HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH)-1)<<HW_LR
                                  ADC2_CTRL_CTRL_CLEAR_BITPOS) 
                             8558 ; 331  |#define HW_LRADC2_CTRL_CTRL_PWD_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_PWD_WIDTH)-1)<<HW_LRADC2
                                  _CTRL_CTRL_PWD_BITPOS) 
                             8559 ; 332  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH)-1)<<H
                                  W_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS)        
                             8560 ; 333  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH)-1)<<H
                                  W_LRADC2_CTRL_CTRL_REF_VAL_BITPOS)        
                             8561 ; 334  |
                             8562 ; 335  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_
                                  SETMASK)     
                             8563 ; 336  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_
                                  SETMASK)     
                             8564 ; 337  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETM
                                  ASK) 
                             8565 ; 338  |#define HW_LRADC2_CTRL_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK) 
                             8566 ; 339  |#define HW_LRADC2_CTRL_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_PWD_SETMASK) 
                             8567 ; 340  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK)  
                                     
                             8568 ; 341  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK)  
                                     
                             8569 ; 342  |
                             8570 ; 343  |
                             8571 ; 344  |#define HW_LRADC2_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+6))    /* 
                                  LRADC2_CTRL Control Register */
                             8572 ; 345  |
                             8573 ; 346  |
                             8574 ; 347  |
                             8575 ; 348  |/////////////////////////////////////////////////////////////////////////////////
                             8576 ; 349  |//  LRADC2 Threshold Register (HW_LRADC2_THRSH) Bit Definitions
                             8577 ; 350  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH (9)
                             8578 ; 351  |#define HW_LRADC2_THRSH_RSVD0_WIDTH (3)
                             8579 ; 352  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH (9)
                             8580 ; 353  |#define HW_LRADC2_THRSH_RSVD1_WIDTH (3)
                             8581 ; 354  |
                             8582 ; 355  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS (0)
                             8583 ; 356  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS (12)
                             8584 ; 357  |
                             8585 ; 358  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS)        
                             8586 ; 359  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS)        
                             8587 ; 360  |
                             8588 ; 361  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MIN_THRESHOLD_SETMAS
                                  K)     
                             8589 ; 362  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MAX_THRESHOLD_SETMAS
                                  K)     
                             8590 ; 363  |
                             8591 ; 364  |#define HW_LRADC2_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+7))    /
                                  * LRADC2 Threshold Register */
                             8592 ; 365  |
                             8593 ; 366  |
                             8594 ; 367  |
                             8595 ; 368  |/////////////////////////////////////////////////////////////////////////////////
                             8596 ; 369  |//  LRADC2 Result Register (HW_LRADC2_RESULT) Bit Definitions
                             8597 ; 370  |#define HW_LRADC2_RESULT_EQ_EVENT1_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 145

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8598 ; 371  |#define HW_LRADC2_RESULT_EQ_EVENT0_WIDTH (1)
                             8599 ; 372  |#define HW_LRADC2_RESULT_GT_EVENT1_WIDTH (1)
                             8600 ; 373  |#define HW_LRADC2_RESULT_GT_EVENT0_WIDTH (1)
                             8601 ; 374  |#define HW_LRADC2_RESULT_LT_EVENT1_WIDTH (1)
                             8602 ; 375  |#define HW_LRADC2_RESULT_LT_EVENT0_WIDTH (1)
                             8603 ; 376  |#define HW_LRADC2_RESULT_RSVD0_WIDTH (2)
                             8604 ; 377  |#define HW_LRADC2_RESULT_DATA_OUT_WIDTH (9)
                             8605 ; 378  |#define HW_LRADC2_RESULT_RSVD1_WIDTH (3)
                             8606 ; 379  |#define HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH (1)
                             8607 ; 380  |#define HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH (1)
                             8608 ; 381  |#define HW_LRADC2_RESULT_RSVD2_WIDTH (2)
                             8609 ; 382  |
                             8610 ; 383  |#define HW_LRADC2_RESULT_EQ_EVENT1_BITPOS (0)
                             8611 ; 384  |#define HW_LRADC2_RESULT_EQ_EVENT0_BITPOS (1)
                             8612 ; 385  |#define HW_LRADC2_RESULT_GT_EVENT1_BITPOS (2)
                             8613 ; 386  |#define HW_LRADC2_RESULT_GT_EVENT0_BITPOS (3)
                             8614 ; 387  |#define HW_LRADC2_RESULT_LT_EVENT1_BITPOS (4)
                             8615 ; 388  |#define HW_LRADC2_RESULT_LT_EVENT0_BITPOS (5)
                             8616 ; 389  |#define HW_LRADC2_RESULT_RSVD0_BITPOS (6)
                             8617 ; 390  |#define HW_LRADC2_RESULT_DATA_OUT_BITPOS (8)
                             8618 ; 391  |#define HW_LRADC2_RESULT_RSVD1_BITPOS (17)
                             8619 ; 392  |#define HW_LRADC2_RESULT_IRQ_EVENT0_BITPOS (20)
                             8620 ; 393  |#define HW_LRADC2_RESULT_IRQ_EVENT1_BITPOS (21)
                             8621 ; 394  |#define HW_LRADC2_RESULT_RSVD2_BITPOS (22)
                             8622 ; 395  |
                             8623 ; 396  |#define HW_LRADC2_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_EQ_EVENT1_BITPOS)
                             8624 ; 397  |#define HW_LRADC2_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_EQ_EVENT0_BITPOS)
                             8625 ; 398  |#define HW_LRADC2_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_GT_EVENT1_BITPOS)
                             8626 ; 399  |#define HW_LRADC2_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_GT_EVENT0_BITPOS)
                             8627 ; 400  |#define HW_LRADC2_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_LT_EVENT1_BITPOS)
                             8628 ; 401  |#define HW_LRADC2_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_LT_EVENT0_BITPOS)
                             8629 ; 402  |#define HW_LRADC2_RESULT_RSVD0_SETMASK (((1<<HW_LRADC2_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD0_BITPOS)
                             8630 ; 403  |#define HW_LRADC2_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC2_RESULT_DATA_OUT_WIDTH)-1)<<HW_LR
                                  ADC2_RESULT_DATA_OUT_BITPOS)
                             8631 ; 404  |#define HW_LRADC2_RESULT_RSVD1_SETMASK (((1<<HW_LRADC2_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD1_BITPOS)
                             8632 ; 405  |#define HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH)-1)<<H
                                  W_LRADC2_RESULT_IRQ_EVENT0_BITPOS)
                             8633 ; 406  |#define HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH)-1)<<H
                                  W_LRADC2_RESULT_IRQ_EVENT1_BITPOS)
                             8634 ; 407  |#define HW_LRADC2_RESULT_RSVD2_SETMASK (((1<<HW_LRADC2_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD2_BITPOS)
                             8635 ; 408  |
                             8636 ; 409  |#define HW_LRADC2_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT1_SETMASK)
                             8637 ; 410  |#define HW_LRADC2_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT0_SETMASK)
                             8638 ; 411  |#define HW_LRADC2_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT1_SETMASK)
                             8639 ; 412  |#define HW_LRADC2_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT0_SETMASK)
                             8640 ; 413  |#define HW_LRADC2_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT1_SETMASK)
                             8641 ; 414  |#define HW_LRADC2_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT0_SETMASK)
                             8642 ; 415  |#define HW_LRADC2_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD0_SETMASK)
                             8643 ; 416  |#define HW_LRADC2_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC2_RESULT_DATA_OUT_SETMASK)
                             8644 ; 417  |#define HW_LRADC2_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD1_SETMASK)
                             8645 ; 418  |#define HW_LRADC2_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK)
                             8646 ; 419  |#define HW_LRADC2_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK)
                             8647 ; 420  |#define HW_LRADC2_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD2_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 146

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8648 ; 421  |
                             8649 ; 422  |#define HW_LRADC2_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+8))   
                                   /* LRADC2 Result Register */
                             8650 ; 423  |#define HW_LRADC_REF_0_SETMASK                  0x0<<HW_BATT_CTRL_REF_VAL_BITPOS
                             8651 ; 424  |#define HW_LRADC_REF_1_SETMASK                  0x1<<HW_BATT_CTRL_REF_VAL_BITPOS
                             8652 ; 425  |#define HW_LRADC_REF_2_SETMASK                  0x2<<HW_BATT_CTRL_REF_VAL_BITPOS
                             8653 ; 426  |#define HW_LRADC_REF_3_SETMASK                  0x3<<HW_BATT_CTRL_REF_VAL_BITPOS
                             8654 ; 427  |#define HW_LRADC_REF_4_SETMASK                  HW_LRADC_REF_0_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                             8655 ; 428  |#define HW_LRADC_REF_5_SETMASK                  HW_LRADC_REF_1_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                             8656 ; 429  |#define HW_LRADC_REF_6_SETMASK                  HW_LRADC_REF_2_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                             8657 ; 430  |#define HW_LRADC_REF_7_SETMASK                  HW_LRADC_REF_3_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                             8658 ; 431  |#define HW_LRADC_RES_REF_0                              80
                             8659 ; 432  |#define HW_LRADC_RES_REF_1                              77
                             8660 ; 433  |#define HW_LRADC_RES_REF_2                              100
                             8661 ; 434  |#define HW_LRADC_RES_REF_3                              129
                             8662 ; 435  |#define HW_LRADC_RES_REF_4                              160
                             8663 ; 436  |#define HW_LRADC_RES_REF_5                              154
                             8664 ; 437  |#define HW_LRADC_RES_REF_6                              200
                             8665 ; 438  |#define HW_LRADC_RES_REF_7                              258
                             8666 ; 439  |#define LRADC_HALF_POWER_SETMASK                HW_BATT_CTRL_HALF_CMP_PWR_SETMASK         
                                   
                             8667 ; 440  |// Translate the generic API enumerations into more meaningful labels for the implementati
                                  on
                             8668 ; 441  |#define REF_2700MV                      HW_LRADC_REF_0_SETMASK
                             8669 ; 442  |#define REF_2600MV              HW_LRADC_REF_1_SETMASK
                             8670 ; 443  |#define REF_2560MV              HW_LRADC_REF_2_SETMASK
                             8671 ; 444  |#define REF_VDDIO               HW_LRADC_REF_3_SETMASK
                             8672 ; 445  |#define REF_5400MV              HW_LRADC_REF_4_SETMASK
                             8673 ; 446  |#define REF_5200MV              HW_LRADC_REF_5_SETMASK
                             8674 ; 447  |#define REF_5120MV              HW_LRADC_REF_6_SETMASK
                             8675 ; 448  |#define REF_VDDIOx2             HW_LRADC_REF_7_SETMASK
                             8676 ; 449  |#define RES_REF_2700MV  HW_LRADC_RES_REF_0
                             8677 ; 450  |#define RES_REF_2600MV  HW_LRADC_RES_REF_1
                             8678 ; 451  |#define RES_REF_2560MV  HW_LRADC_RES_REF_2
                             8679 ; 452  |#define RES_REF_VDDIO   HW_LRADC_RES_REF_3
                             8680 ; 453  |#define RES_REF_5400MV  HW_LRADC_RES_REF_4
                             8681 ; 454  |#define RES_REF_5200MV  HW_LRADC_RES_REF_5
                             8682 ; 455  |#define RES_REF_5120MV  HW_LRADC_RES_REF_6
                             8683 ; 456  |#define RES_REF_VDDIOx2         HW_LRADC_RES_REF_7
                             8684 ; 457  |
                             8685 ; 458  |//Needed by button.asm
                             8686 ; 459  |#define LOW_RES_ADC_BATT_READ_MASK 0x01FF00
                             8687 ; 460  |#define LOW_RES_ADC_AUX_READ_MASK 0x01FF00
                             8688 ; 461  |#define LOW_RES_ADC_AUX2_READ_MASK 0x01FF00
                             8689 ; 462  |
                             8690 ; 463  |#define HW_LRADC_CTRL_AUXADC_SETMASK 3<<HW_BATT_CTRL_REF_VAL_BITPOS
                             8691 ; 464  |
                             8692 ; 465  |#endif
                             8693 ; 466  |
                             8694 ; 467  |
                             8695 
                             8697 
                             8698 ; 27   |#include "regspwm.h"
                             8699 
                             8701 
                             8702 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             8703 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                             8704 ; 3    |// Filename: regspwm.inc
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 147

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8705 ; 4    |// Description: Register definitions for PWM interface
                             8706 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             8707 ; 6    |// The following naming conventions are followed in this file.
                             8708 ; 7    |// All registers are named using the format...
                             8709 ; 8    |//     HW_<module>_<regname>
                             8710 ; 9    |// where <module> is the module name which can be any of the following...
                             8711 ; 10   |//     USB20
                             8712 ; 11   |// (Note that when there is more than one copy of a particular module, the
                             8713 ; 12   |// module name includes a number starting from 0 for the first instance of
                             8714 ; 13   |// that module)
                             8715 ; 14   |// <regname> is the specific register within that module
                             8716 ; 15   |// We also define the following...
                             8717 ; 16   |//     HW_<module>_<regname>_BITPOS
                             8718 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             8719 ; 18   |//     HW_<module>_<regname>_SETMASK
                             8720 ; 19   |// which does something else, and
                             8721 ; 20   |//     HW_<module>_<regname>_CLRMASK
                             8722 ; 21   |// which does something else.
                             8723 ; 22   |// Other rules
                             8724 ; 23   |//     All caps
                             8725 ; 24   |//     Numeric identifiers start at 0
                             8726 ; 25   |#if !(defined(regspwminc))
                             8727 ; 26   |#define regspwminc 1
                             8728 ; 27   |
                             8729 ; 28   |#include "types.h"
                             8730 
                             8732 
                             8733 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             8734 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             8735 ; 3    |//
                             8736 ; 4    |// Filename: types.h
                             8737 ; 5    |// Description: Standard data types
                             8738 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             8739 ; 7    |
                             8740 ; 8    |#ifndef _TYPES_H
                             8741 ; 9    |#define _TYPES_H
                             8742 ; 10   |
                             8743 ; 11   |// TODO:  move this outta here!
                             8744 ; 12   |#if !defined(NOERROR)
                             8745 ; 13   |#define NOERROR 0
                             8746 ; 14   |#define SUCCESS 0
                             8747 ; 15   |#endif 
                             8748 ; 16   |#if !defined(SUCCESS)
                             8749 ; 17   |#define SUCCESS  0
                             8750 ; 18   |#endif
                             8751 ; 19   |#if !defined(ERROR)
                             8752 ; 20   |#define ERROR   -1
                             8753 ; 21   |#endif
                             8754 ; 22   |#if !defined(FALSE)
                             8755 ; 23   |#define FALSE 0
                             8756 ; 24   |#endif
                             8757 ; 25   |#if !defined(TRUE)
                             8758 ; 26   |#define TRUE  1
                             8759 ; 27   |#endif
                             8760 ; 28   |
                             8761 ; 29   |#if !defined(NULL)
                             8762 ; 30   |#define NULL 0
                             8763 ; 31   |#endif
                             8764 ; 32   |
                             8765 ; 33   |#define MAX_INT     0x7FFFFF
                             8766 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             8767 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 148

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8768 ; 36   |#define MAX_ULONG   (-1) 
                             8769 ; 37   |
                             8770 ; 38   |#define WORD_SIZE   24              // word size in bits
                             8771 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             8772 ; 40   |
                             8773 ; 41   |
                             8774 ; 42   |#define BYTE    unsigned char       // btVarName
                             8775 ; 43   |#define CHAR    signed char         // cVarName
                             8776 ; 44   |#define USHORT  unsigned short      // usVarName
                             8777 ; 45   |#define SHORT   unsigned short      // sVarName
                             8778 ; 46   |#define WORD    unsigned int        // wVarName
                             8779 ; 47   |#define INT     signed int          // iVarName
                             8780 ; 48   |#define DWORD   unsigned long       // dwVarName
                             8781 ; 49   |#define LONG    signed long         // lVarName
                             8782 ; 50   |#define BOOL    unsigned int        // bVarName
                             8783 ; 51   |#define FRACT   _fract              // frVarName
                             8784 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             8785 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             8786 ; 54   |#define FLOAT   float               // fVarName
                             8787 ; 55   |#define DBL     double              // dVarName
                             8788 ; 56   |#define ENUM    enum                // eVarName
                             8789 ; 57   |#define CMX     _complex            // cmxVarName
                             8790 ; 58   |typedef WORD UCS3;                   // 
                             8791 ; 59   |
                             8792 ; 60   |#define UINT16  unsigned short
                             8793 ; 61   |#define UINT8   unsigned char   
                             8794 ; 62   |#define UINT32  unsigned long
                             8795 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             8796 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             8797 ; 65   |#define WCHAR   UINT16
                             8798 ; 66   |
                             8799 ; 67   |//UINT128 is 16 bytes or 6 words
                             8800 ; 68   |typedef struct UINT128_3500 {   
                             8801 ; 69   |    int val[6];     
                             8802 ; 70   |} UINT128_3500;
                             8803 ; 71   |
                             8804 ; 72   |#define UINT128   UINT128_3500
                             8805 ; 73   |
                             8806 ; 74   |// Little endian word packed byte strings:   
                             8807 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8808 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8809 ; 77   |// Little endian word packed byte strings:   
                             8810 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8811 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8812 ; 80   |
                             8813 ; 81   |// Declare Memory Spaces To Use When Coding
                             8814 ; 82   |// A. Sector Buffers
                             8815 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             8816 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             8817 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             8818 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             8819 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             8820 ; 88   |// B. Media DDI Memory
                             8821 ; 89   |#define MEDIA_DDI_MEM _Y
                             8822 ; 90   |
                             8823 ; 91   |
                             8824 ; 92   |
                             8825 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             8826 ; 94   |// Examples of circular pointers:
                             8827 ; 95   |//    INT CIRC cpiVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 149

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8828 ; 96   |//    DWORD CIRC cpdwVarName
                             8829 ; 97   |
                             8830 ; 98   |#define RETCODE INT                 // rcVarName
                             8831 ; 99   |
                             8832 ; 100  |// generic bitfield structure
                             8833 ; 101  |struct Bitfield {
                             8834 ; 102  |    unsigned int B0  :1;
                             8835 ; 103  |    unsigned int B1  :1;
                             8836 ; 104  |    unsigned int B2  :1;
                             8837 ; 105  |    unsigned int B3  :1;
                             8838 ; 106  |    unsigned int B4  :1;
                             8839 ; 107  |    unsigned int B5  :1;
                             8840 ; 108  |    unsigned int B6  :1;
                             8841 ; 109  |    unsigned int B7  :1;
                             8842 ; 110  |    unsigned int B8  :1;
                             8843 ; 111  |    unsigned int B9  :1;
                             8844 ; 112  |    unsigned int B10 :1;
                             8845 ; 113  |    unsigned int B11 :1;
                             8846 ; 114  |    unsigned int B12 :1;
                             8847 ; 115  |    unsigned int B13 :1;
                             8848 ; 116  |    unsigned int B14 :1;
                             8849 ; 117  |    unsigned int B15 :1;
                             8850 ; 118  |    unsigned int B16 :1;
                             8851 ; 119  |    unsigned int B17 :1;
                             8852 ; 120  |    unsigned int B18 :1;
                             8853 ; 121  |    unsigned int B19 :1;
                             8854 ; 122  |    unsigned int B20 :1;
                             8855 ; 123  |    unsigned int B21 :1;
                             8856 ; 124  |    unsigned int B22 :1;
                             8857 ; 125  |    unsigned int B23 :1;
                             8858 ; 126  |};
                             8859 ; 127  |
                             8860 ; 128  |union BitInt {
                             8861 ; 129  |        struct Bitfield B;
                             8862 ; 130  |        int        I;
                             8863 ; 131  |};
                             8864 ; 132  |
                             8865 ; 133  |#define MAX_MSG_LENGTH 10
                             8866 ; 134  |struct CMessage
                             8867 ; 135  |{
                             8868 ; 136  |        unsigned int m_uLength;
                             8869 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             8870 ; 138  |};
                             8871 ; 139  |
                             8872 ; 140  |typedef struct {
                             8873 ; 141  |    WORD m_wLength;
                             8874 ; 142  |    WORD m_wMessage;
                             8875 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             8876 ; 144  |} Message;
                             8877 ; 145  |
                             8878 ; 146  |struct MessageQueueDescriptor
                             8879 ; 147  |{
                             8880 ; 148  |        int *m_pBase;
                             8881 ; 149  |        int m_iModulo;
                             8882 ; 150  |        int m_iSize;
                             8883 ; 151  |        int *m_pHead;
                             8884 ; 152  |        int *m_pTail;
                             8885 ; 153  |};
                             8886 ; 154  |
                             8887 ; 155  |struct ModuleEntry
                             8888 ; 156  |{
                             8889 ; 157  |    int m_iSignaledEventMask;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 150

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8890 ; 158  |    int m_iWaitEventMask;
                             8891 ; 159  |    int m_iResourceOfCode;
                             8892 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             8893 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             8894 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             8895 ; 163  |    int m_uTimeOutHigh;
                             8896 ; 164  |    int m_uTimeOutLow;
                             8897 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             8898 ; 166  |};
                             8899 ; 167  |
                             8900 ; 168  |union WaitMask{
                             8901 ; 169  |    struct B{
                             8902 ; 170  |        unsigned int m_bNone     :1;
                             8903 ; 171  |        unsigned int m_bMessage  :1;
                             8904 ; 172  |        unsigned int m_bTimer    :1;
                             8905 ; 173  |        unsigned int m_bButton   :1;
                             8906 ; 174  |    } B;
                             8907 ; 175  |    int I;
                             8908 ; 176  |} ;
                             8909 ; 177  |
                             8910 ; 178  |
                             8911 ; 179  |struct Button {
                             8912 ; 180  |        WORD wButtonEvent;
                             8913 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             8914 ; 182  |};
                             8915 ; 183  |
                             8916 ; 184  |struct Message {
                             8917 ; 185  |        WORD wMsgLength;
                             8918 ; 186  |        WORD wMsgCommand;
                             8919 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             8920 ; 188  |};
                             8921 ; 189  |
                             8922 ; 190  |union EventTypes {
                             8923 ; 191  |        struct CMessage msg;
                             8924 ; 192  |        struct Button Button ;
                             8925 ; 193  |        struct Message Message;
                             8926 ; 194  |};
                             8927 ; 195  |
                             8928 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             8929 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             8930 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             8931 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             8932 ; 200  |
                             8933 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             8934 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             8935 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             8936 ; 204  |
                             8937 ; 205  |#if DEBUG
                             8938 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             8939 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             8940 ; 208  |#else 
                             8941 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             8942 ; 210  |#define DebugBuildAssert(x)    
                             8943 ; 211  |#endif
                             8944 ; 212  |
                             8945 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             8946 ; 214  |//  #pragma asm
                             8947 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             8948 ; 216  |//  #pragma endasm
                             8949 ; 217  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 151

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8950 ; 218  |
                             8951 ; 219  |#ifdef COLOR_262K
                             8952 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             8953 ; 221  |#elif defined(COLOR_65K)
                             8954 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             8955 ; 223  |#else
                             8956 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             8957 ; 225  |#endif
                             8958 ; 226  |    
                             8959 ; 227  |#endif // #ifndef _TYPES_H
                             8960 
                             8962 
                             8963 ; 29   |
                             8964 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8965 ; 31   |//   Pulse Width Modulator STMP Registers 
                             8966 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8967 ; 33   |#define HW_PWM_BASEADDR (0xFA31)
                             8968 ; 34   |
                             8969 ; 35   |
                             8970 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                             8971 ; 37   |//  PWM CSR register (HW_PWM_CSR) Bit Definitions
                             8972 ; 38   |#define HW_PWM_CSR_PWM0_EN_BITPOS (0)
                             8973 ; 39   |#define HW_PWM_CSR_PWM1_EN_BITPOS (1) 
                             8974 ; 40   |#define HW_PWM_CSR_PWM2_EN_BITPOS (2)
                             8975 ; 41   |#define HW_PWM_CSR_PWM3_EN_BITPOS (3)
                             8976 ; 42   |#define HW_PWM_CSR_CDIV_BITPOS (8)
                             8977 ; 43   |#define HW_PWM_CSR_MSTR_EN_BITPOS (23)
                             8978 ; 44   |
                             8979 ; 45   |#define HW_PWM_CSR_PWM0_EN_WIDTH (1)
                             8980 ; 46   |#define HW_PWM_CSR_PWM1_EN_WIDTH (1) 
                             8981 ; 47   |#define HW_PWM_CSR_PWM2_EN_WIDTH (1)
                             8982 ; 48   |#define HW_PWM_CSR_PWM3_EN_WIDTH (1)
                             8983 ; 49   |#define HW_PWM_CSR_CDIV_WIDTH (2)
                             8984 ; 50   |#define HW_PWM_CSR_MSTR_EN_WIDTH (1)
                             8985 ; 51   |
                             8986 ; 52   |#define HW_PWM_CSR_PWM0_EN_SETMASK (((1<<HW_PWM_CSR_PWM0_EN_WIDTH)-1)<<HW_PWM_CSR_PWM0_EN_
                                  BITPOS)
                             8987 ; 53   |#define HW_PWM_CSR_PWM1_EN_SETMASK (((1<<HW_PWM_CSR_PWM1_EN_WIDTH)-1)<<HW_PWM_CSR_PWM1_EN_
                                  BITPOS)
                             8988 ; 54   |#define HW_PWM_CSR_PWM2_EN_SETMASK (((1<<HW_PWM_CSR_PWM2_EN_WIDTH)-1)<<HW_PWM_CSR_PWM2_EN_
                                  BITPOS)
                             8989 ; 55   |#define HW_PWM_CSR_PWM3_EN_SETMASK (((1<<HW_PWM_CSR_PWM3_EN_WIDTH)-1)<<HW_PWM_CSR_PWM3_EN_
                                  BITPOS)
                             8990 ; 56   |#define HW_PWM_CSR_CDIV_SETMASK (((1<<HW_PWM_CSR_CDIV_WIDTH)-1)<<HW_PWM_CSR_CDIV_BITPOS)
                             8991 ; 57   |#define HW_PWM_CSR_MSTR_EN_SETMASK (((1<<HW_PWM_CSR_MSTR_EN_WIDTH)-1)<<HW_PWM_CSR_MSTR_EN_
                                  BITPOS)
                             8992 ; 58   |
                             8993 ; 59   |#define HW_PWM_CSR_PWM0_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM0_EN_SETMASK)
                             8994 ; 60   |#define HW_PWM_CSR_PWM1_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM1_EN_SETMASK)
                             8995 ; 61   |#define HW_PWM_CSR_PWM2_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM2_EN_SETMASK)
                             8996 ; 62   |#define HW_PWM_CSR_PWM3_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM3_EN_SETMASK)
                             8997 ; 63   |#define HW_PWM_CSR_CDIV_CLRMASK (~(WORD)HW_PWM_CSR_CDIV_SETMASK)   
                             8998 ; 64   |#define HW_PWM_CSR_MSTR_EN_CLRMASK (~(WORD)HW_PWM_CSR_MSTR_EN_SETMASK)
                             8999 ; 65   |
                             9000 ; 66   |typedef union               
                             9001 ; 67   |{
                             9002 ; 68   |    struct {
                             9003 ; 69   |        int PWM0_EN                    :1;
                             9004 ; 70   |        int PWM1_EN                    :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 152

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9005 ; 71   |        int PWM2_EN                    :1;
                             9006 ; 72   |        int PWM3_EN                    :1;
                             9007 ; 73   |        int RSVD0                      :4;
                             9008 ; 74   |        int CDIV                       :2;
                             9009 ; 75   |        int RSVD1                      :13;
                             9010 ; 76   |        int MSTR_EN                    :1;
                             9011 ; 77   |    } B;
                             9012 ; 78   |    int I;
                             9013 ; 79   |} pwmcsr_type;
                             9014 ; 80   |#define HW_PWM_CSR        (*(volatile pwmcsr_type _X*) (HW_PWM_BASEADDR))  /* PWM Control 
                                  Status Register */
                             9015 ; 81   |
                             9016 ; 82   |/////////////////////////////////////////////////////////////////////////////////
                             9017 ; 83   |//  PWM CHANNEL 0 A  (HW_PWM_CH0AR) Bit Definitions
                             9018 ; 84   |#define HW_PWM_CH0AR_ACTIVE_BITPOS (0)
                             9019 ; 85   |#define HW_PWM_CH0AR_INACTIVE_BITPOS (12)
                             9020 ; 86   |
                             9021 ; 87   |#define HW_PWM_CH0AR_ACTIVE_WIDTH (12)
                             9022 ; 88   |#define HW_PWM_CH0AR_INACTIVE_WIDTH (12)
                             9023 ; 89   |
                             9024 ; 90   |#define HW_PWM_CH0AR_ACTIVE_SETMASK (((1<<HW_PWM_CH0AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_ACTI
                                  VE_BITPOS)
                             9025 ; 91   |#define HW_PWM_CH0AR_INACTIVE_SETMASK (((1<<HW_PWM_CH0AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_
                                  INACTIVE_BITPOS)
                             9026 ; 92   |
                             9027 ; 93   |#define HW_PWM_CH0AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_ACTIVE_SETMASK)
                             9028 ; 94   |#define HW_PWM_CH0AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_INACTIVE_SETMASK)
                             9029 ; 95   |
                             9030 ; 96   |/////////////////////////////////////////////////////////////////////////////////
                             9031 ; 97   |//  PWM CHANNEL 0 B  (HW_PWM_CH0BR) Bit Definitions
                             9032 ; 98   |#define HW_PWM_CH0BR_ACTIVE_BITPOS (0)
                             9033 ; 99   |#define HW_PWM_CH0BR_INACTIVE_BITPOS (12)
                             9034 ; 100  |
                             9035 ; 101  |#define HW_PWM_CH0BR_ACTIVE_WIDTH (12)
                             9036 ; 102  |#define HW_PWM_CH0BR_INACTIVE_WIDTH (12)
                             9037 ; 103  |
                             9038 ; 104  |#define HW_PWM_CH0BR_ACTIVE_SETMASK (((1<<HW_PWM_CH0BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_ACTI
                                  VE_BITPOS)
                             9039 ; 105  |#define HW_PWM_CH0BR_INACTIVE_SETMASK (((1<<HW_PWM_CH0BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_
                                  INACTIVE_BITPOS)
                             9040 ; 106  |
                             9041 ; 107  |#define HW_PWM_CH0BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_ACTIVE_SETMASK)
                             9042 ; 108  |#define HW_PWM_CH0BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_INACTIVE_SETMASK)
                             9043 ; 109  |
                             9044 ; 110  |/////////////////////////////////////////////////////////////////////////////////
                             9045 ; 111  |//  PWM CHANNEL 1 A  (HW_PWM_CH1AR) Bit Definitions
                             9046 ; 112  |#define HW_PWM_CH1AR_ACTIVE_BITPOS (0)
                             9047 ; 113  |#define HW_PWM_CH1AR_INACTIVE_BITPOS (12)
                             9048 ; 114  |
                             9049 ; 115  |#define HW_PWM_CH1AR_ACTIVE_WIDTH (12)
                             9050 ; 116  |#define HW_PWM_CH1AR_INACTIVE_WIDTH (12)
                             9051 ; 117  |
                             9052 ; 118  |#define HW_PWM_CH1AR_ACTIVE_SETMASK (((1<<HW_PWM_CH1AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_ACTI
                                  VE_BITPOS)
                             9053 ; 119  |#define HW_PWM_CH1AR_INACTIVE_SETMASK (((1<<HW_PWM_CH1AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_
                                  INACTIVE_BITPOS)
                             9054 ; 120  |
                             9055 ; 121  |#define HW_PWM_CH1AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_ACTIVE_SETMASK)
                             9056 ; 122  |#define HW_PWM_CH1AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_INACTIVE_SETMASK)
                             9057 ; 123  |
                             9058 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                             9059 ; 125  |//  PWM CHANNEL 1 B  (HW_PWM_CH1BR) Bit Definitions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 153

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9060 ; 126  |#define HW_PWM_CH1BR_ACTIVE_BITPOS (0)
                             9061 ; 127  |#define HW_PWM_CH1BR_INACTIVE_BITPOS (12)
                             9062 ; 128  |
                             9063 ; 129  |#define HW_PWM_CH1BR_ACTIVE_WIDTH (12)
                             9064 ; 130  |#define HW_PWM_CH1BR_INACTIVE_WIDTH (12)
                             9065 ; 131  |
                             9066 ; 132  |#define HW_PWM_CH1BR_ACTIVE_SETMASK (((1<<HW_PWM_CH1BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_ACTI
                                  VE_BITPOS)
                             9067 ; 133  |#define HW_PWM_CH1BR_INACTIVE_SETMASK (((1<<HW_PWM_CH1BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_
                                  INACTIVE_BITPOS)
                             9068 ; 134  |
                             9069 ; 135  |#define HW_PWM_CH1BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_ACTIVE_SETMASK)
                             9070 ; 136  |#define HW_PWM_CH1BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_INACTIVE_SETMASK)
                             9071 ; 137  |
                             9072 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                             9073 ; 139  |//  PWM CHANNEL 2 A  (HW_PWM_CH2AR) Bit Definitions
                             9074 ; 140  |#define HW_PWM_CH2AR_ACTIVE_BITPOS (0)
                             9075 ; 141  |#define HW_PWM_CH2AR_INACTIVE_BITPOS (12)
                             9076 ; 142  |
                             9077 ; 143  |#define HW_PWM_CH2AR_ACTIVE_WIDTH (12)
                             9078 ; 144  |#define HW_PWM_CH2AR_INACTIVE_WIDTH (12)
                             9079 ; 145  |
                             9080 ; 146  |#define HW_PWM_CH2AR_ACTIVE_SETMASK (((1<<HW_PWM_CH2AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_ACTI
                                  VE_BITPOS)
                             9081 ; 147  |#define HW_PWM_CH2AR_INACTIVE_SETMASK (((1<<HW_PWM_CH2AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_
                                  INACTIVE_BITPOS)
                             9082 ; 148  |
                             9083 ; 149  |#define HW_PWM_CH2AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_ACTIVE_SETMASK)
                             9084 ; 150  |#define HW_PWM_CH2AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_INACTIVE_SETMASK)
                             9085 ; 151  |
                             9086 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                             9087 ; 153  |//  PWM CHANNEL 2 B  (HW_PWM_CH2BR) Bit Definitions
                             9088 ; 154  |#define HW_PWM_CH2BR_ACTIVE_BITPOS (0)
                             9089 ; 155  |#define HW_PWM_CH2BR_INACTIVE_BITPOS (12)
                             9090 ; 156  |
                             9091 ; 157  |#define HW_PWM_CH2BR_ACTIVE_WIDTH (12)
                             9092 ; 158  |#define HW_PWM_CH2BR_INACTIVE_WIDTH (12)
                             9093 ; 159  |
                             9094 ; 160  |#define HW_PWM_CH2BR_ACTIVE_SETMASK (((1<<HW_PWM_CH2BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_ACTI
                                  VE_BITPOS)
                             9095 ; 161  |#define HW_PWM_CH2BR_INACTIVE_SETMASK (((1<<HW_PWM_CH2BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_
                                  INACTIVE_BITPOS)
                             9096 ; 162  |
                             9097 ; 163  |#define HW_PWM_CH2BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_ACTIVE_SETMASK)
                             9098 ; 164  |#define HW_PWM_CH2BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_INACTIVE_SETMASK)
                             9099 ; 165  |
                             9100 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                             9101 ; 167  |//  PWM CHANNEL 3 A  (HW_PWM_CH3AR) Bit Definitions
                             9102 ; 168  |#define HW_PWM_CH3AR_ACTIVE_BITPOS (0)
                             9103 ; 169  |#define HW_PWM_CH3AR_INACTIVE_BITPOS (12)
                             9104 ; 170  |
                             9105 ; 171  |#define HW_PWM_CH3AR_ACTIVE_WIDTH (12)
                             9106 ; 172  |#define HW_PWM_CH3AR_INACTIVE_WIDTH (12)
                             9107 ; 173  |
                             9108 ; 174  |#define HW_PWM_CH3AR_ACTIVE_SETMASK (((1<<HW_PWM_CH3AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_ACTI
                                  VE_BITPOS)
                             9109 ; 175  |#define HW_PWM_CH3AR_INACTIVE_SETMASK (((1<<HW_PWM_CH3AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_
                                  INACTIVE_BITPOS)
                             9110 ; 176  |
                             9111 ; 177  |#define HW_PWM_CH3AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_ACTIVE_SETMASK)
                             9112 ; 178  |#define HW_PWM_CH3AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_INACTIVE_SETMASK)
                             9113 ; 179  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 154

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9114 ; 180  |/////////////////////////////////////////////////////////////////////////////////
                             9115 ; 181  |//  PWM CHANNEL 3 B  (HW_PWM_CH3BR) Bit Definitions
                             9116 ; 182  |#define HW_PWM_CH3BR_ACTIVE_BITPOS (0)
                             9117 ; 183  |#define HW_PWM_CH3BR_INACTIVE_BITPOS (12)
                             9118 ; 184  |
                             9119 ; 185  |#define HW_PWM_CH3BR_ACTIVE_WIDTH (12)
                             9120 ; 186  |#define HW_PWM_CH3BR_INACTIVE_WIDTH (12)
                             9121 ; 187  |
                             9122 ; 188  |#define HW_PWM_CH3BR_ACTIVE_SETMASK (((1<<HW_PWM_CH3BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_ACTI
                                  VE_BITPOS)
                             9123 ; 189  |#define HW_PWM_CH3BR_INACTIVE_SETMASK (((1<<HW_PWM_CH3BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_
                                  INACTIVE_BITPOS)
                             9124 ; 190  |
                             9125 ; 191  |#define HW_PWM_CH3BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_ACTIVE_SETMASK)
                             9126 ; 192  |#define HW_PWM_CH3BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_INACTIVE_SETMASK)
                             9127 ; 193  |
                             9128 ; 194  |typedef union               
                             9129 ; 195  |{
                             9130 ; 196  |    struct {
                             9131 ; 197  |       int ACTIVE                    :12;
                             9132 ; 198  |       int INACTIVE                  :12;
                             9133 ; 199  |    } B;
                             9134 ; 200  |    int I;
                             9135 ; 201  |} pwmchan_type;
                             9136 ; 202  |#define HW_PWM_CH0AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+1))  /* PWM Cha
                                  nnel 0 A Register */
                             9137 ; 203  |#define HW_PWM_CH0BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+2))  /* PWM Cha
                                  nnel 0 B Register */
                             9138 ; 204  |#define HW_PWM_CH1AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+3))  /* PWM Cha
                                  nnel 1 A Register */
                             9139 ; 205  |#define HW_PWM_CH1BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+4))  /* PWM Cha
                                  nnel 1 B Register */
                             9140 ; 206  |#define HW_PWM_CH2AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+5))  /* PWM Cha
                                  nnel 2 A Register */
                             9141 ; 207  |#define HW_PWM_CH2BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+6))  /* PWM Cha
                                  nnel 2 B Register */
                             9142 ; 208  |#define HW_PWM_CH3AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+7))  /* PWM Cha
                                  nnel 3 A Register */
                             9143 ; 209  |#define HW_PWM_CH3BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+8))  /* PWM Cha
                                  nnel 3 B Register */
                             9144 ; 210  |
                             9145 ; 211  |#endif
                             9146 ; 212  |
                             9147 ; 213  |
                             9148 ; 214  |
                             9149 ; 215  |
                             9150 
                             9152 
                             9153 ; 28   |#include "regsrevision.h"
                             9154 
                             9156 
                             9157 ; 1    |#if !(defined(__HW_REVR))
                             9158 ; 2    |#define __HW_REVR 1
                             9159 ; 3    |
                             9160 ; 4    |
                             9161 ; 5    |#define HW_GLUE_BASEADDR 0xFA00
                             9162 ; 6    |
                             9163 ; 7    |#define HW_REVR_RMN_BITPOS (0)
                             9164 ; 8    |#define HW_REVR_DCDCMODE_BITPOS (5)
                             9165 ; 9    |#define HW_REVR_RMJ_BITPOS (8)
                             9166 ; 10   |
                             9167 ; 11   |#define HW_REVR_RMN_WIDTH (5)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 155

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9168 ; 12   |#define HW_REVR_DCDCMODE_WIDTH (3)
                             9169 ; 13   |
                             9170 ; 14   |#define HW_REVR_DCDCMODE_SETMASK (((1<<HW_REVR_DCDCMODE_WIDTH)-1)<<HW_REVR_DCDCMODE_BITPOS
                                  )
                             9171 ; 15   |
                             9172 ; 16   |#define HW_REVR_DCDCMODE_CLRMASK (~(WORD)HW_REVR_DCDCMODE_SETMASK)
                             9173 ; 17   |
                             9174 ; 18   |
                             9175 ; 19   |/////////////////////////////////////////////////////////////////////////////////
                             9176 ; 20   |//  Revision Register (HW_REVR) bitfields and values. (read only)
                             9177 ; 21   |//  June15 2004: C struct updated to be correct: 
                             9178 ; 22   |//   Added DCDCMODE bitfield. Removed RMP bitfield. Reduced size of RMN bitfield to 5 bits
                                  .
                             9179 ; 23   |typedef union               
                             9180 ; 24   |{
                             9181 ; 25   |    struct {
                             9182 ; 26   |        unsigned RMN    :5;     //Minor Revision
                             9183 ; 27   |        unsigned DCDCMODE : 3;  //DCDC mode field function depends on DCDC mode pin strapp
                                  ing
                             9184 ; 28   |           #define DCDCMODE_7_CONVERTER1_2CH_BOOST_CONVERTER2_OFF      7
                             9185 ; 29   |           #define DCDCMODE_6_RESERVED                                 6
                             9186 ; 30   |           #define DCDCMODE_5_CONVERTER1_3CH_BOOST_CONVERTER2_OFF      5
                             9187 ; 31   |           #define DCDCMODE_4_RESERVED                                 4
                             9188 ; 32   |           #define DCDCMODE_3_CONVERTER1_1CH_BUCK_CONVERTER2_OFF       3
                             9189 ; 33   |           #define DCDCMODE_2_CONVERTER1_OFF_CONVERTER2_OFF            2
                             9190 ; 34   |           #define DCDCMODE_1_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BOOST 1
                             9191 ; 35   |           #define DCDCMODE_0_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BUCK  0
                             9192 ; 36   |           #define DCDCMODE_X_BUCK_MASKED_SETMASK 0x4
                             9193 ; 37   |        unsigned RMJ    :16;    //Major Revision
                             9194 ; 38   |    } B;
                             9195 ; 39   |
                             9196 ; 40   |    int I;
                             9197 ; 41   |
                             9198 ; 42   |} revr_type;
                             9199 ; 43   |#define HW_REVR (*(volatile revr_type _X*) (HW_GLUE_BASEADDR+2))
                             9200 ; 44   |
                             9201 ; 45   |#define HW_REVR_DCDCMODE_B0_BITPOS 5
                             9202 ; 46   |#define HW_REVR_DCDCMODE_B1_BITPOS 6
                             9203 ; 47   |#define HW_REVR_DCDCMODE_B2_BITPOS 7
                             9204 ; 48   |
                             9205 ; 49   |#define HW_REVR_DCDCMODE_BUCK_MASK_POS HW_REVR_DCDCMODE_B2_BITPOS
                             9206 ; 50   |// 3 bit bitfield: (HW_REVR_DCDCMODE_B2_BITPOS|HW_REVR_DCDCMODE_B1_BITPOS|HW_REVR_DCDCMODE
                                  _B0_BITPOS)
                             9207 ; 51   |#define HW_REVR_DCDC_MODE_SETMASK 0x0000E0
                             9208 ; 52   |#define HW_REVR_RMN_SETMASK 0xFF<<HW_REVR_RMN_BITPOS
                             9209 ; 53   |#define HW_REVR_RMJ_SETMASK 0xFFFF<<HW_REVR_RMJ_BITPOS
                             9210 ; 54   |
                             9211 ; 55   |#define HW_REVR_RMN_CLRMASK ~(WORD)HW_REVR_RMN_SETMASK
                             9212 ; 56   |#define HW_REVR_RMJ_CLRMASK ~(WORD)HW_REVR_RMJ_SETMASK
                             9213 ; 57   |
                             9214 ; 58   |#endif //!@def(__HW_REVR)
                             9215 ; 59   |
                             9216 
                             9218 
                             9219 ; 29   |#include "regsrtc.h"
                             9220 
                             9222 
                             9223 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             9224 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             9225 ; 3    |// Filename: regsrtc.inc
                             9226 ; 4    |// Description: Register definitions for RTC interface
                             9227 ; 5    |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 156

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9228 ; 6    |// The following naming conventions are followed in this file.
                             9229 ; 7    |// All registers are named using the format...
                             9230 ; 8    |//     HW_<module>_<regname>
                             9231 ; 9    |// where <module> is the module name which can be any of the following...
                             9232 ; 10   |//     USB20
                             9233 ; 11   |// (Note that when there is more than one copy of a particular module, the
                             9234 ; 12   |// module name includes a number starting from 0 for the first instance of
                             9235 ; 13   |// that module)
                             9236 ; 14   |// <regname> is the specific register within that module
                             9237 ; 15   |// We also define the following...
                             9238 ; 16   |//     HW_<module>_<regname>_BITPOS
                             9239 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             9240 ; 18   |//     HW_<module>_<regname>_SETMASK
                             9241 ; 19   |// which does something else, and
                             9242 ; 20   |//     HW_<module>_<regname>_CLRMASK
                             9243 ; 21   |// which does something else.
                             9244 ; 22   |// Other rules
                             9245 ; 23   |//     All caps
                             9246 ; 24   |//     Numeric identifiers start at 0
                             9247 ; 25   |#if !(defined(regsrtcinc))
                             9248 ; 26   |#define regsrtcinc 1
                             9249 ; 27   |
                             9250 ; 28   |#include "types.h"
                             9251 
                             9253 
                             9254 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             9255 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             9256 ; 3    |//
                             9257 ; 4    |// Filename: types.h
                             9258 ; 5    |// Description: Standard data types
                             9259 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             9260 ; 7    |
                             9261 ; 8    |#ifndef _TYPES_H
                             9262 ; 9    |#define _TYPES_H
                             9263 ; 10   |
                             9264 ; 11   |// TODO:  move this outta here!
                             9265 ; 12   |#if !defined(NOERROR)
                             9266 ; 13   |#define NOERROR 0
                             9267 ; 14   |#define SUCCESS 0
                             9268 ; 15   |#endif 
                             9269 ; 16   |#if !defined(SUCCESS)
                             9270 ; 17   |#define SUCCESS  0
                             9271 ; 18   |#endif
                             9272 ; 19   |#if !defined(ERROR)
                             9273 ; 20   |#define ERROR   -1
                             9274 ; 21   |#endif
                             9275 ; 22   |#if !defined(FALSE)
                             9276 ; 23   |#define FALSE 0
                             9277 ; 24   |#endif
                             9278 ; 25   |#if !defined(TRUE)
                             9279 ; 26   |#define TRUE  1
                             9280 ; 27   |#endif
                             9281 ; 28   |
                             9282 ; 29   |#if !defined(NULL)
                             9283 ; 30   |#define NULL 0
                             9284 ; 31   |#endif
                             9285 ; 32   |
                             9286 ; 33   |#define MAX_INT     0x7FFFFF
                             9287 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             9288 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             9289 ; 36   |#define MAX_ULONG   (-1) 
                             9290 ; 37   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 157

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9291 ; 38   |#define WORD_SIZE   24              // word size in bits
                             9292 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             9293 ; 40   |
                             9294 ; 41   |
                             9295 ; 42   |#define BYTE    unsigned char       // btVarName
                             9296 ; 43   |#define CHAR    signed char         // cVarName
                             9297 ; 44   |#define USHORT  unsigned short      // usVarName
                             9298 ; 45   |#define SHORT   unsigned short      // sVarName
                             9299 ; 46   |#define WORD    unsigned int        // wVarName
                             9300 ; 47   |#define INT     signed int          // iVarName
                             9301 ; 48   |#define DWORD   unsigned long       // dwVarName
                             9302 ; 49   |#define LONG    signed long         // lVarName
                             9303 ; 50   |#define BOOL    unsigned int        // bVarName
                             9304 ; 51   |#define FRACT   _fract              // frVarName
                             9305 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             9306 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             9307 ; 54   |#define FLOAT   float               // fVarName
                             9308 ; 55   |#define DBL     double              // dVarName
                             9309 ; 56   |#define ENUM    enum                // eVarName
                             9310 ; 57   |#define CMX     _complex            // cmxVarName
                             9311 ; 58   |typedef WORD UCS3;                   // 
                             9312 ; 59   |
                             9313 ; 60   |#define UINT16  unsigned short
                             9314 ; 61   |#define UINT8   unsigned char   
                             9315 ; 62   |#define UINT32  unsigned long
                             9316 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9317 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9318 ; 65   |#define WCHAR   UINT16
                             9319 ; 66   |
                             9320 ; 67   |//UINT128 is 16 bytes or 6 words
                             9321 ; 68   |typedef struct UINT128_3500 {   
                             9322 ; 69   |    int val[6];     
                             9323 ; 70   |} UINT128_3500;
                             9324 ; 71   |
                             9325 ; 72   |#define UINT128   UINT128_3500
                             9326 ; 73   |
                             9327 ; 74   |// Little endian word packed byte strings:   
                             9328 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9329 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9330 ; 77   |// Little endian word packed byte strings:   
                             9331 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9332 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9333 ; 80   |
                             9334 ; 81   |// Declare Memory Spaces To Use When Coding
                             9335 ; 82   |// A. Sector Buffers
                             9336 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             9337 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             9338 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             9339 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             9340 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             9341 ; 88   |// B. Media DDI Memory
                             9342 ; 89   |#define MEDIA_DDI_MEM _Y
                             9343 ; 90   |
                             9344 ; 91   |
                             9345 ; 92   |
                             9346 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             9347 ; 94   |// Examples of circular pointers:
                             9348 ; 95   |//    INT CIRC cpiVarName
                             9349 ; 96   |//    DWORD CIRC cpdwVarName
                             9350 ; 97   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 158

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9351 ; 98   |#define RETCODE INT                 // rcVarName
                             9352 ; 99   |
                             9353 ; 100  |// generic bitfield structure
                             9354 ; 101  |struct Bitfield {
                             9355 ; 102  |    unsigned int B0  :1;
                             9356 ; 103  |    unsigned int B1  :1;
                             9357 ; 104  |    unsigned int B2  :1;
                             9358 ; 105  |    unsigned int B3  :1;
                             9359 ; 106  |    unsigned int B4  :1;
                             9360 ; 107  |    unsigned int B5  :1;
                             9361 ; 108  |    unsigned int B6  :1;
                             9362 ; 109  |    unsigned int B7  :1;
                             9363 ; 110  |    unsigned int B8  :1;
                             9364 ; 111  |    unsigned int B9  :1;
                             9365 ; 112  |    unsigned int B10 :1;
                             9366 ; 113  |    unsigned int B11 :1;
                             9367 ; 114  |    unsigned int B12 :1;
                             9368 ; 115  |    unsigned int B13 :1;
                             9369 ; 116  |    unsigned int B14 :1;
                             9370 ; 117  |    unsigned int B15 :1;
                             9371 ; 118  |    unsigned int B16 :1;
                             9372 ; 119  |    unsigned int B17 :1;
                             9373 ; 120  |    unsigned int B18 :1;
                             9374 ; 121  |    unsigned int B19 :1;
                             9375 ; 122  |    unsigned int B20 :1;
                             9376 ; 123  |    unsigned int B21 :1;
                             9377 ; 124  |    unsigned int B22 :1;
                             9378 ; 125  |    unsigned int B23 :1;
                             9379 ; 126  |};
                             9380 ; 127  |
                             9381 ; 128  |union BitInt {
                             9382 ; 129  |        struct Bitfield B;
                             9383 ; 130  |        int        I;
                             9384 ; 131  |};
                             9385 ; 132  |
                             9386 ; 133  |#define MAX_MSG_LENGTH 10
                             9387 ; 134  |struct CMessage
                             9388 ; 135  |{
                             9389 ; 136  |        unsigned int m_uLength;
                             9390 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             9391 ; 138  |};
                             9392 ; 139  |
                             9393 ; 140  |typedef struct {
                             9394 ; 141  |    WORD m_wLength;
                             9395 ; 142  |    WORD m_wMessage;
                             9396 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             9397 ; 144  |} Message;
                             9398 ; 145  |
                             9399 ; 146  |struct MessageQueueDescriptor
                             9400 ; 147  |{
                             9401 ; 148  |        int *m_pBase;
                             9402 ; 149  |        int m_iModulo;
                             9403 ; 150  |        int m_iSize;
                             9404 ; 151  |        int *m_pHead;
                             9405 ; 152  |        int *m_pTail;
                             9406 ; 153  |};
                             9407 ; 154  |
                             9408 ; 155  |struct ModuleEntry
                             9409 ; 156  |{
                             9410 ; 157  |    int m_iSignaledEventMask;
                             9411 ; 158  |    int m_iWaitEventMask;
                             9412 ; 159  |    int m_iResourceOfCode;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 159

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9413 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             9414 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             9415 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             9416 ; 163  |    int m_uTimeOutHigh;
                             9417 ; 164  |    int m_uTimeOutLow;
                             9418 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             9419 ; 166  |};
                             9420 ; 167  |
                             9421 ; 168  |union WaitMask{
                             9422 ; 169  |    struct B{
                             9423 ; 170  |        unsigned int m_bNone     :1;
                             9424 ; 171  |        unsigned int m_bMessage  :1;
                             9425 ; 172  |        unsigned int m_bTimer    :1;
                             9426 ; 173  |        unsigned int m_bButton   :1;
                             9427 ; 174  |    } B;
                             9428 ; 175  |    int I;
                             9429 ; 176  |} ;
                             9430 ; 177  |
                             9431 ; 178  |
                             9432 ; 179  |struct Button {
                             9433 ; 180  |        WORD wButtonEvent;
                             9434 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             9435 ; 182  |};
                             9436 ; 183  |
                             9437 ; 184  |struct Message {
                             9438 ; 185  |        WORD wMsgLength;
                             9439 ; 186  |        WORD wMsgCommand;
                             9440 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             9441 ; 188  |};
                             9442 ; 189  |
                             9443 ; 190  |union EventTypes {
                             9444 ; 191  |        struct CMessage msg;
                             9445 ; 192  |        struct Button Button ;
                             9446 ; 193  |        struct Message Message;
                             9447 ; 194  |};
                             9448 ; 195  |
                             9449 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             9450 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             9451 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             9452 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             9453 ; 200  |
                             9454 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             9455 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             9456 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             9457 ; 204  |
                             9458 ; 205  |#if DEBUG
                             9459 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             9460 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             9461 ; 208  |#else 
                             9462 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             9463 ; 210  |#define DebugBuildAssert(x)    
                             9464 ; 211  |#endif
                             9465 ; 212  |
                             9466 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             9467 ; 214  |//  #pragma asm
                             9468 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             9469 ; 216  |//  #pragma endasm
                             9470 ; 217  |
                             9471 ; 218  |
                             9472 ; 219  |#ifdef COLOR_262K
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 160

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9473 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             9474 ; 221  |#elif defined(COLOR_65K)
                             9475 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             9476 ; 223  |#else
                             9477 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             9478 ; 225  |#endif
                             9479 ; 226  |    
                             9480 ; 227  |#endif // #ifndef _TYPES_H
                             9481 
                             9483 
                             9484 ; 29   |
                             9485 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9486 ; 31   |
                             9487 ; 32   |//   RTC STMP Registers 
                             9488 ; 33   |//   Edited 2/26/2002 J. Ferrara
                             9489 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9490 ; 35   |
                             9491 ; 36   |#define HW_RTC_BASEADDR (0xF500)
                             9492 ; 37   |
                             9493 ; 38   |
                             9494 ; 39   |
                             9495 ; 40   |
                             9496 ; 41   |
                             9497 ; 42   |/////////////////////////////////////////////////////////////////////////////////
                             9498 ; 43   |
                             9499 ; 44   |////  RTC Control Status Register (HW_RTC_CSR) Bit Definitions
                             9500 ; 45   |
                             9501 ; 46   |#define HW_RTC_CSR_ALARMINTEN_BITPOS (0)
                             9502 ; 47   |#define HW_RTC_CSR_ALARMINT_BITPOS (1)
                             9503 ; 48   |#define HW_RTC_CSR_WATCHDOGEN_BITPOS (2)
                             9504 ; 49   |#define HW_RTC_CSR_RSVD0_BITPOS (3)
                             9505 ; 50   |#define HW_RTC_CSR_STALEREGS_BITPOS (4)
                             9506 ; 51   |#define HW_RTC_CSR_RSVD1_BITPOS (9)
                             9507 ; 52   |#define HW_RTC_CSR_NEWREGS_BITPOS (12)
                             9508 ; 53   |#define HW_RTC_CSR_NEWREGS_XTALDIV_BITPOS (12)
                             9509 ; 54   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_BITPOS (13)
                             9510 ; 55   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS (14)
                             9511 ; 56   |#define HW_RTC_CSR_NEWREGS_PERSIST0_BITPOS (15)
                             9512 ; 57   |#define HW_RTC_CSR_NEWREGS_PERSIST1_BITPOS (16)
                             9513 ; 58   |#define HW_RTC_CSR_RSVD2_BITPOS (17)
                             9514 ; 59   |#define HW_RTC_CSR_FORCE_BITPOS (20)
                             9515 ; 60   |#define HW_RTC_CSR_RSVD3_BITPOS (21)
                             9516 ; 61   |#define HW_RTC_CSR_SFTRST_BITPOS (23)                                                     
                                                          
                             9517 ; 62   |#define HW_RTC_CSR_ALARMINTEN_WIDTH (1)
                             9518 ; 63   |#define HW_RTC_CSR_ALARMINT_WIDTH (1)
                             9519 ; 64   |#define HW_RTC_CSR_WATCHDOGEN_WIDTH (1)
                             9520 ; 65   |#define HW_RTC_CSR_RSVD0_WIDTH (1)
                             9521 ; 66   |#define HW_RTC_CSR_STALEREGS_WIDTH (5)
                             9522 ; 67   |#define HW_RTC_CSR_RSVD1_WIDTH (3)
                             9523 ; 68   |#define HW_RTC_CSR_NEWREGS_WIDTH (5)
                             9524 ; 69   |#define HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH (1)
                             9525 ; 70   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH (1)
                             9526 ; 71   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH (1)
                             9527 ; 72   |#define HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH (1)
                             9528 ; 73   |#define HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH (1)
                             9529 ; 74   |#define HW_RTC_CSR_RSVD2_WIDTH (3)
                             9530 ; 75   |#define HW_RTC_CSR_FORCE_WIDTH (1)
                             9531 ; 76   |#define HW_RTC_CSR_RSVD3_WIDTH (2)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 161

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9532 ; 77   |#define HW_RTC_CSR_SFTRST_WIDTH (1)
                             9533 ; 78   |
                             9534 ; 79   |#define HW_RTC_CSR_ALARMINT_SETMASK (((1<<HW_RTC_CSR_ALARMINT_WIDTH)-1)<<HW_RTC_CSR_ALARMI
                                  NT_BITPOS) 
                             9535 ; 80   |#define HW_RTC_CSR_ALARMINTEN_SETMASK (((1<<HW_RTC_CSR_ALARMINTEN_WIDTH)-1)<<HW_RTC_CSR_AL
                                  ARMINTEN_BITPOS) 
                             9536 ; 81   |#define HW_RTC_CSR_WATCHDOGEN_SETMASK (((1<<HW_RTC_CSR_WATCHDOGEN_WIDTH)-1)<<HW_RTC_CSR_WA
                                  TCHDOGEN_BITPOS) 
                             9537 ; 82   |#define HW_RTC_CSR_RSVD0_SETMASK (((1<<HW_RTC_CSR_RSVD0_WIDTH)-1)<<HW_RTC_CSR_RSVD0_BITPOS
                                  ) 
                             9538 ; 83   |#define HW_RTC_CSR_STALEREGS_SETMASK (((1<<HW_RTC_CSR_STALEREGS_WIDTH)-1)<<HW_RTC_CSR_STAL
                                  EREGS_BITPOS) 
                             9539 ; 84   |#define HW_RTC_CSR_RSVD1_SETMASK (((1<<HW_RTC_CSR_RSVD1_WIDTH)-1)<<HW_RTC_CSR_RSVD1_BITPOS
                                  ) 
                             9540 ; 85   |#define HW_RTC_CSR_NEWREGS_SETMASK (((1<<HW_RTC_CSR_NEWREGS_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_
                                  BITPOS) 
                             9541 ; 86   |#define HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK (((1<<HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH)-1)<<HW_
                                  RTC_CSR_NEWREGS_XTALDIV_BITPOS)   
                             9542 ; 87   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH)-1)<<HW_
                                  RTC_CSR_NEWREGS_MSCOUNT_BITPOS)
                             9543 ; 88   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH)-1)<
                                  <HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS)
                             9544 ; 89   |#define HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH)-1)<<H
                                  W_RTC_CSR_NEWREGS_PERSIST0_BITPOS)
                             9545 ; 90   |#define HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH)-1)<<H
                                  W_RTC_CSR_NEWREGS_PERSIST1_BITPOS)
                             9546 ; 91   |#define HW_RTC_CSR_RSVD2_SETMASK (((1<<HW_RTC_CSR_RSVD2_WIDTH)-1)<<HW_RTC_CSR_RSVD2_BITPOS
                                  ) 
                             9547 ; 92   |#define HW_RTC_CSR_FORCE_SETMASK (((1<<HW_RTC_CSR_FORCE_WIDTH)-1)<<HW_RTC_CSR_FORCE_BITPOS
                                  ) 
                             9548 ; 93   |#define HW_RTC_CSR_RSVD3_SETMASK (((1<<HW_RTC_CSR_RSVD3_WIDTH)-1)<<HW_RTC_CSR_RSVD3_BITPOS
                                  ) 
                             9549 ; 94   |#define HW_RTC_CSR_SFTRST_SETMASK (((1<<HW_RTC_CSR_SFTRST_WIDTH)-1)<<HW_RTC_CSR_SFTRST_BIT
                                  POS) 
                             9550 ; 95   |
                             9551 ; 96   |#define HW_RTC_CSR_ALARMINTEN_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINTEN_SETMASK)
                             9552 ; 97   |#define HW_RTC_CSR_ALARMINT_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINT_SETMASK)
                             9553 ; 98   |#define HW_RTC_CSR_WATCHDOGEN_CLRMASK (~(WORD)HW_RTC_CSR_WATCHDOGEN_SETMASK)
                             9554 ; 99   |#define HW_RTC_CSR_RSVD0_CLRMASK (~(WORD)HW_RTC_CSR_RSVD0_SETMASK)
                             9555 ; 100  |#define HW_RTC_CSR_STALEREGS_CLRMASK (~(WORD)HW_RTC_CSR_STALEREGS_SETMASK)
                             9556 ; 101  |#define HW_RTC_CSR_RSVD1_CLRMASK (~(WORD)HW_RTC_CSR_RSVD1_SETMASK)
                             9557 ; 102  |#define HW_RTC_CSR_NEWREGS_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_SETMASK)
                             9558 ; 103  |#define HW_RTC_CSR_NEWREGS_XTALDIV_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK)   
                             9559 ; 104  |#define HW_RTC_CSR_NEWREGS_MSCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK)
                             9560 ; 105  |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK)
                                  
                             9561 ; 106  |#define HW_RTC_CSR_NEWREGS_PERSIST0_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK)
                             9562 ; 107  |#define HW_RTC_CSR_NEWREGS_PERSIST1_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK)
                             9563 ; 108  |
                             9564 ; 109  |#define HW_RTC_CSR_RSVD2_CLRMASK (~(WORD)HW_RTC_CSR_RSVD2_SETMASK)
                             9565 ; 110  |#define HW_RTC_CSR_FORCE_CLRMASK (~(WORD)HW_RTC_CSR_FORCE_SETMASK)
                             9566 ; 111  |#define HW_RTC_CSR_RSVD3_CLRMASK (~(WORD)HW_RTC_CSR_RSVD3_SETMASK)
                             9567 ; 112  |#define HW_RTC_CSR_SFTRST_CLRMASK (~(WORD)HW_RTC_CSR_SFTRST_SETMASK)
                             9568 ; 113  |
                             9569 ; 114  |
                             9570 ; 115  |typedef union               
                             9571 ; 116  |{
                             9572 ; 117  |    struct {
                             9573 ; 118  |         int ALARMINTEN         : HW_RTC_CSR_ALARMINTEN_WIDTH;
                             9574 ; 119  |         int ALARMINT           : HW_RTC_CSR_ALARMINT_WIDTH;
                             9575 ; 120  |         int WATCHDOGEN         : HW_RTC_CSR_WATCHDOGEN_WIDTH;
                             9576 ; 121  |         int RSVD0              : HW_RTC_CSR_RSVD0_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 162

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9577 ; 122  |         unsigned int STALEREGS : HW_RTC_CSR_STALEREGS_WIDTH;
                             9578 ; 123  |         int RSVD1              : HW_RTC_CSR_RSVD1_WIDTH;
                             9579 ; 124  |         unsigned int NEWREGS   : HW_RTC_CSR_NEWREGS_WIDTH;
                             9580 ; 125  |         int RSVD2              : HW_RTC_CSR_RSVD2_WIDTH;
                             9581 ; 126  |         int FORCE             : HW_RTC_CSR_FORCE_WIDTH;
                             9582 ; 127  |         int RSVD3              : HW_RTC_CSR_RSVD3_WIDTH;
                             9583 ; 128  |         unsigned int SFTRST    : HW_RTC_CSR_SFTRST_WIDTH;
                             9584 ; 129  |    } B;
                             9585 ; 130  |    int I;
                             9586 ; 131  |    unsigned int U;
                             9587 ; 132  |} rtc_csr_type;
                             9588 ; 133  |#define HW_RTC_CSR      (*(volatile rtc_csr_type _X*) (HW_RTC_BASEADDR+0))    /* RTC Contr
                                  ol / Status Register */
                             9589 ; 134  |
                             9590 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                             9591 ; 136  |
                             9592 ; 137  |//  RTC Milliseconds Register0 (HW_RTC_MSECONDS0) Bit Definitions
                             9593 ; 138  |
                             9594 ; 139  |#define HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS (0)
                             9595 ; 140  |
                             9596 ; 141  |#define HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH (24)
                             9597 ; 142  |
                             9598 ; 143  |#define HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK (((1<<HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH)-1)<
                                  <HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS) 
                             9599 ; 144  |
                             9600 ; 145  |#define HW_RTC_MSECONDS0_MSECONDSLOW_CLRMASK (~(WORD)HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK)
                                  
                             9601 ; 146  |
                             9602 ; 147  |typedef union               
                             9603 ; 148  |{
                             9604 ; 149  |    struct {
                             9605 ; 150  |         int MSECONDSLOW        : HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH;
                             9606 ; 151  |    } B;
                             9607 ; 152  |    int I;
                             9608 ; 153  |    unsigned int U;
                             9609 ; 154  |} rtc_mseconds0_type;
                             9610 ; 155  |#define HW_RTC_MSECONDS0      (*(volatile rtc_mseconds0_type _X*) (HW_RTC_BASEADDR+1))    
                                  /* RTC MSECONDS Lower Word Register */
                             9611 ; 156  |#define HW_RTCLOWR            HW_RTC_MSECONDS0
                             9612 ; 157  |/////////////////////////////////////////////////////////////////////////////////
                             9613 ; 158  |
                             9614 ; 159  |//  RTC Milliseconds Register1 (HW_RTC_MSECONDS1) Bit Definitions
                             9615 ; 160  |
                             9616 ; 161  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS (0)
                             9617 ; 162  |
                             9618 ; 163  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH (24)
                             9619 ; 164  |
                             9620 ; 165  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_SETMASK (((1<<HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH)-1
                                  )<<HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS) 
                             9621 ; 166  |
                             9622 ; 167  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_CLRMASK (~(WORD)HW_RTC_MSECONDS1_MSECONDSHIGH_SETMAS
                                  K)
                             9623 ; 168  |
                             9624 ; 169  |typedef union               
                             9625 ; 170  |{
                             9626 ; 171  |    struct {
                             9627 ; 172  |         int MSECONDSHIGH       : HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH;
                             9628 ; 173  |    } B;
                             9629 ; 174  |    int I;
                             9630 ; 175  |    unsigned int U;
                             9631 ; 176  |} rtc_mseconds1_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 163

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9632 ; 177  |#define HW_RTC_MSECONDS1      (*(volatile rtc_mseconds1_type _X*) (HW_RTC_BASEADDR+2))    
                                  /* RTC MSECONDS Upper Word Register */
                             9633 ; 178  |#define HW_RTCUPR             HW_RTC_MSECONDS1
                             9634 ; 179  |
                             9635 ; 180  |#define HW_RTC_LOWER_OFFSET 1
                             9636 ; 181  |#define HW_RTC_UP_OFFSET 2
                             9637 ; 182  |
                             9638 ; 183  |
                             9639 ; 184  |/////////////////////////////////////////////////////////////////////////////////
                             9640 ; 185  |
                             9641 ; 186  |//  RTC Watchdog Count (HW_RTC_WATCHDOG) Bit Definitions
                             9642 ; 187  |
                             9643 ; 188  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_BITPOS (0)
                             9644 ; 189  |
                             9645 ; 190  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH (24)
                             9646 ; 191  |
                             9647 ; 192  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK (((1<<HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH)-1)<<HW_
                                  RTC_WATCHDOG_TIMEOUTCNT_BITPOS) 
                             9648 ; 193  |
                             9649 ; 194  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_CLRMASK (~(WORD)HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK)
                             9650 ; 195  |
                             9651 ; 196  |typedef union               
                             9652 ; 197  |{
                             9653 ; 198  |    struct {
                             9654 ; 199  |         int TIMEOUTCNT         : HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH;
                             9655 ; 200  |    } B;
                             9656 ; 201  |    int I;
                             9657 ; 202  |    unsigned int U;
                             9658 ; 203  |} rtc_watchdog_type;
                             9659 ; 204  |#define HW_RTC_WATCHDOG     (*(volatile rtc_watchdog_type _X*) (HW_RTC_BASEADDR+3))    /* 
                                  RTC Watchdog Timeout Register */
                             9660 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                             9661 ; 206  |
                             9662 ; 207  |//  RTC Alarm Register0 (HW_RTC_ALARM0) Bit Definitions
                             9663 ; 208  |
                             9664 ; 209  |#define HW_RTC_ALARM0_ALARMLOW_BITPOS (0)
                             9665 ; 210  |
                             9666 ; 211  |#define HW_RTC_ALARM0_ALARMLOW_WIDTH (24)
                             9667 ; 212  |
                             9668 ; 213  |#define HW_RTC_ALARM0_ALARMLOW_SETMASK (((1<<HW_RTC_ALARM0_ALARMLOW_WIDTH)-1)<<HW_RTC_ALAR
                                  M0_ALARMLOW_BITPOS) 
                             9669 ; 214  |
                             9670 ; 215  |#define HW_RTC_ALARM0_ALARMLOW_CLRMASK (~(WORD)HW_RTC_ALARM0_ALARMLOW_SETMASK)
                             9671 ; 216  |
                             9672 ; 217  |typedef union               
                             9673 ; 218  |{
                             9674 ; 219  |    struct {
                             9675 ; 220  |         int ALARMLOW   : HW_RTC_ALARM0_ALARMLOW_WIDTH;
                             9676 ; 221  |    } B;
                             9677 ; 222  |    int I;
                             9678 ; 223  |    unsigned int U;
                             9679 ; 224  |} rtc_alarm0_type;
                             9680 ; 225  |#define HW_RTC_ALARM0      (*(volatile rtc_alarm0_type _X*) (HW_RTC_BASEADDR+4))    /* RTC
                                   ALARM Lower Word Register */
                             9681 ; 226  |/////////////////////////////////////////////////////////////////////////////////
                             9682 ; 227  |
                             9683 ; 228  |//  RTC Alarm Register1 (HW_RTC_ALARM1) Bit Definitions
                             9684 ; 229  |
                             9685 ; 230  |#define HW_RTC_ALARM1_ALARMHIGH_BITPOS (0)
                             9686 ; 231  |
                             9687 ; 232  |#define HW_RTC_ALARM1_ALARMHIGH_WIDTH (24)
                             9688 ; 233  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 164

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9689 ; 234  |#define HW_RTC_ALARM1_ALARMHIGH_SETMASK (((1<<HW_RTC_ALARM1_ALARMHIGH_WIDTH)-1)<<HW_RTC_AL
                                  ARM1_ALARMHIGH_BITPOS) 
                             9690 ; 235  |
                             9691 ; 236  |#define HW_RTC_ALARM1_ALARMHIGH_CLRMASK (~(WORD)HW_RTC_ALARM1_ALARMHIGH_SETMASK)
                             9692 ; 237  |
                             9693 ; 238  |typedef union               
                             9694 ; 239  |{
                             9695 ; 240  |    struct {
                             9696 ; 241  |         int ALARMHIGH  : HW_RTC_ALARM1_ALARMHIGH_WIDTH;
                             9697 ; 242  |    } B;
                             9698 ; 243  |    int I;
                             9699 ; 244  |    unsigned int U;
                             9700 ; 245  |} rtc_alarm1_type;
                             9701 ; 246  |#define HW_RTC_ALARM1      (*(volatile rtc_alarm1_type _X*) (HW_RTC_BASEADDR+5))    /* RTC
                                   ALARM Upper Word Register */
                             9702 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                             9703 ; 248  |
                             9704 ; 249  |//  RTC Xtal-Clock Divide Register (HW_RTC_XTALDIVIDE) Bit Definitions
                             9705 ; 250  |
                             9706 ; 251  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_BITPOS (0)
                             9707 ; 252  |#define HW_RTC_XTALDIVIDE_RSVD0_BITPOS (16)
                             9708 ; 253  |
                             9709 ; 254  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH (16)
                             9710 ; 255  |#define HW_RTC_XTALDIVIDE_RSVD0_WIDTH (8)
                             9711 ; 256  |
                             9712 ; 257  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK (((1<<HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH)-1)<<HW_
                                  RTC_XTALDIVIDE_DIVCOUNT_BITPOS) 
                             9713 ; 258  |#define HW_RTC_XTALDIVIDE_RSVD0_SETMASK (((1<<HW_RTC_XTALDIVIDE_RSVD0_BITPOS)-1)<<HW_RTC_X
                                  TALDIVIDE_RSVD0_BITPOS) 
                             9714 ; 259  |
                             9715 ; 260  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK)
                             9716 ; 261  |#define HW_RTC_XTALDIVIDE_RSVD0_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_RSVD0_SETMASK)
                             9717 ; 262  |
                             9718 ; 263  |typedef union               
                             9719 ; 264  |{
                             9720 ; 265  |    struct {
                             9721 ; 266  |         int DIVCOUNT   : HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH;
                             9722 ; 267  |         int RSVD0      : HW_RTC_XTALDIVIDE_RSVD0_WIDTH;
                             9723 ; 268  |    } B;
                             9724 ; 269  |    int I;
                             9725 ; 270  |    unsigned int U;
                             9726 ; 271  |} rtc_xtaldivide_type;
                             9727 ; 272  |#define HW_RTC_XTALDIVIDE   (*(volatile rtc_xtaldivide_type _X*) (HW_RTC_BASEADDR+6))  /* 
                                  RTC Xtal-clock Pre-Divider Word Register */
                             9728 ; 273  |/////////////////////////////////////////////////////////////////////////////////
                             9729 ; 274  |
                             9730 ; 275  |//  RTC PERSISTENT Register0 (HW_RTC_PERSISTENT0) Bit Definitions
                             9731 ; 276  |
                             9732 ; 277  |#define HW_RTC_PERSISTENT0_ALARMEN_BITPOS (0)
                             9733 ; 278  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS (1)
                             9734 ; 279  |#define HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS (2)
                             9735 ; 280  |#define HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS (3)
                             9736 ; 281  |#define HW_RTC_PERSISTENT0_RSVD0_BITPOS (4)
                             9737 ; 282  |
                             9738 ; 283  |#define HW_RTC_PERSISTENT0_ALARMEN_WIDTH (1)
                             9739 ; 284  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH (1)
                             9740 ; 285  |#define HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH (1)
                             9741 ; 286  |#define HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH (1)
                             9742 ; 287  |#define HW_RTC_PERSISTENT0_RSVD0_WIDTH (21)
                             9743 ; 288  |
                             9744 ; 289  |#define HW_RTC_PERSISTENT0_ALARMEN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMEN_WIDTH)-1)<<HW_
                                  RTC_PERSISTENT0_ALARMEN_BITPOS) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 165

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9745 ; 290  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDT
                                  H)-1)<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS)
                             9746 ; 291  |#define HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH)-1)<
                                  <HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS) 
                             9747 ; 292  |#define HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK (((1<<HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH)-1)<
                                  <HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS) 
                             9748 ; 293  |#define HW_RTC_PERSISTENT0_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT0_RSVD0_WIDTH)-1)<<HW_RTC_
                                  PERSISTENT0_RSVD0_BITPOS) 
                             9749 ; 294  |
                             9750 ; 295  |#define HW_RTC_PERSISTENT0_ALARMEN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMEN_SETMASK)
                             9751 ; 296  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_EN_SE
                                  TMASK)
                             9752 ; 297  |#define HW_RTC_PERSISTENT0_ALARMWAKE_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK)
                                  
                             9753 ; 298  |#define HW_RTC_PERSISTENT0_XTALPDOWN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK)
                                  
                             9754 ; 299  |#define HW_RTC_PERSISTENT0_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_RSVD0_SETMASK)
                             9755 ; 300  |
                             9756 ; 301  |typedef union               
                             9757 ; 302  |{
                             9758 ; 303  |   struct {
                             9759 ; 304  |      int ALARMEN   : HW_RTC_PERSISTENT0_ALARMEN_WIDTH;
                             9760 ; 305  |           int ALARMWAKE_EN  :  HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH;
                             9761 ; 306  |      int ALARMWAKE : HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH;
                             9762 ; 307  |      int XTALPDOWN : HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH;
                             9763 ; 308  |      int RSVD0     : HW_RTC_PERSISTENT0_RSVD0_WIDTH;
                             9764 ; 309  |   } B;
                             9765 ; 310  |    int I;
                             9766 ; 311  |    unsigned int U;
                             9767 ; 312  |} rtc_PERSISTENT0_type;
                             9768 ; 313  |#define HW_RTC_PERSISTENT0   (*(volatile rtc_PERSISTENT0_type _X*) (HW_RTC_BASEADDR+7))  /
                                  * RTC PERSISTENT Register0 */
                             9769 ; 314  |
                             9770 ; 315  |/////////////////////////////////////////////////////////////////////////////////
                             9771 ; 316  |
                             9772 ; 317  |//  RTC PERSISTENT Register1 (HW_RTC_PERSISTENT1) Bit Definitions
                             9773 ; 318  |
                             9774 ; 319  |#define HW_RTC_PERSISTENT1_RSVD0_BITPOS (0)
                             9775 ; 320  |
                             9776 ; 321  |#define HW_RTC_PERSISTENT1_RSVD0_WIDTH (24)
                             9777 ; 322  |
                             9778 ; 323  |#define HW_RTC_PERSISTENT1_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT1_RSVD0_WIDTH)-1)<<HW_RTC_
                                  PERSISTENT1_RSVD0_BITPOS) 
                             9779 ; 324  |
                             9780 ; 325  |#define HW_RTC_PERSISTENT1_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT1_RSVD0_SETMASK)
                             9781 ; 326  |
                             9782 ; 327  |
                             9783 ; 328  |typedef union               
                             9784 ; 329  |{
                             9785 ; 330  |    struct {
                             9786 ; 331  |         int RSVD0      : HW_RTC_PERSISTENT1_RSVD0_WIDTH;
                             9787 ; 332  |    } B;
                             9788 ; 333  |    int I;
                             9789 ; 334  |    unsigned int U;
                             9790 ; 335  |} rtc_PERSISTENT1_type;
                             9791 ; 336  |#define HW_RTC_PERSISTENT1   (*(volatile rtc_PERSISTENT1_type _X*) (HW_RTC_BASEADDR+8))  /
                                  * RTC PERSISTENT Register1 */
                             9792 ; 337  |
                             9793 ; 338  |
                             9794 ; 339  |#endif
                             9795 ; 340  |
                             9796 ; 341  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 166

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9797 ; 342  |
                             9798 ; 343  |
                             9799 ; 344  |
                             9800 ; 345  |
                             9801 ; 346  |
                             9802 ; 347  |
                             9803 ; 348  |
                             9804 ; 349  |
                             9805 ; 350  |
                             9806 ; 351  |
                             9807 ; 352  |
                             9808 ; 353  |
                             9809 
                             9811 
                             9812 ; 30   |#include "regsspare.h"
                             9813 
                             9815 
                             9816 ; 1    |#if !(defined(RESGSSPARE_INC))
                             9817 ; 2    |#define RESGSSPARE_INC 1
                             9818 ; 3    |
                             9819 ; 4    |#define HW_SPARER_BASEADDR (0xFA16)
                             9820 ; 5    |
                             9821 ; 6    |
                             9822 ; 7    |#define HW_SPARER_I2SS_BITPOS 0
                             9823 ; 8    |#define HW_SPARER_USB_SELECT_BITPOS 1
                             9824 ; 9    |#define HW_SPARER_USB_PLUGIN_BITPOS 8
                             9825 ; 10   |#define HW_SPARER_PSWITCH_BITPOS 9
                             9826 ; 11   |
                             9827 ; 12   |#define HW_SPARER_I2SS_SETMASK 1<<HW_SPARER_I2SS_BITPOS
                             9828 ; 13   |#define HW_SPARER_USB_SELECT_SETMASK 1<<HW_SPARER_USB_SELECT_BITPOS
                             9829 ; 14   |
                             9830 ; 15   |#define HW_SPARER_I2SS_CLRMASK ~(WORD)HW_SPARER_I2SS_SETMASK
                             9831 ; 16   |#define HW_SPARER_USB_SELECT_CLRMASK ~(WORD)HW_SPARER_USB_SELECT_SETMASK
                             9832 ; 17   |
                             9833 ; 18   |
                             9834 ; 19   |
                             9835 ; 20   |typedef union               
                             9836 ; 21   |{
                             9837 ; 22   |    struct {
                             9838 ; 23   |        int      I2SS       :1;     
                             9839 ; 24   |        int      USBSELECT  :1;     
                             9840 ; 25   |        unsigned            :6;
                             9841 ; 26   |        int      USBPLUGIN  :1;     
                             9842 ; 27   |        int      PSWITCH    :1;     
                             9843 ; 28   |    } B;
                             9844 ; 29   |
                             9845 ; 30   |    int I;
                             9846 ; 31   |
                             9847 ; 32   |} spare_type;
                             9848 ; 33   |#define HW_SPARER      (*(volatile spare_type _X*) (HW_SPARER_BASEADDR))
                             9849 ; 34   |
                             9850 ; 35   |
                             9851 ; 36   |
                             9852 ; 37   |#endif
                             9853 
                             9855 
                             9856 ; 31   |#include "regsspi.h"
                             9857 
                             9859 
                             9860 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9861 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                             9862 ; 3    |//;; Filename    : regsspi.inc
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 167

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9863 ; 4    |//;; Description : Register definitions for SPI interface
                             9864 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9865 ; 6    |
                             9866 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                             9867 ; 8    |// The following naming conventions are followed in this file.
                             9868 ; 9    |// All registers are named using the format...
                             9869 ; 10   |//     HW_<module>_<regname>
                             9870 ; 11   |// where <module> is the module name which can be any of the following...
                             9871 ; 12   |//     USB20
                             9872 ; 13   |// (Note that when there is more than one copy of a particular module, the
                             9873 ; 14   |// module name includes a number starting from 0 for the first instance of
                             9874 ; 15   |// that module)
                             9875 ; 16   |// <regname> is the specific register within that module
                             9876 ; 17   |// We also define the following...
                             9877 ; 18   |//     HW_<module>_<regname>_BITPOS
                             9878 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             9879 ; 20   |//     HW_<module>_<regname>_SETMASK
                             9880 ; 21   |// which does something else, and
                             9881 ; 22   |//     HW_<module>_<regname>_CLRMASK
                             9882 ; 23   |// which does something else.
                             9883 ; 24   |// Other rules
                             9884 ; 25   |//     All caps
                             9885 ; 26   |//     Numeric identifiers start at 0
                             9886 ; 27   |#if !(defined(regsspiinc))
                             9887 ; 28   |#define regsspiinc 1
                             9888 ; 29   |
                             9889 ; 30   |#include "types.h"
                             9890 
                             9892 
                             9893 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             9894 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             9895 ; 3    |//
                             9896 ; 4    |// Filename: types.h
                             9897 ; 5    |// Description: Standard data types
                             9898 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             9899 ; 7    |
                             9900 ; 8    |#ifndef _TYPES_H
                             9901 ; 9    |#define _TYPES_H
                             9902 ; 10   |
                             9903 ; 11   |// TODO:  move this outta here!
                             9904 ; 12   |#if !defined(NOERROR)
                             9905 ; 13   |#define NOERROR 0
                             9906 ; 14   |#define SUCCESS 0
                             9907 ; 15   |#endif 
                             9908 ; 16   |#if !defined(SUCCESS)
                             9909 ; 17   |#define SUCCESS  0
                             9910 ; 18   |#endif
                             9911 ; 19   |#if !defined(ERROR)
                             9912 ; 20   |#define ERROR   -1
                             9913 ; 21   |#endif
                             9914 ; 22   |#if !defined(FALSE)
                             9915 ; 23   |#define FALSE 0
                             9916 ; 24   |#endif
                             9917 ; 25   |#if !defined(TRUE)
                             9918 ; 26   |#define TRUE  1
                             9919 ; 27   |#endif
                             9920 ; 28   |
                             9921 ; 29   |#if !defined(NULL)
                             9922 ; 30   |#define NULL 0
                             9923 ; 31   |#endif
                             9924 ; 32   |
                             9925 ; 33   |#define MAX_INT     0x7FFFFF
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 168

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9926 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             9927 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             9928 ; 36   |#define MAX_ULONG   (-1) 
                             9929 ; 37   |
                             9930 ; 38   |#define WORD_SIZE   24              // word size in bits
                             9931 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             9932 ; 40   |
                             9933 ; 41   |
                             9934 ; 42   |#define BYTE    unsigned char       // btVarName
                             9935 ; 43   |#define CHAR    signed char         // cVarName
                             9936 ; 44   |#define USHORT  unsigned short      // usVarName
                             9937 ; 45   |#define SHORT   unsigned short      // sVarName
                             9938 ; 46   |#define WORD    unsigned int        // wVarName
                             9939 ; 47   |#define INT     signed int          // iVarName
                             9940 ; 48   |#define DWORD   unsigned long       // dwVarName
                             9941 ; 49   |#define LONG    signed long         // lVarName
                             9942 ; 50   |#define BOOL    unsigned int        // bVarName
                             9943 ; 51   |#define FRACT   _fract              // frVarName
                             9944 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             9945 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             9946 ; 54   |#define FLOAT   float               // fVarName
                             9947 ; 55   |#define DBL     double              // dVarName
                             9948 ; 56   |#define ENUM    enum                // eVarName
                             9949 ; 57   |#define CMX     _complex            // cmxVarName
                             9950 ; 58   |typedef WORD UCS3;                   // 
                             9951 ; 59   |
                             9952 ; 60   |#define UINT16  unsigned short
                             9953 ; 61   |#define UINT8   unsigned char   
                             9954 ; 62   |#define UINT32  unsigned long
                             9955 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9956 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9957 ; 65   |#define WCHAR   UINT16
                             9958 ; 66   |
                             9959 ; 67   |//UINT128 is 16 bytes or 6 words
                             9960 ; 68   |typedef struct UINT128_3500 {   
                             9961 ; 69   |    int val[6];     
                             9962 ; 70   |} UINT128_3500;
                             9963 ; 71   |
                             9964 ; 72   |#define UINT128   UINT128_3500
                             9965 ; 73   |
                             9966 ; 74   |// Little endian word packed byte strings:   
                             9967 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9968 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9969 ; 77   |// Little endian word packed byte strings:   
                             9970 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9971 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9972 ; 80   |
                             9973 ; 81   |// Declare Memory Spaces To Use When Coding
                             9974 ; 82   |// A. Sector Buffers
                             9975 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             9976 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             9977 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             9978 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             9979 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             9980 ; 88   |// B. Media DDI Memory
                             9981 ; 89   |#define MEDIA_DDI_MEM _Y
                             9982 ; 90   |
                             9983 ; 91   |
                             9984 ; 92   |
                             9985 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 169

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9986 ; 94   |// Examples of circular pointers:
                             9987 ; 95   |//    INT CIRC cpiVarName
                             9988 ; 96   |//    DWORD CIRC cpdwVarName
                             9989 ; 97   |
                             9990 ; 98   |#define RETCODE INT                 // rcVarName
                             9991 ; 99   |
                             9992 ; 100  |// generic bitfield structure
                             9993 ; 101  |struct Bitfield {
                             9994 ; 102  |    unsigned int B0  :1;
                             9995 ; 103  |    unsigned int B1  :1;
                             9996 ; 104  |    unsigned int B2  :1;
                             9997 ; 105  |    unsigned int B3  :1;
                             9998 ; 106  |    unsigned int B4  :1;
                             9999 ; 107  |    unsigned int B5  :1;
                            10000 ; 108  |    unsigned int B6  :1;
                            10001 ; 109  |    unsigned int B7  :1;
                            10002 ; 110  |    unsigned int B8  :1;
                            10003 ; 111  |    unsigned int B9  :1;
                            10004 ; 112  |    unsigned int B10 :1;
                            10005 ; 113  |    unsigned int B11 :1;
                            10006 ; 114  |    unsigned int B12 :1;
                            10007 ; 115  |    unsigned int B13 :1;
                            10008 ; 116  |    unsigned int B14 :1;
                            10009 ; 117  |    unsigned int B15 :1;
                            10010 ; 118  |    unsigned int B16 :1;
                            10011 ; 119  |    unsigned int B17 :1;
                            10012 ; 120  |    unsigned int B18 :1;
                            10013 ; 121  |    unsigned int B19 :1;
                            10014 ; 122  |    unsigned int B20 :1;
                            10015 ; 123  |    unsigned int B21 :1;
                            10016 ; 124  |    unsigned int B22 :1;
                            10017 ; 125  |    unsigned int B23 :1;
                            10018 ; 126  |};
                            10019 ; 127  |
                            10020 ; 128  |union BitInt {
                            10021 ; 129  |        struct Bitfield B;
                            10022 ; 130  |        int        I;
                            10023 ; 131  |};
                            10024 ; 132  |
                            10025 ; 133  |#define MAX_MSG_LENGTH 10
                            10026 ; 134  |struct CMessage
                            10027 ; 135  |{
                            10028 ; 136  |        unsigned int m_uLength;
                            10029 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            10030 ; 138  |};
                            10031 ; 139  |
                            10032 ; 140  |typedef struct {
                            10033 ; 141  |    WORD m_wLength;
                            10034 ; 142  |    WORD m_wMessage;
                            10035 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            10036 ; 144  |} Message;
                            10037 ; 145  |
                            10038 ; 146  |struct MessageQueueDescriptor
                            10039 ; 147  |{
                            10040 ; 148  |        int *m_pBase;
                            10041 ; 149  |        int m_iModulo;
                            10042 ; 150  |        int m_iSize;
                            10043 ; 151  |        int *m_pHead;
                            10044 ; 152  |        int *m_pTail;
                            10045 ; 153  |};
                            10046 ; 154  |
                            10047 ; 155  |struct ModuleEntry
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 170

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10048 ; 156  |{
                            10049 ; 157  |    int m_iSignaledEventMask;
                            10050 ; 158  |    int m_iWaitEventMask;
                            10051 ; 159  |    int m_iResourceOfCode;
                            10052 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            10053 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            10054 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            10055 ; 163  |    int m_uTimeOutHigh;
                            10056 ; 164  |    int m_uTimeOutLow;
                            10057 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            10058 ; 166  |};
                            10059 ; 167  |
                            10060 ; 168  |union WaitMask{
                            10061 ; 169  |    struct B{
                            10062 ; 170  |        unsigned int m_bNone     :1;
                            10063 ; 171  |        unsigned int m_bMessage  :1;
                            10064 ; 172  |        unsigned int m_bTimer    :1;
                            10065 ; 173  |        unsigned int m_bButton   :1;
                            10066 ; 174  |    } B;
                            10067 ; 175  |    int I;
                            10068 ; 176  |} ;
                            10069 ; 177  |
                            10070 ; 178  |
                            10071 ; 179  |struct Button {
                            10072 ; 180  |        WORD wButtonEvent;
                            10073 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            10074 ; 182  |};
                            10075 ; 183  |
                            10076 ; 184  |struct Message {
                            10077 ; 185  |        WORD wMsgLength;
                            10078 ; 186  |        WORD wMsgCommand;
                            10079 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            10080 ; 188  |};
                            10081 ; 189  |
                            10082 ; 190  |union EventTypes {
                            10083 ; 191  |        struct CMessage msg;
                            10084 ; 192  |        struct Button Button ;
                            10085 ; 193  |        struct Message Message;
                            10086 ; 194  |};
                            10087 ; 195  |
                            10088 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            10089 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            10090 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            10091 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            10092 ; 200  |
                            10093 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            10094 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            10095 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            10096 ; 204  |
                            10097 ; 205  |#if DEBUG
                            10098 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            10099 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            10100 ; 208  |#else 
                            10101 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            10102 ; 210  |#define DebugBuildAssert(x)    
                            10103 ; 211  |#endif
                            10104 ; 212  |
                            10105 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            10106 ; 214  |//  #pragma asm
                            10107 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 171

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10108 ; 216  |//  #pragma endasm
                            10109 ; 217  |
                            10110 ; 218  |
                            10111 ; 219  |#ifdef COLOR_262K
                            10112 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            10113 ; 221  |#elif defined(COLOR_65K)
                            10114 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            10115 ; 223  |#else
                            10116 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            10117 ; 225  |#endif
                            10118 ; 226  |    
                            10119 ; 227  |#endif // #ifndef _TYPES_H
                            10120 
                            10122 
                            10123 ; 31   |
                            10124 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10125 ; 33   |
                            10126 ; 34   |//   SPI STMP3500 Registers 
                            10127 ; 35   |//   Last Updated 7.7.2003 Dave Dyches
                            10128 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10129 ; 37   |
                            10130 ; 38   |#define HW_SPI_BASEADDR (0xFFF9)
                            10131 ; 39   |
                            10132 ; 40   |
                            10133 ; 41   |
                            10134 ; 42   |// /////////////////////////////////////////////
                            10135 ; 43   |// //  SPI Control/Status Register Bit Definitions
                            10136 ; 44   |#define HW_SPCSR_SPE_BITPOS (0)
                            10137 ; 45   |#define HW_SPCSR_MSTR_BITPOS (1)
                            10138 ; 46   |#define HW_SPCSR_SPIE_BITPOS (2)
                            10139 ; 47   |#define HW_SPCSR_CPOL_BITPOS (3)
                            10140 ; 48   |#define HW_SPCSR_CPHA_BITPOS (4)
                            10141 ; 49   |#define HW_SPCSR_SPIF_BITPOS (5)
                            10142 ; 50   |#define HW_SPCSR_WCOL_BITPOS (6)
                            10143 ; 51   |#define HW_SPCSR_MODF_BITPOS (7)
                            10144 ; 52   |#define HW_SPCSR_DIV_BITPOS (8)
                            10145 ; 53   |#define HW_SPCSR_RSVD_BITPOS (16)
                            10146 ; 54   |
                            10147 ; 55   |#define HW_SPCSR_SPE_WIDTH (1)
                            10148 ; 56   |#define HW_SPCSR_MSTR_WIDTH (1)
                            10149 ; 57   |#define HW_SPCSR_SPIE_WIDTH (1)
                            10150 ; 58   |#define HW_SPCSR_CPOL_WIDTH (1)
                            10151 ; 59   |#define HW_SPCSR_CPHA_WIDTH (1)
                            10152 ; 60   |#define HW_SPCSR_SPIF_WIDTH (1)
                            10153 ; 61   |#define HW_SPCSR_WCOL_WIDTH (1)
                            10154 ; 62   |#define HW_SPCSR_MODF_WIDTH (1)
                            10155 ; 63   |#define HW_SPCSR_DIV_WIDTH (8)
                            10156 ; 64   |#define HW_SPCSR_RSVD_WIDTH (8)
                            10157 ; 65   |
                            10158 ; 66   |#define HW_SPCSR_SPE_SETMASK (((1<<HW_SPCSR_SPE_WIDTH)-1)<<HW_SPCSR_SPE_BITPOS)
                            10159 ; 67   |#define HW_SPCSR_MSTR_SETMASK (((1<<HW_SPCSR_MSTR_WIDTH)-1)<<HW_SPCSR_MSTR_BITPOS)
                            10160 ; 68   |#define HW_SPCSR_SPIE_SETMASK (((1<<HW_SPCSR_SPIE_WIDTH)-1)<<HW_SPCSR_SPIE_BITPOS)
                            10161 ; 69   |#define HW_SPCSR_CPOL_SETMASK (((1<<HW_SPCSR_CPOL_WIDTH)-1)<<HW_SPCSR_CPOL_BITPOS)
                            10162 ; 70   |#define HW_SPCSR_CPHA_SETMASK (((1<<HW_SPCSR_CPHA_WIDTH)-1)<<HW_SPCSR_CPHA_BITPOS)
                            10163 ; 71   |#define HW_SPCSR_SPIF_SETMASK (((1<<HW_SPCSR_SPIF_WIDTH)-1)<<HW_SPCSR_SPIF_BITPOS)
                            10164 ; 72   |#define HW_SPCSR_WCOL_SETMASK (((1<<HW_SPCSR_WCOL_WIDTH)-1)<<HW_SPCSR_WCOL_BITPOS)
                            10165 ; 73   |#define HW_SPCSR_MODF_SETMASK (((1<<HW_SPCSR_MODF_WIDTH)-1)<<HW_SPCSR_MODF_BITPOS)
                            10166 ; 74   |#define HW_SPCSR_DIV_SETMASK (((1<<HW_SPCSR_DIV_WIDTH)-1)<<HW_SPCSR_DIV_BITPOS)
                            10167 ; 75   |#define HW_SPCSR_RSVD_SETMASK (((1<<HW_SPCSR_RSVD_WIDTH)-1)<<HW_SPCSR_RSVD_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 172

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10168 ; 76   |
                            10169 ; 77   |#define HW_SPCSR_SPE_CLRMASK (~(WORD)HW_SPCSR_SPE_SETMASK)
                            10170 ; 78   |#define HW_SPCSR_MSTR_CLRMASK (~(WORD)HW_SPCSR_MSTR_SETMASK)
                            10171 ; 79   |#define HW_SPCSR_SPIE_CLRMASK (~(WORD)HW_SPCSR_SPIE_SETMASK)
                            10172 ; 80   |#define HW_SPCSR_CPOL_CLRMASK (~(WORD)HW_SPCSR_CPOL_SETMASK)
                            10173 ; 81   |#define HW_SPCSR_CPHA_CLRMASK (~(WORD)HW_SPCSR_CPHA_SETMASK)
                            10174 ; 82   |#define HW_SPCSR_SPIF_CLRMASK (~(WORD)HW_SPCSR_SPIF_SETMASK)
                            10175 ; 83   |#define HW_SPCSR_WCOL_CLRMASK (~(WORD)HW_SPCSR_WCOL_SETMASK)
                            10176 ; 84   |#define HW_SPCSR_MODF_CLRMASK (~(WORD)HW_SPCSR_MODF_SETMASK)
                            10177 ; 85   |#define HW_SPCSR_DIV_CLRMASK (~(WORD)HW_SPCSR_DIV_SETMASK)
                            10178 ; 86   |#define HW_SPCSR_RSVD_CLRMASK (~(WORD)HW_SPCSR_RSVD_SETMASK)
                            10179 ; 87   |
                            10180 ; 88   |typedef union               
                            10181 ; 89   |{
                            10182 ; 90   |    struct {
                            10183 ; 91   |        int SPE                 : HW_SPCSR_SPE_WIDTH;    
                            10184 ; 92   |        int MSTR                : HW_SPCSR_MSTR_WIDTH;
                            10185 ; 93   |        int SPIE                    : HW_SPCSR_SPIE_WIDTH;
                            10186 ; 94   |        int CPOL                : HW_SPCSR_CPOL_WIDTH;
                            10187 ; 95   |        int CPHA                : HW_SPCSR_CPHA_WIDTH;
                            10188 ; 96   |        int SPIF                : HW_SPCSR_SPIF_WIDTH;
                            10189 ; 97   |        int WCOL                    : HW_SPCSR_WCOL_WIDTH;
                            10190 ; 98   |        int MODF                : HW_SPCSR_MODF_WIDTH;
                            10191 ; 99   |        int DIV                 : HW_SPCSR_DIV_WIDTH;
                            10192 ; 100  |    } B;
                            10193 ; 101  |
                            10194 ; 102  |    int I;
                            10195 ; 103  |    unsigned int U;
                            10196 ; 104  |} spcsr_type;
                            10197 ; 105  |#define HW_SPCSR      (*(volatile spcsr_type _X*) (HW_SPI_BASEADDR))    /* SPI Control / S
                                  tatus Register */
                            10198 ; 106  |
                            10199 ; 107  |// /////////////////////////////////////////////
                            10200 ; 108  |// //  SPI Data Register Bit Definitions
                            10201 ; 109  |#define HW_SPDR_SPIDATA_BITPOS (0)
                            10202 ; 110  |#define HW_SPDR_RSVD_BITPOS (8)
                            10203 ; 111  |
                            10204 ; 112  |#define HW_SPDR_SPIDATA_WIDTH (8)
                            10205 ; 113  |#define HW_SPDR_RSVD_WIDTH (16)
                            10206 ; 114  |
                            10207 ; 115  |#define HW_SPDR_SPIDATA_SETMASK (((1<<HW_SPDR_SPIDATA_WIDTH)-1)<<HW_SPDR_SPIDATA_BITPOS)
                            10208 ; 116  |#define HW_SPDR_RSVD_SETMASK (((1<<HW_SPDR_RSVD_WIDTH)-1)<<HW_SPDR_RSVD_BITPOS)
                            10209 ; 117  |
                            10210 ; 118  |#define HW_SPDR_SPIDATA_CLRMASK (~(WORD)HW_SPDR_SPIDATA_SETMASK) 
                            10211 ; 119  |#define HW_SPDR_RSVD_CLRMASK (~(WORD)HW_SPDR_RSVD_SETMASK)
                            10212 ; 120  |
                            10213 ; 121  |typedef union               
                            10214 ; 122  |{
                            10215 ; 123  |    struct {
                            10216 ; 124  |        int SPIDATA                     : HW_SPDR_SPIDATA_WIDTH;
                            10217 ; 125  |    } B;
                            10218 ; 126  |
                            10219 ; 127  |    int I;
                            10220 ; 128  |    unsigned int U;
                            10221 ; 129  |} spdr_type;
                            10222 ; 130  |#define HW_SPDR      (*(volatile spdr_type _X*) (HW_SPI_BASEADDR+1))    /* SPI Data Regist
                                  er */
                            10223 ; 131  |
                            10224 ; 132  |
                            10225 ; 133  |#endif
                            10226 ; 134  |
                            10227 ; 135  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 173

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10228 
                            10230 
                            10231 ; 32   |#include "regsswizzle.h"
                            10232 
                            10234 
                            10235 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10236 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                            10237 ; 3    |//;; Filename    : regsswizzle.inc
                            10238 ; 4    |//;; Description : Register definitions for Swizzle interface
                            10239 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10240 ; 6    |
                            10241 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                            10242 ; 8    |// The following naming conventions are followed in this file.
                            10243 ; 9    |// All registers are named using the format...
                            10244 ; 10   |//     HW_<module>_<regname>
                            10245 ; 11   |// where <module> is the module name which can be any of the following...
                            10246 ; 12   |//     USB20
                            10247 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            10248 ; 14   |// module name includes a number starting from 0 for the first instance of
                            10249 ; 15   |// that module)
                            10250 ; 16   |// <regname> is the specific register within that module
                            10251 ; 17   |// We also define the following...
                            10252 ; 18   |//     HW_<module>_<regname>_BITPOS
                            10253 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            10254 ; 20   |//     HW_<module>_<regname>_SETMASK
                            10255 ; 21   |// which does something else, and
                            10256 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            10257 ; 23   |// which does something else.
                            10258 ; 24   |// Other rules
                            10259 ; 25   |//     All caps
                            10260 ; 26   |//     Numeric identifiers start at 0
                            10261 ; 27   |#if !(defined(regsswizzleinc))
                            10262 ; 28   |#define regsswizzleinc 1
                            10263 ; 29   |
                            10264 ; 30   |#include "types.h"
                            10265 
                            10267 
                            10268 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            10269 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            10270 ; 3    |//
                            10271 ; 4    |// Filename: types.h
                            10272 ; 5    |// Description: Standard data types
                            10273 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            10274 ; 7    |
                            10275 ; 8    |#ifndef _TYPES_H
                            10276 ; 9    |#define _TYPES_H
                            10277 ; 10   |
                            10278 ; 11   |// TODO:  move this outta here!
                            10279 ; 12   |#if !defined(NOERROR)
                            10280 ; 13   |#define NOERROR 0
                            10281 ; 14   |#define SUCCESS 0
                            10282 ; 15   |#endif 
                            10283 ; 16   |#if !defined(SUCCESS)
                            10284 ; 17   |#define SUCCESS  0
                            10285 ; 18   |#endif
                            10286 ; 19   |#if !defined(ERROR)
                            10287 ; 20   |#define ERROR   -1
                            10288 ; 21   |#endif
                            10289 ; 22   |#if !defined(FALSE)
                            10290 ; 23   |#define FALSE 0
                            10291 ; 24   |#endif
                            10292 ; 25   |#if !defined(TRUE)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 174

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10293 ; 26   |#define TRUE  1
                            10294 ; 27   |#endif
                            10295 ; 28   |
                            10296 ; 29   |#if !defined(NULL)
                            10297 ; 30   |#define NULL 0
                            10298 ; 31   |#endif
                            10299 ; 32   |
                            10300 ; 33   |#define MAX_INT     0x7FFFFF
                            10301 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            10302 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            10303 ; 36   |#define MAX_ULONG   (-1) 
                            10304 ; 37   |
                            10305 ; 38   |#define WORD_SIZE   24              // word size in bits
                            10306 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            10307 ; 40   |
                            10308 ; 41   |
                            10309 ; 42   |#define BYTE    unsigned char       // btVarName
                            10310 ; 43   |#define CHAR    signed char         // cVarName
                            10311 ; 44   |#define USHORT  unsigned short      // usVarName
                            10312 ; 45   |#define SHORT   unsigned short      // sVarName
                            10313 ; 46   |#define WORD    unsigned int        // wVarName
                            10314 ; 47   |#define INT     signed int          // iVarName
                            10315 ; 48   |#define DWORD   unsigned long       // dwVarName
                            10316 ; 49   |#define LONG    signed long         // lVarName
                            10317 ; 50   |#define BOOL    unsigned int        // bVarName
                            10318 ; 51   |#define FRACT   _fract              // frVarName
                            10319 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            10320 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            10321 ; 54   |#define FLOAT   float               // fVarName
                            10322 ; 55   |#define DBL     double              // dVarName
                            10323 ; 56   |#define ENUM    enum                // eVarName
                            10324 ; 57   |#define CMX     _complex            // cmxVarName
                            10325 ; 58   |typedef WORD UCS3;                   // 
                            10326 ; 59   |
                            10327 ; 60   |#define UINT16  unsigned short
                            10328 ; 61   |#define UINT8   unsigned char   
                            10329 ; 62   |#define UINT32  unsigned long
                            10330 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10331 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10332 ; 65   |#define WCHAR   UINT16
                            10333 ; 66   |
                            10334 ; 67   |//UINT128 is 16 bytes or 6 words
                            10335 ; 68   |typedef struct UINT128_3500 {   
                            10336 ; 69   |    int val[6];     
                            10337 ; 70   |} UINT128_3500;
                            10338 ; 71   |
                            10339 ; 72   |#define UINT128   UINT128_3500
                            10340 ; 73   |
                            10341 ; 74   |// Little endian word packed byte strings:   
                            10342 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10343 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10344 ; 77   |// Little endian word packed byte strings:   
                            10345 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10346 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10347 ; 80   |
                            10348 ; 81   |// Declare Memory Spaces To Use When Coding
                            10349 ; 82   |// A. Sector Buffers
                            10350 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            10351 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            10352 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 175

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10353 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            10354 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            10355 ; 88   |// B. Media DDI Memory
                            10356 ; 89   |#define MEDIA_DDI_MEM _Y
                            10357 ; 90   |
                            10358 ; 91   |
                            10359 ; 92   |
                            10360 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            10361 ; 94   |// Examples of circular pointers:
                            10362 ; 95   |//    INT CIRC cpiVarName
                            10363 ; 96   |//    DWORD CIRC cpdwVarName
                            10364 ; 97   |
                            10365 ; 98   |#define RETCODE INT                 // rcVarName
                            10366 ; 99   |
                            10367 ; 100  |// generic bitfield structure
                            10368 ; 101  |struct Bitfield {
                            10369 ; 102  |    unsigned int B0  :1;
                            10370 ; 103  |    unsigned int B1  :1;
                            10371 ; 104  |    unsigned int B2  :1;
                            10372 ; 105  |    unsigned int B3  :1;
                            10373 ; 106  |    unsigned int B4  :1;
                            10374 ; 107  |    unsigned int B5  :1;
                            10375 ; 108  |    unsigned int B6  :1;
                            10376 ; 109  |    unsigned int B7  :1;
                            10377 ; 110  |    unsigned int B8  :1;
                            10378 ; 111  |    unsigned int B9  :1;
                            10379 ; 112  |    unsigned int B10 :1;
                            10380 ; 113  |    unsigned int B11 :1;
                            10381 ; 114  |    unsigned int B12 :1;
                            10382 ; 115  |    unsigned int B13 :1;
                            10383 ; 116  |    unsigned int B14 :1;
                            10384 ; 117  |    unsigned int B15 :1;
                            10385 ; 118  |    unsigned int B16 :1;
                            10386 ; 119  |    unsigned int B17 :1;
                            10387 ; 120  |    unsigned int B18 :1;
                            10388 ; 121  |    unsigned int B19 :1;
                            10389 ; 122  |    unsigned int B20 :1;
                            10390 ; 123  |    unsigned int B21 :1;
                            10391 ; 124  |    unsigned int B22 :1;
                            10392 ; 125  |    unsigned int B23 :1;
                            10393 ; 126  |};
                            10394 ; 127  |
                            10395 ; 128  |union BitInt {
                            10396 ; 129  |        struct Bitfield B;
                            10397 ; 130  |        int        I;
                            10398 ; 131  |};
                            10399 ; 132  |
                            10400 ; 133  |#define MAX_MSG_LENGTH 10
                            10401 ; 134  |struct CMessage
                            10402 ; 135  |{
                            10403 ; 136  |        unsigned int m_uLength;
                            10404 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            10405 ; 138  |};
                            10406 ; 139  |
                            10407 ; 140  |typedef struct {
                            10408 ; 141  |    WORD m_wLength;
                            10409 ; 142  |    WORD m_wMessage;
                            10410 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            10411 ; 144  |} Message;
                            10412 ; 145  |
                            10413 ; 146  |struct MessageQueueDescriptor
                            10414 ; 147  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 176

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10415 ; 148  |        int *m_pBase;
                            10416 ; 149  |        int m_iModulo;
                            10417 ; 150  |        int m_iSize;
                            10418 ; 151  |        int *m_pHead;
                            10419 ; 152  |        int *m_pTail;
                            10420 ; 153  |};
                            10421 ; 154  |
                            10422 ; 155  |struct ModuleEntry
                            10423 ; 156  |{
                            10424 ; 157  |    int m_iSignaledEventMask;
                            10425 ; 158  |    int m_iWaitEventMask;
                            10426 ; 159  |    int m_iResourceOfCode;
                            10427 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            10428 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            10429 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            10430 ; 163  |    int m_uTimeOutHigh;
                            10431 ; 164  |    int m_uTimeOutLow;
                            10432 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            10433 ; 166  |};
                            10434 ; 167  |
                            10435 ; 168  |union WaitMask{
                            10436 ; 169  |    struct B{
                            10437 ; 170  |        unsigned int m_bNone     :1;
                            10438 ; 171  |        unsigned int m_bMessage  :1;
                            10439 ; 172  |        unsigned int m_bTimer    :1;
                            10440 ; 173  |        unsigned int m_bButton   :1;
                            10441 ; 174  |    } B;
                            10442 ; 175  |    int I;
                            10443 ; 176  |} ;
                            10444 ; 177  |
                            10445 ; 178  |
                            10446 ; 179  |struct Button {
                            10447 ; 180  |        WORD wButtonEvent;
                            10448 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            10449 ; 182  |};
                            10450 ; 183  |
                            10451 ; 184  |struct Message {
                            10452 ; 185  |        WORD wMsgLength;
                            10453 ; 186  |        WORD wMsgCommand;
                            10454 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            10455 ; 188  |};
                            10456 ; 189  |
                            10457 ; 190  |union EventTypes {
                            10458 ; 191  |        struct CMessage msg;
                            10459 ; 192  |        struct Button Button ;
                            10460 ; 193  |        struct Message Message;
                            10461 ; 194  |};
                            10462 ; 195  |
                            10463 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            10464 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            10465 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            10466 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            10467 ; 200  |
                            10468 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            10469 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            10470 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            10471 ; 204  |
                            10472 ; 205  |#if DEBUG
                            10473 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            10474 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            10475 ; 208  |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 177

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10476 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            10477 ; 210  |#define DebugBuildAssert(x)    
                            10478 ; 211  |#endif
                            10479 ; 212  |
                            10480 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            10481 ; 214  |//  #pragma asm
                            10482 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            10483 ; 216  |//  #pragma endasm
                            10484 ; 217  |
                            10485 ; 218  |
                            10486 ; 219  |#ifdef COLOR_262K
                            10487 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            10488 ; 221  |#elif defined(COLOR_65K)
                            10489 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            10490 ; 223  |#else
                            10491 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            10492 ; 225  |#endif
                            10493 ; 226  |    
                            10494 ; 227  |#endif // #ifndef _TYPES_H
                            10495 
                            10497 
                            10498 ; 31   |
                            10499 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10500 ; 33   |
                            10501 ; 34   |//   SWIZZLE STMP3500 Registers 
                            10502 ; 35   |//   Last Updated 7.11.2003 Dave Dyches
                            10503 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10504 ; 37   |
                            10505 ; 38   |
                            10506 ; 39   |
                            10507 ; 40   |
                            10508 ; 41   |
                            10509 ; 42   |#define HW_SWIZZLE_BASEADDR 0xF380
                            10510 ; 43   |
                            10511 ; 44   |
                            10512 ; 45   |
                            10513 ; 46   |////  Swizzle CSR1 (HW_SWIZZLECSR1) Bit Definitions
                            10514 ; 47   |#define HW_SWIZZLECSR1_EN_BITPOS (0)
                            10515 ; 48   |#define HW_SWIZZLECSR1_LA_BITPOS (1)
                            10516 ; 49   |#define HW_SWIZZLECSR1_LNR_BITPOS (2)
                            10517 ; 50   |#define HW_SWIZZLECSR1_SIGN_BITPOS (3)
                            10518 ; 51   |#define HW_SWIZZLECSR1_SHIFT_BITPOS (4)
                            10519 ; 52   |#define HW_SWIZZLECSR1_MEM_BITPOS (8)
                            10520 ; 53   |#define HW_SWIZZLECSR1_CLK_OFF_BITPOS (9)
                            10521 ; 54   |#define HW_SWIZZLECSR1_NEWADD_BITPOS (10)
                            10522 ; 55   |#define HW_SWIZZLECSR1_RSVD_BITPOS (11)
                            10523 ; 56   |
                            10524 ; 57   |#define HW_SWIZZLECSR1_EN_WIDTH (1)
                            10525 ; 58   |#define HW_SWIZZLECSR1_LA_WIDTH (1)
                            10526 ; 59   |#define HW_SWIZZLECSR1_LNR_WIDTH (1)
                            10527 ; 60   |#define HW_SWIZZLECSR1_SIGN_WIDTH (1)
                            10528 ; 61   |#define HW_SWIZZLECSR1_SHIFT_WIDTH (4)
                            10529 ; 62   |#define HW_SWIZZLECSR1_MEM_WIDTH (1)
                            10530 ; 63   |#define HW_SWIZZLECSR1_CLK_OFF_WIDTH (1)
                            10531 ; 64   |#define HW_SWIZZLECSR1_NEWADD_WIDTH (1)
                            10532 ; 65   |#define HW_SWIZZLECSR1_RSVD_WIDTH (13)
                            10533 ; 66   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 178

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10534 ; 67   |#define HW_SWIZZLECSR1_EN_SETMASK (((1<HW_SWIZZLECSR1_EN_WIDTH)-1)<<HW_SWIZZLECSR1_EN_BITP
                                  OS)
                            10535 ; 68   |#define HW_SWIZZLECSR1_LA_SETMASK (((1<HW_SWIZZLECSR1_LA_WIDTH)-1)<<HW_SWIZZLECSR1_LA_BITP
                                  OS)
                            10536 ; 69   |#define HW_SWIZZLECSR1_LNR_SETMASK (((1<HW_SWIZZLECSR1_LNR_WIDTH)-1)<<HW_SWIZZLECSR1_LNR_B
                                  ITPOS)
                            10537 ; 70   |#define HW_SWIZZLECSR1_SIGN_SETMASK (((1<HW_SWIZZLECSR1_SIGN_WIDTH)-1)<<HW_SWIZZLECSR1_SIG
                                  N_BITPOS)
                            10538 ; 71   |#define HW_SWIZZLECSR1_SHIFT_SETMASK (((1<HW_SWIZZLECSR1_SHIFT_WIDTH)-1)<<HW_SWIZZLECSR1_S
                                  HIFT_BITPOS)
                            10539 ; 72   |#define HW_SWIZZLECSR1_MEM_SETMASK (((1<HW_SWIZZLECSR1_MEM_WIDTH)-1)<<HW_SWIZZLECSR1_MEM_B
                                  ITPOS)
                            10540 ; 73   |#define HW_SWIZZLECSR1_CLK_OFF_SETMASK (((1<HW_SWIZZLECSR1_CLK_OFF_WIDTH)-1)<<HW_SWIZZLECS
                                  R1_CLK_OFF_BITPOS)
                            10541 ; 74   |#define HW_SWIZZLECSR1_NEWADD_SETMASK (((1<HW_SWIZZLECSR1_NEWADD_WIDTH)-1)<<HW_SWIZZLECSR1
                                  _NEWADD_BITPOS)
                            10542 ; 75   |#define HW_SWIZZLECSR1_RSVD_SETMASK (((1<HW_SWIZZLECSR1_RSVD_WIDTH)-1)<<HW_SWIZZLECSR1_RSV
                                  D_BITPOS)
                            10543 ; 76   |
                            10544 ; 77   |#define HW_SWIZZLECSR1_EN_CLRMASK (~(WORD)HW_SWIZZLECSR1_EN_SETMASK)
                            10545 ; 78   |#define HW_SWIZZLECSR1_LA_CLRMASK (~(WORD)HW_SWIZZLECSR1_LA_SETMASK)
                            10546 ; 79   |#define HW_SWIZZLECSR1_LNR_CLRMASK (~(WORD)HW_SWIZZLECSR1_LNR_SETMASK)
                            10547 ; 80   |#define HW_SWIZZLECSR1_SIGN_CLRMASK (~(WORD)HW_SWIZZLECSR1_SIGN_SETMASK)
                            10548 ; 81   |#define HW_SWIZZLECSR1_SHIFT_CLRMASK (~(WORD)HW_SWIZZLECSR1_SHIFT_SETMASK)
                            10549 ; 82   |#define HW_SWIZZLECSR1_MEM_CLRMASK (~(WORD)HW_SWIZZLECSR1_MEM_SETMASK)
                            10550 ; 83   |#define HW_SWIZZLECSR1_CLK_OFF_CLRMASK (~(WORD)HW_SWIZZLECSR1_CLK_OFF_SETMASK)
                            10551 ; 84   |#define HW_SWIZZLECSR1_NEWADD_CLRMASK (~(WORD)HW_SWIZZLECSR1_NEWADD_SETMASK)
                            10552 ; 85   |#define HW_SWIZZLECSR1_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR1_RSVD_SETMASK)
                            10553 ; 86   |
                            10554 ; 87   |////////////////////////////////////////////////////////////////////////////////
                            10555 ; 88   |//  Bit Manipulation Unit Registers
                            10556 ; 89   |////////////////////////////////////////////////////////////////////////////////
                            10557 ; 90   |typedef union
                            10558 ; 91   |{
                            10559 ; 92   |    struct
                            10560 ; 93   |    {
                            10561 ; 94   |    int EN      :1;     /* Swizzle Enable                           */
                            10562 ; 95   |    int LA      :1;     /* Left Align Data                          */
                            10563 ; 96   |    int LNR     :1;     /* Left Barrel Shift                        */
                            10564 ; 97   |    int SIGN    :1;     /* Sign Extend Data                         */
                            10565 ; 98   |    unsigned SHIFT :4;          /* Number of positions to shift (0 to 23)   */
                            10566 ; 99   |    int MEM     :1;     /* Manipulate in Memory (not in registers)  */
                            10567 ; 100  |    int CLK_OFF :1;     /* Gate the Clock, Power Off                */
                            10568 ; 101  |    int NEWADD  :1;     /* Place the data into a new location       */     
                            10569 ; 102  |    } B;
                            10570 ; 103  |    int I;
                            10571 ; 104  |    unsigned U;
                            10572 ; 105  |} swizzlecsr1_type;
                            10573 ; 106  |////////////////////////////////////////////////////////////////////////////////
                            10574 ; 107  |#define HW_SWIZZLECS1R (*(volatile swizzlecsr1_type _X*) (HW_SWIZZLE_BASEADDR))       /* S
                                  wizzle Control & Status Register 1 */
                            10575 ; 108  |
                            10576 ; 109  |////  Swizzle CSR2 (HW_SWIZZLECSR2) Bit Definitions
                            10577 ; 110  |#define HW_SWIZZLECSR2_KICK_BITPOS (0)
                            10578 ; 111  |#define HW_SWIZZLECSR2_SASEL_BITPOS (1)
                            10579 ; 112  |#define HW_SWIZZLECSR2_DESASEL_BITPOS (3)
                            10580 ; 113  |#define HW_SWIZZLECSR2_BIGE_BITPOS (5)
                            10581 ; 114  |#define HW_SWIZZLECSR2_BITREV_BITPOS (6)
                            10582 ; 115  |#define HW_SWIZZLECSR2_PLSB_BITPOS (7)
                            10583 ; 116  |#define HW_SWIZZLECSR2_PISB_OFF_BITPOS (8)
                            10584 ; 117  |#define HW_SWIZZLECSR2_PMSB_BITPOS (9)
                            10585 ; 118  |#define HW_SWIZZLECSR2_P16L_BITPOS (10)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 179

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10586 ; 119  |#define HW_SWIZZLECSR2_P16I_BITPOS (11)
                            10587 ; 120  |#define HW_SWIZZLECSR2_BS_EN_BITPOS (12)
                            10588 ; 121  |#define HW_SWIZZLECSR2_SBYTEDEST_BITPOS (13)
                            10589 ; 122  |#define HW_SWIZZLECSR2_UNKICK_BITPOS (15)
                            10590 ; 123  |#define HW_SWIZZLECSR2_RSVD_BITPOS (16)
                            10591 ; 124  |
                            10592 ; 125  |#define HW_SWIZZLECSR2_KICK_WIDTH (1)
                            10593 ; 126  |#define HW_SWIZZLECSR2_SASEL_WIDTH (2)
                            10594 ; 127  |#define HW_SWIZZLECSR2_DESASEL_WIDTH (2)
                            10595 ; 128  |#define HW_SWIZZLECSR2_BIGE_WIDTH (1)
                            10596 ; 129  |#define HW_SWIZZLECSR2_BITREV_WIDTH (1)
                            10597 ; 130  |#define HW_SWIZZLECSR2_PLSB_WIDTH (1)
                            10598 ; 131  |#define HW_SWIZZLECSR2_PMSB_WIDTH (1)
                            10599 ; 132  |#define HW_SWIZZLECSR2_P16L_WIDTH (1)
                            10600 ; 133  |#define HW_SWIZZLECSR2_P16I_WIDTH (1)
                            10601 ; 134  |#define HW_SWIZZLECSR2_BS_EN_WIDTH (1)
                            10602 ; 135  |#define HW_SWIZZLECSR2_SBYTEDEST_WIDTH (2)
                            10603 ; 136  |#define HW_SWIZZLECSR2_UNKICK_WIDTH (1)
                            10604 ; 137  |#define HW_SWIZZLECSR2_RSVD_WIDTH (8)
                            10605 ; 138  |
                            10606 ; 139  |#define HW_SWIZZLECSR2_KICK_SETMASK (((1<HW_SWIZZLECSR2_KICK_WIDTH)-1)<<HW_SWIZZLECSR2_KIC
                                  K_BITPOS)
                            10607 ; 140  |#define HW_SWIZZLECSR2_SASEL_SETMASK (((1<HW_SWIZZLECSR2_SASEL_WIDTH)-1)<<HW_SWIZZLECSR2_S
                                  ASEL_BITPOS)
                            10608 ; 141  |#define HW_SWIZZLECSR2_DESASEL_SETMASK (((1<HW_SWIZZLECSR2_DESASEL_WIDTH)-1)<<HW_SWIZZLECS
                                  R2_DESASEL_BITPOS)
                            10609 ; 142  |#define HW_SWIZZLECSR2_BIGE_SETMASK (((1<HW_SWIZZLECSR2_BIGE_WIDTH)-1)<<HW_SWIZZLECSR2_BIG
                                  E_BITPOS)
                            10610 ; 143  |#define HW_SWIZZLECSR2_BITREV_SETMASK (((1<HW_SWIZZLECSR2_BITREV_WIDTH)-1)<<HW_SWIZZLECSR2
                                  _BITREV_BITPOS)
                            10611 ; 144  |#define HW_SWIZZLECSR2_PLSB_SETMASK (((1<HW_SWIZZLECSR2_PLSB_WIDTH)-1)<<HW_SWIZZLECSR2_PLS
                                  B_BITPOS)
                            10612 ; 145  |#define HW_SWIZZLECSR2_PMSB_SETMASK (((1<HW_SWIZZLECSR2_PMSB_WIDTH)-1)<<HW_SWIZZLECSR2_PMS
                                  B_BITPOS)
                            10613 ; 146  |#define HW_SWIZZLECSR2_P16L_SETMASK (((1<HW_SWIZZLECSR2_P16L_WIDTH)-1)<<HW_SWIZZLECSR2_P16
                                  L_BITPOS)
                            10614 ; 147  |#define HW_SWIZZLECSR2_P16I_SETMASK (((1<HW_SWIZZLECSR2_P16I_WIDTH)-1)<<HW_SWIZZLECSR2_P16
                                  I_BITPOS)
                            10615 ; 148  |#define HW_SWIZZLECSR2_BS_EN_SETMASK (((1<HW_SWIZZLECSR2_BS_EN_WIDTH)-1)<<HW_SWIZZLECSR2_B
                                  S_EN_BITPOS)
                            10616 ; 149  |#define HW_SWIZZLECSR2_SBYTEDEST_SETMASK (((1<HW_SWIZZLECSR2_SBYTEDEST_WIDTH)-1)<<HW_SWIZZ
                                  LECSR2_SBYTEDEST_BITPOS)
                            10617 ; 150  |#define HW_SWIZZLECSR2_UNKICK_SETMASK (((1<HW_SWIZZLECSR2_UNKICK_WIDTH)-1)<<HW_SWIZZLECSR2
                                  _UNKICK_BITPOS)
                            10618 ; 151  |#define HW_SWIZZLECSR2_RSVD_SETMASK (((1<HW_SWIZZLECSR2_RSVD_WIDTH)-1)<<HW_SWIZZLECSR2_RSV
                                  D_BITPOS)
                            10619 ; 152  |
                            10620 ; 153  |#define HW_SWIZZLECSR2_KICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_KICK_SETMASK)
                            10621 ; 154  |#define HW_SWIZZLECSR2_SASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_SASEL_SETMASK)
                            10622 ; 155  |#define HW_SWIZZLECSR2_DESASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_DESASEL_SETMASK)
                            10623 ; 156  |#define HW_SWIZZLECSR2_BIGE_CLRMASK (~(WORD)HW_SWIZZLECSR2_BIGE_SETMASK)
                            10624 ; 157  |#define HW_SWIZZLECSR2_BITREV_CLRMASK (~(WORD)HW_SWIZZLECSR2_BITREV_SETMASK)
                            10625 ; 158  |#define HW_SWIZZLECSR2_PLSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PLSB_SETMASK)
                            10626 ; 159  |#define HW_SWIZZLECSR2_PMSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PMSB_SETMASK)
                            10627 ; 160  |#define HW_SWIZZLECSR2_P16L_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16L_SETMASK)
                            10628 ; 161  |#define HW_SWIZZLECSR2_P16I_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16I_SETMASK)
                            10629 ; 162  |#define HW_SWIZZLECSR2_BS_EN_CLRMASK (~(WORD)HW_SWIZZLECSR2_BS_EN_SETMASK)
                            10630 ; 163  |#define HW_SWIZZLECSR2_SBYTEDEST_CLRMASK (~(WORD)HW_SWIZZLECSR2_SBYTEDEST_SETMASK)
                            10631 ; 164  |#define HW_SWIZZLECSR2_UNKICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_UNKICK_SETMASK)
                            10632 ; 165  |#define HW_SWIZZLECSR2_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR2_RSVD_SETMASK)
                            10633 ; 166  |
                            10634 ; 167  |///////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 180

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10635 ; 168  |typedef union
                            10636 ; 169  |{
                            10637 ; 170  |    struct
                            10638 ; 171  |    {
                            10639 ; 172  |    int KICK    :1;         /* Start transfer                      */
                            10640 ; 173  |    unsigned SASEL :2;              /* Source memory Select                */
                            10641 ; 174  |    unsigned DESASEL :2;                    /* Destination memory Select           */
                            10642 ; 175  |    int BIGE        :1;             /* Big Endian Enable                   */
                            10643 ; 176  |    int BITREV      :1;     /* Bit reverse the data                */
                            10644 ; 177  |    int PLSB        :1;             /* Pass Least Significant Byte         */
                            10645 ; 178  |    int PISB        :1;     /* Pass Intermediate Byte              */
                            10646 ; 179  |    int PMSB        :1;     /* Pass Most Significant Byte          */
                            10647 ; 180  |    int P16L        :1;     /* Pass Least Significant word         */
                            10648 ; 181  |    int P16I        :1;     /* Pass Intermediate significant word  */
                            10649 ; 182  |    int BS_EN       :1;     /* Barrel Shift Enable                 */
                            10650 ; 183  |    unsigned SBYTE  :2;                     /* Start byte                          */
                            10651 ; 184  |    int UNKICK      :1;     /* Halt transfer                       */  
                            10652 ; 185  |    } B;
                            10653 ; 186  |    unsigned int I;
                            10654 ; 187  |    unsigned int U;
                            10655 ; 188  |} swizzlecsr2_type;
                            10656 ; 189  |///////////////////////////////////////////////////////////////////////////////
                            10657 ; 190  |#define HW_SWIZZLECS2R (*(volatile swizzlecsr2_type _X*) (HW_SWIZZLE_BASEADDR+1))     /* S
                                  wizzle Control & Status Register 2 */
                            10658 ; 191  |
                            10659 ; 192  |////  Swizzle SIZER (HW_SWIZZLESIZER) Bit Definitions
                            10660 ; 193  |#define HW_SWIZZLESIZER_SIZE_BITPOS (0)
                            10661 ; 194  |#define HW_SWIZZLESIZER_NEW_SHIFT_BITPOS (16)
                            10662 ; 195  |#define HW_SWIZZLESIZER_RSVD_BITPOS (21)
                            10663 ; 196  |
                            10664 ; 197  |#define HW_SWIZZLESIZER_SIZE_WIDTH (16)
                            10665 ; 198  |#define HW_SWIZZLESIZER_NEW_SHIFT_WIDTH (5)
                            10666 ; 199  |#define HW_SWIZZLESIZER_RSVD_WIDTH (3)
                            10667 ; 200  |
                            10668 ; 201  |#define HW_SWIZZLESIZER_SIZE_SETMASK (((1<HW_SWIZZLESIZER_SIZE_WIDTH)-1)<<HW_SWIZZLESIZER_
                                  SIZE_BITPOS)
                            10669 ; 202  |#define HW_SWIZZLESIZER_NEW_SHIFT_SETMASK (((1<HW_SWIZZLESIZER_NEW_SHIFT_WIDTH)-1)<<HW_SWI
                                  ZZLESIZER_NEW_SHIFT_BITPOS)
                            10670 ; 203  |#define HW_SWIZZLESIZER_RSVD_SETMASK (((1<HW_SWIZZLESIZER_RSVD_WIDTH)-1)<<HW_SWIZZLESIZER_
                                  RSVD_BITPOS)
                            10671 ; 204  |
                            10672 ; 205  |#define HW_SWIZZLESIZER_SIZE_CLRMASK (~(WORD)HW_SWIZZLESIZER_SIZE_SETMASK)
                            10673 ; 206  |#define HW_SWIZZLESIZER_NEW_SHIFT_CLRMASK (~(WORD)HW_SWIZZLESIZER_NEW_SHIFT_SETMASK)
                            10674 ; 207  |#define HW_SWIZZLESIZER_RSVD_CLRMASK (~(WORD)HW_SWIZZLESIZER_RSVD_SETMASK)
                            10675 ; 208  |
                            10676 ; 209  |///////////////////////////////////////////////////////////////////////////////
                            10677 ; 210  |typedef union
                            10678 ; 211  |{
                            10679 ; 212  |    struct
                            10680 ; 213  |    {
                            10681 ; 214  |    unsigned SIZE      :16;        /* Number of memory words to manipulate */
                            10682 ; 215  |    unsigned NEW_SHIFT :5;         /* Source memory Select                 */
                            10683 ; 216  |    } B;
                            10684 ; 217  |    int I;
                            10685 ; 218  |    unsigned U;
                            10686 ; 219  |} swizzlesizer_type;
                            10687 ; 220  |///////////////////////////////////////////////////////////////////////////////
                            10688 ; 221  |#define HW_SWIZZLESIZER (*(volatile swizzlesizer_type _X*) (HW_SWIZZLE_BASEADDR+2))       
                                   /* Swizzle Transfer Size Register */
                            10689 ; 222  |#define HW_SWIZZLESOURCER (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+3))      /* S
                                  wizzle Source Address Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 181

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10690 ; 223  |#define HW_SWIZZLEDATA1R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+4))       /* S
                                  wizzle Data1 Register */
                            10691 ; 224  |#define HW_SWIZZLEDATA2R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+5))       /* S
                                  wizzle Data2 Register */
                            10692 ; 225  |#define HW_SWIZZLEDESTADDRR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+6))    /* S
                                  wizzle Destination Address Register */
                            10693 ; 226  |#define HW_SWIZZLEBIGENDIANR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+7))   /* S
                                  wizzle Big Endian Register */
                            10694 ; 227  |#define HW_SWIZZLEBITREVR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+8))      /* S
                                  wizzle BITREV Register */
                            10695 ; 228  |#define HW_SWIZZLEPASSLSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+9))     /* S
                                  wizzle Pass Least Significant Byte Register */
                            10696 ; 229  |#define HW_SWIZZLEPASSISBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+10))    /* S
                                  wizzle Pass Intermediate Byte Register */
                            10697 ; 230  |#define HW_SWIZZLEPASSMSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+11))    /* S
                                  wizzle Pass Most Significant Byte Register */
                            10698 ; 231  |#define HW_SWIZZLEPASSLSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+12))    /* S
                                  wizzle Pass Least Significant Word Register */
                            10699 ; 232  |#define HW_SWIZZLEPASSISWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+13))    /* S
                                  wizzle Pass Intermediate Significant Word Register */
                            10700 ; 233  |#define HW_SWIZZLEPASSMSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+14))    /* S
                                  wizzle Pass Most Significant Word Register */
                            10701 ; 234  |#define HW_SWIZZLEBARRELR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+15))    /* Sw
                                  izzle Barrel Shift Register */
                            10702 ; 235  |#define HW_SWIZZLEDIV3LR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+16))    /* Swi
                                  zzle Divide By 3 Lower Register */
                            10703 ; 236  |
                            10704 ; 237  |
                            10705 ; 238  |////  Swizzle DIV3UR (HW_SWIZZLEDIV3UR) Bit Definitions
                            10706 ; 239  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_BITPOS (0)
                            10707 ; 240  |#define HW_SWIZZLEDIV3UR_RSVD0_BITPOS (8)
                            10708 ; 241  |#define HW_SWIZZLEDIV3UR_REMAINDER_BITPOS (20)
                            10709 ; 242  |#define HW_SWIZZLEDIV3UR_RSVD1_BITPOS (22)
                            10710 ; 243  |
                            10711 ; 244  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH (8)
                            10712 ; 245  |#define HW_SWIZZLEDIV3UR_RSVD0_WIDTH (12)
                            10713 ; 246  |#define HW_SWIZZLEDIV3UR_REMAINDER_WIDTH (2)
                            10714 ; 247  |#define HW_SWIZZLEDIV3UR_RSVD1_WIDTH (2)
                            10715 ; 248  |
                            10716 ; 249  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK (((1<HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH)-1)<<HW
                                  _SWIZZLEDIV3UR_DIV3_UPPER_BITPOS)
                            10717 ; 250  |#define HW_SWIZZLEDIV3UR_RSVD0_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD0_WIDTH)-1)<<HW_SWIZZLEDI
                                  V3UR_RSVD0_BITPOS)
                            10718 ; 251  |#define HW_SWIZZLEDIV3UR_REMAINDER_SETMASK (((1<HW_SWIZZLEDIV3UR_REMAINDER_WIDTH)-1)<<HW_S
                                  WIZZLEDIV3UR_REMAINDER_BITPOS)
                            10719 ; 252  |#define HW_SWIZZLEDIV3UR_RSVD1_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD1_WIDTH)-1)<<HW_SWIZZLEDI
                                  V3UR_RSVD1_BITPOS)
                            10720 ; 253  |
                            10721 ; 254  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK)
                            10722 ; 255  |#define HW_SWIZZLEDIV3UR_RSVD0_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD0_SETMASK)
                            10723 ; 256  |#define HW_SWIZZLEDIV3UR_REMAINDER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_REMAINDER_SETMASK)
                            10724 ; 257  |#define HW_SWIZZLEDIV3UR_RSVD1_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD1_SETMASK)
                            10725 ; 258  |
                            10726 ; 259  |///////////////////////////////////////////////////////////////////////////////
                            10727 ; 260  |typedef union
                            10728 ; 261  |{
                            10729 ; 262  |    struct
                            10730 ; 263  |    {
                            10731 ; 264  |    unsigned DIV3_UPPER    :8;     /* Number of memory words to manipulate */
                            10732 ; 265  |    unsigned RSVD0         :12;         /* Source memory Select                 */
                            10733 ; 266  |    unsigned REMAINDER     :2;         /* Source memory Select                 */
                            10734 ; 267  |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 182

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10735 ; 268  |    int I;
                            10736 ; 269  |    unsigned U;
                            10737 ; 270  |} swizzlediv3ur_type;
                            10738 ; 271  |///////////////////////////////////////////////////////////////////////////////
                            10739 ; 272  |#define HW_SWIZZLEDIV3UR (*(volatile swizzlediv3ur_type _X*) (HW_SWIZZLE_BASEADDR+17))    
                                  /* Swizzle Divide By 3 Upper Register */
                            10740 ; 273  |
                            10741 ; 274  |#endif
                            10742 ; 275  |
                            10743 
                            10745 
                            10746 ; 33   |#include "regssdram.h"
                            10747 
                            10749 
                            10750 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10751 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            10752 ; 3    |//;  File        : regssdram.inc
                            10753 ; 4    |//;  Description : Mixed Signal IP Register definition
                            10754 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10755 ; 6    |
                            10756 ; 7    |// The following naming conventions are followed in this file.
                            10757 ; 8    |// All registers are named using the format...
                            10758 ; 9    |//     HW_<module>_<regname>
                            10759 ; 10   |// where <module> is the module name which can be any of the following...
                            10760 ; 11   |//     SYSTEM
                            10761 ; 12   |// (Note that when there is more than one copy of a particular module, the
                            10762 ; 13   |// module name includes a number starting from 0 for the first instance of
                            10763 ; 14   |// that module)
                            10764 ; 15   |// <regname> is the specific register within that module
                            10765 ; 16   |// We also define the following...
                            10766 ; 17   |//     HW_<module>_<regname>_BITPOS
                            10767 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            10768 ; 19   |//     HW_<module>_<regname>_SETMASK
                            10769 ; 20   |// which does something else, and
                            10770 ; 21   |//     HW_<module>_<regname>_CLRMASK
                            10771 ; 22   |// which does something else.
                            10772 ; 23   |// Other rules
                            10773 ; 24   |//     All caps
                            10774 ; 25   |//     Numeric identifiers start at 0
                            10775 ; 26   |
                            10776 ; 27   |#if !(defined(regssdraminc))
                            10777 ; 28   |#define regssdraminc 1
                            10778 ; 29   |
                            10779 ; 30   |#include "types.h"
                            10780 
                            10782 
                            10783 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            10784 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            10785 ; 3    |//
                            10786 ; 4    |// Filename: types.h
                            10787 ; 5    |// Description: Standard data types
                            10788 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            10789 ; 7    |
                            10790 ; 8    |#ifndef _TYPES_H
                            10791 ; 9    |#define _TYPES_H
                            10792 ; 10   |
                            10793 ; 11   |// TODO:  move this outta here!
                            10794 ; 12   |#if !defined(NOERROR)
                            10795 ; 13   |#define NOERROR 0
                            10796 ; 14   |#define SUCCESS 0
                            10797 ; 15   |#endif 
                            10798 ; 16   |#if !defined(SUCCESS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 183

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10799 ; 17   |#define SUCCESS  0
                            10800 ; 18   |#endif
                            10801 ; 19   |#if !defined(ERROR)
                            10802 ; 20   |#define ERROR   -1
                            10803 ; 21   |#endif
                            10804 ; 22   |#if !defined(FALSE)
                            10805 ; 23   |#define FALSE 0
                            10806 ; 24   |#endif
                            10807 ; 25   |#if !defined(TRUE)
                            10808 ; 26   |#define TRUE  1
                            10809 ; 27   |#endif
                            10810 ; 28   |
                            10811 ; 29   |#if !defined(NULL)
                            10812 ; 30   |#define NULL 0
                            10813 ; 31   |#endif
                            10814 ; 32   |
                            10815 ; 33   |#define MAX_INT     0x7FFFFF
                            10816 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            10817 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            10818 ; 36   |#define MAX_ULONG   (-1) 
                            10819 ; 37   |
                            10820 ; 38   |#define WORD_SIZE   24              // word size in bits
                            10821 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            10822 ; 40   |
                            10823 ; 41   |
                            10824 ; 42   |#define BYTE    unsigned char       // btVarName
                            10825 ; 43   |#define CHAR    signed char         // cVarName
                            10826 ; 44   |#define USHORT  unsigned short      // usVarName
                            10827 ; 45   |#define SHORT   unsigned short      // sVarName
                            10828 ; 46   |#define WORD    unsigned int        // wVarName
                            10829 ; 47   |#define INT     signed int          // iVarName
                            10830 ; 48   |#define DWORD   unsigned long       // dwVarName
                            10831 ; 49   |#define LONG    signed long         // lVarName
                            10832 ; 50   |#define BOOL    unsigned int        // bVarName
                            10833 ; 51   |#define FRACT   _fract              // frVarName
                            10834 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            10835 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            10836 ; 54   |#define FLOAT   float               // fVarName
                            10837 ; 55   |#define DBL     double              // dVarName
                            10838 ; 56   |#define ENUM    enum                // eVarName
                            10839 ; 57   |#define CMX     _complex            // cmxVarName
                            10840 ; 58   |typedef WORD UCS3;                   // 
                            10841 ; 59   |
                            10842 ; 60   |#define UINT16  unsigned short
                            10843 ; 61   |#define UINT8   unsigned char   
                            10844 ; 62   |#define UINT32  unsigned long
                            10845 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10846 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10847 ; 65   |#define WCHAR   UINT16
                            10848 ; 66   |
                            10849 ; 67   |//UINT128 is 16 bytes or 6 words
                            10850 ; 68   |typedef struct UINT128_3500 {   
                            10851 ; 69   |    int val[6];     
                            10852 ; 70   |} UINT128_3500;
                            10853 ; 71   |
                            10854 ; 72   |#define UINT128   UINT128_3500
                            10855 ; 73   |
                            10856 ; 74   |// Little endian word packed byte strings:   
                            10857 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10858 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 184

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10859 ; 77   |// Little endian word packed byte strings:   
                            10860 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10861 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10862 ; 80   |
                            10863 ; 81   |// Declare Memory Spaces To Use When Coding
                            10864 ; 82   |// A. Sector Buffers
                            10865 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            10866 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            10867 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            10868 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            10869 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            10870 ; 88   |// B. Media DDI Memory
                            10871 ; 89   |#define MEDIA_DDI_MEM _Y
                            10872 ; 90   |
                            10873 ; 91   |
                            10874 ; 92   |
                            10875 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            10876 ; 94   |// Examples of circular pointers:
                            10877 ; 95   |//    INT CIRC cpiVarName
                            10878 ; 96   |//    DWORD CIRC cpdwVarName
                            10879 ; 97   |
                            10880 ; 98   |#define RETCODE INT                 // rcVarName
                            10881 ; 99   |
                            10882 ; 100  |// generic bitfield structure
                            10883 ; 101  |struct Bitfield {
                            10884 ; 102  |    unsigned int B0  :1;
                            10885 ; 103  |    unsigned int B1  :1;
                            10886 ; 104  |    unsigned int B2  :1;
                            10887 ; 105  |    unsigned int B3  :1;
                            10888 ; 106  |    unsigned int B4  :1;
                            10889 ; 107  |    unsigned int B5  :1;
                            10890 ; 108  |    unsigned int B6  :1;
                            10891 ; 109  |    unsigned int B7  :1;
                            10892 ; 110  |    unsigned int B8  :1;
                            10893 ; 111  |    unsigned int B9  :1;
                            10894 ; 112  |    unsigned int B10 :1;
                            10895 ; 113  |    unsigned int B11 :1;
                            10896 ; 114  |    unsigned int B12 :1;
                            10897 ; 115  |    unsigned int B13 :1;
                            10898 ; 116  |    unsigned int B14 :1;
                            10899 ; 117  |    unsigned int B15 :1;
                            10900 ; 118  |    unsigned int B16 :1;
                            10901 ; 119  |    unsigned int B17 :1;
                            10902 ; 120  |    unsigned int B18 :1;
                            10903 ; 121  |    unsigned int B19 :1;
                            10904 ; 122  |    unsigned int B20 :1;
                            10905 ; 123  |    unsigned int B21 :1;
                            10906 ; 124  |    unsigned int B22 :1;
                            10907 ; 125  |    unsigned int B23 :1;
                            10908 ; 126  |};
                            10909 ; 127  |
                            10910 ; 128  |union BitInt {
                            10911 ; 129  |        struct Bitfield B;
                            10912 ; 130  |        int        I;
                            10913 ; 131  |};
                            10914 ; 132  |
                            10915 ; 133  |#define MAX_MSG_LENGTH 10
                            10916 ; 134  |struct CMessage
                            10917 ; 135  |{
                            10918 ; 136  |        unsigned int m_uLength;
                            10919 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            10920 ; 138  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 185

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10921 ; 139  |
                            10922 ; 140  |typedef struct {
                            10923 ; 141  |    WORD m_wLength;
                            10924 ; 142  |    WORD m_wMessage;
                            10925 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            10926 ; 144  |} Message;
                            10927 ; 145  |
                            10928 ; 146  |struct MessageQueueDescriptor
                            10929 ; 147  |{
                            10930 ; 148  |        int *m_pBase;
                            10931 ; 149  |        int m_iModulo;
                            10932 ; 150  |        int m_iSize;
                            10933 ; 151  |        int *m_pHead;
                            10934 ; 152  |        int *m_pTail;
                            10935 ; 153  |};
                            10936 ; 154  |
                            10937 ; 155  |struct ModuleEntry
                            10938 ; 156  |{
                            10939 ; 157  |    int m_iSignaledEventMask;
                            10940 ; 158  |    int m_iWaitEventMask;
                            10941 ; 159  |    int m_iResourceOfCode;
                            10942 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            10943 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            10944 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            10945 ; 163  |    int m_uTimeOutHigh;
                            10946 ; 164  |    int m_uTimeOutLow;
                            10947 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            10948 ; 166  |};
                            10949 ; 167  |
                            10950 ; 168  |union WaitMask{
                            10951 ; 169  |    struct B{
                            10952 ; 170  |        unsigned int m_bNone     :1;
                            10953 ; 171  |        unsigned int m_bMessage  :1;
                            10954 ; 172  |        unsigned int m_bTimer    :1;
                            10955 ; 173  |        unsigned int m_bButton   :1;
                            10956 ; 174  |    } B;
                            10957 ; 175  |    int I;
                            10958 ; 176  |} ;
                            10959 ; 177  |
                            10960 ; 178  |
                            10961 ; 179  |struct Button {
                            10962 ; 180  |        WORD wButtonEvent;
                            10963 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            10964 ; 182  |};
                            10965 ; 183  |
                            10966 ; 184  |struct Message {
                            10967 ; 185  |        WORD wMsgLength;
                            10968 ; 186  |        WORD wMsgCommand;
                            10969 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            10970 ; 188  |};
                            10971 ; 189  |
                            10972 ; 190  |union EventTypes {
                            10973 ; 191  |        struct CMessage msg;
                            10974 ; 192  |        struct Button Button ;
                            10975 ; 193  |        struct Message Message;
                            10976 ; 194  |};
                            10977 ; 195  |
                            10978 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            10979 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            10980 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            10981 ; 199  |#define BUILD_TYPE_PLAYER   0x102
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 186

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10982 ; 200  |
                            10983 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            10984 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            10985 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            10986 ; 204  |
                            10987 ; 205  |#if DEBUG
                            10988 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            10989 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            10990 ; 208  |#else 
                            10991 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            10992 ; 210  |#define DebugBuildAssert(x)    
                            10993 ; 211  |#endif
                            10994 ; 212  |
                            10995 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            10996 ; 214  |//  #pragma asm
                            10997 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            10998 ; 216  |//  #pragma endasm
                            10999 ; 217  |
                            11000 ; 218  |
                            11001 ; 219  |#ifdef COLOR_262K
                            11002 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            11003 ; 221  |#elif defined(COLOR_65K)
                            11004 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            11005 ; 223  |#else
                            11006 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            11007 ; 225  |#endif
                            11008 ; 226  |    
                            11009 ; 227  |#endif // #ifndef _TYPES_H
                            11010 
                            11012 
                            11013 ; 31   |
                            11014 ; 32   |#define HW_SDRAM_BASEADDR 0xF900
                            11015 ; 33   |
                            11016 ; 34   |
                            11017 ; 35   |/////////////////////////////////////////////////////////////////////////////////
                            11018 ; 36   |//  SDRAM CSR (HW_SDRAM_CSR) Bit Definitions
                            11019 ; 37   |#define HW_SDRAM_CSR_SDRAMEN_BITPOS 0
                            11020 ; 38   |#define HW_SDRAM_CSR_IE_BITPOS 1
                            11021 ; 39   |#define HW_SDRAM_CSR_RNW_BITPOS 2
                            11022 ; 40   |#define HW_SDRAM_CSR_KICK_BITPOS 3
                            11023 ; 41   |#define HW_SDRAM_CSR_LM_BITPOS 4
                            11024 ; 42   |#define HW_SDRAM_CSR_ISTAT_BITPOS 5
                            11025 ; 43   |#define HW_SDRAM_CSR_PWDN_BITPOS 6
                            11026 ; 44   |#define HW_SDRAM_CSR_SBYTE_BITPOS 8
                            11027 ; 45   |#define HW_SDRAM_CSR_MEM_BITPOS 10
                            11028 ; 46   |#define HW_SDRAM_CSR_BIGE_BITPOS 12
                            11029 ; 47   |#define HW_SDRAM_CSR_ASIZE_BITPOS 13
                            11030 ; 48   |#define HW_SDRAM_CSR_UKICK_BITPOS 16
                            11031 ; 49   |#define HW_SDRAM_CSR_DIV_BITPOS 17
                            11032 ; 50   |#define HW_SDRAM_CSR_MULTI_BITPOS 21
                            11033 ; 51   |#define HW_SDRAM_CSR_SDRAM_BITPOS 22
                            11034 ; 52   |#define HW_SDRAM_CSR_SIGN_BITPOS 23
                            11035 ; 53   |
                            11036 ; 54   |#define HW_SDRAM_CSR_SDRAMEN_WIDTH 1
                            11037 ; 55   |#define HW_SDRAM_CSR_IE_WIDTH 1
                            11038 ; 56   |#define HW_SDRAM_CSR_RNW_WIDTH 1
                            11039 ; 57   |#define HW_SDRAM_CSR_KICK_WIDTH 1
                            11040 ; 58   |#define HW_SDRAM_CSR_LM_WIDTH 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 187

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11041 ; 59   |#define HW_SDRAM_CSR_ISTAT_WIDTH 1
                            11042 ; 60   |#define HW_SDRAM_CSR_PWDN_WIDTH 1
                            11043 ; 61   |#define HW_SDRAM_CSR_SBYTE_WIDTH 2
                            11044 ; 62   |#define HW_SDRAM_CSR_MEM_WIDTH 2
                            11045 ; 63   |#define HW_SDRAM_CSR_BIGE_WIDTH 1
                            11046 ; 64   |#define HW_SDRAM_CSR_ASIZE_WIDTH 3
                            11047 ; 65   |#define HW_SDRAM_CSR_UKICK_WIDTH 1
                            11048 ; 66   |#define HW_SDRAM_CSR_DIV_WIDTH 4
                            11049 ; 67   |#define HW_SDRAM_CSR_MULTI_WIDTH 1
                            11050 ; 68   |#define HW_SDRAM_CSR_SDRAM_WIDTH 1
                            11051 ; 69   |#define HW_SDRAM_CSR_SIGN_WIDTH 1
                            11052 ; 70   |
                            11053 ; 71   |#define HW_SDRAM_CSR_SDRAMEN_SETMASK (((1<<HW_SDRAM_CSR_SDRAMEN_WIDTH)-1)<<HW_SDRAM_CSR_SD
                                  RAMEN_BITPOS)
                            11054 ; 72   |#define HW_SDRAM_CSR_IE_SETMASK (((1<<HW_SDRAM_CSR_IE_WIDTH)-1)<<HW_SDRAM_CSR_IE_BITPOS)
                            11055 ; 73   |#define HW_SDRAM_CSR_RNW_SETMASK (((1<<HW_SDRAM_CSR_RNW_WIDTH)-1)<<HW_SDRAM_CSR_RNW_BITPOS
                                  )
                            11056 ; 74   |#define HW_SDRAM_CSR_KICK_SETMASK (((1<<HW_SDRAM_CSR_KICK_WIDTH)-1)<<HW_SDRAM_CSR_KICK_BIT
                                  POS)
                            11057 ; 75   |#define HW_SDRAM_CSR_LM_SETMASK (((1<<HW_SDRAM_CSR_LM_WIDTH)-1)<<HW_SDRAM_CSR_LM_BITPOS)
                            11058 ; 76   |#define HW_SDRAM_CSR_ISTAT_SETMASK (((1<<HW_SDRAM_CSR_ISTAT_WIDTH)-1)<<HW_SDRAM_CSR_ISTAT_
                                  BITPOS)
                            11059 ; 77   |#define HW_SDRAM_CSR_PWDN_SETMASK (((1<<HW_SDRAM_CSR_PWDN_WIDTH)-1)<<HW_SDRAM_CSR_PWDN_BIT
                                  POS)
                            11060 ; 78   |#define HW_SDRAM_CSR_SBYTE_SETMASK (((1<<HW_SDRAM_CSR_SBYTE_WIDTH)-1)<<HW_SDRAM_CSR_SBYTE_
                                  BITPOS)
                            11061 ; 79   |#define HW_SDRAM_CSR_MEM_SETMASK (((1<<HW_SDRAM_CSR_MEM_WIDTH)-1)<<HW_SDRAM_CSR_MEM_BITPOS
                                  )
                            11062 ; 80   |#define HW_SDRAM_CSR_BIGE_SETMASK (((1<<HW_SDRAM_CSR_BIGE_WIDTH)-1)<<HW_SDRAM_CSR_BIGE_BIT
                                  POS)
                            11063 ; 81   |#define HW_SDRAM_CSR_ASIZE_SETMASK (((1<<HW_SDRAM_CSR_ASIZE_WIDTH)-1)<<HW_SDRAM_CSR_ASIZE_
                                  BITPOS)
                            11064 ; 82   |#define HW_SDRAM_CSR_UKICK_SETMASK (((1<<HW_SDRAM_CSR_UKICK_WIDTH)-1)<<HW_SDRAM_CSR_UKICK_
                                  BITPOS)
                            11065 ; 83   |#define HW_SDRAM_CSR_DIV_SETMASK (((1<<HW_SDRAM_CSR_DIV_WIDTH)-1)<<HW_SDRAM_CSR_DIV_BITPOS
                                  )
                            11066 ; 84   |#define HW_SDRAM_CSR_MULTI_SETMASK (((1<<HW_SDRAM_CSR_MULTI_WIDTH)-1)<<HW_SDRAM_CSR_MULTI_
                                  BITPOS)
                            11067 ; 85   |#define HW_SDRAM_CSR_SDRAM_SETMASK (((1<<HW_SDRAM_CSR_SDRAM_WIDTH)-1)<<HW_SDRAM_CSR_SDRAM_
                                  BITPOS)
                            11068 ; 86   |#define HW_SDRAM_CSR_SIGN_SETMASK (((1<<HW_SDRAM_CSR_SIGN_WIDTH)-1)<<HW_SDRAM_CSR_SIGN_BIT
                                  POS)
                            11069 ; 87   |
                            11070 ; 88   |#define HW_SDRAM_CSR_SDRAMEN_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAMEN_SETMASK
                            11071 ; 89   |#define HW_SDRAM_CSR_IE_CLRMASK ~(WORD)HW_SDRAM_CSR_IE_SETMASK
                            11072 ; 90   |#define HW_SDRAM_CSR_RNW_CLRMASK ~(WORD)HW_SDRAM_CSR_RNW_SETMASK
                            11073 ; 91   |#define HW_SDRAM_CSR_KICK_CLRMASK ~(WORD)HW_SDRAM_CSR_KICK_SETMASK
                            11074 ; 92   |#define HW_SDRAM_CSR_LM_CLRMASK ~(WORD)HW_SDRAM_CSR_LM_SETMASK
                            11075 ; 93   |#define HW_SDRAM_CSR_ISTAT_CLRMASK ~(WORD)HW_SDRAM_CSR_ISTAT_SETMASK
                            11076 ; 94   |#define HW_SDRAM_CSR_PWDN_CLRMASK ~(WORD)HW_SDRAM_CSR_PWDN_SETMASK
                            11077 ; 95   |#define HW_SDRAM_CSR_SBYTE_CLRMASK ~(WORD)HW_SDRAM_CSR_SBYTE_SETMASK
                            11078 ; 96   |#define HW_SDRAM_CSR_MEM_CLRMASK ~(WORD)HW_SDRAM_CSR_MEM_SETMASK
                            11079 ; 97   |#define HW_SDRAM_CSR_BIGE_CLRMASK ~(WORD)HW_SDRAM_CSR_BIGE_SETMASK
                            11080 ; 98   |#define HW_SDRAM_CSR_ASIZE_CLRMASK ~(WORD)HW_SDRAM_CSR_ASIZE_SETMASK
                            11081 ; 99   |#define HW_SDRAM_CSR_UKICK_CLRMASK ~(WORD)HW_SDRAM_CSR_UKICK_SETMASK
                            11082 ; 100  |#define HW_SDRAM_CSR_DIV_CLRMASK ~(WORD)HW_SDRAM_CSR_DIV_SETMASK
                            11083 ; 101  |#define HW_SDRAM_CSR_MULTI_CLRMASK ~(WORD)HW_SDRAM_CSR_MULTI_SETMASK
                            11084 ; 102  |#define HW_SDRAM_CSR_SDRAM_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAM_SETMASK
                            11085 ; 103  |#define HW_SDRAM_CSR_SIGN_CLRMASK ~(WORD)HW_SDRAM_CSR_SIGN_SETMASK
                            11086 ; 104  |
                            11087 ; 105  |typedef union               
                            11088 ; 106  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 188

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11089 ; 107  |    struct {
                            11090 ; 108  |        int SDRAMEN                     :1;
                            11091 ; 109  |        int IE                          :1;
                            11092 ; 110  |        int RNW                         :1;
                            11093 ; 111  |        int KICK                        :1;
                            11094 ; 112  |        int LM                          :1;
                            11095 ; 113  |        int ISTAT                       :1;
                            11096 ; 114  |        int PWDN                        :1;
                            11097 ; 115  |        int RSVD                        :1;
                            11098 ; 116  |        int SBYTE                       :2;
                            11099 ; 117  |        int MEM                         :2;
                            11100 ; 118  |        int BIGE                        :1;
                            11101 ; 119  |        int ASIZE                       :3;
                            11102 ; 120  |        int UKICK                       :1;
                            11103 ; 121  |        int DIV                         :4;
                            11104 ; 122  |        int MULTI                       :1;
                            11105 ; 123  |        int SDRAM                       :1;
                            11106 ; 124  |        int SIGN                        :1;
                            11107 ; 125  |    } B;
                            11108 ; 126  |    int I;
                            11109 ; 127  |} sdramcsr_type;
                            11110 ; 128  |#define HW_SDRAM_CSR (*(volatile sdramcsr_type _X*) (HW_SDRAM_BASEADDR))        
                            11111 ; 129  |#define HW_SDRAM_ADDR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+1))
                            11112 ; 130  |#define HW_SDRAM_ADDR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+2))
                            11113 ; 131  |#define HW_SDRAM_SYSADDR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+3))
                            11114 ; 132  |#define HW_SDRAM_SIZE (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+4))
                            11115 ; 133  |#define HW_SDRAM_BAR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+7))
                            11116 ; 134  |#define HW_SDRAM_MR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+8))
                            11117 ; 135  |#define HW_SDRAM_DBAR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+9))
                            11118 ; 136  |#define HW_SDRAM_DBAR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+10))
                            11119 ; 137  |#define HW_SDRAM_DMR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+11))
                            11120 ; 138  |#define HW_SDRAM_DMR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+12))
                            11121 ; 139  |
                            11122 ; 140  |/////////////////////////////////////////////////////////////////////////////////
                            11123 ; 141  |//  SDRAM Start Address Low Register (HW_SDRAM_ADDR1) Bit Definitions
                            11124 ; 142  |#define HW_SDRAM_ADDR1_XA_BITPOS 0
                            11125 ; 143  |
                            11126 ; 144  |#define HW_SDRAM_ADDR1_XA_SETMASK 0xFFFFFF<<HW_SDRAM_ADDR1_XA_BITPOS
                            11127 ; 145  |
                            11128 ; 146  |#define HW_SDRAM_ADDR1_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR1_XA_SETMASK
                            11129 ; 147  |
                            11130 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                            11131 ; 149  |//  SDRAM Start Address High Register (HW_SDRAM_ADDR2) Bit Definitions
                            11132 ; 150  |#define HW_SDRAM_ADDR2_XA_BITPOS 0
                            11133 ; 151  |
                            11134 ; 152  |#define HW_SDRAM_ADDR2_XA_SETMASK 0x1F<<HW_SDRAM_ADDR2_XA_BITPOS
                            11135 ; 153  |
                            11136 ; 154  |#define HW_SDRAM_ADDR2_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR2_XA_SETMASK
                            11137 ; 155  |
                            11138 ; 156  |/////////////////////////////////////////////////////////////////////////////////
                            11139 ; 157  |//  System Start Address Register (HW_SDRAM_SYSADDR) Bit Definitions
                            11140 ; 158  |#define HW_SDRAM_SYSADDR_XA_BITPOS 0
                            11141 ; 159  |
                            11142 ; 160  |#define HW_SDRAM_SYSADDR_XA_SETMASK 0xFFFF<<HW_SDRAM_SYSADDR_XA_BITPOS
                            11143 ; 161  |
                            11144 ; 162  |#define HW_SDRAM_SYSADDR_XA_CLRMASK ~(WORD)HW_SDRAM_SYSADDR_XA_SETMASK
                            11145 ; 163  |
                            11146 ; 164  |/////////////////////////////////////////////////////////////////////////////////
                            11147 ; 165  |//  Number of Bytes to be transfered Register (HW_SDRAM_SIZE) Bit Definitions
                            11148 ; 166  |#define HW_SDRAM_SIZE_XA_BITPOS 0
                            11149 ; 167  |
                            11150 ; 168  |#define HW_SDRAM_SIZE_XA_SETMASK 0x3FFFF<<HW_SDRAM_SIZE_XA_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 189

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11151 ; 169  |
                            11152 ; 170  |#define HW_SDRAM_SIZE_XA_CLRMASK ~(WORD)HW_SDRAM_SIZE_XA_SETMASK
                            11153 ; 171  |
                            11154 ; 172  |/////////////////////////////////////////////////////////////////////////////////
                            11155 ; 173  |//  SDRAM Timer1 Register (HW_SDRAM_TIMER1) Bit Definitions
                            11156 ; 174  |#define HW_SDRAM_TIMER1_INIT_BITPOS 0
                            11157 ; 175  |#define HW_SDRAM_TIMER1_TRP_BITPOS 16
                            11158 ; 176  |#define HW_SDRAM_TIMER1_TRFC_BITPOS 20
                            11159 ; 177  |
                            11160 ; 178  |#define HW_SDRAM_TIMER1_INIT_WIDTH 16
                            11161 ; 179  |#define HW_SDRAM_TIMER1_TRP_WIDTH 4
                            11162 ; 180  |#define HW_SDRAM_TIMER1_TRFC_WIDTH 4
                            11163 ; 181  |
                            11164 ; 182  |#define HW_SDRAM_TIMER1_INIT_SETMASK (((1<<HW_SDRAM_TIMER1_INIT_WIDTH)-1)<<HW_SDRAM_TIMER1
                                  _INIT_BITPOS)
                            11165 ; 183  |#define HW_SDRAM_TIMER1_TRP_SETMASK (((1<<HW_SDRAM_TIMER1_TRP_WIDTH)-1)<<HW_SDRAM_TIMER1_T
                                  RP_BITPOS)
                            11166 ; 184  |#define HW_SDRAM_TIMER1_TRFC_SETMASK (((1<<HW_SDRAM_TIMER1_TRFC_WIDTH)-1)<<HW_SDRAM_TIMER1
                                  _TRFC_BITPOS)
                            11167 ; 185  |
                            11168 ; 186  |#define HW_SDRAM_TIMER1_INIT_CLRMASK ~(WORD)HW_SDRAM_TIMER1_INIT_SETMASK
                            11169 ; 187  |#define HW_SDRAM_TIMER1_TRP_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRP_SETMASK
                            11170 ; 188  |#define HW_SDRAM_TIMER1_TRFC_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRFC_SETMASK
                            11171 ; 189  |
                            11172 ; 190  |typedef union               
                            11173 ; 191  |{
                            11174 ; 192  |    struct {
                            11175 ; 193  |        int INIT                :16;
                            11176 ; 194  |        int TRP                 :4;
                            11177 ; 195  |        int TRFC                :4;
                            11178 ; 196  |    } B;
                            11179 ; 197  |    int I;
                            11180 ; 198  |} sdramtimer1_type;
                            11181 ; 199  |#define HW_SDRAM_TIMER1 (*(volatile sdramtimer1_type _X*) (HW_SDRAM_BASEADDR+5))
                            11182 ; 200  |
                            11183 ; 201  |/////////////////////////////////////////////////////////////////////////////////
                            11184 ; 202  |//  SDRAM Timer2 Register (HW_SDRAM_TIMER2) Bit Definitions
                            11185 ; 203  |#define HW_SDRAM_TIMER2_TXSR_BITPOS 0
                            11186 ; 204  |#define HW_SDRAM_TIMER2_TREF_BITPOS 4
                            11187 ; 205  |#define HW_SDRAM_TIMER2_TRCD_BITPOS 16
                            11188 ; 206  |
                            11189 ; 207  |#define HW_SDRAM_TIMER2_TXSR_WIDTH 4
                            11190 ; 208  |#define HW_SDRAM_TIMER2_TREF_WIDTH 12
                            11191 ; 209  |#define HW_SDRAM_TIMER2_TRCD_WIDTH 4
                            11192 ; 210  |
                            11193 ; 211  |#define HW_SDRAM_TIMER2_TXSR_SETMASK (((1<<HW_SDRAM_TIMER2_TXSR_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TXSR_BITPOS)
                            11194 ; 212  |#define HW_SDRAM_TIMER2_TREF_SETMASK (((1<<HW_SDRAM_TIMER2_TREF_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TREF_BITPOS)
                            11195 ; 213  |#define HW_SDRAM_TIMER2_TRCD_SETMASK (((1<<HW_SDRAM_TIMER2_TRCD_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TRCD_BITPOS)
                            11196 ; 214  |
                            11197 ; 215  |#define HW_SDRAM_TIMER2_TXSR_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TXSR_SETMASK
                            11198 ; 216  |#define HW_SDRAM_TIMER2_TREF_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TREF_SETMASK
                            11199 ; 217  |#define HW_SDRAM_TIMER2_TRCD_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TRCD_SETMASK
                            11200 ; 218  |
                            11201 ; 219  |typedef union               
                            11202 ; 220  |{
                            11203 ; 221  |    struct {
                            11204 ; 222  |        int TXSR                :4;
                            11205 ; 223  |        int TREF                :12;
                            11206 ; 224  |        int TRCD                :4;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 190

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11207 ; 225  |        int RSVD                :4; 
                            11208 ; 226  |    } B;
                            11209 ; 227  |    int I;
                            11210 ; 228  |} sdramtimer2_type;
                            11211 ; 229  |#define HW_SDRAM_TIMER2 (*(volatile sdramtimer2_type _X*) (HW_SDRAM_BASEADDR+6))
                            11212 ; 230  |
                            11213 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                            11214 ; 232  |//  System Modulo Base Address Register (HW_SDRAM_BAR) Bit Definitions
                            11215 ; 233  |#define HW_SDRAM_BAR_XA_BITPOS 0
                            11216 ; 234  |
                            11217 ; 235  |#define HW_SDRAM_BAR_XA_SETMASK 0xFFFF<<HW_SDRAM_BAR_XA_BITPOS
                            11218 ; 236  |
                            11219 ; 237  |#define HW_SDRAM_BAR_XA_CLRMASK ~(WORD)HW_SDRAM_BAR_XA_SETMASK
                            11220 ; 238  |
                            11221 ; 239  |/////////////////////////////////////////////////////////////////////////////////
                            11222 ; 240  |//  System Modulo Register (HW_SDRAM_MR) Bit Definitions
                            11223 ; 241  |#define HW_SDRAM_MR_XA_BITPOS 0
                            11224 ; 242  |
                            11225 ; 243  |#define HW_SDRAM_MR_XA_SETMASK 0xFFFF<<HW_SDRAM_MR_XA_BITPOS
                            11226 ; 244  |
                            11227 ; 245  |#define HW_SDRAM_MR_XA_CLRMASK ~(WORD)HW_SDRAM_MR_XA_SETMASK
                            11228 ; 246  |
                            11229 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                            11230 ; 248  |//  SDRAM Mode Register (HW_SDRAM_MODE) Bit Definitions
                            11231 ; 249  |#define HW_SDRAM_MODE_XA_BITPOS 0
                            11232 ; 250  |
                            11233 ; 251  |#define HW_SDRAM_MODE_XA_WIDTH 14
                            11234 ; 252  |
                            11235 ; 253  |#define HW_SDRAM_MODE_XA_SETMASK (((1<<HW_SDRAM_MODE_XA_WIDTH)-1)<<HW_SDRAM_MODE_XA_BITPOS
                                  )
                            11236 ; 254  |
                            11237 ; 255  |#define HW_SDRAM_MODE_XA_CLRMASK ~(WORD)HW_SDRAM_MODE_XA_SETMASK
                            11238 ; 256  |
                            11239 ; 257  |typedef union               
                            11240 ; 258  |{
                            11241 ; 259  |    struct {
                            11242 ; 260  |        int VALUE               :14;
                            11243 ; 261  |        int RSVD                :10; 
                            11244 ; 262  |    } B;
                            11245 ; 263  |    int I;
                            11246 ; 264  |} sdrammode_type;
                            11247 ; 265  |#define HW_SDRAM_MODE (*(volatile sdrammode_type _X*) (HW_SDRAM_BASEADDR+14))
                            11248 ; 266  |
                            11249 ; 267  |/////////////////////////////////////////////////////////////////////////////////
                            11250 ; 268  |//  SDRAM Type Register (HW_SDRAM_TYPE) Bit Definitions
                            11251 ; 269  |#define HW_SDRAM_TYPE_COLWIDTH_BITPOS 0
                            11252 ; 270  |#define HW_SDRAM_TYPE_ROWWIDTH_BITPOS 4
                            11253 ; 271  |
                            11254 ; 272  |#define HW_SDRAM_TYPE_COLWIDTH_WIDTH 4
                            11255 ; 273  |#define HW_SDRAM_TYPE_ROWWIDTH_WIDTH 4
                            11256 ; 274  |
                            11257 ; 275  |#define HW_SDRAM_TYPE_COLWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_COLWIDTH_WIDTH)-1)<<HW_SDRAM_TY
                                  PE_COLWIDTH_BITPOS)
                            11258 ; 276  |#define HW_SDRAM_TYPE_ROWWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_ROWWIDTH_WIDTH)-1)<<HW_SDRAM_TY
                                  PE_ROWWIDTH_BITPOS)
                            11259 ; 277  |
                            11260 ; 278  |#define HW_SDRAM_TYPE_COLWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_COLWIDTH_SETMASK)
                            11261 ; 279  |#define HW_SDRAM_TYPE_ROWWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_ROWWIDTH_SETMASK)
                            11262 ; 280  |
                            11263 ; 281  |typedef union               
                            11264 ; 282  |{
                            11265 ; 283  |    struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 191

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11266 ; 284  |        int COLWIDTH               :4;
                            11267 ; 285  |        int ROWWIDTH               :4; 
                            11268 ; 286  |    } B;
                            11269 ; 287  |    int I;
                            11270 ; 288  |} sdramtype_type;
                            11271 ; 289  |#define HW_SDRAM_TYPE (*(volatile sdramtype_type _X*) (HW_SDRAM_BASEADDR+14))
                            11272 ; 290  |
                            11273 ; 291  |#endif
                            11274 ; 292  |
                            11275 ; 293  |
                            11276 ; 294  |
                            11277 ; 295  |
                            11278 ; 296  |
                            11279 ; 297  |
                            11280 
                            11282 
                            11283 ; 34   |#include "regstb.h"
                            11284 
                            11286 
                            11287 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            11288 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            11289 ; 3    |// Filename: regstb.inc
                            11290 ; 4    |// Description: Register definitions for Trace Buffer
                            11291 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            11292 ; 6    |// The following naming conventions are followed in this file.
                            11293 ; 7    |// All registers are named using the format...
                            11294 ; 8    |//     HW_<module>_<regname>
                            11295 ; 9    |// where <module> is the module name which can be any of the following...
                            11296 ; 10   |//     USB20
                            11297 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            11298 ; 12   |// module name includes a number starting from 0 for the first instance of
                            11299 ; 13   |// that module)
                            11300 ; 14   |// <regname> is the specific register within that module
                            11301 ; 15   |// We also define the following...
                            11302 ; 16   |//     HW_<module>_<regname>_BITPOS
                            11303 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            11304 ; 18   |//     HW_<module>_<regname>_SETMASK
                            11305 ; 19   |// which does something else, and
                            11306 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            11307 ; 21   |// which does something else.
                            11308 ; 22   |// Other rules
                            11309 ; 23   |//     All caps
                            11310 ; 24   |//     Numeric identifiers start at 0
                            11311 ; 25   |#if !(defined(regstbinc))
                            11312 ; 26   |#define regstbinc 1
                            11313 ; 27   |
                            11314 ; 28   |#include "types.h"
                            11315 
                            11317 
                            11318 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            11319 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            11320 ; 3    |//
                            11321 ; 4    |// Filename: types.h
                            11322 ; 5    |// Description: Standard data types
                            11323 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            11324 ; 7    |
                            11325 ; 8    |#ifndef _TYPES_H
                            11326 ; 9    |#define _TYPES_H
                            11327 ; 10   |
                            11328 ; 11   |// TODO:  move this outta here!
                            11329 ; 12   |#if !defined(NOERROR)
                            11330 ; 13   |#define NOERROR 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 192

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11331 ; 14   |#define SUCCESS 0
                            11332 ; 15   |#endif 
                            11333 ; 16   |#if !defined(SUCCESS)
                            11334 ; 17   |#define SUCCESS  0
                            11335 ; 18   |#endif
                            11336 ; 19   |#if !defined(ERROR)
                            11337 ; 20   |#define ERROR   -1
                            11338 ; 21   |#endif
                            11339 ; 22   |#if !defined(FALSE)
                            11340 ; 23   |#define FALSE 0
                            11341 ; 24   |#endif
                            11342 ; 25   |#if !defined(TRUE)
                            11343 ; 26   |#define TRUE  1
                            11344 ; 27   |#endif
                            11345 ; 28   |
                            11346 ; 29   |#if !defined(NULL)
                            11347 ; 30   |#define NULL 0
                            11348 ; 31   |#endif
                            11349 ; 32   |
                            11350 ; 33   |#define MAX_INT     0x7FFFFF
                            11351 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            11352 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            11353 ; 36   |#define MAX_ULONG   (-1) 
                            11354 ; 37   |
                            11355 ; 38   |#define WORD_SIZE   24              // word size in bits
                            11356 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            11357 ; 40   |
                            11358 ; 41   |
                            11359 ; 42   |#define BYTE    unsigned char       // btVarName
                            11360 ; 43   |#define CHAR    signed char         // cVarName
                            11361 ; 44   |#define USHORT  unsigned short      // usVarName
                            11362 ; 45   |#define SHORT   unsigned short      // sVarName
                            11363 ; 46   |#define WORD    unsigned int        // wVarName
                            11364 ; 47   |#define INT     signed int          // iVarName
                            11365 ; 48   |#define DWORD   unsigned long       // dwVarName
                            11366 ; 49   |#define LONG    signed long         // lVarName
                            11367 ; 50   |#define BOOL    unsigned int        // bVarName
                            11368 ; 51   |#define FRACT   _fract              // frVarName
                            11369 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            11370 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            11371 ; 54   |#define FLOAT   float               // fVarName
                            11372 ; 55   |#define DBL     double              // dVarName
                            11373 ; 56   |#define ENUM    enum                // eVarName
                            11374 ; 57   |#define CMX     _complex            // cmxVarName
                            11375 ; 58   |typedef WORD UCS3;                   // 
                            11376 ; 59   |
                            11377 ; 60   |#define UINT16  unsigned short
                            11378 ; 61   |#define UINT8   unsigned char   
                            11379 ; 62   |#define UINT32  unsigned long
                            11380 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11381 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11382 ; 65   |#define WCHAR   UINT16
                            11383 ; 66   |
                            11384 ; 67   |//UINT128 is 16 bytes or 6 words
                            11385 ; 68   |typedef struct UINT128_3500 {   
                            11386 ; 69   |    int val[6];     
                            11387 ; 70   |} UINT128_3500;
                            11388 ; 71   |
                            11389 ; 72   |#define UINT128   UINT128_3500
                            11390 ; 73   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 193

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11391 ; 74   |// Little endian word packed byte strings:   
                            11392 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11393 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11394 ; 77   |// Little endian word packed byte strings:   
                            11395 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11396 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11397 ; 80   |
                            11398 ; 81   |// Declare Memory Spaces To Use When Coding
                            11399 ; 82   |// A. Sector Buffers
                            11400 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            11401 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            11402 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            11403 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            11404 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            11405 ; 88   |// B. Media DDI Memory
                            11406 ; 89   |#define MEDIA_DDI_MEM _Y
                            11407 ; 90   |
                            11408 ; 91   |
                            11409 ; 92   |
                            11410 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            11411 ; 94   |// Examples of circular pointers:
                            11412 ; 95   |//    INT CIRC cpiVarName
                            11413 ; 96   |//    DWORD CIRC cpdwVarName
                            11414 ; 97   |
                            11415 ; 98   |#define RETCODE INT                 // rcVarName
                            11416 ; 99   |
                            11417 ; 100  |// generic bitfield structure
                            11418 ; 101  |struct Bitfield {
                            11419 ; 102  |    unsigned int B0  :1;
                            11420 ; 103  |    unsigned int B1  :1;
                            11421 ; 104  |    unsigned int B2  :1;
                            11422 ; 105  |    unsigned int B3  :1;
                            11423 ; 106  |    unsigned int B4  :1;
                            11424 ; 107  |    unsigned int B5  :1;
                            11425 ; 108  |    unsigned int B6  :1;
                            11426 ; 109  |    unsigned int B7  :1;
                            11427 ; 110  |    unsigned int B8  :1;
                            11428 ; 111  |    unsigned int B9  :1;
                            11429 ; 112  |    unsigned int B10 :1;
                            11430 ; 113  |    unsigned int B11 :1;
                            11431 ; 114  |    unsigned int B12 :1;
                            11432 ; 115  |    unsigned int B13 :1;
                            11433 ; 116  |    unsigned int B14 :1;
                            11434 ; 117  |    unsigned int B15 :1;
                            11435 ; 118  |    unsigned int B16 :1;
                            11436 ; 119  |    unsigned int B17 :1;
                            11437 ; 120  |    unsigned int B18 :1;
                            11438 ; 121  |    unsigned int B19 :1;
                            11439 ; 122  |    unsigned int B20 :1;
                            11440 ; 123  |    unsigned int B21 :1;
                            11441 ; 124  |    unsigned int B22 :1;
                            11442 ; 125  |    unsigned int B23 :1;
                            11443 ; 126  |};
                            11444 ; 127  |
                            11445 ; 128  |union BitInt {
                            11446 ; 129  |        struct Bitfield B;
                            11447 ; 130  |        int        I;
                            11448 ; 131  |};
                            11449 ; 132  |
                            11450 ; 133  |#define MAX_MSG_LENGTH 10
                            11451 ; 134  |struct CMessage
                            11452 ; 135  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 194

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11453 ; 136  |        unsigned int m_uLength;
                            11454 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            11455 ; 138  |};
                            11456 ; 139  |
                            11457 ; 140  |typedef struct {
                            11458 ; 141  |    WORD m_wLength;
                            11459 ; 142  |    WORD m_wMessage;
                            11460 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            11461 ; 144  |} Message;
                            11462 ; 145  |
                            11463 ; 146  |struct MessageQueueDescriptor
                            11464 ; 147  |{
                            11465 ; 148  |        int *m_pBase;
                            11466 ; 149  |        int m_iModulo;
                            11467 ; 150  |        int m_iSize;
                            11468 ; 151  |        int *m_pHead;
                            11469 ; 152  |        int *m_pTail;
                            11470 ; 153  |};
                            11471 ; 154  |
                            11472 ; 155  |struct ModuleEntry
                            11473 ; 156  |{
                            11474 ; 157  |    int m_iSignaledEventMask;
                            11475 ; 158  |    int m_iWaitEventMask;
                            11476 ; 159  |    int m_iResourceOfCode;
                            11477 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            11478 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            11479 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            11480 ; 163  |    int m_uTimeOutHigh;
                            11481 ; 164  |    int m_uTimeOutLow;
                            11482 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            11483 ; 166  |};
                            11484 ; 167  |
                            11485 ; 168  |union WaitMask{
                            11486 ; 169  |    struct B{
                            11487 ; 170  |        unsigned int m_bNone     :1;
                            11488 ; 171  |        unsigned int m_bMessage  :1;
                            11489 ; 172  |        unsigned int m_bTimer    :1;
                            11490 ; 173  |        unsigned int m_bButton   :1;
                            11491 ; 174  |    } B;
                            11492 ; 175  |    int I;
                            11493 ; 176  |} ;
                            11494 ; 177  |
                            11495 ; 178  |
                            11496 ; 179  |struct Button {
                            11497 ; 180  |        WORD wButtonEvent;
                            11498 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            11499 ; 182  |};
                            11500 ; 183  |
                            11501 ; 184  |struct Message {
                            11502 ; 185  |        WORD wMsgLength;
                            11503 ; 186  |        WORD wMsgCommand;
                            11504 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            11505 ; 188  |};
                            11506 ; 189  |
                            11507 ; 190  |union EventTypes {
                            11508 ; 191  |        struct CMessage msg;
                            11509 ; 192  |        struct Button Button ;
                            11510 ; 193  |        struct Message Message;
                            11511 ; 194  |};
                            11512 ; 195  |
                            11513 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 195

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11514 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            11515 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            11516 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            11517 ; 200  |
                            11518 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            11519 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            11520 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            11521 ; 204  |
                            11522 ; 205  |#if DEBUG
                            11523 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            11524 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            11525 ; 208  |#else 
                            11526 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            11527 ; 210  |#define DebugBuildAssert(x)    
                            11528 ; 211  |#endif
                            11529 ; 212  |
                            11530 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            11531 ; 214  |//  #pragma asm
                            11532 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            11533 ; 216  |//  #pragma endasm
                            11534 ; 217  |
                            11535 ; 218  |
                            11536 ; 219  |#ifdef COLOR_262K
                            11537 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            11538 ; 221  |#elif defined(COLOR_65K)
                            11539 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            11540 ; 223  |#else
                            11541 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            11542 ; 225  |#endif
                            11543 ; 226  |    
                            11544 ; 227  |#endif // #ifndef _TYPES_H
                            11545 
                            11547 
                            11548 ; 29   |
                            11549 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            11550 ; 31   |
                            11551 ; 32   |//   Trace Buffer STMP Registers 
                            11552 ; 33   |//   Last Updated 6.30.2003 D. Baker
                            11553 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            11554 ; 35   |
                            11555 ; 36   |#define HW_TB_BASEADDR (0xF080)
                            11556 ; 37   |
                            11557 ; 38   |
                            11558 ; 39   |
                            11559 ; 40   |
                            11560 ; 41   |/////////////////////////////////////////////////////////////////////////////////
                            11561 ; 42   |
                            11562 ; 43   |//  Trace Buffer Configuration Register (HW_TB_CFG) Bit Definitions
                            11563 ; 44   |
                            11564 ; 45   |#define HW_TB_CFG_CLK_ENABLE_BITPOS (0)
                            11565 ; 46   |#define HW_TB_CFG_ENABLE_BITPOS (1)
                            11566 ; 47   |#define HW_TB_CFG_DONE_BITPOS (3)
                            11567 ; 48   |#define HW_TB_CFG_DMA_ASEL_BITPOS (4)
                            11568 ; 49   |#define HW_TB_CFG_TRIG_EVENT_BITPOS (6)
                            11569 ; 50   |
                            11570 ; 51   |#define HW_TB_CFG_CLK_ENABLE_WIDTH (1)
                            11571 ; 52   |#define HW_TB_CFG_ENABLE_WIDTH (1)
                            11572 ; 53   |#define HW_TB_CFG_RSVD1_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 196

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11573 ; 54   |#define HW_TB_CFG_DONE_WIDTH (1)
                            11574 ; 55   |#define HW_TB_CFG_DMA_ASEL_WIDTH (2)
                            11575 ; 56   |#define HW_TB_CFG_TRIG_EVENT_WIDTH (1)
                            11576 ; 57   |#define HW_TB_CFG_RSVD2_WIDTH (17)
                            11577 ; 58   |
                            11578 ; 59   |#define HW_TB_CFG_CLK_ENABLE_SETMASK (((1<<HW_TB_CFG_CLK_ENABLE_WIDTH)-1)<<HW_TB_CFG_CLK_E
                                  NABLE_BITPOS) 
                            11579 ; 60   |#define HW_TB_CFG_ENABLE_SETMASK (((1<<HW_TB_CFG_ENABLE_WIDTH)-1)<<HW_TB_CFG_ENABLE_BITPOS
                                  ) 
                            11580 ; 61   |#define HW_TB_CFG_DONE_SETMASK (((1<<HW_TB_CFG_DONE_WIDTH)-1)<<HW_TB_CFG_DONE_BITPOS) 
                            11581 ; 62   |#define HW_TB_CFG_DMA_ASEL_SETMASK (((1<<HW_TB_CFG_DMA_ASEL_WIDTH)-1)<<HW_TB_CFG_DMA_ASEL_
                                  BITPOS) 
                            11582 ; 63   |#define HW_TB_CFG_TRIG_EVENT_SETMASK (((1<<HW_TB_CFG_TRIG_EVENT_WIDTH)-1)<<HW_TB_CFG_TRIG_
                                  EVENT_BITPOS) 
                            11583 ; 64   |
                            11584 ; 65   |#define HW_TB_CFG_CLK_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_CLK_ENABLE_SETMASK)
                            11585 ; 66   |#define HW_TB_CFG_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_ENABLE_SETMASK)
                            11586 ; 67   |#define HW_TB_CFG_DONE_CLRMASK (~(WORD)HW_TB_CFG_DONE_SETMASK)
                            11587 ; 68   |#define HW_TB_CFG_DMA_ASEL_CLRMASK (~(WORD)HW_TB_CFG_DMA_ASEL_SETMASK)
                            11588 ; 69   |#define HW_TB_CFG_TRIG_EVENT_CLRMASK (~(WORD)HW_TB_CFG_TRIG_EVENT_SETMASK)
                            11589 ; 70   |
                            11590 ; 71   |typedef union               
                            11591 ; 72   |{
                            11592 ; 73   |    struct {
                            11593 ; 74   |         int CLK_ENABLE      : HW_TB_CFG_CLK_ENABLE_WIDTH;
                            11594 ; 75   |         int ENABLE          : HW_TB_CFG_ENABLE_WIDTH;
                            11595 ; 76   |        int rsvd1           : HW_TB_CFG_RSVD1_WIDTH;
                            11596 ; 77   |         int DONE            : HW_TB_CFG_DONE_WIDTH;
                            11597 ; 78   |         int DMA_ASEL        : HW_TB_CFG_DMA_ASEL_WIDTH;
                            11598 ; 79   |         int TRIG_EVENT      : HW_TB_CFG_TRIG_EVENT_WIDTH;
                            11599 ; 80   |        int rsvd2           : HW_TB_CFG_RSVD2_WIDTH;
                            11600 ; 81   |    } B;
                            11601 ; 82   |    int I;
                            11602 ; 83   |    unsigned int U;
                            11603 ; 84   |} tb_cfg_type;
                            11604 ; 85   |#define HW_TB_CFG      (*(volatile tb_cfg_type _X*) (HW_TB_BASEADDR+0))    /* Trace Buffer
                                   Configuration Register */
                            11605 ; 86   |
                            11606 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            11607 ; 88   |
                            11608 ; 89   |//  Trace Buffer Base Address Register (HW_TB_BAR) Bit Definitions
                            11609 ; 90   |
                            11610 ; 91   |#define HW_TB_BAR_ADDRESS_BITPOS (0)
                            11611 ; 92   |
                            11612 ; 93   |#define HW_TB_BAR_ADDRESS_WIDTH (16)        
                            11613 ; 94   |#define HW_TB_BAR_RSVD_WIDTH (8)
                            11614 ; 95   |
                            11615 ; 96   |#define HW_TB_BAR_ADDRESS_SETMASK (((1<<HW_TB_BAR_ADDRESS_WIDTH)-1)<<HW_TB_BAR_ADDRESS_BIT
                                  POS) 
                            11616 ; 97   |
                            11617 ; 98   |#define HW_TB_BAR_ADDRESS_CLRMASK (~(WORD)HW_TB_BAR_ADDRESS_SETMASK)
                            11618 ; 99   |
                            11619 ; 100  |typedef union               
                            11620 ; 101  |{
                            11621 ; 102  |    struct {
                            11622 ; 103  |         int ADDRESS      : HW_TB_BAR_ADDRESS_WIDTH;
                            11623 ; 104  |        int reserved     : HW_TB_BAR_RSVD_WIDTH;
                            11624 ; 105  |    } B;
                            11625 ; 106  |    int I;
                            11626 ; 107  |    unsigned int U;
                            11627 ; 108  |} tb_bar_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 197

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11628 ; 109  |#define HW_TB_BAR      (*(volatile tb_bar_type _X*) (HW_TB_BASEADDR+1))    /* Trace Buffer
                                   Base Address Register */
                            11629 ; 110  |
                            11630 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            11631 ; 112  |
                            11632 ; 113  |//  Trace Buffer Modulo Register (HW_TB_MOD) Bit Definitions
                            11633 ; 114  |
                            11634 ; 115  |#define HW_TB_MOD_MODULUS_BITPOS (0)
                            11635 ; 116  |
                            11636 ; 117  |#define HW_TB_MOD_MODULUS_WIDTH (14)        
                            11637 ; 118  |#define HW_TB_MOD_RSVD_WIDTH (10)
                            11638 ; 119  |
                            11639 ; 120  |#define HW_TB_MOD_MODULUS_SETMASK (((1<<HW_TB_MOD_MODULUS_WIDTH)-1)<<HW_TB_MOD_MODULUS_BIT
                                  POS) 
                            11640 ; 121  |
                            11641 ; 122  |#define HW_TB_MOD_MODULUS_CLRMASK (~(WORD)HW_TB_MOD_MODULUS_SETMASK)
                            11642 ; 123  |
                            11643 ; 124  |typedef union               
                            11644 ; 125  |{
                            11645 ; 126  |    struct {
                            11646 ; 127  |         int MODULUS      : HW_TB_MOD_MODULUS_WIDTH;
                            11647 ; 128  |        int reserved        : HW_TB_MOD_RSVD_WIDTH;
                            11648 ; 129  |    } B;
                            11649 ; 130  |    int I;
                            11650 ; 131  |    unsigned int U;
                            11651 ; 132  |} tb_mod_type;
                            11652 ; 133  |#define HW_TB_MOD      (*(volatile tb_mod_type _X*) (HW_TB_BASEADDR+2))    /* Trace Buffer
                                   Modulus Register */
                            11653 ; 134  |
                            11654 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                            11655 ; 136  |
                            11656 ; 137  |//  Trace Buffer Current Index Register (HW_TB_CIR) Bit Definitions
                            11657 ; 138  |
                            11658 ; 139  |#define HW_TB_CIR_INDEX_BITPOS (0)
                            11659 ; 140  |
                            11660 ; 141  |#define HW_TB_CIR_INDEX_WIDTH (14)        
                            11661 ; 142  |#define HW_TB_CIR_RSVD_WIDTH (10)
                            11662 ; 143  |
                            11663 ; 144  |#define HW_TB_CIR_INDEX_SETMASK (((1<<HW_TB_CIR_INDEX_WIDTH)-1)<<HW_TB_CIR_INDEX_BITPOS) 
                            11664 ; 145  |
                            11665 ; 146  |#define HW_TB_CIR_INDEX_CLRMASK (~(WORD)HW_TB_CIR_INDEX_SETMASK)
                            11666 ; 147  |
                            11667 ; 148  |typedef union               
                            11668 ; 149  |{
                            11669 ; 150  |    struct {
                            11670 ; 151  |         int INDEX        : HW_TB_CIR_INDEX_WIDTH;
                            11671 ; 152  |        int reserved     : HW_TB_CIR_RSVD_WIDTH;
                            11672 ; 153  |    } B;
                            11673 ; 154  |    int I;
                            11674 ; 155  |    unsigned int U;
                            11675 ; 156  |} tb_cir_type;
                            11676 ; 157  |#define HW_TB_CIR      (*(volatile tb_cir_type _X*) (HW_TB_BASEADDR+3))    /* Trace Buffer
                                   Current Index Register */
                            11677 ; 158  |
                            11678 ; 159  |/////////////////////////////////////////////////////////////////////////////////
                            11679 ; 160  |
                            11680 ; 161  |//  Trace Buffer One Byte Code Register (HW_TB_OBC) Bit Definitions
                            11681 ; 162  |
                            11682 ; 163  |#define HW_TB_OBC_CODE_BITPOS (0)
                            11683 ; 164  |
                            11684 ; 165  |#define HW_TB_OBC_CODE_WIDTH (8)        
                            11685 ; 166  |#define HW_TB_OBC_RSVD_WIDTH (16)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 198

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11686 ; 167  |
                            11687 ; 168  |#define HW_TB_OBC_CODE_SETMASK (((1<<HW_TB_OBC_CODE_WIDTH)-1)<<HW_TB_OBC_CODE_BITPOS) 
                            11688 ; 169  |
                            11689 ; 170  |#define HW_TB_OBC_CODE_CLRMASK (~(WORD)HW_TB_OBC_CODE_SETMASK)
                            11690 ; 171  |
                            11691 ; 172  |typedef union               
                            11692 ; 173  |{
                            11693 ; 174  |    struct {
                            11694 ; 175  |         int CODE        : HW_TB_OBC_CODE_WIDTH;
                            11695 ; 176  |        int reserved    : HW_TB_OBC_RSVD_WIDTH;
                            11696 ; 177  |    } B;
                            11697 ; 178  |    int I;
                            11698 ; 179  |    unsigned int U;
                            11699 ; 180  |} tb_obc_type;
                            11700 ; 181  |#define HW_TB_OBC      (*(volatile tb_obc_type _X*) (HW_TB_BASEADDR+4))    /* Trace Buffer
                                   one byte code Register */
                            11701 ; 182  |
                            11702 ; 183  |/////////////////////////////////////////////////////////////////////////////////
                            11703 ; 184  |
                            11704 ; 185  |//  Trace Buffer Trigger Command Register (HW_TB_TCS) Bit Definitions
                            11705 ; 186  |
                            11706 ; 187  |#define HW_TB_TCS_TRG_STYLE_BITPOS (0)
                            11707 ; 188  |#define HW_TB_TCS_CAP_CLASS_BITPOS (1)
                            11708 ; 189  |#define HW_TB_TCS_TRG_CLASS_BITPOS (3)
                            11709 ; 190  |#define HW_TB_TCS_FREEZE_BITPOS (5)
                            11710 ; 191  |
                            11711 ; 192  |#define HW_TB_TCS_TRG_STYLE_WIDTH (1)        
                            11712 ; 193  |#define HW_TB_TCS_CAP_CLASS_WIDTH (2)        
                            11713 ; 194  |#define HW_TB_TCS_TRG_CLASS_WIDTH (2)        
                            11714 ; 195  |#define HW_TB_TCS_FREEZE_WIDTH (1)        
                            11715 ; 196  |#define HW_TB_TCS_RSVD_WIDTH (18)
                            11716 ; 197  |
                            11717 ; 198  |#define HW_TB_TCS_TRG_STYLE_SETMASK (((1<<HW_TB_TCS_TRG_STYLE_WIDTH)-1)<<HW_TB_TCS_TRG_STY
                                  LE_BITPOS) 
                            11718 ; 199  |#define HW_TB_TCS_CAP_CLASS_SETMASK (((1<<HW_TB_TCS_CAP_CLASS_WIDTH)-1)<<HW_TB_TCS_CAP_CLA
                                  SS_BITPOS) 
                            11719 ; 200  |#define HW_TB_TCS_TRG_CLASS_SETMASK (((1<<HW_TB_TCS_TRG_CLASS_WIDTH)-1)<<HW_TB_TCS_TRG_CLA
                                  SS_BITPOS) 
                            11720 ; 201  |#define HW_TB_TCS_FREEZE_SETMASK (((1<<HW_TB_TCS_FREEZE_WIDTH)-1)<<HW_TB_TCS_FREEZE_BITPOS
                                  ) 
                            11721 ; 202  |
                            11722 ; 203  |#define HW_TB_TCS_TRG_STYLE_CLRMASK (~(WORD)HW_TB_TCS_TRG_STYLE_SETMASK)
                            11723 ; 204  |#define HW_TB_TCS_CAP_CLASS_CLRMASK (~(WORD)HW_TB_TCS_CAP_CLASS_SETMASK)
                            11724 ; 205  |#define HW_TB_TCS_TRG_CLASS_CLRMASK (~(WORD)HW_TB_TCS_TRG_CLASS_SETMASK)
                            11725 ; 206  |#define HW_TB_TCS_FREEZE_CLRMASK (~(WORD)HW_TB_TCS_FREEZE_SETMASK)
                            11726 ; 207  |
                            11727 ; 208  |typedef union               
                            11728 ; 209  |{
                            11729 ; 210  |    struct {
                            11730 ; 211  |         int TRG_STYLE       : HW_TB_TCS_TRG_STYLE_WIDTH;
                            11731 ; 212  |         int CAP_CLASS       : HW_TB_TCS_CAP_CLASS_WIDTH;
                            11732 ; 213  |         int TRG_CLASS       : HW_TB_TCS_TRG_CLASS_WIDTH;
                            11733 ; 214  |         int FREEZE          : HW_TB_TCS_FREEZE_WIDTH;
                            11734 ; 215  |        int reserved        : HW_TB_TCS_RSVD_WIDTH;
                            11735 ; 216  |    } B;
                            11736 ; 217  |    int I;
                            11737 ; 218  |    unsigned int U;
                            11738 ; 219  |} tb_tcs_type;
                            11739 ; 220  |#define HW_TB_TCS      (*(volatile tb_tcs_type _X*) (HW_TB_BASEADDR+16))    /* Trace Buffe
                                  r Trigger Command Register */
                            11740 ; 221  |
                            11741 ; 222  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 199

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11742 ; 223  |
                            11743 ; 224  |//  Trace Buffer Trigger Value Register (HW_TB_TVR) Bit Definitions
                            11744 ; 225  |
                            11745 ; 226  |#define HW_TB_TVR_MATCH_ADDR_BITPOS (0)
                            11746 ; 227  |
                            11747 ; 228  |#define HW_TB_TVR_MATCH_ADDR_WIDTH (16)        
                            11748 ; 229  |#define HW_TB_TVR_RSVD_WIDTH (8)
                            11749 ; 230  |
                            11750 ; 231  |#define HW_TB_TVR_MATCH_ADDR_SETMASK (((1<<HW_TB_TVR_MATCH_ADDR_WIDTH)-1)<<HW_TB_TVR_MATCH
                                  _ADDR_BITPOS) 
                            11751 ; 232  |
                            11752 ; 233  |#define HW_TB_TVR_MATCH_ADDR_CLRMASK (~(WORD)HW_TB_TVR_MATCH_ADDR_SETMASK)
                            11753 ; 234  |
                            11754 ; 235  |typedef union               
                            11755 ; 236  |{
                            11756 ; 237  |    struct {
                            11757 ; 238  |         int MATCH_ADDR      : HW_TB_TVR_MATCH_ADDR_WIDTH;
                            11758 ; 239  |        int reserved        : HW_TB_TVR_RSVD_WIDTH;
                            11759 ; 240  |    } B;
                            11760 ; 241  |    int I;
                            11761 ; 242  |    unsigned int U;
                            11762 ; 243  |} tb_tvr_type;
                            11763 ; 244  |#define HW_TB_TVR      (*(volatile tb_tvr_type _X*) (HW_TB_BASEADDR+24))    /* Trace Buffe
                                  r Trigger Value Register */
                            11764 ; 245  |
                            11765 ; 246  |
                            11766 ; 247  |
                            11767 ; 248  |#endif
                            11768 ; 249  |
                            11769 ; 250  |
                            11770 ; 251  |
                            11771 ; 252  |
                            11772 ; 253  |
                            11773 ; 254  |
                            11774 ; 255  |
                            11775 ; 256  |
                            11776 ; 257  |
                            11777 ; 258  |
                            11778 ; 259  |
                            11779 ; 260  |
                            11780 ; 261  |
                            11781 ; 262  |
                            11782 ; 263  |
                            11783 ; 264  |
                            11784 ; 265  |
                            11785 
                            11787 
                            11788 ; 35   |#include "regstimer.h"
                            11789 
                            11791 
                            11792 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            11793 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                            11794 ; 3    |// Filename: regstimer.inc
                            11795 ; 4    |// Description: Register definitions for  Timers interface
                            11796 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            11797 ; 6    |// The following naming conventions are followed in this file.
                            11798 ; 7    |// All registers are named using the format...
                            11799 ; 8    |//     HW_<module>_<regname>
                            11800 ; 9    |// where <module> is the module name which can be any of the following...
                            11801 ; 10   |//     USB20
                            11802 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            11803 ; 12   |// module name includes a number starting from 0 for the first instance of
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 200

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11804 ; 13   |// that module)
                            11805 ; 14   |// <regname> is the specific register within that module
                            11806 ; 15   |// We also define the following...
                            11807 ; 16   |//     HW_<module>_<regname>_BITPOS
                            11808 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            11809 ; 18   |//     HW_<module>_<regname>_SETMASK
                            11810 ; 19   |// which does something else, and
                            11811 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            11812 ; 21   |// which does something else.
                            11813 ; 22   |// Other rules
                            11814 ; 23   |//     All caps
                            11815 ; 24   |//     Numeric identifiers start at 0
                            11816 ; 25   |#if !(defined(regstimerinc))
                            11817 ; 26   |#define regstimerinc 1
                            11818 ; 27   |
                            11819 ; 28   |#include "types.h"
                            11820 
                            11822 
                            11823 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            11824 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            11825 ; 3    |//
                            11826 ; 4    |// Filename: types.h
                            11827 ; 5    |// Description: Standard data types
                            11828 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            11829 ; 7    |
                            11830 ; 8    |#ifndef _TYPES_H
                            11831 ; 9    |#define _TYPES_H
                            11832 ; 10   |
                            11833 ; 11   |// TODO:  move this outta here!
                            11834 ; 12   |#if !defined(NOERROR)
                            11835 ; 13   |#define NOERROR 0
                            11836 ; 14   |#define SUCCESS 0
                            11837 ; 15   |#endif 
                            11838 ; 16   |#if !defined(SUCCESS)
                            11839 ; 17   |#define SUCCESS  0
                            11840 ; 18   |#endif
                            11841 ; 19   |#if !defined(ERROR)
                            11842 ; 20   |#define ERROR   -1
                            11843 ; 21   |#endif
                            11844 ; 22   |#if !defined(FALSE)
                            11845 ; 23   |#define FALSE 0
                            11846 ; 24   |#endif
                            11847 ; 25   |#if !defined(TRUE)
                            11848 ; 26   |#define TRUE  1
                            11849 ; 27   |#endif
                            11850 ; 28   |
                            11851 ; 29   |#if !defined(NULL)
                            11852 ; 30   |#define NULL 0
                            11853 ; 31   |#endif
                            11854 ; 32   |
                            11855 ; 33   |#define MAX_INT     0x7FFFFF
                            11856 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            11857 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            11858 ; 36   |#define MAX_ULONG   (-1) 
                            11859 ; 37   |
                            11860 ; 38   |#define WORD_SIZE   24              // word size in bits
                            11861 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            11862 ; 40   |
                            11863 ; 41   |
                            11864 ; 42   |#define BYTE    unsigned char       // btVarName
                            11865 ; 43   |#define CHAR    signed char         // cVarName
                            11866 ; 44   |#define USHORT  unsigned short      // usVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 201

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11867 ; 45   |#define SHORT   unsigned short      // sVarName
                            11868 ; 46   |#define WORD    unsigned int        // wVarName
                            11869 ; 47   |#define INT     signed int          // iVarName
                            11870 ; 48   |#define DWORD   unsigned long       // dwVarName
                            11871 ; 49   |#define LONG    signed long         // lVarName
                            11872 ; 50   |#define BOOL    unsigned int        // bVarName
                            11873 ; 51   |#define FRACT   _fract              // frVarName
                            11874 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            11875 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            11876 ; 54   |#define FLOAT   float               // fVarName
                            11877 ; 55   |#define DBL     double              // dVarName
                            11878 ; 56   |#define ENUM    enum                // eVarName
                            11879 ; 57   |#define CMX     _complex            // cmxVarName
                            11880 ; 58   |typedef WORD UCS3;                   // 
                            11881 ; 59   |
                            11882 ; 60   |#define UINT16  unsigned short
                            11883 ; 61   |#define UINT8   unsigned char   
                            11884 ; 62   |#define UINT32  unsigned long
                            11885 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11886 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11887 ; 65   |#define WCHAR   UINT16
                            11888 ; 66   |
                            11889 ; 67   |//UINT128 is 16 bytes or 6 words
                            11890 ; 68   |typedef struct UINT128_3500 {   
                            11891 ; 69   |    int val[6];     
                            11892 ; 70   |} UINT128_3500;
                            11893 ; 71   |
                            11894 ; 72   |#define UINT128   UINT128_3500
                            11895 ; 73   |
                            11896 ; 74   |// Little endian word packed byte strings:   
                            11897 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11898 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11899 ; 77   |// Little endian word packed byte strings:   
                            11900 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11901 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11902 ; 80   |
                            11903 ; 81   |// Declare Memory Spaces To Use When Coding
                            11904 ; 82   |// A. Sector Buffers
                            11905 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            11906 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            11907 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            11908 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            11909 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            11910 ; 88   |// B. Media DDI Memory
                            11911 ; 89   |#define MEDIA_DDI_MEM _Y
                            11912 ; 90   |
                            11913 ; 91   |
                            11914 ; 92   |
                            11915 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            11916 ; 94   |// Examples of circular pointers:
                            11917 ; 95   |//    INT CIRC cpiVarName
                            11918 ; 96   |//    DWORD CIRC cpdwVarName
                            11919 ; 97   |
                            11920 ; 98   |#define RETCODE INT                 // rcVarName
                            11921 ; 99   |
                            11922 ; 100  |// generic bitfield structure
                            11923 ; 101  |struct Bitfield {
                            11924 ; 102  |    unsigned int B0  :1;
                            11925 ; 103  |    unsigned int B1  :1;
                            11926 ; 104  |    unsigned int B2  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 202

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11927 ; 105  |    unsigned int B3  :1;
                            11928 ; 106  |    unsigned int B4  :1;
                            11929 ; 107  |    unsigned int B5  :1;
                            11930 ; 108  |    unsigned int B6  :1;
                            11931 ; 109  |    unsigned int B7  :1;
                            11932 ; 110  |    unsigned int B8  :1;
                            11933 ; 111  |    unsigned int B9  :1;
                            11934 ; 112  |    unsigned int B10 :1;
                            11935 ; 113  |    unsigned int B11 :1;
                            11936 ; 114  |    unsigned int B12 :1;
                            11937 ; 115  |    unsigned int B13 :1;
                            11938 ; 116  |    unsigned int B14 :1;
                            11939 ; 117  |    unsigned int B15 :1;
                            11940 ; 118  |    unsigned int B16 :1;
                            11941 ; 119  |    unsigned int B17 :1;
                            11942 ; 120  |    unsigned int B18 :1;
                            11943 ; 121  |    unsigned int B19 :1;
                            11944 ; 122  |    unsigned int B20 :1;
                            11945 ; 123  |    unsigned int B21 :1;
                            11946 ; 124  |    unsigned int B22 :1;
                            11947 ; 125  |    unsigned int B23 :1;
                            11948 ; 126  |};
                            11949 ; 127  |
                            11950 ; 128  |union BitInt {
                            11951 ; 129  |        struct Bitfield B;
                            11952 ; 130  |        int        I;
                            11953 ; 131  |};
                            11954 ; 132  |
                            11955 ; 133  |#define MAX_MSG_LENGTH 10
                            11956 ; 134  |struct CMessage
                            11957 ; 135  |{
                            11958 ; 136  |        unsigned int m_uLength;
                            11959 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            11960 ; 138  |};
                            11961 ; 139  |
                            11962 ; 140  |typedef struct {
                            11963 ; 141  |    WORD m_wLength;
                            11964 ; 142  |    WORD m_wMessage;
                            11965 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            11966 ; 144  |} Message;
                            11967 ; 145  |
                            11968 ; 146  |struct MessageQueueDescriptor
                            11969 ; 147  |{
                            11970 ; 148  |        int *m_pBase;
                            11971 ; 149  |        int m_iModulo;
                            11972 ; 150  |        int m_iSize;
                            11973 ; 151  |        int *m_pHead;
                            11974 ; 152  |        int *m_pTail;
                            11975 ; 153  |};
                            11976 ; 154  |
                            11977 ; 155  |struct ModuleEntry
                            11978 ; 156  |{
                            11979 ; 157  |    int m_iSignaledEventMask;
                            11980 ; 158  |    int m_iWaitEventMask;
                            11981 ; 159  |    int m_iResourceOfCode;
                            11982 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            11983 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            11984 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            11985 ; 163  |    int m_uTimeOutHigh;
                            11986 ; 164  |    int m_uTimeOutLow;
                            11987 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 203

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11988 ; 166  |};
                            11989 ; 167  |
                            11990 ; 168  |union WaitMask{
                            11991 ; 169  |    struct B{
                            11992 ; 170  |        unsigned int m_bNone     :1;
                            11993 ; 171  |        unsigned int m_bMessage  :1;
                            11994 ; 172  |        unsigned int m_bTimer    :1;
                            11995 ; 173  |        unsigned int m_bButton   :1;
                            11996 ; 174  |    } B;
                            11997 ; 175  |    int I;
                            11998 ; 176  |} ;
                            11999 ; 177  |
                            12000 ; 178  |
                            12001 ; 179  |struct Button {
                            12002 ; 180  |        WORD wButtonEvent;
                            12003 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            12004 ; 182  |};
                            12005 ; 183  |
                            12006 ; 184  |struct Message {
                            12007 ; 185  |        WORD wMsgLength;
                            12008 ; 186  |        WORD wMsgCommand;
                            12009 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            12010 ; 188  |};
                            12011 ; 189  |
                            12012 ; 190  |union EventTypes {
                            12013 ; 191  |        struct CMessage msg;
                            12014 ; 192  |        struct Button Button ;
                            12015 ; 193  |        struct Message Message;
                            12016 ; 194  |};
                            12017 ; 195  |
                            12018 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            12019 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            12020 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            12021 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            12022 ; 200  |
                            12023 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            12024 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            12025 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            12026 ; 204  |
                            12027 ; 205  |#if DEBUG
                            12028 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            12029 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            12030 ; 208  |#else 
                            12031 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            12032 ; 210  |#define DebugBuildAssert(x)    
                            12033 ; 211  |#endif
                            12034 ; 212  |
                            12035 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            12036 ; 214  |//  #pragma asm
                            12037 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            12038 ; 216  |//  #pragma endasm
                            12039 ; 217  |
                            12040 ; 218  |
                            12041 ; 219  |#ifdef COLOR_262K
                            12042 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            12043 ; 221  |#elif defined(COLOR_65K)
                            12044 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            12045 ; 223  |#else
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 204

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12046 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            12047 ; 225  |#endif
                            12048 ; 226  |    
                            12049 ; 227  |#endif // #ifndef _TYPES_H
                            12050 
                            12052 
                            12053 ; 29   |
                            12054 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12055 ; 31   |//   TIMER STMP Registers 
                            12056 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12057 ; 33   |#define HW_TMR_BASEADDR (0xF100)
                            12058 ; 34   |
                            12059 ; 35   |#define HW_TMR0_BASEADDR HW_TMR_BASEADDR
                            12060 ; 36   |#define HW_TMR1_BASEADDR HW_TMR_BASEADDR+0x40
                            12061 ; 37   |#define HW_TMR2_BASEADDR HW_TMR_BASEADDR+0x80
                            12062 ; 38   |#define HW_TMR3_BASEADDR HW_TMR_BASEADDR+0xC0
                            12063 ; 39   |
                            12064 ; 40   |#define HW_TIMER_NUMBER_0 0
                            12065 ; 41   |#define HW_TIMER_NUMBER_1 1
                            12066 ; 42   |#define HW_TIMER_NUMBER_2 2
                            12067 ; 43   |#define HW_TIMER_NUMBER_3 3
                            12068 ; 44   |
                            12069 ; 45   |#define HW_TMRCSR 0
                            12070 ; 46   |#define HW_TMRCNTR 1
                            12071 ; 47   |
                            12072 ; 48   |
                            12073 ; 49   |/////////////////////////////////////////////////////////////////////////////////
                            12074 ; 50   |//  TIMER CSR (HW_TMR0CSR) Bit Definitions
                            12075 ; 51   |#define HW_TMR0CSR_TIMER_ENABLE_BITPOS (0)
                            12076 ; 52   |#define HW_TMR0CSR_TIMER_INT_EN_BITPOS (1)
                            12077 ; 53   |#define HW_TMR0CSR_INVERT_BITPOS (2)
                            12078 ; 54   |#define HW_TMR0CSR_TIMER_CONTROL_BITPOS (3)
                            12079 ; 55   |#define HW_TMR0CSR_TIMER_STATUS_BITPOS (7)
                            12080 ; 56   |#define HW_TMR0CSR_TIMER_MODE_BITPOS (8)
                            12081 ; 57   |#define HW_TMR0CSR_CLKGT_BITPOS (23)
                            12082 ; 58   |
                            12083 ; 59   |#define HW_TMR0CSR_TIMER_ENABLE_WIDTH (1)
                            12084 ; 60   |#define HW_TMR0CSR_TIMER_INT_EN_WIDTH (1)
                            12085 ; 61   |#define HW_TMR0CSR_INVERT_WIDTH (1)
                            12086 ; 62   |#define HW_TMR0CSR_TIMER_CONTROL_WIDTH (3)
                            12087 ; 63   |#define HW_TMR0CSR_TIMER_STATUS_WIDTH (1)
                            12088 ; 64   |#define HW_TMR0CSR_TIMER_MODE_WIDTH (2)
                            12089 ; 65   |#define HW_TMR0CSR_CLKGT_WIDTH (1)
                            12090 ; 66   |
                            12091 ; 67   |#define HW_TMR0CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR0CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_ENABLE_BITPOS)
                            12092 ; 68   |#define HW_TMR0CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR0CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_INT_EN_BITPOS)
                            12093 ; 69   |#define HW_TMR0CSR_INVERT_SETMASK (((1<<HW_TMR0CSR_INVERT_WIDTH)-1)<<HW_TMR0CSR_INVERT_BIT
                                  POS)
                            12094 ; 70   |#define HW_TMR0CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR0CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR0
                                  CSR_TIMER_CONTROL_BITPOS)
                            12095 ; 71   |#define HW_TMR0CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR0CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_STATUS_BITPOS)
                            12096 ; 72   |#define HW_TMR0CSR_TIMER_MODE_SETMASK (((1<<HW_TMR0CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR0CSR_TI
                                  MER_MODE_BITPOS)
                            12097 ; 73   |#define HW_TMR0CSR_CLKGT_SETMASK (((1<<HW_TMR0CSR_CLKGT_WIDTH)-1)<<HW_TMR0CSR_CLKGT_BITPOS
                                  )
                            12098 ; 74   |
                            12099 ; 75   |#define HW_TMR0CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_ENABLE_SETMASK)
                            12100 ; 76   |#define HW_TMR0CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_INT_EN_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 205

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12101 ; 77   |#define HW_TMR0CSR_INVERT_CLRMASK (~(WORD)HW_TMR0CSR_INVERT_SETMASK)
                            12102 ; 78   |#define HW_TMR0CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_CONTROL_SETMASK)
                            12103 ; 79   |#define HW_TMR0CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_STATUS_SETMASK)
                            12104 ; 80   |#define HW_TMR0CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_MODE_SETMASK)
                            12105 ; 81   |#define HW_TMR0CSR_CLKGT_CLRMASK (~(WORD)HW_TMR0CSR_CLKGT_SETMASK)
                            12106 ; 82   |
                            12107 ; 83   |/////////////////////////////////////////////////////////////////////////////////
                            12108 ; 84   |//  TIMER CSR (HW_TMR1CSR) Bit Definitions
                            12109 ; 85   |#define HW_TMR1CSR_TIMER_ENABLE_BITPOS (0)
                            12110 ; 86   |#define HW_TMR1CSR_TIMER_INT_EN_BITPOS (1)
                            12111 ; 87   |#define HW_TMR1CSR_INVERT_BITPOS (2)
                            12112 ; 88   |#define HW_TMR1CSR_TIMER_CONTROL_BITPOS (3)
                            12113 ; 89   |#define HW_TMR1CSR_TIMER_STATUS_BITPOS (7)
                            12114 ; 90   |#define HW_TMR1CSR_TIMER_MODE_BITPOS (8)
                            12115 ; 91   |#define HW_TMR1CSR_CLKGT_BITPOS (23)
                            12116 ; 92   |
                            12117 ; 93   |#define HW_TMR1CSR_TIMER_ENABLE_WIDTH (1)
                            12118 ; 94   |#define HW_TMR1CSR_TIMER_INT_EN_WIDTH (1)
                            12119 ; 95   |#define HW_TMR1CSR_INVERT_WIDTH (1)
                            12120 ; 96   |#define HW_TMR1CSR_TIMER_CONTROL_WIDTH (3)
                            12121 ; 97   |#define HW_TMR1CSR_TIMER_STATUS_WIDTH (1)
                            12122 ; 98   |#define HW_TMR1CSR_TIMER_MODE_WIDTH (2)
                            12123 ; 99   |#define HW_TMR1CSR_CLKGT_WIDTH (1)
                            12124 ; 100  |
                            12125 ; 101  |#define HW_TMR1CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR1CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_ENABLE_BITPOS)
                            12126 ; 102  |#define HW_TMR1CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR1CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_INT_EN_BITPOS)
                            12127 ; 103  |#define HW_TMR1CSR_INVERT_SETMASK (((1<<HW_TMR1CSR_INVERT_WIDTH)-1)<<HW_TMR1CSR_INVERT_BIT
                                  POS)
                            12128 ; 104  |#define HW_TMR1CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR1CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR1
                                  CSR_TIMER_CONTROL_BITPOS)
                            12129 ; 105  |#define HW_TMR1CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR1CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_STATUS_BITPOS)
                            12130 ; 106  |#define HW_TMR1CSR_TIMER_MODE_SETMASK (((1<<HW_TMR1CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR1CSR_TI
                                  MER_MODE_BITPOS)
                            12131 ; 107  |#define HW_TMR1CSR_CLKGT_SETMASK (((1<<HW_TMR1CSR_CLKGT_WIDTH)-1)<<HW_TMR1CSR_CLKGT_BITPOS
                                  )
                            12132 ; 108  |
                            12133 ; 109  |#define HW_TMR1CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_ENABLE_SETMASK)
                            12134 ; 110  |#define HW_TMR1CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_INT_EN_SETMASK)
                            12135 ; 111  |#define HW_TMR1CSR_INVERT_CLRMASK (~(WORD)HW_TMR1CSR_INVERT_SETMASK)
                            12136 ; 112  |#define HW_TMR1CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_CONTROL_SETMASK)
                            12137 ; 113  |#define HW_TMR1CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_STATUS_SETMASK)
                            12138 ; 114  |#define HW_TMR1CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_MODE_SETMASK)
                            12139 ; 115  |#define HW_TMR1CSR_CLKGT_CLRMASK (~(WORD)HW_TMR1CSR_CLKGT_SETMASK)
                            12140 ; 116  |
                            12141 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            12142 ; 118  |//  TIMER CSR (HW_TMR2CSR) Bit Definitions
                            12143 ; 119  |#define HW_TMR2CSR_TIMER_ENABLE_BITPOS (0)
                            12144 ; 120  |#define HW_TMR2CSR_TIMER_INT_EN_BITPOS (1)
                            12145 ; 121  |#define HW_TMR2CSR_INVERT_BITPOS (2)
                            12146 ; 122  |#define HW_TMR2CSR_TIMER_CONTROL_BITPOS (3)
                            12147 ; 123  |#define HW_TMR2CSR_TIMER_STATUS_BITPOS (7)
                            12148 ; 124  |#define HW_TMR2CSR_TIMER_MODE_BITPOS (8)
                            12149 ; 125  |#define HW_TMR2CSR_CLKGT_BITPOS (23)
                            12150 ; 126  |
                            12151 ; 127  |#define HW_TMR2CSR_TIMER_ENABLE_WIDTH (1)
                            12152 ; 128  |#define HW_TMR2CSR_TIMER_INT_EN_WIDTH (1)
                            12153 ; 129  |#define HW_TMR2CSR_INVERT_WIDTH (1)
                            12154 ; 130  |#define HW_TMR2CSR_TIMER_CONTROL_WIDTH (3)
                            12155 ; 131  |#define HW_TMR2CSR_TIMER_STATUS_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 206

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12156 ; 132  |#define HW_TMR2CSR_TIMER_MODE_WIDTH (2)
                            12157 ; 133  |#define HW_TMR2CSR_CLKGT_WIDTH (1)
                            12158 ; 134  |
                            12159 ; 135  |#define HW_TMR2CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR2CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_ENABLE_BITPOS)
                            12160 ; 136  |#define HW_TMR2CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR2CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_INT_EN_BITPOS)
                            12161 ; 137  |#define HW_TMR2CSR_INVERT_SETMASK (((1<<HW_TMR2CSR_INVERT_WIDTH)-1)<<HW_TMR2CSR_INVERT_BIT
                                  POS)
                            12162 ; 138  |#define HW_TMR2CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR2CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR2
                                  CSR_TIMER_CONTROL_BITPOS)
                            12163 ; 139  |#define HW_TMR2CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR2CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_STATUS_BITPOS)
                            12164 ; 140  |#define HW_TMR2CSR_TIMER_MODE_SETMASK (((1<<HW_TMR2CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR2CSR_TI
                                  MER_MODE_BITPOS)
                            12165 ; 141  |#define HW_TMR2CSR_CLKGT_SETMASK (((1<<HW_TMR2CSR_CLKGT_WIDTH)-1)<<HW_TMR2CSR_CLKGT_BITPOS
                                  )
                            12166 ; 142  |
                            12167 ; 143  |#define HW_TMR2CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_ENABLE_SETMASK)
                            12168 ; 144  |#define HW_TMR2CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_INT_EN_SETMASK)
                            12169 ; 145  |#define HW_TMR2CSR_INVERT_CLRMASK (~(WORD)HW_TMR2CSR_INVERT_SETMASK)
                            12170 ; 146  |#define HW_TMR2CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_CONTROL_SETMASK)
                            12171 ; 147  |#define HW_TMR2CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_STATUS_SETMASK)
                            12172 ; 148  |#define HW_TMR2CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_MODE_SETMASK)
                            12173 ; 149  |#define HW_TMR2CSR_CLKGT_CLRMASK (~(WORD)HW_TMR2CSR_CLKGT_SETMASK)
                            12174 ; 150  |
                            12175 ; 151  |/////////////////////////////////////////////////////////////////////////////////
                            12176 ; 152  |//  TIMER CSR (HW_TMR3CSR) Bit Definitions
                            12177 ; 153  |#define HW_TMR3CSR_TIMER_ENABLE_BITPOS (0)
                            12178 ; 154  |#define HW_TMR3CSR_TIMER_INT_EN_BITPOS (1)
                            12179 ; 155  |#define HW_TMR3CSR_INVERT_BITPOS (2)
                            12180 ; 156  |#define HW_TMR3CSR_TIMER_CONTROL_BITPOS (3)
                            12181 ; 157  |#define HW_TMR3CSR_TIMER_STATUS_BITPOS (7)
                            12182 ; 158  |#define HW_TMR3CSR_TIMER_MODE_BITPOS (8)
                            12183 ; 159  |#define HW_TMR3CSR_CLKGT_BITPOS (23)
                            12184 ; 160  |
                            12185 ; 161  |#define HW_TMR3CSR_TIMER_ENABLE_WIDTH (1)
                            12186 ; 162  |#define HW_TMR3CSR_TIMER_INT_EN_WIDTH (1)
                            12187 ; 163  |#define HW_TMR3CSR_INVERT_WIDTH (1)
                            12188 ; 164  |#define HW_TMR3CSR_TIMER_CONTROL_WIDTH (3)
                            12189 ; 165  |#define HW_TMR3CSR_TIMER_STATUS_WIDTH (1)
                            12190 ; 166  |#define HW_TMR3CSR_TIMER_MODE_WIDTH (2)
                            12191 ; 167  |#define HW_TMR3CSR_CLKGT_WIDTH (1)
                            12192 ; 168  |
                            12193 ; 169  |#define HW_TMR3CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR3CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_ENABLE_BITPOS)
                            12194 ; 170  |#define HW_TMR3CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR3CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_INT_EN_BITPOS)
                            12195 ; 171  |#define HW_TMR3CSR_INVERT_SETMASK (((1<<HW_TMR3CSR_INVERT_WIDTH)-1)<<HW_TMR3CSR_INVERT_BIT
                                  POS)
                            12196 ; 172  |#define HW_TMR3CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR3CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR3
                                  CSR_TIMER_CONTROL_BITPOS)
                            12197 ; 173  |#define HW_TMR3CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR3CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_STATUS_BITPOS)
                            12198 ; 174  |#define HW_TMR3CSR_TIMER_MODE_SETMASK (((1<<HW_TMR3CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR3CSR_TI
                                  MER_MODE_BITPOS)
                            12199 ; 175  |#define HW_TMR3CSR_CLKGT_SETMASK (((1<<HW_TMR3CSR_CLKGT_WIDTH)-1)<<HW_TMR3CSR_CLKGT_BITPOS
                                  )
                            12200 ; 176  |
                            12201 ; 177  |#define HW_TMR3CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_ENABLE_SETMASK)
                            12202 ; 178  |#define HW_TMR3CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_INT_EN_SETMASK)
                            12203 ; 179  |#define HW_TMR3CSR_INVERT_CLRMASK (~(WORD)HW_TMR3CSR_INVERT_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 207

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12204 ; 180  |#define HW_TMR3CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_CONTROL_SETMASK)
                            12205 ; 181  |#define HW_TMR3CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_STATUS_SETMASK)
                            12206 ; 182  |#define HW_TMR3CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_MODE_SETMASK)
                            12207 ; 183  |#define HW_TMR3CSR_CLKGT_CLRMASK (~(WORD)HW_TMR3CSR_CLKGT_SETMASK)
                            12208 ; 184  |
                            12209 ; 185  |typedef union               
                            12210 ; 186  |{
                            12211 ; 187  |    struct {
                            12212 ; 188  |       int TIMER_ENABLE              :1;
                            12213 ; 189  |       int TIMER_INT_EN              :1;
                            12214 ; 190  |       int INVERT                    :1;
                            12215 ; 191  |       int TIMER_CONTROL             :3;
                            12216 ; 192  |       int RSVD0                     :1;
                            12217 ; 193  |       int TIMER_STATUS              :1;
                            12218 ; 194  |       int TIMER_MODE                :2;
                            12219 ; 195  |       int RSVD1                     :13;
                            12220 ; 196  |       int CLKGT                     :1;
                            12221 ; 197  |    } B;
                            12222 ; 198  |    int I;
                            12223 ; 199  |} timercsr_type;
                            12224 ; 200  |#define HW_TMR0CSR        (*(volatile timercsr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCSR))  /*
                                   Timer0 Control Status Register */
                            12225 ; 201  |#define HW_TMR1CSR        (*(volatile timercsr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCSR))  /*
                                   Timer1 Control Status Register */
                            12226 ; 202  |#define HW_TMR2CSR        (*(volatile timercsr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCSR))  /*
                                   Timer2 Control Status Register */
                            12227 ; 203  |#define HW_TMR3CSR        (*(volatile timercsr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCSR))  /*
                                   Timer3 Control Status Register */
                            12228 ; 204  |
                            12229 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                            12230 ; 206  |//  TIMER CNTR register (HW_TMR0CNTR) Bit Definitions
                            12231 ; 207  |#define HW_TMR0CNTR_COUNT_BITPOS 0
                            12232 ; 208  |#define HW_TMR0CNTR_COUNT_WIDTH 24
                            12233 ; 209  |#define HW_TMR0CNTR_COUNT_SETMASK (((1<<HW_TMR0CNTR_COUNT_WIDTH)-1)<<HW_TMR0CNTR_COUNT_BIT
                                  POS)
                            12234 ; 210  |#define HW_TMR0CNTR_COUNT_CLRMASK (~(WORD)HW_TMR0CNTR_COUNT_SETMASK)
                            12235 ; 211  |
                            12236 ; 212  |/////////////////////////////////////////////////////////////////////////////////
                            12237 ; 213  |//  TIMER CNTR register (HW_TMR1CNTR) Bit Definitions
                            12238 ; 214  |#define HW_TMR1CNTR_COUNT_BITPOS 0
                            12239 ; 215  |#define HW_TMR1CNTR_COUNT_WIDTH 24
                            12240 ; 216  |#define HW_TMR1CNTR_COUNT_SETMASK (((1<<HW_TMR1CNTR_COUNT_WIDTH)-1)<<HW_TMR1CNTR_COUNT_BIT
                                  POS)
                            12241 ; 217  |#define HW_TMR1CNTR_COUNT_CLRMASK (~(WORD)HW_TMR1CNTR_COUNT_SETMASK)
                            12242 ; 218  |
                            12243 ; 219  |/////////////////////////////////////////////////////////////////////////////////
                            12244 ; 220  |//  TIMER CNTR register (HW_TMR2CNTR) Bit Definitions
                            12245 ; 221  |#define HW_TMR2CNTR_COUNT_BITPOS 0
                            12246 ; 222  |#define HW_TMR2CNTR_COUNT_WIDTH 24
                            12247 ; 223  |#define HW_TMR2CNTR_COUNT_SETMASK (((1<<HW_TMR2CNTR_COUNT_WIDTH)-1)<<HW_TMR2CNTR_COUNT_BIT
                                  POS)
                            12248 ; 224  |#define HW_TMR2CNTR_COUNT_CLRMASK (~(WORD)HW_TMR2CNTR_COUNT_SETMASK)
                            12249 ; 225  |
                            12250 ; 226  |typedef union               
                            12251 ; 227  |{
                            12252 ; 228  |    struct {
                            12253 ; 229  |       int COUNT                    :24;
                            12254 ; 230  |    } B;
                            12255 ; 231  |    int I;
                            12256 ; 232  |} tmrcntr_type;
                            12257 ; 233  |#define HW_TMR0CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCNTR))  /
                                  * Timer0 Count Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 208

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12258 ; 234  |#define HW_TMR1CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCNTR))  /
                                  * Timer1 Count Register */
                            12259 ; 235  |#define HW_TMR2CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCNTR))  /
                                  * Timer2 Count Register */
                            12260 ; 236  |#define HW_TMR3CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCNTR))  /
                                  * Timer3 Count Register */
                            12261 ; 237  |
                            12262 ; 238  |
                            12263 ; 239  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                            12264 ; 240  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                            12265 ; 241  |// to update the actual files. Only the defines needed to build SDK2.400 were added.   
                            12266 ; 242  |#define HW_TIMER_BASEADDR 0xF100
                            12267 ; 243  |
                            12268 ; 244  |#define HW_TIMER0_BASEADDR HW_TIMER_BASEADDR
                            12269 ; 245  |#define HW_TIMER1_BASEADDR HW_TIMER0_BASEADDR+0x40
                            12270 ; 246  |#define HW_TIMER2_BASEADDR HW_TIMER1_BASEADDR+0x40
                            12271 ; 247  |#define HW_TIMER3_BASEADDR HW_TIMER2_BASEADDR+0x40
                            12272 ; 248  |
                            12273 ; 249  |#define HW_TMR0CR HW_TMR0_BASEADDR
                            12274 ; 250  |#define HW_TMR1CR HW_TMR1_BASEADDR
                            12275 ; 251  |#define HW_TMR2CR HW_TMR2_BASEADDR
                            12276 ; 252  |#define HW_TMR3CR HW_TIMER3_BASEADDR
                            12277 ; 253  |
                            12278 ; 254  |// Timer enable
                            12279 ; 255  |#define HW_TMRCR_TE_BITPOS 0   
                            12280 ; 256  |// Timer clock gating control
                            12281 ; 257  |#define HW_TMR3CR_CG_BITPOS 23  
                            12282 ; 258  |#define HW_TMR3CR_CG_SETMASK 1<<HW_TMR3CR_CG_BITPOS
                            12283 ; 259  |#define HW_TMR3CR_CG_CLRMASK ~(WORD)HW_TMR3CR_CG_SETMASK
                            12284 ; 260  |#endif
                            12285 ; 261  |
                            12286 ; 262  |
                            12287 ; 263  |
                            12288 ; 264  |
                            12289 
                            12291 
                            12292 ; 36   |#include "regsusb20.h"
                            12293 
                            12295 
                            12296 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12297 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            12298 ; 3    |//;  File        : regsusb20ip.inc
                            12299 ; 4    |//;  Description : USB20 IP Register definition
                            12300 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12301 ; 6    |
                            12302 ; 7    |// The following naming conventions are followed in this file.
                            12303 ; 8    |// All registers are named using the format...
                            12304 ; 9    |//     HW_<module>_<regname>
                            12305 ; 10   |// where <module> is the module name which can be any of the following...
                            12306 ; 11   |//     USB20
                            12307 ; 12   |// (Note that when there is more than one copy of a particular module, the
                            12308 ; 13   |// module name includes a number starting from 0 for the first instance of
                            12309 ; 14   |// that module)
                            12310 ; 15   |// <regname> is the specific register within that module
                            12311 ; 16   |// We also define the following...
                            12312 ; 17   |//     HW_<module>_<regname>_BITPOS
                            12313 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            12314 ; 19   |//     HW_<module>_<regname>_SETMASK
                            12315 ; 20   |// which does something else, and
                            12316 ; 21   |//     HW_<module>_<regname>_CLRMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 209

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12317 ; 22   |// which does something else.
                            12318 ; 23   |// Other rules
                            12319 ; 24   |//     All caps
                            12320 ; 25   |//     Numeric identifiers start at 0
                            12321 ; 26   |
                            12322 ; 27   |#if !(defined(regsusb20inc))
                            12323 ; 28   |#define regsusb20inc 1
                            12324 ; 29   |
                            12325 ; 30   |#include "types.h"
                            12326 
                            12328 
                            12329 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            12330 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            12331 ; 3    |//
                            12332 ; 4    |// Filename: types.h
                            12333 ; 5    |// Description: Standard data types
                            12334 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            12335 ; 7    |
                            12336 ; 8    |#ifndef _TYPES_H
                            12337 ; 9    |#define _TYPES_H
                            12338 ; 10   |
                            12339 ; 11   |// TODO:  move this outta here!
                            12340 ; 12   |#if !defined(NOERROR)
                            12341 ; 13   |#define NOERROR 0
                            12342 ; 14   |#define SUCCESS 0
                            12343 ; 15   |#endif 
                            12344 ; 16   |#if !defined(SUCCESS)
                            12345 ; 17   |#define SUCCESS  0
                            12346 ; 18   |#endif
                            12347 ; 19   |#if !defined(ERROR)
                            12348 ; 20   |#define ERROR   -1
                            12349 ; 21   |#endif
                            12350 ; 22   |#if !defined(FALSE)
                            12351 ; 23   |#define FALSE 0
                            12352 ; 24   |#endif
                            12353 ; 25   |#if !defined(TRUE)
                            12354 ; 26   |#define TRUE  1
                            12355 ; 27   |#endif
                            12356 ; 28   |
                            12357 ; 29   |#if !defined(NULL)
                            12358 ; 30   |#define NULL 0
                            12359 ; 31   |#endif
                            12360 ; 32   |
                            12361 ; 33   |#define MAX_INT     0x7FFFFF
                            12362 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            12363 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            12364 ; 36   |#define MAX_ULONG   (-1) 
                            12365 ; 37   |
                            12366 ; 38   |#define WORD_SIZE   24              // word size in bits
                            12367 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            12368 ; 40   |
                            12369 ; 41   |
                            12370 ; 42   |#define BYTE    unsigned char       // btVarName
                            12371 ; 43   |#define CHAR    signed char         // cVarName
                            12372 ; 44   |#define USHORT  unsigned short      // usVarName
                            12373 ; 45   |#define SHORT   unsigned short      // sVarName
                            12374 ; 46   |#define WORD    unsigned int        // wVarName
                            12375 ; 47   |#define INT     signed int          // iVarName
                            12376 ; 48   |#define DWORD   unsigned long       // dwVarName
                            12377 ; 49   |#define LONG    signed long         // lVarName
                            12378 ; 50   |#define BOOL    unsigned int        // bVarName
                            12379 ; 51   |#define FRACT   _fract              // frVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 210

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12380 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            12381 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            12382 ; 54   |#define FLOAT   float               // fVarName
                            12383 ; 55   |#define DBL     double              // dVarName
                            12384 ; 56   |#define ENUM    enum                // eVarName
                            12385 ; 57   |#define CMX     _complex            // cmxVarName
                            12386 ; 58   |typedef WORD UCS3;                   // 
                            12387 ; 59   |
                            12388 ; 60   |#define UINT16  unsigned short
                            12389 ; 61   |#define UINT8   unsigned char   
                            12390 ; 62   |#define UINT32  unsigned long
                            12391 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            12392 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            12393 ; 65   |#define WCHAR   UINT16
                            12394 ; 66   |
                            12395 ; 67   |//UINT128 is 16 bytes or 6 words
                            12396 ; 68   |typedef struct UINT128_3500 {   
                            12397 ; 69   |    int val[6];     
                            12398 ; 70   |} UINT128_3500;
                            12399 ; 71   |
                            12400 ; 72   |#define UINT128   UINT128_3500
                            12401 ; 73   |
                            12402 ; 74   |// Little endian word packed byte strings:   
                            12403 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12404 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12405 ; 77   |// Little endian word packed byte strings:   
                            12406 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12407 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12408 ; 80   |
                            12409 ; 81   |// Declare Memory Spaces To Use When Coding
                            12410 ; 82   |// A. Sector Buffers
                            12411 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            12412 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            12413 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            12414 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            12415 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            12416 ; 88   |// B. Media DDI Memory
                            12417 ; 89   |#define MEDIA_DDI_MEM _Y
                            12418 ; 90   |
                            12419 ; 91   |
                            12420 ; 92   |
                            12421 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            12422 ; 94   |// Examples of circular pointers:
                            12423 ; 95   |//    INT CIRC cpiVarName
                            12424 ; 96   |//    DWORD CIRC cpdwVarName
                            12425 ; 97   |
                            12426 ; 98   |#define RETCODE INT                 // rcVarName
                            12427 ; 99   |
                            12428 ; 100  |// generic bitfield structure
                            12429 ; 101  |struct Bitfield {
                            12430 ; 102  |    unsigned int B0  :1;
                            12431 ; 103  |    unsigned int B1  :1;
                            12432 ; 104  |    unsigned int B2  :1;
                            12433 ; 105  |    unsigned int B3  :1;
                            12434 ; 106  |    unsigned int B4  :1;
                            12435 ; 107  |    unsigned int B5  :1;
                            12436 ; 108  |    unsigned int B6  :1;
                            12437 ; 109  |    unsigned int B7  :1;
                            12438 ; 110  |    unsigned int B8  :1;
                            12439 ; 111  |    unsigned int B9  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 211

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12440 ; 112  |    unsigned int B10 :1;
                            12441 ; 113  |    unsigned int B11 :1;
                            12442 ; 114  |    unsigned int B12 :1;
                            12443 ; 115  |    unsigned int B13 :1;
                            12444 ; 116  |    unsigned int B14 :1;
                            12445 ; 117  |    unsigned int B15 :1;
                            12446 ; 118  |    unsigned int B16 :1;
                            12447 ; 119  |    unsigned int B17 :1;
                            12448 ; 120  |    unsigned int B18 :1;
                            12449 ; 121  |    unsigned int B19 :1;
                            12450 ; 122  |    unsigned int B20 :1;
                            12451 ; 123  |    unsigned int B21 :1;
                            12452 ; 124  |    unsigned int B22 :1;
                            12453 ; 125  |    unsigned int B23 :1;
                            12454 ; 126  |};
                            12455 ; 127  |
                            12456 ; 128  |union BitInt {
                            12457 ; 129  |        struct Bitfield B;
                            12458 ; 130  |        int        I;
                            12459 ; 131  |};
                            12460 ; 132  |
                            12461 ; 133  |#define MAX_MSG_LENGTH 10
                            12462 ; 134  |struct CMessage
                            12463 ; 135  |{
                            12464 ; 136  |        unsigned int m_uLength;
                            12465 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            12466 ; 138  |};
                            12467 ; 139  |
                            12468 ; 140  |typedef struct {
                            12469 ; 141  |    WORD m_wLength;
                            12470 ; 142  |    WORD m_wMessage;
                            12471 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            12472 ; 144  |} Message;
                            12473 ; 145  |
                            12474 ; 146  |struct MessageQueueDescriptor
                            12475 ; 147  |{
                            12476 ; 148  |        int *m_pBase;
                            12477 ; 149  |        int m_iModulo;
                            12478 ; 150  |        int m_iSize;
                            12479 ; 151  |        int *m_pHead;
                            12480 ; 152  |        int *m_pTail;
                            12481 ; 153  |};
                            12482 ; 154  |
                            12483 ; 155  |struct ModuleEntry
                            12484 ; 156  |{
                            12485 ; 157  |    int m_iSignaledEventMask;
                            12486 ; 158  |    int m_iWaitEventMask;
                            12487 ; 159  |    int m_iResourceOfCode;
                            12488 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            12489 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            12490 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            12491 ; 163  |    int m_uTimeOutHigh;
                            12492 ; 164  |    int m_uTimeOutLow;
                            12493 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            12494 ; 166  |};
                            12495 ; 167  |
                            12496 ; 168  |union WaitMask{
                            12497 ; 169  |    struct B{
                            12498 ; 170  |        unsigned int m_bNone     :1;
                            12499 ; 171  |        unsigned int m_bMessage  :1;
                            12500 ; 172  |        unsigned int m_bTimer    :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 212

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12501 ; 173  |        unsigned int m_bButton   :1;
                            12502 ; 174  |    } B;
                            12503 ; 175  |    int I;
                            12504 ; 176  |} ;
                            12505 ; 177  |
                            12506 ; 178  |
                            12507 ; 179  |struct Button {
                            12508 ; 180  |        WORD wButtonEvent;
                            12509 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            12510 ; 182  |};
                            12511 ; 183  |
                            12512 ; 184  |struct Message {
                            12513 ; 185  |        WORD wMsgLength;
                            12514 ; 186  |        WORD wMsgCommand;
                            12515 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            12516 ; 188  |};
                            12517 ; 189  |
                            12518 ; 190  |union EventTypes {
                            12519 ; 191  |        struct CMessage msg;
                            12520 ; 192  |        struct Button Button ;
                            12521 ; 193  |        struct Message Message;
                            12522 ; 194  |};
                            12523 ; 195  |
                            12524 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            12525 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            12526 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            12527 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            12528 ; 200  |
                            12529 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            12530 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            12531 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            12532 ; 204  |
                            12533 ; 205  |#if DEBUG
                            12534 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            12535 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            12536 ; 208  |#else 
                            12537 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            12538 ; 210  |#define DebugBuildAssert(x)    
                            12539 ; 211  |#endif
                            12540 ; 212  |
                            12541 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            12542 ; 214  |//  #pragma asm
                            12543 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            12544 ; 216  |//  #pragma endasm
                            12545 ; 217  |
                            12546 ; 218  |
                            12547 ; 219  |#ifdef COLOR_262K
                            12548 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            12549 ; 221  |#elif defined(COLOR_65K)
                            12550 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            12551 ; 223  |#else
                            12552 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            12553 ; 225  |#endif
                            12554 ; 226  |    
                            12555 ; 227  |#endif // #ifndef _TYPES_H
                            12556 
                            12558 
                            12559 ; 31   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 213

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12560 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12561 ; 33   |//   USB2.0 STMP Registers 
                            12562 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12563 ; 35   |#define HW_USB_BASEADDR (0xF200)
                            12564 ; 36   |
                            12565 ; 37   |
                            12566 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            12567 ; 39   |//  USB Control Status Register (HW_USBCSR) Bit Definitions
                            12568 ; 40   |#define HW_USBCSR_USBEN_BITPOS (0)
                            12569 ; 41   |#define HW_USBCSR_WAKEUPIRQ_BITPOS (1)
                            12570 ; 42   |#define HW_USBCSR_WAKEUPIE_BITPOS (2)
                            12571 ; 43   |#define HW_USBCSR_VBUSCXIRQ_BITPOS (3)
                            12572 ; 44   |#define HW_USBCSR_VBUSCXIE_BITPOS (4)
                            12573 ; 45   |#define HW_USBCSR_VBUSDISCXIRQ_BITPOS (5)
                            12574 ; 46   |#define HW_USBCSR_VBUSDISCXIE_BITPOS (6)
                            12575 ; 47   |#define HW_USBCSR_CLKOFF_BITPOS (7)
                            12576 ; 48   |#define HW_USBCSR_SUSP_BITPOS (8)
                            12577 ; 49   |#define HW_USBCSR_SUSPF_BITPOS (9)
                            12578 ; 50   |#define HW_USBCSR_UTMITST_BITPOS (10)
                            12579 ; 51   |#define HW_USBCSR_UTMI_EXT_BITPOS (11)
                            12580 ; 52   |#define HW_USBCSR_PLUGGEDIN_EN_BITPOS (12)
                            12581 ; 53   |#define HW_USBCSR_PLUGGEDIN_BITPOS (13)
                            12582 ; 54   |#define HW_USBCSR_HOSTDISCONNECT_BITPOS (22)
                            12583 ; 55   |#define HW_USBCSR_VBUSSENSE_BITPOS (23)
                            12584 ; 56   |
                            12585 ; 57   |#define HW_USBCSR_USBEN_SETMASK (1<<HW_USBCSR_USBEN_BITPOS)        
                            12586 ; 58   |#define HW_USBCSR_WAKEUPIRQ_SETMASK (1<<HW_USBCSR_WAKEUPIRQ_BITPOS) 
                            12587 ; 59   |#define HW_USBCSR_WAKEUPIE_SETMASK (1<<HW_USBCSR_WAKEUPIE_BITPOS)  
                            12588 ; 60   |#define HW_USBCSR_VBUSCXIRQ_SETMASK (1<<HW_USBCSR_VBUSCXIRQ_BITPOS)
                            12589 ; 61   |#define HW_USBCSR_VBUSCXIE_SETMASK (1<<HW_USBCSR_VBUSCXIE_BITPOS)
                            12590 ; 62   |#define HW_USBCSR_VBUSDISCXIRQ_SETMASK (1<<HW_USBCSR_VBUSDISCXIRQ_BITPOS)
                            12591 ; 63   |#define HW_USBCSR_VBUSDISCXIE_SETMASK (1<<HW_USBCSR_VBUSDISCXIE_BITPOS)
                            12592 ; 64   |#define HW_USBCSR_CLKOFF_SETMASK (1<<HW_USBCSR_CLKOFF_BITPOS)    
                            12593 ; 65   |#define HW_USBCSR_SUSP_SETMASK (1<<HW_USBCSR_SUSP_BITPOS)      
                            12594 ; 66   |#define HW_USBCSR_SUSPF_SETMASK (1<<HW_USBCSR_SUSPF_BITPOS)     
                            12595 ; 67   |#define HW_USBCSR_UTMITST_SETMASK (1<<HW_USBCSR_UTMITST_BITPOS)   
                            12596 ; 68   |#define HW_USBCSR_UTMI_EXT_SETMASK (1<<HW_USBCSR_UTMI_EXT_BITPOS)
                            12597 ; 69   |#define HW_USBCSR_VBUSSENSE_SETMASK (1<<HW_USBCSR_VBUSSENSE_BITPOS)
                            12598 ; 70   |
                            12599 ; 71   |
                            12600 ; 72   |#define HW_USBCSR_USBEN_CLRMASK (~(WORD)HW_USBCSR_USBEN_SETMASK)     
                            12601 ; 73   |#define HW_USBCSR_WAKEUPIRQ_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIRQ_SETMASK) 
                            12602 ; 74   |#define HW_USBCSR_WAKEUPIE_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIE_SETMASK)  
                            12603 ; 75   |#define HW_USBCSR_VBUSCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIRQ_SETMASK)
                            12604 ; 76   |#define HW_USBCSR_VBUSCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIE_SETMASK)
                            12605 ; 77   |#define HW_USBCSR_VBUSDISCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIRQ_SETMASK)
                            12606 ; 78   |#define HW_USBCSR_VBUSDISCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIE_SETMASK) 
                            12607 ; 79   |#define HW_USBCSR_CLKOFF_CLRMASK (~(WORD)HW_USBCSR_CLKOFF_SETMASK)    
                            12608 ; 80   |#define HW_USBCSR_SUSP_CLRMASK (~(WORD)HW_USBCSR_SUSP_SETMASK)      
                            12609 ; 81   |#define HW_USBCSR_SUSPF_CLRMASK (~(WORD)HW_USBCSR_SUSPF_SETMASK)     
                            12610 ; 82   |#define HW_USBCSR_UTMITST_CLRMASK (~(WORD)HW_USBCSR_UTMITST_SETMASK)   
                            12611 ; 83   |#define HW_USBCSR_UTMI_EXT_CLRMASK (~(WORD)HW_USBCSR_UTMI_EXT_SETMASK) 
                            12612 ; 84   |#define HW_USBCSR_VBUSSENSE_CLRMASK (~(WORD)HW_USBCSR_VBUSSENSE_SETMASK) 
                            12613 ; 85   |
                            12614 ; 86   |typedef union               
                            12615 ; 87   |{
                            12616 ; 88   |    struct {
                            12617 ; 89   |        int USBEN          :1;
                            12618 ; 90   |        int WAKEUPIRQ      :1;
                            12619 ; 91   |        int WAKEUPIE       :1;
                            12620 ; 92   |        int VBUSCXIRQ      :1;
                            12621 ; 93   |        int VBUSCXIE       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 214

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12622 ; 94   |        int VBUSDISCXIRQ   :1;
                            12623 ; 95   |        int VBUSDISCXIE    :1;
                            12624 ; 96   |        int CLKOFF         :1;
                            12625 ; 97   |        int SUSP           :1;
                            12626 ; 98   |        int SUSPF          :1;
                            12627 ; 99   |        int UTMITST        :1;
                            12628 ; 100  |        int ARCCONNECT     :1;
                            12629 ; 101  |        int PLUGGEDIN_EN   :1;
                            12630 ; 102  |        int PLUGGEDIN      :1;
                            12631 ; 103  |        int                :8;
                            12632 ; 104  |        int HOSTDISCONNECT :1;
                            12633 ; 105  |        int VBUSSENSE      :1;
                            12634 ; 106  |    } B;
                            12635 ; 107  |    int I;
                            12636 ; 108  |} usbcsr_type;
                            12637 ; 109  |#define HW_USBCSR      (*(volatile usbcsr_type _X*) (HW_USB_BASEADDR))    /* USB Control /
                                   Status Register */
                            12638 ; 110  |
                            12639 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            12640 ; 112  |//  USB DMA OFFSET register (HW_USBDMAOFF) Bit Definitions
                            12641 ; 113  |#define HW_USBDMAOFF_MEM_BITPOS (16)
                            12642 ; 114  |
                            12643 ; 115  |#define HW_USBDMAOFF_ADD_SETMASK (0x00FFFF)
                            12644 ; 116  |#define HW_USBDMAOFF_MEM_SETMASK (3<<HW_USBDMAOFF_MEM_BITPOS)
                            12645 ; 117  |
                            12646 ; 118  |#define HW_USBDMAOFF_ADD_CLRMASK (~(WORD)HW_USBDMAOFF_ADD_SETMASK)
                            12647 ; 119  |#define HW_USBDMAOFF_MEM_CLRMASK (~(WORD)HW_USBDMAOFF_MEM_SETMASK)
                            12648 ; 120  |
                            12649 ; 121  |typedef union               
                            12650 ; 122  |{
                            12651 ; 123  |    struct {
                            12652 ; 124  |        int ADD            :16;
                            12653 ; 125  |        int MEM            :2;
                            12654 ; 126  |        int                :6;
                            12655 ; 127  |    } B;
                            12656 ; 128  |    int I;
                            12657 ; 129  |} usbdmaoff_type;
                            12658 ; 130  |#define HW_USBDMAOFF      (*(volatile usbdmaoff_type _X*) (HW_USB_BASEADDR+1))    
                            12659 ; 131  |
                            12660 ; 132  |/////////////////////////////////////////////////////////////////////////////////
                            12661 ; 133  |//  USB ARC ACCESS register (HW_USBARCACCESS) Bit Definitions
                            12662 ; 134  |#define HW_USBARCACCESS_RWB_BITPOS (16)
                            12663 ; 135  |#define HW_USBARCACCESS_KICK_BITPOS (23)
                            12664 ; 136  |
                            12665 ; 137  |#define HW_USBARCACCESS_ADD_SETMASK (0x0001FF)
                            12666 ; 138  |#define HW_USBARCACCESS_RWB_SETMASK (1<<HW_USBARCACCESS_RWB_BITPOS)
                            12667 ; 139  |#define HW_USBARCACCESS_KICK_SETMASK (23<<HW_USBDMAOFF_MEM_BITPOS)
                            12668 ; 140  |
                            12669 ; 141  |#define HW_USBARCACCESS_ADD_CLRMASK (~(WORD)HW_USBARCACCESS_ADD_SETMASK)
                            12670 ; 142  |#define HW_USBARCACCESS_RWB_CLRMASK (~(WORD)HW_USBARCACCESS_RWB_SETMASK) 
                            12671 ; 143  |#define HW_USBARCACCESS_KICK_CLRMASK (~(WORD)HW_USBARCACCESS_KICK_SETMASK)
                            12672 ; 144  |
                            12673 ; 145  |typedef union               
                            12674 ; 146  |{
                            12675 ; 147  |    struct {
                            12676 ; 148  |        int ADD            :9;
                            12677 ; 149  |        int                :7;
                            12678 ; 150  |        int RWB            :1;
                            12679 ; 151  |        int                :14;
                            12680 ; 152  |        int KICK           :1;
                            12681 ; 153  |    } B;
                            12682 ; 154  |    int I;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 215

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12683 ; 155  |} usbarcaccess_type;
                            12684 ; 156  |#define HW_USBARCACCESS      (*(volatile usbarcaccess_type _X*) (HW_USB_BASEADDR+2))    
                            12685 ; 157  |
                            12686 ; 158  |/////////////////////////////////////////////////////////////////////////////////
                            12687 ; 159  |//  USB ARC DATA LOW register (HW_USBARCDATALOW) Bit Definitions
                            12688 ; 160  |#define HW_USBARCDATALOW_DATA_SETMASK (0x00FFFF)
                            12689 ; 161  |
                            12690 ; 162  |#define HW_USBARCDATALOW_ADD_CLRMASK (~(WORD)HW_USBARCDATALOW_DATA_SETMASK)
                            12691 ; 163  |
                            12692 ; 164  |typedef union               
                            12693 ; 165  |{
                            12694 ; 166  |    struct {
                            12695 ; 167  |        int DATA           :16;
                            12696 ; 168  |        int                :8;
                            12697 ; 169  |    } B;
                            12698 ; 170  |    int I;
                            12699 ; 171  |} usbarcdatalow_type;
                            12700 ; 172  |#define HW_USBARCDATALOW      (*(volatile usbarcdatalow_type _X*) (HW_USB_BASEADDR+3))    
                                  
                            12701 ; 173  |
                            12702 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                            12703 ; 175  |//  USB ARC DATA HIGH register (HW_USBARCDATAHIGH) Bit Definitions
                            12704 ; 176  |#define HW_USBARCDATAHIGH_DATA_SETMASK (0x00FFFF)
                            12705 ; 177  |
                            12706 ; 178  |#define HW_USBARCDATAHIGH_ADD_CLRMASK (~(WORD)HW_USBARCDATAHIGH_DATA_SETMASK)
                            12707 ; 179  |
                            12708 ; 180  |typedef union               
                            12709 ; 181  |{
                            12710 ; 182  |    struct {
                            12711 ; 183  |        int DATA           :16;
                            12712 ; 184  |        int                :8;
                            12713 ; 185  |    } B;
                            12714 ; 186  |    int I;
                            12715 ; 187  |} usbarcdatahigh_type;
                            12716 ; 188  |#define HW_USBARCDATAHIGH     (*(volatile usbarcdatahigh_type _X*) (HW_USB_BASEADDR+4))   
                                   
                            12717 ; 189  |
                            12718 ; 190  |
                            12719 ; 191  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12720 ; 192  |//   USB2.0 ARC Registers 
                            12721 ; 193  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12722 ; 194  |#define HW_ARC_BASE_ADDR (0x0000)
                            12723 ; 195  |
                            12724 ; 196  |#define HW_ARC_HCSPARAMS (HW_ARC_BASE_ADDR+0x104)
                            12725 ; 197  |#define HW_ARC_USBCMD (HW_ARC_BASE_ADDR+0x140)
                            12726 ; 198  |#define HW_ARC_USBSTS (HW_ARC_BASE_ADDR+0x144)
                            12727 ; 199  |#define HW_ARC_USBINTR (HW_ARC_BASE_ADDR+0x148)
                            12728 ; 200  |#define HW_ARC_DEVADDR (HW_ARC_BASE_ADDR+0x154)
                            12729 ; 201  |#define HW_ARC_ENDPTLISTADDR (HW_ARC_BASE_ADDR+0x158)
                            12730 ; 202  |#define HW_ARC_PORTSC1 (HW_ARC_BASE_ADDR+0x184)
                            12731 ; 203  |#define HW_ARC_USBMODE (HW_ARC_BASE_ADDR+0x1a8)
                            12732 ; 204  |#define HW_ARC_ENDPTSETUPSTAT (HW_ARC_BASE_ADDR+0x1ac)
                            12733 ; 205  |#define HW_ARC_ENDPTPRIME (HW_ARC_BASE_ADDR+0x1b0)
                            12734 ; 206  |#define HW_ARC_ENDPTFLUSH (HW_ARC_BASE_ADDR+0x1b4)
                            12735 ; 207  |#define HW_ARC_ENDPTSTATUS (HW_ARC_BASE_ADDR+0x1b8)
                            12736 ; 208  |#define HW_ARC_ENDPTCOMPLETE (HW_ARC_BASE_ADDR+0x1bc)
                            12737 ; 209  |#define HW_ARC_ENDPTCTRL0 (HW_ARC_BASE_ADDR+0x1c0)
                            12738 ; 210  |#define HW_ARC_ENDPTCTRL1 (HW_ARC_BASE_ADDR+0x1c4)
                            12739 ; 211  |#define HW_ARC_ENDPTCTRL2 (HW_ARC_BASE_ADDR+0x1c8)
                            12740 ; 212  |#define HW_ARC_ENDPTCTRL3 (HW_ARC_BASE_ADDR+0x1cc)
                            12741 ; 213  |#define HW_ARC_ENDPTCTRL4 (HW_ARC_BASE_ADDR+0x1d0)
                            12742 ; 214  |#define HW_ARC_ENDPTCTRL5 (HW_ARC_BASE_ADDR+0x1d4)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 216

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12743 ; 215  |#define HW_ARC_ENDPTCTRL6 (HW_ARC_BASE_ADDR+0x1d8)
                            12744 ; 216  |#define HW_ARC_ENDPTCTRL7 (HW_ARC_BASE_ADDR+0x1dc)
                            12745 ; 217  |#define HW_ARC_ENDPTCTRL8 (HW_ARC_BASE_ADDR+0x1e0)
                            12746 ; 218  |#define HW_ARC_ENDPTCTRL9 (HW_ARC_BASE_ADDR+0x1e4)
                            12747 ; 219  |#define HW_ARC_ENDPTCTRL10 (HW_ARC_BASE_ADDR+0x1e8)
                            12748 ; 220  |#define HW_ARC_ENDPTCTRL11 (HW_ARC_BASE_ADDR+0x1ec)
                            12749 ; 221  |#define HW_ARC_ENDPTCTRL12 (HW_ARC_BASE_ADDR+0x1f0)
                            12750 ; 222  |#define HW_ARC_ENDPTCTRL13 (HW_ARC_BASE_ADDR+0x1f4)
                            12751 ; 223  |#define HW_ARC_ENDPTCTRL14 (HW_ARC_BASE_ADDR+0x1f8)
                            12752 ; 224  |#define HW_ARC_ENDPTCTRL15 (HW_ARC_BASE_ADDR+0x1fc)
                            12753 ; 225  |
                            12754 ; 226  |#define HW_ARC_ENDPTCTRL(n) (HW_ARC_ENDPTCTRL0+((n)*4))    
                            12755 ; 227  |/////////////////////////////////////////////////////////////////////////////////
                            12756 ; 228  |//  USB ARC Register Host Control Structural Parameters (HW_ARC_HCSPARAMS)
                            12757 ; 229  |
                            12758 ; 230  |#define HW_ARC_HCSPARAMS_NPORTS_BITPOS (0)
                            12759 ; 231  |#define HW_ARC_HCSPARAMS_PPC_BITPOS (4)
                            12760 ; 232  |#define HW_ARC_HCSPARAMS_NPCC_BITPOS (8)
                            12761 ; 233  |#define HW_ARC_HCSPARAMS_NCC_BITPOS (12)
                            12762 ; 234  |#define HW_ARC_HCSPARAMS_PI_BITPOS (16)
                            12763 ; 235  |#define HW_ARC_HCSPARAMS_NPTT_BITPOS (20)
                            12764 ; 236  |#define HW_ARC_HCSPARAMS_NTT_BITPOS (24)
                            12765 ; 237  |
                            12766 ; 238  |#define HW_ARC_HCSPARAMS_NPORTS_SETMASK (15<<HW_ARC_HCSPARAMS_NPORTS_BITPOS)
                            12767 ; 239  |#define HW_ARC_HCSPARAMS_PPC_SETMASK (1<<HW_ARC_HCSPARAMS_PPC_BITPOS)        
                            12768 ; 240  |#define HW_ARC_HCSPARAMS_NPCC_SETMASK (15<<HW_ARC_HCSPARAMS_NPCC_BITPOS)  
                            12769 ; 241  |#define HW_ARC_HCSPARAMS_NCC_SETMASK (15<<HW_ARC_HCSPARAMS_NCC_BITPOS)       
                            12770 ; 242  |#define HW_ARC_HCSPARAMS_PI_SETMASK (1<<HW_ARC_HCSPARAMS_PI_BITPOS)     
                            12771 ; 243  |#define HW_ARC_HCSPARAMS_NPTT_SETMASK (15<<HW_ARC_HCSPARAMS_NPTT_BITPOS)  
                            12772 ; 244  |#define HW_ARC_HCSPARAMS_NTT_SETMASK (15<<HW_ARC_HCSPARAMS_NTT_BITPOS)       
                            12773 ; 245  |
                            12774 ; 246  |#define HW_ARC_HCSPARAMS_NPORTS_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPORTS_SETMASK)
                            12775 ; 247  |#define HW_ARC_HCSPARAMS_PPC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PPC_SETMASK)
                            12776 ; 248  |#define HW_ARC_HCSPARAMS_NPCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPCC_SETMASK)
                            12777 ; 249  |#define HW_ARC_HCSPARAMS_NCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NCC_SETMASK)
                            12778 ; 250  |#define HW_ARC_HCSPARAMS_PI_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PI_SETMASK)  
                            12779 ; 251  |#define HW_ARC_HCSPARAMS_NPTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPTT_SETMASK)
                            12780 ; 252  |#define HW_ARC_HCSPARAMS_NTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NTT_SETMASK)
                            12781 ; 253  |
                            12782 ; 254  |typedef union               
                            12783 ; 255  |{
                            12784 ; 256  |    struct {
                            12785 ; 257  |        int N_PORTS         :4;
                            12786 ; 258  |        int PPC             :1;
                            12787 ; 259  |        int                 :3;
                            12788 ; 260  |        int N_PCC           :4;
                            12789 ; 261  |        int N_CC            :4;
                            12790 ; 262  |        int PI              :1;
                            12791 ; 263  |        int                 :3;
                            12792 ; 264  |        int N_PTT           :4;
                            12793 ; 265  |        int N_TT            :4;
                            12794 ; 266  |        int                 :20;
                            12795 ; 267  |    } B;
                            12796 ; 268  |    DWORD I;
                            12797 ; 269  |} hcsparams_type;
                            12798 ; 270  |// #define HW_ARC_HCSPARAMS (*(volatile hcsparams_type _X*) (HW_ARC_BASEADDR))    
                            12799 ; 271  |
                            12800 ; 272  |/////////////////////////////////////////////////////////////////////////////////
                            12801 ; 273  |//  USB ARC Register USB Command (HW_ARC_USBCMD)
                            12802 ; 274  |
                            12803 ; 275  |#define HW_ARC_USBCMD_RS_BITPOS (0)
                            12804 ; 276  |#define HW_ARC_USBCMD_RST_BITPOS (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 217

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12805 ; 277  |#define HW_ARC_USBCMD_FS0_BITPOS (2)
                            12806 ; 278  |#define HW_ARC_USBCMD_FS1_BITPOS (3)
                            12807 ; 279  |#define HW_ARC_USBCMD_PSE_BITPOS (4)
                            12808 ; 280  |#define HW_ARC_USBCMD_ASE_BITPOS (5)
                            12809 ; 281  |#define HW_ARC_USBCMD_IAA_BITPOS (6)
                            12810 ; 282  |#define HW_ARC_USBCMD_LR_BITPOS (7)
                            12811 ; 283  |#define HW_ARC_USBCMD_ASP0_BITPOS (8)
                            12812 ; 284  |#define HW_ARC_USBCMD_ASP1_BITPOS (9)
                            12813 ; 285  |#define HW_ARC_USBCMD_ASPE_BITPOS (11)
                            12814 ; 286  |#define HW_ARC_USBCMD_FS2_BITPOS (15)
                            12815 ; 287  |#define HW_ARC_USBCMD_ITC_BITPOS (16)
                            12816 ; 288  |
                            12817 ; 289  |#define HW_ARC_USBCMD_RS_SETMASK (1<<HW_ARC_USBCMD_RS_BITPOS)                
                            12818 ; 290  |#define HW_ARC_USBCMD_RST_SETMASK (1<<HW_ARC_USBCMD_RST_BITPOS)   
                            12819 ; 291  |#define HW_ARC_USBCMD_FS0_SETMASK (1<<HW_ARC_USBCMD_FS0_BITPOS)   
                            12820 ; 292  |#define HW_ARC_USBCMD_FS1_SETMASK (1<<HW_ARC_USBCMD_FS1_BITPOS)   
                            12821 ; 293  |#define HW_ARC_USBCMD_PSE_SETMASK (1<<HW_ARC_USBCMD_PSE_BITPOS)   
                            12822 ; 294  |#define HW_ARC_USBCMD_ASE_SETMASK (1<<HW_ARC_USBCMD_ASE_BITPOS)   
                            12823 ; 295  |#define HW_ARC_USBCMD_IAA_SETMASK (1<<HW_ARC_USBCMD_IAA_BITPOS)   
                            12824 ; 296  |#define HW_ARC_USBCMD_LR_SETMASK (1<<HW_ARC_USBCMD_LR_BITPOS)        
                            12825 ; 297  |#define HW_ARC_USBCMD_ASP0_SETMASK (1<<HW_ARC_USBCMD_ASP0_BITPOS)
                            12826 ; 298  |#define HW_ARC_USBCMD_ASP1_SETMASK (1<<HW_ARC_USBCMD_ASP1_BITPOS)
                            12827 ; 299  |#define HW_ARC_USBCMD_ASPE_SETMASK (1<<HW_ARC_USBCMD_ASPE_BITPOS)
                            12828 ; 300  |#define HW_ARC_USBCMD_FS2_SETMASK (1<<HW_ARC_USBCMD_FS2_BITPOS)    
                            12829 ; 301  |#define HW_ARC_USBCMD_ITC_SETMASK (255<<HW_ARC_USBCMD_ITC_BITPOS)
                            12830 ; 302  |
                            12831 ; 303  |#define HW_ARC_USBCMD_RS_CLRMASK (~(WORD)HW_ARC_USBCMD_RS_SETMASK)     
                            12832 ; 304  |#define HW_ARC_USBCMD_RST_CLRMASK (~(WORD)HW_ARC_USBCMD_RST_SETMASK)    
                            12833 ; 305  |#define HW_ARC_USBCMD_FS0_CLRMASK (~(WORD)HW_ARC_USBCMD_FS0_SETMASK)    
                            12834 ; 306  |#define HW_ARC_USBCMD_FS1_CLRMASK (~(WORD)HW_ARC_USBCMD_FS1_SETMASK)    
                            12835 ; 307  |#define HW_ARC_USBCMD_PSE_CLRMASK (~(WORD)HW_ARC_USBCMD_PSE_SETMASK)    
                            12836 ; 308  |#define HW_ARC_USBCMD_ASE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASE_SETMASK)    
                            12837 ; 309  |#define HW_ARC_USBCMD_IAA_CLRMASK (~(WORD)HW_ARC_USBCMD_IAA_SETMASK)    
                            12838 ; 310  |#define HW_ARC_USBCMD_LR_CLRMASK (~(WORD)HW_ARC_USBCMD_LR_SETMASK) 
                            12839 ; 311  |#define HW_ARC_USBCMD_ASP0_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP0_SETMASK)
                            12840 ; 312  |#define HW_ARC_USBCMD_ASP1_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP1_SETMASK)
                            12841 ; 313  |#define HW_ARC_USBCMD_ASPE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASPE_SETMASK)
                            12842 ; 314  |#define HW_ARC_USBCMD_FS2_CLRMASK (~(WORD)HW_ARC_USBCMD_FS2_SETMASK)    
                            12843 ; 315  |#define HW_ARC_USBCMD_ITC_CLRMASK (~(WORD)HW_ARC_USBCMD_ITC_SETMASK)    
                            12844 ; 316  |
                            12845 ; 317  |typedef union               
                            12846 ; 318  |{
                            12847 ; 319  |    struct {
                            12848 ; 320  |        int RS              :1;
                            12849 ; 321  |        int RST             :1;
                            12850 ; 322  |        int FS0             :1;
                            12851 ; 323  |        int FS1             :1;
                            12852 ; 324  |        int PSE             :1;
                            12853 ; 325  |        int ASE             :1;
                            12854 ; 326  |        int IAA             :1;
                            12855 ; 327  |        int LR              :1;
                            12856 ; 328  |        int ASP0            :1;
                            12857 ; 329  |        int ASP1            :1;
                            12858 ; 330  |        int                 :1;
                            12859 ; 331  |        int ASPE            :1;
                            12860 ; 332  |        int                 :3;
                            12861 ; 333  |        int FS2             :1;
                            12862 ; 334  |        int ITC             :8;
                            12863 ; 335  |        int                 :24;
                            12864 ; 336  |    } B;
                            12865 ; 337  |    DWORD I;
                            12866 ; 338  |} usbcmd_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 218

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12867 ; 339  |//#define HW_ARC_USBCMD ((volatile usbcmd_type _X*) (HW_ARC_BASEADDR+0x140))    
                            12868 ; 340  |
                            12869 ; 341  |/////////////////////////////////////////////////////////////////////////////////
                            12870 ; 342  |//  USB ARC Register USB Status (HW_ARC_USBSTS)
                            12871 ; 343  |
                            12872 ; 344  |#define HW_ARC_USBSTS_UI_BITPOS (0)
                            12873 ; 345  |#define HW_ARC_USBSTS_UEI_BITPOS (1)
                            12874 ; 346  |#define HW_ARC_USBSTS_PCI_BITPOS (2)
                            12875 ; 347  |#define HW_ARC_USBSTS_FRI_BITPOS (3)
                            12876 ; 348  |#define HW_ARC_USBSTS_SEI_BITPOS (4)
                            12877 ; 349  |#define HW_ARC_USBSTS_AAI_BITPOS (5)
                            12878 ; 350  |#define HW_ARC_USBSTS_URI_BITPOS (6)
                            12879 ; 351  |#define HW_ARC_USBSTS_SRI_BITPOS (7)
                            12880 ; 352  |#define HW_ARC_USBSTS_SLI_BITPOS (8)
                            12881 ; 353  |#define HW_ARC_USBSTS_HCH_BITPOS (12)
                            12882 ; 354  |#define HW_ARC_USBSTS_RCL_BITPOS (13)
                            12883 ; 355  |#define HW_ARC_USBSTS_PS_BITPOS (14)
                            12884 ; 356  |#define HW_ARC_USBSTS_AS_BITPOS (15)
                            12885 ; 357  |
                            12886 ; 358  |#define HW_ARC_USBSTS_UI_SETMASK (1<<HW_ARC_USBSTS_UI_BITPOS)    
                            12887 ; 359  |#define HW_ARC_USBSTS_UEI_SETMASK (1<<HW_ARC_USBSTS_UEI_BITPOS)
                            12888 ; 360  |#define HW_ARC_USBSTS_PCI_SETMASK (1<<HW_ARC_USBSTS_PCI_BITPOS)
                            12889 ; 361  |#define HW_ARC_USBSTS_FRI_SETMASK (1<<HW_ARC_USBSTS_FRI_BITPOS)
                            12890 ; 362  |#define HW_ARC_USBSTS_SEI_SETMASK (1<<HW_ARC_USBSTS_SEI_BITPOS)
                            12891 ; 363  |#define HW_ARC_USBSTS_AAI_SETMASK (1<<HW_ARC_USBSTS_AAI_BITPOS)
                            12892 ; 364  |#define HW_ARC_USBSTS_URI_SETMASK (1<<HW_ARC_USBSTS_URI_BITPOS)
                            12893 ; 365  |#define HW_ARC_USBSTS_SRI_SETMASK (1<<HW_ARC_USBSTS_SRI_BITPOS)
                            12894 ; 366  |#define HW_ARC_USBSTS_SLI_SETMASK (1<<HW_ARC_USBSTS_SLI_BITPOS)
                            12895 ; 367  |#define HW_ARC_USBSTS_HCH_SETMASK (1<<HW_ARC_USBSTS_HCH_BITPOS)
                            12896 ; 368  |#define HW_ARC_USBSTS_RCL_SETMASK (1<<HW_ARC_USBSTS_RCL_BITPOS)
                            12897 ; 369  |#define HW_ARC_USBSTS_PS_SETMASK (1<<HW_ARC_USBSTS_PS_BITPOS)    
                            12898 ; 370  |#define HW_ARC_USBSTS_AS_SETMASK (1<<HW_ARC_USBSTS_AS_BITPOS)    
                            12899 ; 371  |
                            12900 ; 372  |#define HW_ARC_USBSTS_UI_CLRMASK (~(WORD)HW_ARC_USBSTS_UI_SETMASK)
                            12901 ; 373  |#define HW_ARC_USBSTS_UEI_CLRMASK (~(WORD)HW_ARC_USBSTS_UEI_SETMASK)
                            12902 ; 374  |#define HW_ARC_USBSTS_PCI_CLRMASK (~(WORD)HW_ARC_USBSTS_PCI_SETMASK)
                            12903 ; 375  |#define HW_ARC_USBSTS_FRI_CLRMASK (~(WORD)HW_ARC_USBSTS_FRI_SETMASK)
                            12904 ; 376  |#define HW_ARC_USBSTS_SEI_CLRMASK (~(WORD)HW_ARC_USBSTS_SEI_SETMASK)
                            12905 ; 377  |#define HW_ARC_USBSTS_AAI_CLRMASK (~(WORD)HW_ARC_USBSTS_AAI_SETMASK)
                            12906 ; 378  |#define HW_ARC_USBSTS_URI_CLRMASK (~(WORD)HW_ARC_USBSTS_URI_SETMASK)
                            12907 ; 379  |#define HW_ARC_USBSTS_SRI_CLRMASK (~(WORD)HW_ARC_USBSTS_SRI_SETMASK)
                            12908 ; 380  |#define HW_ARC_USBSTS_SLI_CLRMASK (~(WORD)HW_ARC_USBSTS_SLI_SETMASK)
                            12909 ; 381  |#define HW_ARC_USBSTS_HCH_CLRMASK (~(WORD)HW_ARC_USBSTS_HCH_SETMASK)
                            12910 ; 382  |#define HW_ARC_USBSTS_RCL_CLRMASK (~(WORD)HW_ARC_USBSTS_RCL_SETMASK)
                            12911 ; 383  |#define HW_ARC_USBSTS_PS_CLRMASK (~(WORD)HW_ARC_USBSTS_PS_SETMASK)
                            12912 ; 384  |#define HW_ARC_USBSTS_AS_CLRMASK (~(WORD)HW_ARC_USBSTS_AS_SETMASK)
                            12913 ; 385  |
                            12914 ; 386  |
                            12915 ; 387  |typedef union               
                            12916 ; 388  |{
                            12917 ; 389  |    struct {
                            12918 ; 390  |        int UI              :1;
                            12919 ; 391  |        int UEI             :1;
                            12920 ; 392  |        int PCI             :1;
                            12921 ; 393  |        int FRI             :1;
                            12922 ; 394  |        int SEI             :1;
                            12923 ; 395  |        int AAI             :1;
                            12924 ; 396  |        int URI             :1;
                            12925 ; 397  |        int STI             :1;
                            12926 ; 398  |        int SLI             :1;
                            12927 ; 399  |        int                 :3;
                            12928 ; 400  |        int HCH             :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 219

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12929 ; 401  |        int RCL             :1;
                            12930 ; 402  |        int PS              :1;
                            12931 ; 403  |        int AS              :1;
                            12932 ; 404  |        int                 :24;
                            12933 ; 405  |    } B;
                            12934 ; 406  |    DWORD I;
                            12935 ; 407  |} usbsts_type;
                            12936 ; 408  |//#define HW_ARC_USBSTS (*(volatile usbsts_type _X*) (HW_ARC_BASEADDR+0x144))    
                            12937 ; 409  |
                            12938 ; 410  |/////////////////////////////////////////////////////////////////////////////////
                            12939 ; 411  |//  USB ARC Register USB Interrupt Enable (HW_ARC_USBINTR)
                            12940 ; 412  |
                            12941 ; 413  |#define HW_ARC_USBINTR_UE_BITPOS (0)
                            12942 ; 414  |#define HW_ARC_USBINTR_UEE_BITPOS (1)
                            12943 ; 415  |#define HW_ARC_USBINTR_PCE_BITPOS (2)
                            12944 ; 416  |#define HW_ARC_USBINTR_FRE_BITPOS (3)
                            12945 ; 417  |#define HW_ARC_USBINTR_SEE_BITPOS (4)
                            12946 ; 418  |#define HW_ARC_USBINTR_AAE_BITPOS (5)
                            12947 ; 419  |#define HW_ARC_USBINTR_URE_BITPOS (6)
                            12948 ; 420  |#define HW_ARC_USBINTR_SRE_BITPOS (7)
                            12949 ; 421  |#define HW_ARC_USBINTR_SLE_BITPOS (8)
                            12950 ; 422  |
                            12951 ; 423  |#define HW_ARC_USBINTR_UE_SETMASK (1<<HW_ARC_USBINTR_UE_BITPOS)   
                            12952 ; 424  |#define HW_ARC_USBINTR_UEE_SETMASK (1<<HW_ARC_USBINTR_UEE_BITPOS)
                            12953 ; 425  |#define HW_ARC_USBINTR_PCE_SETMASK (1<<HW_ARC_USBINTR_PCE_BITPOS)
                            12954 ; 426  |#define HW_ARC_USBINTR_FRE_SETMASK (1<<HW_ARC_USBINTR_FRE_BITPOS)
                            12955 ; 427  |#define HW_ARC_USBINTR_SEE_SETMASK (1<<HW_ARC_USBINTR_SEE_BITPOS)
                            12956 ; 428  |#define HW_ARC_USBINTR_AAE_SETMASK (1<<HW_ARC_USBINTR_AAE_BITPOS)
                            12957 ; 429  |#define HW_ARC_USBINTR_URE_SETMASK (1<<HW_ARC_USBINTR_URE_BITPOS)
                            12958 ; 430  |#define HW_ARC_USBINTR_SRE_SETMASK (1<<HW_ARC_USBINTR_SRE_BITPOS)
                            12959 ; 431  |#define HW_ARC_USBINTR_SLE_SETMASK (1<<HW_ARC_USBINTR_SLE_BITPOS)
                            12960 ; 432  |
                            12961 ; 433  |#define HW_ARC_USBINTR_UE_CLRMASK (~(WORD)HW_ARC_USBINTR_UE_SETMASK)
                            12962 ; 434  |#define HW_ARC_USBINTR_UEE_CLRMASK (~(WORD)HW_ARC_USBINTR_UEE_SETMASK)
                            12963 ; 435  |#define HW_ARC_USBINTR_PCE_CLRMASK (~(WORD)HW_ARC_USBINTR_PCE_SETMASK)
                            12964 ; 436  |#define HW_ARC_USBINTR_FRE_CLRMASK (~(WORD)HW_ARC_USBINTR_FRE_SETMASK)
                            12965 ; 437  |#define HW_ARC_USBINTR_SEE_CLRMASK (~(WORD)HW_ARC_USBINTR_SEE_SETMASK)
                            12966 ; 438  |#define HW_ARC_USBINTR_AAE_CLRMASK (~(WORD)HW_ARC_USBINTR_AAE_SETMASK)
                            12967 ; 439  |#define HW_ARC_USBINTR_URE_CLRMASK (~(WORD)HW_ARC_USBINTR_URE_SETMASK)
                            12968 ; 440  |#define HW_ARC_USBINTR_SRE_CLRMASK (~(WORD)HW_ARC_USBINTR_SRE_SETMASK)
                            12969 ; 441  |#define HW_ARC_USBINTR_SLE_CLRMASK (~(WORD)HW_ARC_USBINTR_SLE_SETMASK)
                            12970 ; 442  |
                            12971 ; 443  |
                            12972 ; 444  |typedef union               
                            12973 ; 445  |{
                            12974 ; 446  |    struct {
                            12975 ; 447  |        int UE              :1;
                            12976 ; 448  |        int UEE             :1;
                            12977 ; 449  |        int PCE             :1;
                            12978 ; 450  |        int FRE             :1;
                            12979 ; 451  |        int SEE             :1;
                            12980 ; 452  |        int AAE             :1;
                            12981 ; 453  |        int URE             :1;
                            12982 ; 454  |        int STE             :1;
                            12983 ; 455  |        int SLE             :1;
                            12984 ; 456  |        int                 :39;
                            12985 ; 457  |    } B;
                            12986 ; 458  |    DWORD I;
                            12987 ; 459  |} usbintr_type;
                            12988 ; 460  |//#define HW_ARC_USBINTR (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x148))    
                            12989 ; 461  |
                            12990 ; 462  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 220

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12991 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            12992 ; 464  |//  USB ARC Register USB Device Controller Device Address (HW_ARC_DEVADDR)
                            12993 ; 465  |
                            12994 ; 466  |#define HW_ARC_DEVADDR_ADD_BITPOS (25)
                            12995 ; 467  |
                            12996 ; 468  |#define HW_ARC_DEVADDR_ADD_SETMASK (127<<HW_ARC_DEVADDR_ADD_BITPOS)    
                            12997 ; 469  |
                            12998 ; 470  |#define HW_ARC_DEVEADDR_ADD_CLRMASK (~(WORD)HW_ARC_DEVADDR_ADD_SETMASK)   
                            12999 ; 471  |
                            13000 ; 472  |typedef union               
                            13001 ; 473  |{
                            13002 ; 474  |    struct {
                            13003 ; 475  |        int                 :25;
                            13004 ; 476  |        int ADD             :7;
                            13005 ; 477  |        int                 :16;
                            13006 ; 478  |    } B;
                            13007 ; 479  |    DWORD I;
                            13008 ; 480  |} devaddr_type;
                            13009 ; 481  |//#define HW_ARC_DEVADDR (*(volatile devaddr_type _X*) (HW_ARC_BASEADDR+0x154))    
                            13010 ; 482  |
                            13011 ; 483  |
                            13012 ; 484  |/////////////////////////////////////////////////////////////////////////////////
                            13013 ; 485  |//  USB ARC Register USB Device Controller Endpoint List Address (HW_ARC_ENDPTLISTADDR)
                            13014 ; 486  |
                            13015 ; 487  |#define HW_ARC_ENDPTLISTADDR_ADD_BITPOS (11)
                            13016 ; 488  |
                            13017 ; 489  |#define HW_ARC_ENDPTLISTADDR_ADD_SETMASK (0x400000<<HW_ARC_ENDPTLISTADDR_ADD_BITPOS) 
                            13018 ; 490  |
                            13019 ; 491  |#define HW_ARC_ENDPTLISTADDR_ADD_CLRMASK (~(WORD)HW_ARC_ENDPTLISTADDR_ADD_SETMASK) 
                            13020 ; 492  |
                            13021 ; 493  |typedef union               
                            13022 ; 494  |{
                            13023 ; 495  |    struct {
                            13024 ; 496  |        int                 :10;
                            13025 ; 497  |        int ADD             :22;
                            13026 ; 498  |        int                 :16;
                            13027 ; 499  |    } B;
                            13028 ; 500  |    DWORD I;
                            13029 ; 501  |} endptlistaddr_type;
                            13030 ; 502  |//#define HW_ARC_ENDPTLISTADDR (*(volatile endptlistaddr_type _X*) (HW_ARC_BASEADDR+0x158)
                                  )    
                            13031 ; 503  |
                            13032 ; 504  |
                            13033 ; 505  |/////////////////////////////////////////////////////////////////////////////////
                            13034 ; 506  |//  USB ARC Register USB Port Status Control 1 (HW_ARC_PORTSC1)
                            13035 ; 507  |
                            13036 ; 508  |#define HW_ARC_PORTSC1_CCS_BITPOS (0)
                            13037 ; 509  |#define HW_ARC_PORTSC1_CSC_BITPOS (1)
                            13038 ; 510  |#define HW_ARC_PORTSC1_PE_BITPOS (2)
                            13039 ; 511  |#define HW_ARC_PORTSC1_PEC_BITPOS (3)
                            13040 ; 512  |#define HW_ARC_PORTSC1_OCA_BITPOS (4)
                            13041 ; 513  |#define HW_ARC_PORTSC1_OCC_BITPOS (5)
                            13042 ; 514  |#define HW_ARC_PORTSC1_FPR_BITPOS (6)
                            13043 ; 515  |#define HW_ARC_PORTSC1_SUSP_BITPOS (7)
                            13044 ; 516  |#define HW_ARC_PORTSC1_PR_BITPOS (8)
                            13045 ; 517  |#define HW_ARC_PORTSC1_HSP_BITPOS (9)
                            13046 ; 518  |#define HW_ARC_PORTSC1_LS_BITPOS (10)
                            13047 ; 519  |#define HW_ARC_PORTSC1_PP_BITPOS (12)
                            13048 ; 520  |#define HW_ARC_PORTSC1_PO_BITPOS (13)
                            13049 ; 521  |#define HW_ARC_PORTSC1_PIC_BITPOS (14)
                            13050 ; 522  |#define HW_ARC_PORTSC1_PTC_BITPOS (16)
                            13051 ; 523  |#define HW_ARC_PORTSC1_WKCN_BITPOS (20)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 221

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13052 ; 524  |#define HW_ARC_PORTSC1_WKDS_BITPOS (21)
                            13053 ; 525  |#define HW_ARC_PORTSC1_WKOC_BITPOS (22)
                            13054 ; 526  |#define HW_ARC_PORTSC1_PHCD_BITPOS (23)
                            13055 ; 527  |#define HW_ARC_PORTSC1_PFSC_BITPOS (24)
                            13056 ; 528  |#define HW_ARC_PORTSC1_PSPD_BITPOS (26)
                            13057 ; 529  |#define HW_ARC_PORTSC1_PTW_BITPOS (29)
                            13058 ; 530  |#define HW_ARC_PORTSC1_STS_BITPOS (30)
                            13059 ; 531  |#define HW_ARC_PORTSC1_PTS_BITPOS (31)
                            13060 ; 532  |
                            13061 ; 533  |#define HW_ARC_PORTSC1_CCS_SETMASK (1<<HW_ARC_PORTSC1_CCS_BITPOS)  
                            13062 ; 534  |#define HW_ARC_PORTSC1_CSC_SETMASK (1<<HW_ARC_PORTSC1_CSC_BITPOS)  
                            13063 ; 535  |#define HW_ARC_PORTSC1_PE_SETMASK (1<<HW_ARC_PORTSC1_PE_BITPOS)   
                            13064 ; 536  |#define HW_ARC_PORTSC1_PEC_SETMASK (1<<HW_ARC_PORTSC1_PEC_BITPOS)  
                            13065 ; 537  |#define HW_ARC_PORTSC1_OCA_SETMASK (1<<HW_ARC_PORTSC1_OCA_BITPOS)  
                            13066 ; 538  |#define HW_ARC_PORTSC1_OCC_SETMASK (1<<HW_ARC_PORTSC1_OCC_BITPOS)  
                            13067 ; 539  |#define HW_ARC_PORTSC1_FPR_SETMASK (1<<HW_ARC_PORTSC1_FPR_BITPOS)  
                            13068 ; 540  |#define HW_ARC_PORTSC1_SUSP_SETMASK (1<<HW_ARC_PORTSC1_SUSP_BITPOS)
                            13069 ; 541  |#define HW_ARC_PORTSC1_PR_SETMASK (1<<HW_ARC_PORTSC1_PR_BITPOS)   
                            13070 ; 542  |#define HW_ARC_PORTSC1_HSP_SETMASK (1<<HW_ARC_PORTSC1_HSP_BITPOS)  
                            13071 ; 543  |#define HW_ARC_PORTSC1_LS_SETMASK (3<<HW_ARC_PORTSC1_LS_BITPOS)   
                            13072 ; 544  |#define HW_ARC_PORTSC1_PP_SETMASK (1<<HW_ARC_PORTSC1_PP_BITPOS)   
                            13073 ; 545  |#define HW_ARC_PORTSC1_PO_SETMASK (1<<HW_ARC_PORTSC1_PO_BITPOS)   
                            13074 ; 546  |#define HW_ARC_PORTSC1_PIC_SETMASK (3<<HW_ARC_PORTSC1_PIC_BITPOS)  
                            13075 ; 547  |#define HW_ARC_PORTSC1_PTC_SETMASK (15<<HW_ARC_PORTSC1_PTC_BITPOS) 
                            13076 ; 548  |#define HW_ARC_PORTSC1_WKCN_SETMASK (1<<HW_ARC_PORTSC1_WKCN_BITPOS)
                            13077 ; 549  |#define HW_ARC_PORTSC1_WKDS_SETMASK (1<<HW_ARC_PORTSC1_WKDS_BITPOS)
                            13078 ; 550  |#define HW_ARC_PORTSC1_WKOC_SETMASK (1<<HW_ARC_PORTSC1_WKOC_BITPOS)
                            13079 ; 551  |#define HW_ARC_PORTSC1_PHCD_SETMASK (1<<HW_ARC_PORTSC1_PHCD_BITPOS)
                            13080 ; 552  |
                            13081 ; 553  |// We need to equate the following label like this due to a sign extension problem
                            13082 ; 554  |// if equated like so (1<<HW_ARC_PORTSC1_PFSC_SETMASK)
                            13083 ; 555  |#define HW_ARC_PORTSC1_PFSC_SETMASK (0x01000000)
                            13084 ; 556  |
                            13085 ; 557  |#define HW_ARC_PORTSC1_PSPD_SETMASK (3<<HW_ARC_PORTSC1_PSPD_BITPOS)
                            13086 ; 558  |#define HW_ARC_PORTSC1_PTW_SETMASK (1<<HW_ARC_PORTSC1_PTW_BITPOS)  
                            13087 ; 559  |#define HW_ARC_PORTSC1_STS_SETMASK (1<<HW_ARC_PORTSC1_STS_BITPOS)  
                            13088 ; 560  |#define HW_ARC_PORTSC1_PTS_SETMASK (1<<HW_ARC_PORTSC1_PTS_BITPOS)  
                            13089 ; 561  |
                            13090 ; 562  |#define HW_ARC_PORTSC1_CCS_CLRMASK (~(WORD)HW_ARC_PORTSC1_CCS_SETMASK)   
                            13091 ; 563  |#define HW_ARC_PORTSC1_CSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_CSC_SETMASK)   
                            13092 ; 564  |#define HW_ARC_PORTSC1_PE_CLRMASK (~(WORD)HW_ARC_PORTSC1_PE_SETMASK)    
                            13093 ; 565  |#define HW_ARC_PORTSC1_PEC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PEC_SETMASK)   
                            13094 ; 566  |#define HW_ARC_PORTSC1_OCA_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCA_SETMASK)   
                            13095 ; 567  |#define HW_ARC_PORTSC1_OCC_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCC_SETMASK)   
                            13096 ; 568  |#define HW_ARC_PORTSC1_FPR_CLRMASK (~(WORD)HW_ARC_PORTSC1_FPR_SETMASK)   
                            13097 ; 569  |#define HW_ARC_PORTSC1_SUSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_SUSP_SETMASK)
                            13098 ; 570  |#define HW_ARC_PORTSC1_PR_CLRMASK (~(WORD)HW_ARC_PORTSC1_PR_SETMASK)    
                            13099 ; 571  |#define HW_ARC_PORTSC1_HSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_HSP_SETMASK)   
                            13100 ; 572  |#define HW_ARC_PORTSC1_LS_CLRMASK (~(WORD)HW_ARC_PORTSC1_LS_SETMASK)    
                            13101 ; 573  |#define HW_ARC_PORTSC1_PP_CLRMASK (~(WORD)HW_ARC_PORTSC1_PP_SETMASK)    
                            13102 ; 574  |#define HW_ARC_PORTSC1_PO_CLRMASK (~(WORD)HW_ARC_PORTSC1_PO_SETMASK)    
                            13103 ; 575  |#define HW_ARC_PORTSC1_PIC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PIC_SETMASK)   
                            13104 ; 576  |#define HW_ARC_PORTSC1_PTC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTC_SETMASK)   
                            13105 ; 577  |#define HW_ARC_PORTSC1_WKCN_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKCN_SETMASK)
                            13106 ; 578  |#define HW_ARC_PORTSC1_WKDS_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKDS_SETMASK)
                            13107 ; 579  |#define HW_ARC_PORTSC1_WKOC_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKOC_SETMASK)
                            13108 ; 580  |#define HW_ARC_PORTSC1_PHCD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PHCD_SETMASK)
                            13109 ; 581  |#define HW_ARC_PORTSC1_PFSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PFSC_SETMASK)
                            13110 ; 582  |#define HW_ARC_PORTSC1_PSPD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PSPD_SETMASK)
                            13111 ; 583  |#define HW_ARC_PORTSC1_PTW_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTW_SETMASK)   
                            13112 ; 584  |#define HW_ARC_PORTSC1_STS_CLRMASK (~(WORD)HW_ARC_PORTSC1_STS_SETMASK)   
                            13113 ; 585  |#define HW_ARC_PORTSC1_PTS_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTS_SETMASK)   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 222

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13114 ; 586  |
                            13115 ; 587  |typedef union               
                            13116 ; 588  |{
                            13117 ; 589  |    struct {
                            13118 ; 590  |        int CCS             :1;
                            13119 ; 591  |        int CSC             :1;
                            13120 ; 592  |        int PE              :1;
                            13121 ; 593  |        int PEC             :1;
                            13122 ; 594  |        int OCA             :1;
                            13123 ; 595  |        int OCC             :1;
                            13124 ; 596  |        int FPR             :1;
                            13125 ; 597  |        int SUSP            :1;
                            13126 ; 598  |        int PR              :1;
                            13127 ; 599  |        int HSP             :1;
                            13128 ; 600  |        int LS              :2;
                            13129 ; 601  |        int PP              :1;
                            13130 ; 602  |        int PO              :1;
                            13131 ; 603  |        int PIC             :2;
                            13132 ; 604  |        int PTC             :4;
                            13133 ; 605  |        int WKCN            :1;
                            13134 ; 606  |        int WKDS            :1;
                            13135 ; 607  |        int WKOC            :1;
                            13136 ; 608  |        int PHCD            :1;
                            13137 ; 609  |        int PFSC            :1;
                            13138 ; 610  |        int                 :1;
                            13139 ; 611  |        int PSPD            :2;
                            13140 ; 612  |        int                 :1;
                            13141 ; 613  |        int PTW             :1;
                            13142 ; 614  |        int STS             :1;
                            13143 ; 615  |        int PTS             :1;
                            13144 ; 616  |        int                 :16;
                            13145 ; 617  |    } B;
                            13146 ; 618  |    DWORD I;
                            13147 ; 619  |} portsc1_type;
                            13148 ; 620  |//#define HW_ARC_PORTSC1 (*(volatile portsc1_type _X*) (HW_ARC_BASEADDR+0x184))    
                            13149 ; 621  |
                            13150 ; 622  |
                            13151 ; 623  |/////////////////////////////////////////////////////////////////////////////////
                            13152 ; 624  |//  USB ARC Register USB Device Mode (HW_ARC_USBMODE)
                            13153 ; 625  |
                            13154 ; 626  |#define HW_ARC_USBMODE_CM_BITPOS (0)
                            13155 ; 627  |#define HW_ARC_USBMODE_ES_BITPOS (2)
                            13156 ; 628  |
                            13157 ; 629  |#define HW_ARC_USBMODE_CM_SETMASK (3<<HW_ARC_USBMODE_CM_BITPOS)   
                            13158 ; 630  |#define HW_ARC_USBMODE_ES_SETMASK (1<<HW_ARC_USBMODE_ES_BITPOS)   
                            13159 ; 631  |
                            13160 ; 632  |#define HW_ARC_USBMODE_CM_CLRMASK (~(WORD)HW_ARC_USBMODE_CM_SETMASK) 
                            13161 ; 633  |#define HW_ARC_USBMODE_ES_CLRMASK (~(WORD)HW_ARC_USBMODE_ES_SETMASK)    
                            13162 ; 634  |
                            13163 ; 635  |typedef union               
                            13164 ; 636  |{
                            13165 ; 637  |    struct {
                            13166 ; 638  |        int CM              :2;
                            13167 ; 639  |        int ES              :1;
                            13168 ; 640  |        int                 :46;
                            13169 ; 641  |    } B;
                            13170 ; 642  |    DWORD I;
                            13171 ; 643  |} usbmode_type;
                            13172 ; 644  |//#define HW_ARC_USBMODE (*(volatile usbmode_type _X*) (HW_ARC_BASEADDR+0x1a8))    
                            13173 ; 645  |
                            13174 ; 646  |
                            13175 ; 647  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 223

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13176 ; 648  |//  The following endpoint equates are common for the following registers
                            13177 ; 649  |
                            13178 ; 650  |#define ENDPOINT0_BITPOS (0)
                            13179 ; 651  |#define ENDPOINT1_BITPOS (1)
                            13180 ; 652  |#define ENDPOINT2_BITPOS (2)
                            13181 ; 653  |#define ENDPOINT3_BITPOS (3)
                            13182 ; 654  |#define ENDPOINT4_BITPOS (4)
                            13183 ; 655  |#define ENDPOINT5_BITPOS (5)
                            13184 ; 656  |#define ENDPOINT6_BITPOS (6)
                            13185 ; 657  |#define ENDPOINT7_BITPOS (7)
                            13186 ; 658  |#define ENDPOINT8_BITPOS (8)
                            13187 ; 659  |#define ENDPOINT9_BITPOS (9)
                            13188 ; 660  |#define ENDPOINT10_BITPOS (10)
                            13189 ; 661  |#define ENDPOINT11_BITPOS (11)
                            13190 ; 662  |#define ENDPOINT12_BITPOS (12)
                            13191 ; 663  |#define ENDPOINT13_BITPOS (13)
                            13192 ; 664  |#define ENDPOINT14_BITPOS (14)
                            13193 ; 665  |#define ENDPOINT15_BITPOS (15)
                            13194 ; 666  |
                            13195 ; 667  |#define ENDPOINT0_SETMASK (1<<ENDPOINT0_BITPOS)
                            13196 ; 668  |#define ENDPOINT1_SETMASK (1<<ENDPOINT1_BITPOS)
                            13197 ; 669  |#define ENDPOINT2_SETMASK (1<<ENDPOINT2_BITPOS)
                            13198 ; 670  |#define ENDPOINT3_SETMASK (1<<ENDPOINT3_BITPOS)
                            13199 ; 671  |#define ENDPOINT4_SETMASK (1<<ENDPOINT4_BITPOS)
                            13200 ; 672  |#define ENDPOINT5_SETMASK (1<<ENDPOINT5_BITPOS)
                            13201 ; 673  |#define ENDPOINT6_SETMASK (1<<ENDPOINT6_BITPOS)
                            13202 ; 674  |#define ENDPOINT7_SETMASK (1<<ENDPOINT7_BITPOS)
                            13203 ; 675  |#define ENDPOINT8_SETMASK (1<<ENDPOINT8_BITPOS)
                            13204 ; 676  |#define ENDPOINT9_SETMASK (1<<ENDPOINT9_BITPOS)
                            13205 ; 677  |#define ENDPOINT10_SETMASK (1<<ENDPOINT10_BITPOS)
                            13206 ; 678  |#define ENDPOINT11_SETMASK (1<<ENDPOINT11_BITPOS)
                            13207 ; 679  |#define ENDPOINT12_SETMASK (1<<ENDPOINT12_BITPOS)
                            13208 ; 680  |#define ENDPOINT13_SETMASK (1<<ENDPOINT13_BITPOS)
                            13209 ; 681  |#define ENDPOINT14_SETMASK (1<<ENDPOINT14_BITPOS)
                            13210 ; 682  |#define ENDPOINT15_SETMASK (1<<ENDPOINT15_BITPOS)
                            13211 ; 683  |
                            13212 ; 684  |#define ENDPOINT0_CLRMASK (~(WORD)ENDPOINT0_SETMASK)    
                            13213 ; 685  |#define ENDPOINT1_CLRMASK (~(WORD)ENDPOINT1_SETMASK)    
                            13214 ; 686  |#define ENDPOINT2_CLRMASK (~(WORD)ENDPOINT2_SETMASK)    
                            13215 ; 687  |#define ENDPOINT3_CLRMASK (~(WORD)ENDPOINT3_SETMASK)    
                            13216 ; 688  |#define ENDPOINT4_CLRMASK (~(WORD)ENDPOINT4_SETMASK)    
                            13217 ; 689  |#define ENDPOINT5_CLRMASK (~(WORD)ENDPOINT5_SETMASK)    
                            13218 ; 690  |#define ENDPOINT6_CLRMASK (~(WORD)ENDPOINT6_SETMASK)    
                            13219 ; 691  |#define ENDPOINT7_CLRMASK (~(WORD)ENDPOINT7_SETMASK)    
                            13220 ; 692  |#define ENDPOINT8_CLRMASK (~(WORD)ENDPOINT8_SETMASK)    
                            13221 ; 693  |#define ENDPOINT9_CLRMASK (~(WORD)ENDPOINT9_SETMASK)    
                            13222 ; 694  |#define ENDPOINT10_CLRMASK (~(WORD)ENDPOINT10_SETMASK)
                            13223 ; 695  |#define ENDPOINT11_CLRMASK (~(WORD)ENDPOINT11_SETMASK)
                            13224 ; 696  |#define ENDPOINT12_CLRMASK (~(WORD)ENDPOINT12_SETMASK)
                            13225 ; 697  |#define ENDPOINT13_CLRMASK (~(WORD)ENDPOINT13_SETMASK)
                            13226 ; 698  |#define ENDPOINT14_CLRMASK (~(WORD)ENDPOINT14_SETMASK)
                            13227 ; 699  |#define ENDPOINT15_CLRMASK (~(WORD)ENDPOINT15_SETMASK)
                            13228 ; 700  |
                            13229 ; 701  |typedef union               
                            13230 ; 702  |{
                            13231 ; 703  |    struct {
                            13232 ; 704  |        int EP0              :1;
                            13233 ; 705  |        int EP1              :1;
                            13234 ; 706  |        int EP2              :1;
                            13235 ; 707  |        int EP3              :1;
                            13236 ; 708  |        int EP4              :1;
                            13237 ; 709  |        int EP5              :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 224

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13238 ; 710  |        int EP6              :1;
                            13239 ; 711  |        int EP7              :1;
                            13240 ; 712  |        int EP8              :1;
                            13241 ; 713  |        int EP9              :1;
                            13242 ; 714  |        int EP10             :1;
                            13243 ; 715  |        int EP11             :1;
                            13244 ; 716  |        int EP12             :1;
                            13245 ; 717  |        int EP13             :1;
                            13246 ; 718  |        int EP14             :1;
                            13247 ; 719  |        int EP15             :1;
                            13248 ; 720  |        int                  :32;
                            13249 ; 721  |    } B;
                            13250 ; 722  |    DWORD I;
                            13251 ; 723  |} endpsetupstat_type;
                            13252 ; 724  |
                            13253 ; 725  |//#define HW_ARC_ENDPTSETUPSTAT (*(volatile endpsetupstat_type _X*) (HW_ARC_BASEADDR+0x1ac
                                  ))    
                            13254 ; 726  |
                            13255 ; 727  |typedef union               
                            13256 ; 728  |{
                            13257 ; 729  |    struct {
                            13258 ; 730  |        int EP0              :1;
                            13259 ; 731  |        int EP1              :1;
                            13260 ; 732  |        int EP2              :1;
                            13261 ; 733  |        int EP3              :1;
                            13262 ; 734  |        int EP4              :1;
                            13263 ; 735  |        int EP5              :1;
                            13264 ; 736  |        int EP6              :1;
                            13265 ; 737  |        int EP7              :1;
                            13266 ; 738  |        int EP8              :1;
                            13267 ; 739  |        int EP9              :1;
                            13268 ; 740  |        int EP10             :1;
                            13269 ; 741  |        int EP11             :1;
                            13270 ; 742  |        int EP12             :1;
                            13271 ; 743  |        int EP13             :1;
                            13272 ; 744  |        int EP14             :1;
                            13273 ; 745  |        int EP15             :1;
                            13274 ; 746  |        int                  :8;
                            13275 ; 747  |    } B;
                            13276 ; 748  |    WORD I;
                            13277 ; 749  |} endpt_type;
                            13278 
                            13316 
                            13317 ; 750  |
                            13318 ; 751  |typedef union
                            13319 ; 752  |{
                            13320 ; 753  |   struct {
                            13321 ; 754  |       endpt_type  RX;
                            13322 ; 755  |       endpt_type  TX;
                            13323 ; 756  |   } W;
                            13324 ; 757  |   DWORD DW;
                            13325 ; 758  |} endptrxtx_type;
                            13326 ; 759  |
                            13327 ; 760  |//#define HW_ARC_ENDPTPRIME    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b0))   
                                   
                            13328 ; 761  |//#define HW_ARC_ENDPTFLUSH    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b4))   
                                   
                            13329 ; 762  |//#define HW_ARC_ENDPTSTAT     (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b8))   
                                   
                            13330 ; 763  |//#define HW_ARC_ENDPTCOMPLETE (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1bc))   
                                   
                            13331 ; 764  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 225

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13332 ; 765  |
                            13333 ; 766  |
                            13334 ; 767  |/////////////////////////////////////////////////////////////////////////////////
                            13335 ; 768  |//  USB ARC Register Endpoint control (HW_ARC_ENDPTCTRL)
                            13336 ; 769  |
                            13337 ; 770  |#define HW_ARC_ENDPTCTRL_RXS_BITPOS (0)
                            13338 ; 771  |#define HW_ARC_ENDPTCTRL_RXD_BITPOS (1)
                            13339 ; 772  |#define HW_ARC_ENDPTCTRL_RXT_BITPOS (2)
                            13340 ; 773  |#define HW_ARC_ENDPTCTRL_RXI_BITPOS (5)
                            13341 ; 774  |#define HW_ARC_ENDPTCTRL_RXR_BITPOS (6)
                            13342 ; 775  |#define HW_ARC_ENDPTCTRL_RXE_BITPOS (7)
                            13343 ; 776  |#define HW_ARC_ENDPTCTRL_TXS_BITPOS (16)
                            13344 ; 777  |#define HW_ARC_ENDPTCTRL_TXD_BITPOS (17)
                            13345 ; 778  |#define HW_ARC_ENDPTCTRL_TXT_BITPOS (18)
                            13346 ; 779  |#define HW_ARC_ENDPTCTRL_TXI_BITPOS (21)
                            13347 ; 780  |#define HW_ARC_ENDPTCTRL_TXR_BITPOS (22)
                            13348 ; 781  |#define HW_ARC_ENDPTCTRL_TXE_BITPOS (23)
                            13349 ; 782  |
                            13350 ; 783  |#define HW_ARC_ENDPTCTRL_RXS_SETMASK (1<<HW_ARC_ENDPTCTRL_RXS_BITPOS)
                            13351 ; 784  |#define HW_ARC_ENDPTCTRL_RXD_SETMASK (1<<HW_ARC_ENDPTCTRL_RXD_BITPOS)
                            13352 ; 785  |#define HW_ARC_ENDPTCTRL_RXT_SETMASK (3<<HW_ARC_ENDPTCTRL_RXT_BITPOS)
                            13353 ; 786  |#define HW_ARC_ENDPTCTRL_RXI_SETMASK (1<<HW_ARC_ENDPTCTRL_RXI_BITPOS)
                            13354 ; 787  |#define HW_ARC_ENDPTCTRL_RXR_SETMASK (1<<HW_ARC_ENDPTCTRL_RXR_BITPOS)
                            13355 ; 788  |#define HW_ARC_ENDPTCTRL_RXE_SETMASK (1<<HW_ARC_ENDPTCTRL_RXE_BITPOS)
                            13356 ; 789  |#define HW_ARC_ENDPTCTRL_TXS_SETMASK (1<<HW_ARC_ENDPTCTRL_TXS_BITPOS)
                            13357 ; 790  |#define HW_ARC_ENDPTCTRL_TXD_SETMASK (1<<HW_ARC_ENDPTCTRL_TXD_BITPOS)
                            13358 ; 791  |#define HW_ARC_ENDPTCTRL_TXT_SETMASK (3<<HW_ARC_ENDPTCTRL_TXT_BITPOS)
                            13359 ; 792  |#define HW_ARC_ENDPTCTRL_TXI_SETMASK (1<<HW_ARC_ENDPTCTRL_TXI_BITPOS)
                            13360 ; 793  |#define HW_ARC_ENDPTCTRL_TXR_SETMASK (1<<HW_ARC_ENDPTCTRL_TXR_BITPOS)
                            13361 ; 794  |
                            13362 ; 795  |// We need to equate the following label like this due to a sign extension problem
                            13363 ; 796  |// if equated like so (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            13364 ; 797  |#define HW_ARC_ENDPTCTRL_TXE_SETMASK (0x00800000)
                            13365 ; 798  |//HW_ARC_ENDPTCTRL_TXE_SETMASK    equ     (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            13366 ; 799  |
                            13367 ; 800  |#define HW_ARC_ENDPTCTRL_RXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXS_SETMASK)
                            13368 ; 801  |#define HW_ARC_ENDPTCTRL_RXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXD_SETMASK)
                            13369 ; 802  |#define HW_ARC_ENDPTCTRL_RXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXT_SETMASK)
                            13370 ; 803  |#define HW_ARC_ENDPTCTRL_RXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXI_SETMASK)
                            13371 ; 804  |#define HW_ARC_ENDPTCTRL_RXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXR_SETMASK)
                            13372 ; 805  |#define HW_ARC_ENDPTCTRL_RXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXE_SETMASK)
                            13373 ; 806  |#define HW_ARC_ENDPTCTRL_TXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXS_SETMASK)
                            13374 ; 807  |#define HW_ARC_ENDPTCTRL_TXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXD_SETMASK)
                            13375 ; 808  |#define HW_ARC_ENDPTCTRL_TXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXT_SETMASK)
                            13376 ; 809  |#define HW_ARC_ENDPTCTRL_TXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXI_SETMASK)
                            13377 ; 810  |#define HW_ARC_ENDPTCTRL_TXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXR_SETMASK)
                            13378 ; 811  |#define HW_ARC_ENDPTCTRL_TXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXE_SETMASK)
                            13379 ; 812  |
                            13380 ; 813  |
                            13381 ; 814  |typedef union               
                            13382 ; 815  |{
                            13383 ; 816  |    struct {
                            13384 ; 817  |        int RXS             :1;
                            13385 ; 818  |        int RXD             :1;
                            13386 ; 819  |        int RXT             :2;
                            13387 ; 820  |        int                 :1;
                            13388 ; 821  |        int RXI             :1;
                            13389 ; 822  |        int RXR             :1;
                            13390 ; 823  |        int RXE             :1;
                            13391 ; 824  |        int                 :8;
                            13392 ; 825  |        int TXS             :1;
                            13393 ; 826  |        int TXD             :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 226

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13394 ; 827  |        int TXT             :2;
                            13395 ; 828  |        int                 :1;
                            13396 ; 829  |        int TXI             :1;
                            13397 ; 830  |        int TXR             :1;
                            13398 ; 831  |        int TXE             :1;
                            13399 ; 832  |        int                 :24;
                            13400 ; 833  |    } B;
                            13401 ; 834  |    DWORD I;
                            13402 ; 835  |} endptctrl_type;
                            13403 ; 836  |//#define HW_ARC_ENDPTCTRL[n] (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x1c0+((n)*4)
                                  ))    
                            13404 ; 837  |
                            13405 ; 838  |#endif
                            13406 ; 839  |
                            13407 ; 840  |
                            13408 
                            13410 
                            13411 ; 37   |#include "regsusb20phy.h"
                            13412 
                            13414 
                            13415 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13416 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2005
                            13417 ; 3    |//;  File        : regsusbphy.inc
                            13418 ; 4    |//;  Description : USB20 PHY Register definition
                            13419 ; 5    |//;  Updated 2.23.2003 By M. Henson
                            13420 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13421 ; 7    |
                            13422 ; 8    |// The following naming conventions are followed in this file.
                            13423 ; 9    |// All registers are named using the format...
                            13424 ; 10   |//     HW_<module>_<regname>
                            13425 ; 11   |// where <module> is the module name which can be any of the following...
                            13426 ; 12   |//     USB20
                            13427 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            13428 ; 14   |// module name includes a number starting from 0 for the first instance of
                            13429 ; 15   |// that module)
                            13430 ; 16   |// <regname> is the specific register within that module
                            13431 ; 17   |// We also define the following...
                            13432 ; 18   |//     HW_<module>_<regname>_BITPOS
                            13433 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            13434 ; 20   |//     HW_<module>_<regname>_SETMASK
                            13435 ; 21   |// which does something else, and
                            13436 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            13437 ; 23   |// which does something else.
                            13438 ; 24   |// Other rules
                            13439 ; 25   |//     All caps
                            13440 ; 26   |//     Numeric identifiers start at 0
                            13441 ; 27   |
                            13442 ; 28   |#if !(defined(regsusbphyinc))
                            13443 ; 29   |#define regsusbphyinc 1
                            13444 ; 30   |
                            13445 ; 31   |#include "types.h"
                            13446 
                            13448 
                            13449 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            13450 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            13451 ; 3    |//
                            13452 ; 4    |// Filename: types.h
                            13453 ; 5    |// Description: Standard data types
                            13454 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            13455 ; 7    |
                            13456 ; 8    |#ifndef _TYPES_H
                            13457 ; 9    |#define _TYPES_H
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 227

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13458 ; 10   |
                            13459 ; 11   |// TODO:  move this outta here!
                            13460 ; 12   |#if !defined(NOERROR)
                            13461 ; 13   |#define NOERROR 0
                            13462 ; 14   |#define SUCCESS 0
                            13463 ; 15   |#endif 
                            13464 ; 16   |#if !defined(SUCCESS)
                            13465 ; 17   |#define SUCCESS  0
                            13466 ; 18   |#endif
                            13467 ; 19   |#if !defined(ERROR)
                            13468 ; 20   |#define ERROR   -1
                            13469 ; 21   |#endif
                            13470 ; 22   |#if !defined(FALSE)
                            13471 ; 23   |#define FALSE 0
                            13472 ; 24   |#endif
                            13473 ; 25   |#if !defined(TRUE)
                            13474 ; 26   |#define TRUE  1
                            13475 ; 27   |#endif
                            13476 ; 28   |
                            13477 ; 29   |#if !defined(NULL)
                            13478 ; 30   |#define NULL 0
                            13479 ; 31   |#endif
                            13480 ; 32   |
                            13481 ; 33   |#define MAX_INT     0x7FFFFF
                            13482 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            13483 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            13484 ; 36   |#define MAX_ULONG   (-1) 
                            13485 ; 37   |
                            13486 ; 38   |#define WORD_SIZE   24              // word size in bits
                            13487 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            13488 ; 40   |
                            13489 ; 41   |
                            13490 ; 42   |#define BYTE    unsigned char       // btVarName
                            13491 ; 43   |#define CHAR    signed char         // cVarName
                            13492 ; 44   |#define USHORT  unsigned short      // usVarName
                            13493 ; 45   |#define SHORT   unsigned short      // sVarName
                            13494 ; 46   |#define WORD    unsigned int        // wVarName
                            13495 ; 47   |#define INT     signed int          // iVarName
                            13496 ; 48   |#define DWORD   unsigned long       // dwVarName
                            13497 ; 49   |#define LONG    signed long         // lVarName
                            13498 ; 50   |#define BOOL    unsigned int        // bVarName
                            13499 ; 51   |#define FRACT   _fract              // frVarName
                            13500 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            13501 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            13502 ; 54   |#define FLOAT   float               // fVarName
                            13503 ; 55   |#define DBL     double              // dVarName
                            13504 ; 56   |#define ENUM    enum                // eVarName
                            13505 ; 57   |#define CMX     _complex            // cmxVarName
                            13506 ; 58   |typedef WORD UCS3;                   // 
                            13507 ; 59   |
                            13508 ; 60   |#define UINT16  unsigned short
                            13509 ; 61   |#define UINT8   unsigned char   
                            13510 ; 62   |#define UINT32  unsigned long
                            13511 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            13512 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            13513 ; 65   |#define WCHAR   UINT16
                            13514 ; 66   |
                            13515 ; 67   |//UINT128 is 16 bytes or 6 words
                            13516 ; 68   |typedef struct UINT128_3500 {   
                            13517 ; 69   |    int val[6];     
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 228

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13518 ; 70   |} UINT128_3500;
                            13519 ; 71   |
                            13520 ; 72   |#define UINT128   UINT128_3500
                            13521 ; 73   |
                            13522 ; 74   |// Little endian word packed byte strings:   
                            13523 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            13524 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            13525 ; 77   |// Little endian word packed byte strings:   
                            13526 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            13527 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            13528 ; 80   |
                            13529 ; 81   |// Declare Memory Spaces To Use When Coding
                            13530 ; 82   |// A. Sector Buffers
                            13531 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            13532 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            13533 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            13534 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            13535 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            13536 ; 88   |// B. Media DDI Memory
                            13537 ; 89   |#define MEDIA_DDI_MEM _Y
                            13538 ; 90   |
                            13539 ; 91   |
                            13540 ; 92   |
                            13541 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            13542 ; 94   |// Examples of circular pointers:
                            13543 ; 95   |//    INT CIRC cpiVarName
                            13544 ; 96   |//    DWORD CIRC cpdwVarName
                            13545 ; 97   |
                            13546 ; 98   |#define RETCODE INT                 // rcVarName
                            13547 ; 99   |
                            13548 ; 100  |// generic bitfield structure
                            13549 ; 101  |struct Bitfield {
                            13550 ; 102  |    unsigned int B0  :1;
                            13551 ; 103  |    unsigned int B1  :1;
                            13552 ; 104  |    unsigned int B2  :1;
                            13553 ; 105  |    unsigned int B3  :1;
                            13554 ; 106  |    unsigned int B4  :1;
                            13555 ; 107  |    unsigned int B5  :1;
                            13556 ; 108  |    unsigned int B6  :1;
                            13557 ; 109  |    unsigned int B7  :1;
                            13558 ; 110  |    unsigned int B8  :1;
                            13559 ; 111  |    unsigned int B9  :1;
                            13560 ; 112  |    unsigned int B10 :1;
                            13561 ; 113  |    unsigned int B11 :1;
                            13562 ; 114  |    unsigned int B12 :1;
                            13563 ; 115  |    unsigned int B13 :1;
                            13564 ; 116  |    unsigned int B14 :1;
                            13565 ; 117  |    unsigned int B15 :1;
                            13566 ; 118  |    unsigned int B16 :1;
                            13567 ; 119  |    unsigned int B17 :1;
                            13568 ; 120  |    unsigned int B18 :1;
                            13569 ; 121  |    unsigned int B19 :1;
                            13570 ; 122  |    unsigned int B20 :1;
                            13571 ; 123  |    unsigned int B21 :1;
                            13572 ; 124  |    unsigned int B22 :1;
                            13573 ; 125  |    unsigned int B23 :1;
                            13574 ; 126  |};
                            13575 ; 127  |
                            13576 ; 128  |union BitInt {
                            13577 ; 129  |        struct Bitfield B;
                            13578 ; 130  |        int        I;
                            13579 ; 131  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 229

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13580 ; 132  |
                            13581 ; 133  |#define MAX_MSG_LENGTH 10
                            13582 ; 134  |struct CMessage
                            13583 ; 135  |{
                            13584 ; 136  |        unsigned int m_uLength;
                            13585 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            13586 ; 138  |};
                            13587 ; 139  |
                            13588 ; 140  |typedef struct {
                            13589 ; 141  |    WORD m_wLength;
                            13590 ; 142  |    WORD m_wMessage;
                            13591 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            13592 ; 144  |} Message;
                            13593 ; 145  |
                            13594 ; 146  |struct MessageQueueDescriptor
                            13595 ; 147  |{
                            13596 ; 148  |        int *m_pBase;
                            13597 ; 149  |        int m_iModulo;
                            13598 ; 150  |        int m_iSize;
                            13599 ; 151  |        int *m_pHead;
                            13600 ; 152  |        int *m_pTail;
                            13601 ; 153  |};
                            13602 ; 154  |
                            13603 ; 155  |struct ModuleEntry
                            13604 ; 156  |{
                            13605 ; 157  |    int m_iSignaledEventMask;
                            13606 ; 158  |    int m_iWaitEventMask;
                            13607 ; 159  |    int m_iResourceOfCode;
                            13608 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            13609 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            13610 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            13611 ; 163  |    int m_uTimeOutHigh;
                            13612 ; 164  |    int m_uTimeOutLow;
                            13613 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            13614 ; 166  |};
                            13615 ; 167  |
                            13616 ; 168  |union WaitMask{
                            13617 ; 169  |    struct B{
                            13618 ; 170  |        unsigned int m_bNone     :1;
                            13619 ; 171  |        unsigned int m_bMessage  :1;
                            13620 ; 172  |        unsigned int m_bTimer    :1;
                            13621 ; 173  |        unsigned int m_bButton   :1;
                            13622 ; 174  |    } B;
                            13623 ; 175  |    int I;
                            13624 ; 176  |} ;
                            13625 ; 177  |
                            13626 ; 178  |
                            13627 ; 179  |struct Button {
                            13628 ; 180  |        WORD wButtonEvent;
                            13629 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            13630 ; 182  |};
                            13631 ; 183  |
                            13632 ; 184  |struct Message {
                            13633 ; 185  |        WORD wMsgLength;
                            13634 ; 186  |        WORD wMsgCommand;
                            13635 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            13636 ; 188  |};
                            13637 ; 189  |
                            13638 ; 190  |union EventTypes {
                            13639 ; 191  |        struct CMessage msg;
                            13640 ; 192  |        struct Button Button ;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 230

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13641 ; 193  |        struct Message Message;
                            13642 ; 194  |};
                            13643 ; 195  |
                            13644 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            13645 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            13646 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            13647 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            13648 ; 200  |
                            13649 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            13650 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            13651 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            13652 ; 204  |
                            13653 ; 205  |#if DEBUG
                            13654 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            13655 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            13656 ; 208  |#else 
                            13657 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            13658 ; 210  |#define DebugBuildAssert(x)    
                            13659 ; 211  |#endif
                            13660 ; 212  |
                            13661 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            13662 ; 214  |//  #pragma asm
                            13663 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            13664 ; 216  |//  #pragma endasm
                            13665 ; 217  |
                            13666 ; 218  |
                            13667 ; 219  |#ifdef COLOR_262K
                            13668 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            13669 ; 221  |#elif defined(COLOR_65K)
                            13670 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            13671 ; 223  |#else
                            13672 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            13673 ; 225  |#endif
                            13674 ; 226  |    
                            13675 ; 227  |#endif // #ifndef _TYPES_H
                            13676 
                            13678 
                            13679 ; 32   |
                            13680 ; 33   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13681 ; 34   |//   USB2.0 PHY STMP Registers 
                            13682 ; 35   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13683 ; 36   |#define HW_USBPHY_BASEADDR (0xF210)
                            13684 ; 37   |
                            13685 ; 38   |
                            13686 ; 39   |/////////////////////////////////////////////////////////////////////////////////
                            13687 ; 40   |//  USB PHY Powerdown Register (HW_USBPHYPWD) Bit Definitions
                            13688 ; 41   |
                            13689 ; 42   |#define HW_USBPHYPWD_TXDISCON1500_BITPOS (5)
                            13690 ; 43   |#define HW_USBPHYPWD_PLLVCOPWD_BITPOS (6)
                            13691 ; 44   |#define HW_USBPHYPWD_PLLVCPPWD_BITPOS (7)
                            13692 ; 45   |#define HW_USBPHYPWD_TXPWDFS_BITPOS (10)
                            13693 ; 46   |#define HW_USBPHYPWD_TXPWDIBIAS_BITPOS (11)
                            13694 ; 47   |#define HW_USBPHYPWD_TXPWDV2I_BITPOS (12)
                            13695 ; 48   |#define HW_USBPHYPWD_TXPWDVBG_BITPOS (13)
                            13696 ; 49   |#define HW_USBPHYPWD_TXPWDCOMP_BITPOS (14)
                            13697 ; 50   |#define HW_USBPHYPWD_RXPWDDISCONDET_BITPOS (16)
                            13698 ; 51   |#define HW_USBPHYPWD_RXPWDENV_BITPOS (17)
                            13699 ; 52   |#define HW_USBPHYPWD_RXPWD1PT1_BITPOS (18)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 231

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13700 ; 53   |#define HW_USBPHYPWD_RXPWDDIFF_BITPOS (19)
                            13701 ; 54   |#define HW_USBPHYPWD_RXPWDRX_BITPOS (20)
                            13702 ; 55   |#define HW_USBPHYPWD_PWDIBIAS_BITPOS (22)
                            13703 ; 56   |#define HW_USBPHYPWD_REGRESET_BITPOS (23)
                            13704 ; 57   |
                            13705 ; 58   |#define HW_USBPHYPWD_TXDISCON1500_SETMASK (1<<HW_USBPHYPWD_TXDISCON1500_BITPOS)
                            13706 ; 59   |#define HW_USBPHYPWD_PLLVCOPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCOPWD_BITPOS)
                            13707 ; 60   |#define HW_USBPHYPWD_PLLVCPPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCPPWD_BITPOS)
                            13708 ; 61   |#define HW_USBPHYPWD_TXPWDFS_SETMASK (1<<HW_USBPHYPWD_TXPWDFS_BITPOS)
                            13709 ; 62   |#define HW_USBPHYPWD_TXPWDIBIAS_SETMASK (1<<HW_USBPHYPWD_TXPWDIBIAS_BITPOS)
                            13710 ; 63   |#define HW_USBPHYPWD_TXPWDV2I_SETMASK (1<<HW_USBPHYPWD_TXPWDV2I_BITPOS)
                            13711 ; 64   |#define HW_USBPHYPWD_TXPWDVBG_SETMASK (1<<HW_USBPHYPWD_TXPWDVBG_BITPOS)
                            13712 ; 65   |#define HW_USBPHYPWD_TXPWDCOMP_SETMASK (1<<HW_USBPHYPWD_TXPWDCOMP_BITPOS)
                            13713 ; 66   |#define HW_USBPHYPWD_RXPWDDISCONDET_SETMASK (1<<HW_USBPHYPWD_RXPWDDISCONDET_BITPOS)
                            13714 ; 67   |#define HW_USBPHYPWD_RXPWDENV_SETMASK (1<<HW_USBPHYPWD_RXPWDENV_BITPOS)
                            13715 ; 68   |#define HW_USBPHYPWD_RXPWD1PT1_SETMASK (1<<HW_USBPHYPWD_RXPWD1PT1_BITPOS)
                            13716 ; 69   |#define HW_USBPHYPWD_RXPWDDIFF_SETMASK (1<<HW_USBPHYPWD_RXPWDDIFF_BITPOS)
                            13717 ; 70   |#define HW_USBPHYPWD_RXPWDRX_SETMASK (1<<HW_USBPHYPWD_RXPWDRX_BITPOS)
                            13718 ; 71   |#define HW_USBPHYPWD_PWDIBIAS_SETMASK (1<<HW_USBPHYPWD_PWDIBIAS_BITPOS)
                            13719 ; 72   |#define HW_USBPHYPWD_REGRESET_SETMASK (1<<HW_USBPHYPWD_REGRESET_BITPOS)
                            13720 ; 73   |
                            13721 ; 74   |#define HW_USBPHYPWD_TXDISCON1500_CLRMASK (~(WORD)HW_USBPHYPWD_TXDISCON1500_SETMASK)
                            13722 ; 75   |#define HW_USBPHYPWD_PLLVCOPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCOPWD_SETMASK)
                            13723 ; 76   |#define HW_USBPHYPWD_PLLVCPPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCPPWD_SETMASK)
                            13724 ; 77   |#define HW_USBPHYPWD_TXPWDFS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDFS_SETMASK)
                            13725 ; 78   |#define HW_USBPHYPWD_TXPWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDIBIAS_SETMASK)
                            13726 ; 79   |#define HW_USBPHYPWD_TXPWDV2I_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDV2I_SETMASK)
                            13727 ; 80   |#define HW_USBPHYPWD_TXPWDVBG_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDVBG_SETMASK)
                            13728 ; 81   |#define HW_USBPHYPWD_TXPWDCOMP_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDCOMP_SETMASK)
                            13729 ; 82   |#define HW_USBPHYPWD_RXPWDDISCONDET_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDISCONDET_SETMASK)
                            13730 ; 83   |#define HW_USBPHYPWD_RXPWDENV_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDENV_SETMASK)
                            13731 ; 84   |#define HW_USBPHYPWD_RXPWD1PT1_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWD1PT1_SETMASK)
                            13732 ; 85   |#define HW_USBPHYPWD_RXPWDDIFF_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDIFF_SETMASK)
                            13733 ; 86   |#define HW_USBPHYPWD_RXPWDRX_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDRX_SETMASK)
                            13734 ; 87   |#define HW_USBPHYPWD_PWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_PWDIBIAS_SETMASK)
                            13735 ; 88   |#define HW_USBPHYPWD_REGRESET_CLRMASK (~(WORD)HW_USBPHYPWD_REGRESET_SETMASK)
                            13736 ; 89   |
                            13737 ; 90   |typedef union               
                            13738 ; 91   |{
                            13739 ; 92   |    struct {
                            13740 ; 93   |        int RSVD0          :5;
                            13741 ; 94   |        int TXDISCON1500   :1;
                            13742 ; 95   |        int PLLVCOPWD      :1;
                            13743 ; 96   |        int PLLVCPPWD      :1;
                            13744 ; 97   |        int RSVD1          :2;
                            13745 ; 98   |        int TXPWDFS        :1;
                            13746 ; 99   |        int TXPWDIBIAS     :1;
                            13747 ; 100  |        int TXPWDV2I       :1;
                            13748 ; 101  |        int TXPWDVBG       :1;
                            13749 ; 102  |        int TXPWDCOMP      :1;
                            13750 ; 103  |        int RSVD2          :1;
                            13751 ; 104  |        int RXPWDDISCONDET :1;
                            13752 ; 105  |        int RXPWDENV       :1;
                            13753 ; 106  |        int RXPWD1PT1      :1;
                            13754 ; 107  |        int RXPWDDIFF      :1;
                            13755 ; 108  |        int RXPWDRX        :1;
                            13756 ; 109  |        int RSVD3          :1;
                            13757 ; 110  |        int PWDIBIAS       :1;
                            13758 ; 111  |        int REGRESET       :1;
                            13759 ; 112  |    } B;
                            13760 ; 113  |    int I;
                            13761 ; 114  |} usbphypwd_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 232

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13762 ; 115  |#define HW_USBPHYPWD      (*(volatile usbphypwd_type _X*) (HW_USBPHY_BASEADDR))    /* USB 
                                  PHY Powerdown Register */
                            13763 ; 116  |
                            13764 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            13765 ; 118  |//  USB PHY Transmit register (HW_USBPHYTX) Bit Definitions
                            13766 ; 119  |#define HW_USBPHYTX_TXCAL1500_BITPOS (0)
                            13767 ; 120  |#define HW_USBPHYTX_TXENCAL1500_BITPOS (5)
                            13768 ; 121  |#define HW_USBPHYTX_TXHSXCVR_BITPOS (6)
                            13769 ; 122  |#define HW_USBPHYTX_TXCALIBRATE_BITPOS (7)
                            13770 ; 123  |#define HW_USBPHYTX_TXCAL45DN_BITPOS (8)
                            13771 ; 124  |#define HW_USBPHYTX_TXENCAL45DN_BITPOS (13)
                            13772 ; 125  |#define HW_USBPHYTX_TXHSTERM_BITPOS (14)
                            13773 ; 126  |#define HW_USBPHYTX_TXSKEW_BITPOS (15)
                            13774 ; 127  |#define HW_USBPHYTX_TXCAL45DP_BITPOS (16)
                            13775 ; 128  |#define HW_USBPHYTX_TXENCAL45DP_BITPOS (21)
                            13776 ; 129  |#define HW_USBPHYTX_TXFSHIZ_BITPOS (22)
                            13777 ; 130  |#define HW_USBPHYTX_TXCOMPOUT_BITPOS (23)
                            13778 ; 131  |
                            13779 ; 132  |#define HW_USBPHYTX_TXCAL1500_WIDTH (4)
                            13780 ; 133  |#define HW_USBPHYTX_TXENCAL1500_WIDTH (1)
                            13781 ; 134  |#define HW_USBPHYTX_TXHSXCVR_WIDTH (1)
                            13782 ; 135  |#define HW_USBPHYTX_TXCALIBRATE_WIDTH (1)
                            13783 ; 136  |#define HW_USBPHYTX_TXCAL45DN_WIDTH (4)
                            13784 ; 137  |#define HW_USBPHYTX_TXENCAL45DN_WIDTH (1)
                            13785 ; 138  |#define HW_USBPHYTX_TXHSTERM_WIDTH (1)
                            13786 ; 139  |#define HW_USBPHYTX_TXSKEW_WIDTH (1)
                            13787 ; 140  |#define HW_USBPHYTX_TXCAL45DP_WIDTH (4)
                            13788 ; 141  |#define HW_USBPHYTX_TXENCAL45DP_WIDTH (1)
                            13789 ; 142  |#define HW_USBPHYTX_TXFSHIZ_WIDTH (1)
                            13790 ; 143  |#define HW_USBPHYTX_TXCOMPOUT_WIDTH (1)
                            13791 ; 144  |
                            13792 ; 145  |#define HW_USBPHYTX_TXCAL1500_SETMASK (((1<<HW_USBPHYTX_TXCAL1500_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL1500_BITPOS)
                            13793 ; 146  |#define HW_USBPHYTX_TXENCAL1500_SETMASK (((1<<HW_USBPHYTX_TXENCAL1500_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL1500_BITPOS)
                            13794 ; 147  |#define HW_USBPHYTX_TXHSXCVR_SETMASK (((1<<HW_USBPHYTX_TXHSXCVR_WIDTH)-1)<<HW_USBPHYTX_TXH
                                  SXCVR_BITPOS)
                            13795 ; 148  |#define HW_USBPHYTX_TXCALIBRATE_SETMASK (((1<<HW_USBPHYTX_TXCALIBRATE_WIDTH)-1)<<HW_USBPHY
                                  TX_TXCALIBRATE_BITPOS)
                            13796 ; 149  |#define HW_USBPHYTX_TXCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXCAL45DN_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL45DN_BITPOS)
                            13797 ; 150  |#define HW_USBPHYTX_TXENCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DN_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL45DN_BITPOS)
                            13798 ; 151  |#define HW_USBPHYTX_TXHSTERM_SETMASK (((1<<HW_USBPHYTX_TXHSTERM_WIDTH)-1)<<HW_USBPHYTX_TXH
                                  STERM_BITPOS)
                            13799 ; 152  |#define HW_USBPHYTX_TXSKEW_SETMASK (((1<<HW_USBPHYTX_TXSKEW_WIDTH)-1)<<HW_USBPHYTX_TXSKEW_
                                  BITPOS)
                            13800 ; 153  |#define HW_USBPHYTX_TXCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXCAL45DP_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL45DP_BITPOS)
                            13801 ; 154  |#define HW_USBPHYTX_TXENCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DP_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL45DP_BITPOS)
                            13802 ; 155  |#define HW_USBPHYTX_TXFSHIZ_SETMASK (((1<<HW_USBPHYTX_TXFSHIZ_WIDTH)-1)<<HW_USBPHYTX_TXFSH
                                  IZ_BITPOS)
                            13803 ; 156  |#define HW_USBPHYTX_TXCOMPOUT_SETMASK (((1<<HW_USBPHYTX_TXCOMPOUT_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCOMPOUT_BITPOS)
                            13804 ; 157  |
                            13805 ; 158  |#define HW_USBPHYTX_TXCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL1500_SETMASK)
                            13806 ; 159  |#define HW_USBPHYTX_TXENCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL1500_SETMASK)
                            13807 ; 160  |#define HW_USBPHYTX_TXHSXCVR_CLRMASK (~(WORD)HW_USBPHYTX_TXHSXCVR_SETMASK)
                            13808 ; 161  |#define HW_USBPHYTX_TXCALIBRATE_CLRMASK (~(WORD)HW_USBPHYTX_TXCALIBRATE_SETMASK)
                            13809 ; 162  |#define HW_USBPHYTX_TXCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DN_SETMASK)
                            13810 ; 163  |#define HW_USBPHYTX_TXENCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DN_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 233

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13811 ; 164  |#define HW_USBPHYTX_TXHSTERM_CLRMASK (~(WORD)HW_USBPHYTX_TXHSTERM_SETMASK)
                            13812 ; 165  |#define HW_USBPHYTX_TXSKEW_CLRMASK (~(WORD)HW_USBPHYTX_TXSKEW_SETMASK)
                            13813 ; 166  |#define HW_USBPHYTX_TXCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DP_SETMASK)
                            13814 ; 167  |#define HW_USBPHYTX_TXENCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DP_SETMASK)
                            13815 ; 168  |#define HW_USBPHYTX_TXFSHIZ_CLRMASK (~(WORD)HW_USBPHYTX_TXFSHIZ_SETMASK)
                            13816 ; 169  |#define HW_USBPHYTX_TXCOMPOUT_CLRMASK (~(WORD)HW_USBPHYTX_TXCOMPOUT_SETMASK)
                            13817 ; 170  |
                            13818 ; 171  |typedef union               
                            13819 ; 172  |{
                            13820 ; 173  |    struct {
                            13821 ; 174  |        int TXCAL1500          :4;
                            13822 ; 175  |        int RSVD0              :1;
                            13823 ; 176  |        int TXENCAL1500        :1;
                            13824 ; 177  |        int TXHSXCVR           :1;
                            13825 ; 178  |        int TXCALIBRATE        :1;
                            13826 ; 179  |        int TXCAL45DN          :4;
                            13827 ; 180  |        int RSVD1              :1;
                            13828 ; 181  |        int TXENCAL45DN        :1;
                            13829 ; 182  |        int TXHSTERM           :1;
                            13830 ; 183  |        int TXSKEW             :1;
                            13831 ; 184  |        int TXCAL45DP          :4;
                            13832 ; 185  |        int RSVD2              :1;
                            13833 ; 186  |        int TXENCAL45DP        :1;
                            13834 ; 187  |        int TXFSHIZ            :1;
                            13835 ; 188  |        int TXCOMPOUT          :1;
                            13836 ; 189  |    } B;
                            13837 ; 190  |    int I;
                            13838 ; 191  |} usbphytx_type;
                            13839 ; 192  |#define HW_USBPHYTX      (*(volatile usbphytx_type _X*) (HW_USBPHY_BASEADDR+1))    
                            13840 ; 193  |
                            13841 ; 194  |/////////////////////////////////////////////////////////////////////////////////
                            13842 ; 195  |//  USB PHY PLL register (HW_USBPHYPLL) Bit Definitions
                            13843 ; 196  |#define HW_USBPHYPLL_PLLV2ISEL_BITPOS (0)
                            13844 ; 197  |#define HW_USBPHYPLL_PLLCPDBLIP_BITPOS (5)
                            13845 ; 198  |#define HW_USBPHYPLL_PLLVCOCLK2_BITPOS (6)
                            13846 ; 199  |#define HW_USBPHYPLL_PLLVCOCLK24_BITPOS (7)
                            13847 ; 200  |#define HW_USBPHYPLL_PLLCPNSEL_BITPOS (8)
                            13848 ; 201  |#define HW_USBPHYPLL_PLLCLKDIVSEL_BITPOS (12)
                            13849 ; 202  |#define HW_USBPHYPLL_PLLPFDRST_BITPOS (20)
                            13850 ; 203  |#define HW_USBPHYPLL_PLLCPSHORTLFR_BITPOS (21)
                            13851 ; 204  |#define HW_USBPHYPLL_PLLVCOKSTART_BITPOS (22)
                            13852 ; 205  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_BITPOS (23)
                            13853 ; 206  |
                            13854 ; 207  |#define HW_USBPHYPLL_PLLV2ISEL_WIDTH (4)
                            13855 ; 208  |#define HW_USBPHYPLL_PLLCPDBLIP_WIDTH (1)
                            13856 ; 209  |#define HW_USBPHYPLL_PLLVCOCLK2_WIDTH (1)
                            13857 ; 210  |#define HW_USBPHYPLL_PLLVCOCLK24_WIDTH (1)
                            13858 ; 211  |#define HW_USBPHYPLL_PLLCPNSEL_WIDTH (4)
                            13859 ; 212  |#define HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH (4)
                            13860 ; 213  |#define HW_USBPHYPLL_PLLPFDRST_WIDTH (1)
                            13861 ; 214  |#define HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH (1)
                            13862 ; 215  |#define HW_USBPHYPLL_PLLVCOKSTART_WIDTH (1)
                            13863 ; 216  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH (1)
                            13864 ; 217  |
                            13865 ; 218  |#define HW_USBPHYPLL_PLLV2ISEL_SETMASK (((1<<HW_USBPHYPLL_PLLV2ISEL_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLV2ISEL_BITPOS)
                            13866 ; 219  |#define HW_USBPHYPLL_PLLCPDBLIP_SETMASK (((1<<HW_USBPHYPLL_PLLCPDBLIP_WIDTH)-1)<<HW_USBPHY
                                  PLL_PLLCPDBLIP_BITPOS)
                            13867 ; 220  |#define HW_USBPHYPLL_PLLVCOCLK2_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK2_WIDTH)-1)<<HW_USBPHY
                                  PLL_PLLVCOCLK2_BITPOS)
                            13868 ; 221  |#define HW_USBPHYPLL_PLLVCOCLK24_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK24_WIDTH)-1)<<HW_USBP
                                  HYPLL_PLLVCOCLK24_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 234

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13869 ; 222  |#define HW_USBPHYPLL_PLLCPNSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCPNSEL_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLCPNSEL_BITPOS)
                            13870 ; 223  |#define HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH)-1)<<HW_US
                                  BPHYPLL_PLLCLKDIVSEL_BITPOS)
                            13871 ; 224  |#define HW_USBPHYPLL_PLLPFDRST_SETMASK (((1<<HW_USBPHYPLL_PLLPFDRST_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLPFDRST_BITPOS)
                            13872 ; 225  |#define HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK (((1<<HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH)-1)<<HW_
                                  USBPHYPLL_PLLCPSHORTLFR_BITPOS)
                            13873 ; 226  |#define HW_USBPHYPLL_PLLVCOKSTART_SETMASK (((1<<HW_USBPHYPLL_PLLVCOKSTART_WIDTH)-1)<<HW_US
                                  BPHYPLL_PLLVCOKSTART_BITPOS)
                            13874 ; 227  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH)-1)<<HW_
                                  USBPHYPLL_PLLCLKDIVRSTZ_BITPOS)
                            13875 ; 228  |
                            13876 ; 229  |#define HW_USBPHYPLL_PLLV2ISEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLV2ISEL_SETMASK)
                            13877 ; 230  |#define HW_USBPHYPLL_PLLCPDBLIP_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPDBLIP_SETMASK)
                            13878 ; 231  |#define HW_USBPHYPLL_PLLVCOCLK2_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK2_SETMASK)
                            13879 ; 232  |#define HW_USBPHYPLL_PLLVCOCLK24_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK24_SETMASK)
                            13880 ; 233  |#define HW_USBPHYPLL_PLLCPNSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPNSEL_SETMASK)
                            13881 ; 234  |#define HW_USBPHYPLL_PLLCLKDIVSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK)
                            13882 ; 235  |#define HW_USBPHYPLL_PLLPFDRST_CLRMASK (~(WORD)HW_USBPHYPLL_PLLPFDRST_SETMASK)
                            13883 ; 236  |#define HW_USBPHYPLL_PLLCPSHORTLFR_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK)
                            13884 ; 237  |#define HW_USBPHYPLL_PLLVCOKSTART_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOKSTART_SETMASK)
                            13885 ; 238  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK)
                            13886 ; 239  |
                            13887 ; 240  |typedef union               
                            13888 ; 241  |{
                            13889 ; 242  |    struct {
                            13890 ; 243  |        int PLLV2ISEL        :4;
                            13891 ; 244  |        int RSVD0            :1;
                            13892 ; 245  |        int PLLCPDBLIP       :1;
                            13893 ; 246  |        int PLLVCOCLK2       :1;
                            13894 ; 247  |        int PLLVCOCLK24      :1;
                            13895 ; 248  |        int PLLCPNSEL        :4;
                            13896 ; 249  |        int PLLCLKDIVSEL     :4;
                            13897 ; 250  |        int RSVD1            :4;
                            13898 ; 251  |        int PLLPFDRST        :1;
                            13899 ; 252  |        int PLLCPSHORTLFR    :1;
                            13900 ; 253  |        int PLLVCOKSTART     :1;
                            13901 ; 254  |        int PLLCLKDIVRSTZ    :1;
                            13902 ; 255  |    } B;
                            13903 ; 256  |    int I;
                            13904 ; 257  |} usbphypll_type;
                            13905 ; 258  |#define HW_USBPHYPLL      (*(volatile usbphypll_type _X*) (HW_USBPHY_BASEADDR+2))    
                            13906 ; 259  |
                            13907 ; 260  |/////////////////////////////////////////////////////////////////////////////////
                            13908 ; 261  |//  USB PHY PLL register (HW_USBPHYRX) Bit Definitions
                            13909 ; 262  |#define HW_USBRX_ENVADJ_BITPOS (0)
                            13910 ; 263  |#define HW_USBRX_DISCONADJ_BITPOS (4)
                            13911 ; 264  |#define HW_USBRX_DEBUGMODE_BITPOS (8)
                            13912 ; 265  |#define HW_USBRX_PLLLKTIMECTL_BITPOS (12)
                            13913 ; 266  |#define HW_USBRX_PLLCKDIVCTL_BITPOS (16)
                            13914 ; 267  |#define HW_USBRX_HOSTMODETEST_BITPOS (20)
                            13915 ; 268  |#define HW_USBRX_FSCKSOURCESEL_BITPOS (21)
                            13916 ; 269  |#define HW_USBRX_REGRXDBYPASS_BITPOS (22)
                            13917 ; 270  |#define HW_USBRX_PLLLOCKED_BITPOS (23)
                            13918 ; 271  |
                            13919 ; 272  |#define HW_USBRX_ENVADJ_WIDTH (4)
                            13920 ; 273  |#define HW_USBRX_DISCONADJ_WIDTH (4)
                            13921 ; 274  |#define HW_USBRX_DEBUGMODE_WIDTH (4)
                            13922 ; 275  |#define HW_USBRX_PLLLKTIMECTL_WIDTH (4)
                            13923 ; 276  |#define HW_USBRX_PLLCKDIVCTL_WIDTH (4)
                            13924 ; 277  |#define HW_USBRX_HOSTMODETEST_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 235

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13925 ; 278  |#define HW_USBRX_FSCKSOURCESEL_WIDTH (1)
                            13926 ; 279  |#define HW_USBRX_REGRXDBYPASS_WIDTH (1)
                            13927 ; 280  |#define HW_USBRX_PLLLOCKED_WIDTH (1)
                            13928 ; 281  |
                            13929 ; 282  |#define HW_USBRX_ENVADJ_SETMASK (((1<<HW_USBRX_ENVADJ_WIDTH)-1)<<HW_USBRX_ENVADJ_BITPOS)
                            13930 ; 283  |#define HW_USBRX_DISCONADJ_SETMASK (((1<<HW_USBRX_DISCONADJ_WIDTH)-1)<<HW_USBRX_DISCONADJ_
                                  BITPOS)
                            13931 ; 284  |#define HW_USBRX_DEBUGMODE_SETMASK (((1<<HW_USBRX_DEBUGMODE_WIDTH)-1)<<HW_USBRX_DEBUGMODE_
                                  BITPOS)
                            13932 ; 285  |#define HW_USBRX_PLLLKTIMECTL_SETMASK (((1<<HW_USBRX_PLLLKTIMECTL_WIDTH)-1)<<HW_USBRX_PLLL
                                  KTIMECTL_BITPOS)
                            13933 ; 286  |#define HW_USBRX_PLLCKDIVCTL_SETMASK (((1<<HW_USBRX_PLLCKDIVCTL_WIDTH)-1)<<HW_USBRX_PLLCKD
                                  IVCTL_BITPOS)
                            13934 ; 287  |// 480 MHz PLL is divided by named number here. Setmask divider field nibble of 7 gives ac
                                  tual divider of 8 and so on. (8 gives 9, 9 gives 10)
                            13935 ; 288  |//              480Mhz/7 =68.57Mhz
                            13936 ; 289  |#define HW_USBPHYRX_PLLDIV_BY_7 0x060000
                            13937 ; 290  |
                            13938 ; 291  |//              480Mhz/8 ~60Mhz
                            13939 ; 292  |#define HW_USBPHYRX_PLLDIV_BY_8 0x070000
                            13940 ; 293  |
                            13941 ; 294  |//              480Mhz/9 =53.3Mhz
                            13942 ; 295  |#define HW_USBPHYRX_PLLDIV_BY_9 0x080000
                            13943 ; 296  |
                            13944 ; 297  |//              480Mhz/10 =48Mhz
                            13945 ; 298  |#define HW_USBPHYRX_PLLDIV_BY_10 0x090000
                            13946 ; 299  |
                            13947 ; 300  |
                            13948 ; 301  |#define HW_USBRX_HOSTMODETEST_SETMASK (((1<<HW_USBRX_HOSTMODETEST_WIDTH)-1)<<HW_USBRX_HOST
                                  MODETEST_BITPOS)
                            13949 ; 302  |#define HW_USBRX_FSCKSOURCESEL_SETMASK (((1<<HW_USBRX_FSCKSOURCESEL_WIDTH)-1)<<HW_USBRX_FS
                                  CKSOURCESEL_BITPOS)
                            13950 ; 303  |#define HW_USBRX_REGRXDBYPASS_SETMASK (((1<<HW_USBRX_REGRXDBYPASS_WIDTH)-1)<<HW_USBRX_REGR
                                  XDBYPASS_BITPOS)
                            13951 ; 304  |#define HW_USBRX_PLLLOCKED_SETMASK (((1<<HW_USBRX_PLLLOCKED_WIDTH)-1)<<HW_USBRX_PLLLOCKED_
                                  BITPOS)
                            13952 ; 305  |
                            13953 ; 306  |#define HW_USBRX_ENVADJ_CLRMASK (~(WORD)HW_USBRX_ENVADJ_SETMASK)
                            13954 ; 307  |#define HW_USBRX_DISCONADJ_CLRMASK (~(WORD)HW_USBRX_DISCONADJ_SETMASK)
                            13955 ; 308  |#define HW_USBRX_DEBUGMODE_CLRMASK (~(WORD)HW_USBRX_DEBUGMODE_SETMASK)
                            13956 ; 309  |#define HW_USBRX_PLLLKTIMECTL_CLRMASK (~(WORD)HW_USBRX_PLLLKTIMECTL_SETMASK)
                            13957 ; 310  |#define HW_USBRX_PLLCKDIVCTL_CLRMASK (~(WORD)HW_USBRX_PLLCKDIVCTL_SETMASK)
                            13958 ; 311  |#define HW_USBRX_HOSTMODETEST_CLRMASK (~(WORD)HW_USBRX_HOSTMODETEST_SETMASK)
                            13959 ; 312  |#define HW_USBRX_FSCKSOURCESEL_CLRMASK (~(WORD)HW_USBRX_FSCKSOURCESEL_SETMASK)
                            13960 ; 313  |#define HW_USBRX_REGRXDBYPASS_CLRMASK (~(WORD)HW_USBRX_REGRXDBYPASS_SETMASK)
                            13961 ; 314  |#define HW_USBRX_PLLLOCKED_CLRMASK (~(WORD)HW_USBRX_PLLLOCKED_SETMASK)
                            13962 ; 315  |
                            13963 ; 316  |typedef union               
                            13964 ; 317  |{
                            13965 ; 318  |    struct {
                            13966 ; 319  |     int ENVADJ               :4;
                            13967 ; 320  |     int DISCONADJ            :4;
                            13968 ; 321  |     int DEBUGMODE            :4;
                            13969 ; 322  |     int PLLLKTIMECTL         :4;
                            13970 ; 323  |     int PLLCKDIVCTL          :4;
                            13971 ; 324  |     int HOSTMODETEST         :1;
                            13972 ; 325  |     int FSCKSOURCESEL        :1;
                            13973 ; 326  |     int REGRXDBYPASS         :1;
                            13974 ; 327  |     int PLLLOCKED            :1;
                            13975 ; 328  |    } B;
                            13976 ; 329  |    int I;
                            13977 ; 330  |} usbphyrx_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 236

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13978 ; 331  |#define HW_USBPHYRX      (*(volatile usbphyrx_type _X*) (HW_USBPHY_BASEADDR+3))    
                            13979 ; 332  |
                            13980 ; 333  |#endif
                            13981 ; 334  |
                            13982 
                            13984 
                            13985 ; 38   |
                            13986 ; 39   |
                            13987 ; 40   |#endif // if (!@def(hwequ))
                            13988 ; 41   |
                            13989 
                            13991 
                            13992 ; 12   |#else 
                            13993 ; 13   |//include "regscodec.inc"
                            13994 ; 14   |#endif
                            13995 ; 15   |
                            13996 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            13997 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults
                                   ON) & 
                            13998 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm
                                  . STMP00012148
                            13999 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal
                                  ). 
                            14000 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's spe
                                  cs can 
                            14001 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player m
                                  ode.  
                            14002 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            14003 ; 23   |
                            14004 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            14005 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            14006 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            14007 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define bel
                                  ow by defining
                            14008 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            14009 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            14010 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            14011 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot 
                                  config above- 
                            14012 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down thresh
                                  holds by maybe 50mV.
                            14013 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed
                                  .
                            14014 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            14015 ; 35   |
                            14016 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            14017 ; 37   |// MEDIA DEFINITIONS
                            14018 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            14019 ; 39   |
                            14020 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            14021 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            14022 ; 42   |#if defined(NAND1)
                            14023 ; 43   |#define SM_INTERNAL_CHIPS 1
                            14024 ; 44   |#else 
                            14025 ; 45   |#if defined(NAND2)
                            14026 ; 46   |#define SM_INTERNAL_CHIPS 2
                            14027 ; 47   |#else 
                            14028 ; 48   |#if defined(NAND3)
                            14029 ; 49   |#define SM_INTERNAL_CHIPS 3
                            14030 ; 50   |#else 
                            14031 ; 51   |#if defined(NAND4)
                            14032 ; 52   |#define SM_INTERNAL_CHIPS 4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 237

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14033 ; 53   |#else 
                            14034 ; 54   |#define SM_INTERNAL_CHIPS 1
                            14035 ; 55   |#endif
                            14036 ; 56   |#endif
                            14037 ; 57   |#endif
                            14038 ; 58   |#endif
                            14039 ; 59   |
                            14040 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            14041 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            14042 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it rea
                                  ds 0.  
                            14043 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            14044 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it rea
                                  ds 1.
                            14045 ; 65   |//*** comment out if active high ****
                            14046 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            14047 ; 67   |
                            14048 ; 68   |#if defined(SMEDIA)
                            14049 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            14050 ; 70   |#define NUM_SM_EXTERNAL 1
                            14051 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            14052 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            14053 ; 73   |#else 
                            14054 ; 74   |#if defined(MMC)
                            14055 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            14056 ; 76   |#define NUM_SM_EXTERNAL 0
                            14057 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            14058 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            14059 ; 79   |#else 
                            14060 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            14061 ; 81   |#define NUM_SM_EXTERNAL 0
                            14062 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            14063 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            14064 ; 84   |#endif
                            14065 ; 85   |#endif
                            14066 ; 86   |
                            14067 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            14068 ; 88   |// Mass Storage Class definitions
                            14069 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            14070 ; 90   |// Set to 0 if Composite Device build is desired.    
                            14071 ; 91   |#define MULTI_LUN_BUILD 1   
                            14072 ; 92   |
                            14073 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            14074 ; 94   |//  SCSI
                            14075 ; 95   |#if (MULTI_LUN_BUILD==0)
                            14076 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            14077 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            14078 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            14079 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            14080 ; 100  |  #else
                            14081 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            14082 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            14083 ; 103  |  #endif
                            14084 ; 104  |#else
                            14085 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            14086 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            14087 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            14088 ; 108  |  #else
                            14089 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            14090 ; 110  |  #endif
                            14091 ; 111  |#endif
                            14092 ; 112  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 238

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14093 ; 113  |
                            14094 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            14095 ; 115  |
                            14096 ; 116  |
                            14097 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            14098 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            14099 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            14100 ; 120  |#ifdef MMC
                            14101 ; 121  |#ifdef MTP_BUILD
                            14102 ; 122  |// --------------------
                            14103 ; 123  |// MTP and MMC
                            14104 ; 124  |// --------------------
                            14105 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            14106 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            14107 ; 127  |#else  // ifndef MTP_BUILD
                            14108 ; 128  |#ifdef STMP_BUILD_PLAYER
                            14109 ; 129  |// --------------------
                            14110 ; 130  |// Player and MMC
                            14111 ; 131  |// --------------------
                            14112 ; 132  |#else
                            14113 ; 133  |// --------------------
                            14114 ; 134  |// USBMSC and MMC
                            14115 ; 135  |// --------------------
                            14116 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            14117 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            14118 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            14119 ; 139  |#endif // ifdef MTP_BUILD
                            14120 ; 140  |#else  // ifndef MMC
                            14121 ; 141  |#ifdef MTP_BUILD
                            14122 ; 142  |// --------------------
                            14123 ; 143  |// MTP and NAND only
                            14124 ; 144  |// --------------------
                            14125 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            14126 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            14127 ; 147  |#else  // ifndef MTP_BUILD
                            14128 ; 148  |#ifdef STMP_BUILD_PLAYER
                            14129 ; 149  |// --------------------
                            14130 ; 150  |// Player and NAND only
                            14131 ; 151  |// --------------------
                            14132 ; 152  |#else
                            14133 ; 153  |// --------------------
                            14134 ; 154  |// USBMSC and NAND only
                            14135 ; 155  |// --------------------
                            14136 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            14137 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            14138 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            14139 ; 159  |#endif // ifdef MTP_BUILD
                            14140 ; 160  |#endif // ifdef MMC 
                            14141 ; 161  |
                            14142 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            14143 ; 163  |#if (defined(MTP_BUILD))
                            14144 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            14145 ; 165  |
                            14146 ; 166  |////!
                            14147 ; 167  |////! This varible holds the watchdog count for the store flush.
                            14148 ; 168  |////!
                            14149 ; 169  |///
                            14150 ; 170  |#include <types.h>
                            14151 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            14152 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            14153 ; 173  |#endif
                            14154 ; 174  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 239

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14155 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            14156 ; 176  |// These are needed here for Mass Storage Class
                            14157 ; 177  |// Needs to be cleaned up
                            14158 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            14159 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            14160 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            14161 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            14162 ; 182  |
                            14163 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            14164 ; 184  |
                            14165 ; 185  |#endif
                            14166 ; 186  |
                            14167 ; 187  |
                            14168 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            14169 ; 189  |// SmartMedia/NAND defs
                            14170 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            14171 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            14172 ; 192  |
                            14173 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            14174 ; 194  |// Sysloadresources defs
                            14175 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            14176 ; 196  |
                            14177 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            14178 ; 198  |// MMC defs
                            14179 ; 199  |#define MMC_MAX_PARTITIONS 1
                            14180 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            14181 ; 201  |
                            14182 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            14183 ; 203  |// SPI defs
                            14184 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            14185 ; 205  |
                            14186 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            14187 ; 207  |// Global media defs
                            14188 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            14189 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            14190 ; 210  |
                            14191 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            14192 ; 212  |// DO NOT CHANGE THESE!!!
                            14193 ; 213  |#define SM_MAX_PARTITIONS 4
                            14194 ; 214  |#define MAX_HANDLES 2
                            14195 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            14196 ; 216  |
                            14197 ; 217  |
                            14198 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            14199 ; 219  |// Battery LRADC Values 
                            14200 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            14201 ; 221  |// brownout trip point in mV (moved by RS)
                            14202 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            14203 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            14204 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            14205 ; 225  |//     audio recording to media.
                            14206 ; 226  |#define BATT_SAFETY_MARGIN 10
                            14207 ; 227  |
                            14208 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                                  
                            14209 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline vol
                                  tage to do a refresh.
                            14210 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            14211 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            14212 ; 232  |
                            14213 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc 
                                  presence.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 240

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14214 ; 234  |
                            14215 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            14216 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat che
                                  ck.
                            14217 ; 237  |#if (!defined(CLCD))
                            14218 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            14219 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            14220 ; 240  |#else 
                            14221 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            14222 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            14223 ; 243  |#endif
                            14224 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            14225 ; 245  |
                            14226 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            14227 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIo
                                  n.
                            14228 ; 248  |// See mp3 encoder overlay.
                            14229 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            14230 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            14231 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            14232 ; 252  |
                            14233 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            14234 ; 254  |// Voice recording filenames
                            14235 ; 255  |// number of digits in filename Vxxx.wav
                            14236 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            14237 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            14238 ; 258  |
                            14239 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            14240 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            14241 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            14242 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            14243 ; 263  |#if defined(DEVICE_3500)
                            14244 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            14245 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            14246 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            14247 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, 
                                  & demo player)
                            14248 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            14249 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            14250 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            14251 ; 271  |
                            14252 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn whe
                                  n bias not yet ready.
                            14253 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            14254 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevent
                                  ion if you use rec button from outside voice menu.
                            14255 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latenc
                                  y in the record-from-music-menu use-case.
                            14256 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            14257 ; 277  |
                            14258 ; 278  |#else 
                            14259 ; 279  |// STMP3410
                            14260 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            14261 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            14262 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            14263 ; 283  |#endif
                            14264 ; 284  |
                            14265 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            14266 ; 286  |// Number of available soft timers
                            14267 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            14268 ; 288  |#if defined(SYNC_LYRICS)
                            14269 ; 289  |#define SOFT_TIMERS 10
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 241

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14270 ; 290  |#else 
                            14271 ; 291  |#if defined(JPEG_DECODER)
                            14272 ; 292  |#define SOFT_TIMERS 10
                            14273 ; 293  |#else 
                            14274 ; 294  |#define SOFT_TIMERS 9
                            14275 ; 295  |#endif
                            14276 ; 296  |#endif
                            14277 ; 297  |
                            14278 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            14279 ; 299  |//  sizes
                            14280 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            14281 ; 301  |#if defined(MMC)
                            14282 ; 302  |#if defined(USE_PLAYLIST5)
                            14283 ; 303  |#define MENU_STACK_SIZE 1500
                            14284 ; 304  |#else 
                            14285 ; 305  |#define MENU_STACK_SIZE 1250
                            14286 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            14287 ; 307  |#else 
                            14288 ; 308  |#if defined(USE_PLAYLIST5)
                            14289 ; 309  |#define MENU_STACK_SIZE 1500
                            14290 ; 310  |#else 
                            14291 ; 311  |#define MENU_STACK_SIZE 1250
                            14292 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            14293 ; 313  |#endif //if @def('MMC')
                            14294 ; 314  |
                            14295 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 75
                                  0 else 550 for other builds? TOVERIFY. MYALLOC
                            14296 ; 316  |// 
                            14297 ; 317  |#define STACK_L1_SIZE 750
                            14298 ; 318  |#define STACK_L2_SIZE 100
                            14299 ; 319  |#define STACK_L3_SIZE 160
                            14300 ; 320  |
                            14301 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            14302 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            14303 ; 323  |// is ok with switching code.
                            14304 ; 324  |#if defined(MTP_BUILD)
                            14305 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            14306 ; 326  |#endif
                            14307 ; 327  |
                            14308 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            14309 ; 329  |// maximum number of nested funclets 
                            14310 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            14311 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            14312 ; 332  |
                            14313 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            14314 ; 334  |//    LCD DEFINITIONS
                            14315 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            14316 ; 336  |
                            14317 ; 337  |#define SPACE_CHAR 0x000020          
                            14318 ; 338  |#define ZERO_CHAR 0x000030
                            14319 ; 339  |#define COLON_CHAR 0x00003A
                            14320 ; 340  |#define PERIOD_CHAR 0x00002E
                            14321 ; 341  |
                            14322 ; 342  |#if (defined(S6B33B0A_LCD))
                            14323 ; 343  |#define LCD_X_SIZE 128
                            14324 ; 344  |#define LCD_Y_SIZE 159
                            14325 ; 345  |#endif
                            14326 ; 346  |
                            14327 ; 347  |#if (defined(SED15XX_LCD))
                            14328 ; 348  |#define LCD_X_SIZE 128
                            14329 ; 349  |#define LCD_Y_SIZE 64
                            14330 ; 350  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 242

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14331 ; 351  |
                            14332 ; 352  |
                            14333 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            14334 ; 354  |//   Details on Customizing Contrast
                            14335 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            14336 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            14337 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            14338 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            14339 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            14340 ; 360  |//   unless the ezact sequence is remembered.
                            14341 ; 361  |//   To find out what range your player supports: 
                            14342 ; 362  |//   change these equs to full range or comment out (full range is default)
                            14343 ; 363  |//;;;;;;
                            14344 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            14345 ; 365  |// recommended calibration using player -- uncomment 
                            14346 ; 366  |//;;;;;;
                            14347 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            14348 ; 368  |////////////////////////////
                            14349 ; 369  |#if (defined(DEMO_HW))
                            14350 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi 
                                  LCD (June6'05)
                            14351 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            14352 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            14353 ; 373  |#else 
                            14354 ; 374  |
                            14355 ; 375  |#if (defined(S6B33B0A_LCD))
                            14356 ; 376  |#define LCD_MAX_CONTRAST 210
                            14357 ; 377  |#define LCD_MIN_CONTRAST 160    
                            14358 ; 378  |#endif
                            14359 ; 379  |
                            14360 ; 380  |#if (defined(SED15XX_LCD))
                            14361 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            14362 ; 382  |// Engineering board regs support range [17-37].
                            14363 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            14364 ; 384  |//   One default contrast range [24-42] works for both.
                            14365 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            14366 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            14367 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            14368 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            14369 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            14370 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            14371 ; 391  |
                            14372 ; 392  |#if (defined(NEWSHINGYIH))
                            14373 ; 393  |#define LCD_MAX_CONTRAST 250
                            14374 ; 394  |#define LCD_MIN_CONTRAST 0
                            14375 ; 395  |#else 
                            14376 ; 396  |//-----
                            14377 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            14378 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for bo
                                  th LCDs.
                            14379 ; 399  |#define LCD_MAX_CONTRAST 250
                            14380 ; 400  |#define LCD_MIN_CONTRAST 0
                            14381 ; 401  |
                            14382 ; 402  |//=====
                            14383 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            14384 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this hi
                                  storic ver.
                            14385 ; 405  |//LCD_MAX_CONTRAST equ 42
                            14386 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            14387 ; 407  |
                            14388 ; 408  |#endif
                            14389 ; 409  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 243

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14390 ; 410  |
                            14391 ; 411  |#endif
                            14392 ; 412  |
                            14393 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            14394 ; 414  |// The default value of the lcd contrast in % of range
                            14395 ; 415  |//   the default value is used when no settings.dat is available
                            14396 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            14397 ; 417  |
                            14398 ; 418  |#if (defined(S6B33B0A_LCD))
                            14399 ; 419  |// 60% of range is default value
                            14400 ; 420  |#define DEFAULT_CONTRAST 50 
                            14401 ; 421  |#endif
                            14402 ; 422  |
                            14403 ; 423  |#if (defined(SED15XX_LCD))
                            14404 ; 424  |// % of range is default value (was 60%)
                            14405 ; 425  |#define DEFAULT_CONTRAST 50 
                            14406 ; 426  |#endif
                            14407 ; 427  |
                            14408 ; 428  |
                            14409 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            14410 ; 430  |// make lower when doing calibration
                            14411 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            14412 ; 432  |
                            14413 ; 433  |
                            14414 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            14415 ; 435  |// For FFWD and RWND
                            14416 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            14417 ; 437  |#define SECONDS_TO_SKIP 1
                            14418 ; 438  |#define SECONDS_TO_SKIP1 3
                            14419 ; 439  |#define SECONDS_TO_SKIP2 6
                            14420 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            14421 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            14422 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            14423 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            14424 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            14425 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            14426 ; 446  |
                            14427 ; 447  |// For audible FFW/RWD
                            14428 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            14429 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            14430 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            14431 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            14432 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            14433 ; 453  |#define LEVEL1_BOUNDARY 17 
                            14434 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            14435 ; 455  |#define LEVEL2_BOUNDARY 33 
                            14436 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            14437 ; 457  |#define LEVEL3_BOUNDARY 50 
                            14438 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            14439 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            14440 ; 460  |// Short Song Time, songs too short to play.
                            14441 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            14442 ; 462  |
                            14443 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            14444 ; 464  |// MP3 Sync Values
                            14445 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            14446 ; 466  |// # bytes to look for sync before marking it bad
                            14447 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            14448 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            14449 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            14450 ; 470  |// once we have sync'd, the isr should be called this frequently
                            14451 ; 471  |#define MP3_DECODERISR_FAST 7500  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 244

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14452 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            14453 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            14454 ; 474  |
                            14455 ; 475  |
                            14456 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            14457 ; 477  |//// Multi-Stage Volume Control Definitions
                            14458 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            14459 ; 479  |//// Use Multi-Stage Volume
                            14460 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            14461 ; 481  |
                            14462 ; 482  |//// Master Volume definitions
                            14463 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            14464 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            14465 ; 485  |
                            14466 ; 486  |//// DAC-Mode definitions
                            14467 ; 487  |//// Adjusts 0dB point
                            14468 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            14469 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            14470 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines 
                                  above.
                            14471 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            14472 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provid
                                  es 1.5 dB gain on Stmp34x0; 
                            14473 ; 493  |//                                               Max gain possible: 8 step diff would prov
                                  ide +12dB gain.   
                            14474 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            14475 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            14476 ; 496  |
                            14477 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            14478 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            14479 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                                  
                            14480 ; 500  |
                            14481 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not t
                                  he default
                            14482 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoin
                                  t.
                            14483 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            14484 ; 504  |
                            14485 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the def
                                  ault
                            14486 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            14487 ; 507  |
                            14488 ; 508  |
                            14489 ; 509  |//// Line In definitions (used for Line-In 1)
                            14490 ; 510  |//// 0dB point of the Line In
                            14491 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            14492 ; 512  |//// Minimum volume of Line In
                            14493 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            14494 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            14495 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            14496 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            14497 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            14498 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS
                                  +1)
                            14499 ; 519  |
                            14500 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            14501 ; 521  |//// 0dB point of the Line In
                            14502 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            14503 ; 523  |//// Minimum volume of Line In
                            14504 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            14505 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 245

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14506 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            14507 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            14508 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            14509 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            14510 ; 530  |
                            14511 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            14512 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid dea
                                  dlock states & recovers. 
                            14513 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            14514 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            14515 ; 535  |
                            14516 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            14517 ; 537  |////
                            14518 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            14519 ; 539  |////
                            14520 ; 540  |///
                            14521 ; 541  |#include <types.h>
                            14522 ; 542  |extern volatile WORD g_wActivityState;
                            14523 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            14524 ; 544  |
                            14525 ; 545  |void _reentrant Init5VSense(void);
                            14526 ; 546  |void _reentrant ServiceDCDC(void);
                            14527 ; 547  |
                            14528 ; 548  |////////////////////////////////////////////////////////////////////////////
                            14529 ; 549  |//// JPEG Thumbnail Mode Setting
                            14530 ; 550  |//// number of column in thumbnail mode
                            14531 ; 551  |#define THUMBNAIL_X 2           
                            14532 ; 552  |//// number of row in  thumbnail mode
                            14533 ; 553  |#define THUMBNAIL_Y 2           
                            14534 ; 554  |//// thumbnail boundary offset x
                            14535 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            14536 ; 556  |//// thumbnail boundary offset y
                            14537 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            14538 ; 558  |
                            14539 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            14540 ; 560  |
                            14541 
                            14543 
                            14544 ; 11   |#include "stringlib.h"
                            14545 
                            14547 
                            14548 ; 1    |#ifndef STRINGLIB_H
                            14549 ; 2    |#define STRINGLIB_H
                            14550 ; 3    |_asmfunc int pack_string(UCS3 _Y * _Y pUnpacked, _packed BYTE _Y * _Y pPacked);
                            14551 ; 4    |_asmfunc int unpack_string( _packed BYTE _Y * _Y pPacked,  UCS3 _Y * _Y pUnpacked);
                            14552 ; 5    |_asmfunc int unpack_data( _packed BYTE _Y * _Y pPacked,  BYTE _Y * _Y pUnpacked, INT iCoun
                                  t);
                            14553 ; 6    |
                            14554 ; 7    |_asmfunc BYTE GetByteFromArrayInX( void _X * p,int n);
                            14555 ; 8    |_asmfunc void PutByteInArrayInX( void _X * p,int n, int newchar);
                            14556 ; 9    |_asmfunc BYTE GetByteFromArrayInY( void _Y * p,int n);
                            14557 ; 10   |_asmfunc void PutByteInArrayInY( void _Y * p,int n, int newchar);
                            14558 ; 11   |
                            14559 ; 12   |_asmfunc BYTE packed_get( _packed BYTE _Y * p,int n);
                            14560 ; 13   |_asmfunc void packed_set( _packed BYTE _Y * p,int n, int newchar);
                            14561 ; 14   |
                            14562 ; 15   |_asmfunc int packed_strlen( _packed BYTE _Y * _Y p);
                            14563 ; 16   |
                            14564 ; 17   |_asmfunc _packed BYTE _Y * packed_strncpy( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y
                                   pSrc, int iCount);
                            14565 ; 18   |_asmfunc _packed BYTE _Y * packed_strcpy ( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y
                                   pSrc);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 246

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14566 ; 19   |
                            14567 ; 20   |
                            14568 ; 21   |_asmfunc int packed_strncmp( _packed BYTE _Y * _Y pLeft,_packed BYTE _Y * _Y pRight, int i
                                  Count);
                            14569 ; 22   |_asmfunc int packed_strcmp ( _packed BYTE _Y * _Y pLeft,_packed BYTE _Y * _Y pRight);
                            14570 ; 23   |
                            14571 ; 24   |_asmfunc int packed_strncat( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y pSource, int 
                                  iCount);
                            14572 ; 25   |_asmfunc int packed_strcat ( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y pSource);
                            14573 ; 26   |
                            14574 ; 27   |
                            14575 ; 28   |_asmfunc int strlen(UCS3 _Y * _Y p);
                            14576 ; 29   |
                            14577 ; 30   |_asmfunc UCS3 *strchr(UCS3 _Y * _Y pUnpacked, UCS3 CharToFind);
                            14578 ; 31   |_asmfunc UCS3 *strrchr(UCS3 _Y * _Y pUnpacked, UCS3 CharToFind);
                            14579 ; 32   |
                            14580 ; 33   |_asmfunc void strncpy(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource, BYTE iCount);
                            14581 ; 34   |_asmfunc void strcpy(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource);
                            14582 ; 35   |
                            14583 ; 36   |_asmfunc char *strncat(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource, int iCount);
                            14584 ; 37   |_asmfunc char *strcat(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource);
                            14585 ; 38   |
                            14586 ; 39   |_asmfunc int strncmp(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource, int iCount);
                            14587 ; 40   |_asmfunc int strcmp(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource);
                            14588 ; 41   |
                            14589 ; 42   |#endif
                            14590 
                            14592 
                            14593 ; 12   |#include "resource.h"
                            14594 
                            14596 
                            14597 ; 1    |//  NOTE: This file was generated automatically by rscrenum.pl
                            14598 ; 2    |//  Do not edit it directly.
                            14599 ; 3    |//  Created on Sat Jun 28 16:37:44 2008 using resource.inc as input.
                            14600 ; 4    |
                            14601 ; 5    |
                            14602 ; 6    |
                            14603 ; 7    |//  NOTE: This file was generated automatically by rscrenum.pl
                            14604 ; 8    |//  Do not edit it directly.
                            14605 ; 9    |//  Created on Sat Jun 28 16:13:49 2008 using resource.inc as input.
                            14606 ; 10   |
                            14607 ; 11   |
                            14608 ; 12   |
                            14609 ; 13   |//  NOTE: This file was generated automatically by rscrenum.pl
                            14610 ; 14   |//  Do not edit it directly.
                            14611 ; 15   |//  Created on Sat Jun 28 15:55:53 2008 using resource.inc as input.
                            14612 ; 16   |
                            14613 ; 17   |
                            14614 ; 18   |
                            14615 ; 19   |//  NOTE: This file was generated automatically by rscrenum.pl
                            14616 ; 20   |//  Do not edit it directly.
                            14617 ; 21   |//  Created on Thu Jun 26 08:58:05 2008 using resource.inc as input.
                            14618 ; 22   |
                            14619 ; 23   |
                            14620 ; 24   |
                            14621 ; 25   |//  NOTE: This file was generated automatically by rscrenum.pl
                            14622 ; 26   |//  Do not edit it directly.
                            14623 ; 27   |//  Created on Wed Jun 25 17:00:35 2008 using resource.inc as input.
                            14624 ; 28   |
                            14625 ; 29   |
                            14626 ; 30   |
                            14627 ; 31   |//  NOTE: This file was generated automatically by rscrenum.pl
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 247

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14628 ; 32   |//  Do not edit it directly.
                            14629 ; 33   |//  Created on Wed Jun 25 11:42:38 2008 using resource.inc as input.
                            14630 ; 34   |
                            14631 ; 35   |
                            14632 ; 36   |
                            14633 ; 37   |//  NOTE: This file was generated automatically by rscrenum.pl
                            14634 ; 38   |//  Do not edit it directly.
                            14635 ; 39   |//  Created on Wed Jun 25 11:17:50 2008 using resource.inc as input.
                            14636 ; 40   |
                            14637 ; 41   |
                            14638 ; 42   |
                            14639 ; 43   |//  NOTE: This file was generated automatically by rscrenum.pl
                            14640 ; 44   |//  Do not edit it directly.
                            14641 ; 45   |//  Created on Wed Jun 25 11:17:05 2008 using resource.inc as input.
                            14642 ; 46   |
                            14643 ; 47   |
                            14644 ; 48   |
                            14645 ; 49   |//  NOTE: This file was generated automatically by rscrenum.pl
                            14646 ; 50   |//  Do not edit it directly.
                            14647 ; 51   |//  Created on Tue Jun 24 15:21:11 2008 using resource.inc as input.
                            14648 ; 52   |
                            14649 ; 53   |
                            14650 ; 54   |
                            14651 ; 55   |//  NOTE: This file was generated automatically by rscrenum.pl
                            14652 ; 56   |//  Do not edit it directly.
                            14653 ; 57   |//  Created on Sun Jun 22 02:54:01 2008 using resource.inc as input.
                            14654 ; 58   |
                            14655 ; 59   |
                            14656 ; 60   |
                            14657 ; 61   |//  NOTE: This file was generated automatically by rscrenum.pl
                            14658 ; 62   |//  Do not edit it directly.
                            14659 ; 63   |//  Created on Sun Jun 22 00:47:39 2008 using resource.inc as input.
                            14660 ; 64   |
                            14661 ; 65   |
                            14662 ; 66   |
                            14663 ; 67   |//  NOTE: This file was generated automatically by rscrenum.pl
                            14664 ; 68   |//  Do not edit it directly.
                            14665 ; 69   |//  Created on Fri Jun 20 16:15:57 2008 using resource.inc as input.
                            14666 ; 70   |
                            14667 ; 71   |
                            14668 ; 72   |
                            14669 ; 73   |//  NOTE: This file was generated automatically by rscrenum.pl
                            14670 ; 74   |//  Do not edit it directly.
                            14671 ; 75   |//  Created on Thu Jun 19 09:47:30 2008 using resource.inc as input.
                            14672 ; 76   |
                            14673 ; 77   |
                            14674 ; 78   |
                            14675 ; 79   |//  NOTE: This file was generated automatically by rscrenum.pl
                            14676 ; 80   |//  Do not edit it directly.
                            14677 ; 81   |//  Created on Wed Jun 18 23:11:16 2008 using resource.inc as input.
                            14678 ; 82   |
                            14679 ; 83   |
                            14680 ; 84   |
                            14681 ; 85   |//  NOTE: This file was generated automatically by rscrenum.pl
                            14682 ; 86   |//  Do not edit it directly.
                            14683 ; 87   |//  Created on Wed Jun 18 22:57:19 2008 using resource.inc as input.
                            14684 ; 88   |
                            14685 ; 89   |
                            14686 ; 90   |
                            14687 ; 91   |//  NOTE: This file was generated automatically by rscrenum.pl
                            14688 ; 92   |//  Do not edit it directly.
                            14689 ; 93   |//  Created on Wed Jun 18 22:49:16 2008 using resource.inc as input.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 248

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14690 ; 94   |
                            14691 ; 95   |
                            14692 ; 96   |
                            14693 ; 97   |//  NOTE: This file was generated automatically by rscrenum.pl
                            14694 ; 98   |//  Do not edit it directly.
                            14695 ; 99   |//  Created on Wed Jun 18 11:53:38 2008 using resource.inc as input.
                            14696 ; 100  |
                            14697 ; 101  |
                            14698 ; 102  |
                            14699 ; 103  |//  NOTE: This file was generated automatically by rscrenum.pl
                            14700 ; 104  |//  Do not edit it directly.
                            14701 ; 105  |//  Created on Wed Jun 18 10:45:13 2008 using resource.inc as input.
                            14702 ; 106  |
                            14703 ; 107  |
                            14704 ; 108  |
                            14705 ; 109  |//  NOTE: This file was generated automatically by rscrenum.pl
                            14706 ; 110  |//  Do not edit it directly.
                            14707 ; 111  |//  Created on Wed Jun 18 09:54:56 2008 using resource.inc as input.
                            14708 ; 112  |
                            14709 ; 113  |
                            14710 ; 114  |
                            14711 ; 115  |//  NOTE: This file was generated automatically by rscrenum.pl
                            14712 ; 116  |//  Do not edit it directly.
                            14713 ; 117  |//  Created on Tue Jun 17 16:47:21 2008 using resource.inc as input.
                            14714 ; 118  |
                            14715 ; 119  |
                            14716 ; 120  |
                            14717 ; 121  |//  NOTE: This file was generated automatically by rscrenum.pl
                            14718 ; 122  |//  Do not edit it directly.
                            14719 ; 123  |//  Created on Tue Jun 17 11:30:49 2008 using resource.inc as input.
                            14720 ; 124  |
                            14721 ; 125  |
                            14722 ; 126  |
                            14723 ; 127  |/////////////////////////////////////////////////////////////////////////////////
                            14724 ; 128  |// Copyright(C) SigmaTel, Inc. 2001-2007
                            14725 ; 129  |// Reviews: DanhNguyen (06-2008) for X8iTF/STFM1000
                            14726 ; 130  |// LCD example resource listing
                            14727 ; 131  |/////////////////////////////////////////////////////////////////////////////////
                            14728 ; 132  |
                            14729 ; 133  |#if (!defined(resources))
                            14730 ; 134  |#define resources 1
                            14731 ; 135  |
                            14732 ; 136  |/////////////////////////////////////////////////////////////////////////////////
                            14733 ; 137  |//  Player version number  no leading zeros in version number!!!!!
                            14734 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                            14735 ; 139  |
                            14736 ; 140  |#define VERSION_MAJOR 3
                            14737 ; 141  |#define VERSION_MIDDLE 200
                            14738 ; 142  |#define VERSION_MINOR 910
                            14739 ; 143  |
                            14740 ; 144  |#define LCD_SEG_OFFSET 0x000000
                            14741 ; 145  |#define NUMBER_OF_PRESETS 10
                            14742 ; 146  |
                            14743 ; 147  |
                            14744 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                            14745 ; 149  |//  High usage resource. These have been moved here to take maximum advantage of
                            14746 ; 150  |//  the resource index cache if it was added.
                            14747 ; 151  |//  This block is sorted by frequency of use while loading a new song.
                            14748 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                            14749 ; 153  |
                            14750 ; 154  |//$FILENAME searchdirectory.src
                            14751 ; 155  |#define RSRC_FUNCLET_SEARCHDIRECTORY 1    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 249

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14752 ; 156  |//$FILENAME shortdirmatch.src
                            14753 ; 157  |#define RSRC_FUNCLET_SHORTDIRMATCH 2    
                            14754 ; 158  |//$FILENAME fopen.src
                            14755 ; 159  |#define RSRC_FUNCLET_FOPEN 3    
                            14756 ; 160  |//$FILENAME musicmenu.src
                            14757 ; 161  |#define RSRC_MUSIC_MENU_CODE_BANK 4    
                            14758 ; 162  |//$FILENAME changepath.src
                            14759 ; 163  |#define RSRC_FUNCLET_CHANGEPATH 5    
                            14760 ; 164  |//$FILENAME _openandverifyslot.src
                            14761 ; 165  |#define RSRC_FUNCLET__OPENANDVERIFYSLOT 6    
                            14762 ; 166  |//$FILENAME _loadslot.src
                            14763 ; 167  |#define RSRC_FUNCLET__LOADSLOT 7    
                            14764 ; 168  |//$FILENAME getname.src
                            14765 ; 169  |#define RSRC_FUNCLET_GETNAME 8    
                            14766 ; 170  |//$FILENAME Funclet_SteppingVoltageSet.src
                            14767 ; 171  |#define RSRC_FUNCLET_STEPPINGVOLTAGESET 9    
                            14768 ; 172  |//$FILENAME sethandleforsearch.src
                            14769 ; 173  |#define RSRC_FUNCLET_SETHANDLEFORSEARCH 10    
                            14770 ; 174  |//$FILENAME wmaWrap.src
                            14771 ; 175  |#define RSRC_WMADEC_CODE 11    
                            14772 ; 176  |//$FILENAME extractfilename.src
                            14773 ; 177  |#define RSRC_FUNCLET_EXTRACTFILENAME 12    
                            14774 ; 178  |//$FILENAME oem_getgroupcertprivatekey.src
                            14775 ; 179  |#define RSRC_FUNCLET_OEM_GETGROUPCERTPRIVATEKEY 13    
                            14776 ; 180  |//$FILENAME SoftTimerMod.src
                            14777 ; 181  |#define RSRC_SOFT_TIMER_MODULE_CODE 14    
                            14778 ; 182  |//$FILENAME GetShortfilename.src
                            14779 ; 183  |#define RSRC_FUNCLET_GETSHORTFILENAME 15    
                            14780 ; 184  |//$FILENAME drm_dcp_loadpropertiescache.src
                            14781 ; 185  |#define RSRC_FUNCLET_DRM_DCP_LOADPROPERTIESCACHE 16    
                            14782 ; 186  |//$FILENAME playerstatemachine.src
                            14783 ; 187  |#define RSRC_PLAY_STATE_MACHINE_CODE_BANK 17    
                            14784 ; 188  |//$FILENAME SysMod.src
                            14785 ; 189  |#define RSRC_SYSMOD_CODE 18    
                            14786 ; 190  |//$FILENAME drm_b64_decodew.src
                            14787 ; 191  |#define RSRC_FUNCLET_DRM_B64_DECODEW 19    
                            14788 ; 192  |//$FILENAME discardtrailigperiods.src
                            14789 ; 193  |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODS 20    
                            14790 ; 194  |//$FILENAME uppercase.src
                            14791 ; 195  |#define RSRC_FUNCLET_UPPERCASE 21    
                            14792 ; 196  |//$FILENAME strlength.src
                            14793 ; 197  |#define RSRC_FUNCLET_STRLENGTH 22    
                            14794 ; 198  |//$FILENAME ConverToShortname.src
                            14795 ; 199  |#define RSRC_FUNCLET_CONVERTOSHORTNAME 23    
                            14796 ; 200  |//$FILENAME drm_bbx_hashvalue.src
                            14797 ; 201  |#define RSRC_FUNCLET_DRM_BBX_HASHVALUE 24    
                            14798 ; 202  |//$FILENAME drm_expr_evaluateexpression.src
                            14799 ; 203  |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION 25    
                            14800 ; 204  |//$FILENAME drm_sst_closekey.src
                            14801 ; 205  |#define RSRC_FUNCLET_DRM_SST_CLOSEKEY 26    
                            14802 ; 206  |//$FILENAME Funclet_SysSetSpeed.src
                            14803 ; 207  |#define RSRC_FUNCLET_SYSSETSPEED 27    
                            14804 ; 208  |//$FILENAME freehandle.src
                            14805 ; 209  |#define RSRC_FUNCLET_FREEHANDLE 28    
                            14806 ; 210  |//$FILENAME searchfreehandleallocate.src
                            14807 ; 211  |#define RSRC_FUNCLET_SEARCHFREEHANDLEALLOCATE 29    
                            14808 ; 212  |//$FILENAME _parselicenseattributes.src
                            14809 ; 213  |#define RSRC_FUNCLET__PARSELICENSEATTRIBUTES 30    
                            14810 ; 214  |//$FILENAME variablesecstategetorset.src
                            14811 ; 215  |#define RSRC_FUNCLET_VARIABLESECSTATEGETORSET 31    
                            14812 ; 216  |//$FILENAME _setuplicevalobjecttoshare.src
                            14813 ; 217  |#define RSRC_FUNCLET__SETUPLICEVALOBJECTTOSHARE 32    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 250

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14814 ; 218  |//$FILENAME drm_mgr_initialize.src
                            14815 ; 219  |#define RSRC_FUNCLET_DRM_MGR_INITIALIZE 33    
                            14816 ; 220  |//$FILENAME display.src
                            14817 ; 221  |#define RSRC_DISPLAY_CODE_BANK 34    
                            14818 ; 222  |//$FILENAME DisplayModule.src
                            14819 ; 223  |#define RSRC_DISPLAY_MODULE 35    
                            14820 ; 224  |//$FILENAME extractpath.src
                            14821 ; 225  |#define RSRC_FUNCLET_EXTRACTPATH 36    
                            14822 ; 226  |//$FILENAME drm_sst_createglobalstorepassword.src
                            14823 ; 227  |#define RSRC_FUNCLET_DRM_SST_CREATEGLOBALSTOREPASSWORD 37    
                            14824 ; 228  |//$FILENAME _getprivatekey.src
                            14825 ; 229  |#define RSRC_FUNCLET__GETPRIVATEKEY 38    
                            14826 ; 230  |//$FILENAME drm_hds_opennamespace.src
                            14827 ; 231  |#define RSRC_FUNCLET_DRM_HDS_OPENNAMESPACE 39    
                            14828 ; 232  |//$FILENAME drm_hds_openslot.src
                            14829 ; 233  |#define RSRC_FUNCLET_DRM_HDS_OPENSLOT 40    
                            14830 ; 234  |//$FILENAME fclose.src
                            14831 ; 235  |#define RSRC_FUNCLET_FCLOSE 41    
                            14832 ; 236  |//$FILENAME drm_cphr_init.src
                            14833 ; 237  |#define RSRC_FUNCLET_DRM_CPHR_INIT 42    
                            14834 ; 238  |//$FILENAME drm_pk_symmetriccrypt.src
                            14835 ; 239  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICCRYPT 43    
                            14836 ; 240  |//$FILENAME drm_mgr_bind.src
                            14837 ; 241  |#define RSRC_FUNCLET_DRM_MGR_BIND 44    
                            14838 ; 242  |//$FILENAME _decryptcontentkey.src
                            14839 ; 243  |#define RSRC_FUNCLET__DECRYPTCONTENTKEY 45    
                            14840 ; 244  |//$FILENAME drm_mac_inv32.src
                            14841 ; 245  |#define RSRC_FUNCLET_DRM_MAC_INV32 46    
                            14842 ; 246  |//$FILENAME drm_lic_getattribute.src
                            14843 ; 247  |#define RSRC_FUNCLET_DRM_LIC_GETATTRIBUTE 47    
                            14844 ; 248  |//$FILENAME drm_utl_getversionasstring.src
                            14845 ; 249  |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONASSTRING 48    
                            14846 ; 250  |//$FILENAME drm_dcp_getattribute.src
                            14847 ; 251  |#define RSRC_FUNCLET_DRM_DCP_GETATTRIBUTE 49    
                            14848 ; 252  |//$FILENAME effectsmodules.src
                            14849 ; 253  |#define RSRC_EFFECTS_MODULES_P 50    
                            14850 ; 254  |//$FILENAME janusx.src
                            14851 ; 255  |#define RSRC_JANUSX_CODE 51    
                            14852 ; 256  |//$FILENAME drm_sst_openkeytokens.src
                            14853 ; 257  |#define RSRC_FUNCLET_DRM_SST_OPENKEYTOKENS 52    
                            14854 ; 258  |//$FILENAME eval.src
                            14855 ; 259  |#define RSRC_FUNCLET_EVAL 53    
                            14856 ; 260  |//$FILENAME _verifyslothash.src
                            14857 ; 261  |#define RSRC_FUNCLET__VERIFYSLOTHASH 54    
                            14858 ; 262  |//$FILENAME januscommon.src
                            14859 ; 263  |#define RSRC_JANUS_COMMON 55    
                            14860 ; 264  |//$FILENAME changecase.src
                            14861 ; 265  |#define RSRC_FUNCLET_CHANGECASE 56    
                            14862 ; 266  |//$FILENAME drm_bbx_symmetricverify.src
                            14863 ; 267  |#define RSRC_FUNCLET_DRM_BBX_SYMMETRICVERIFY 57    
                            14864 ; 268  |//$FILENAME _loadlicenseattributes.src
                            14865 ; 269  |#define RSRC_FUNCLET__LOADLICENSEATTRIBUTES 58    
                            14866 ; 270  |//$FILENAME drm_hds_slotseek.src
                            14867 ; 271  |#define RSRC_FUNCLET_DRM_HDS_SLOTSEEK 59    
                            14868 ; 272  |//$FILENAME drm_hds_slotwrite.src
                            14869 ; 273  |#define RSRC_FUNCLET_DRM_HDS_SLOTWRITE 60    
                            14870 ; 274  |//$FILENAME drm_levl_performoperations.src
                            14871 ; 275  |#define RSRC_FUNCLET_DRM_LEVL_PERFORMOPERATIONS 61    
                            14872 ; 276  |//$FILENAME drm_lic_verifysignature.src
                            14873 ; 277  |#define RSRC_FUNCLET_DRM_LIC_VERIFYSIGNATURE 62    
                            14874 ; 278  |//$FILENAME drm_lst_getlicense.src
                            14875 ; 279  |#define RSRC_FUNCLET_DRM_LST_GETLICENSE 63    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 251

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14876 ; 280  |//$FILENAME drm_utl_numbertostring.src
                            14877 ; 281  |#define RSRC_FUNCLET_DRM_UTL_NUMBERTOSTRING 64    
                            14878 ; 282  |//$FILENAME oem_writefile.src
                            14879 ; 283  |#define RSRC_FUNCLET_OEM_WRITEFILE 65    
                            14880 ; 284  |//$FILENAME drm_sst_getdata.src
                            14881 ; 285  |#define RSRC_FUNCLET_DRM_SST_GETDATA 66    
                            14882 ; 286  |//$FILENAME updatehandlemode.src
                            14883 ; 287  |#define RSRC_FUNCLET_UPDATEHANDLEMODE 67    
                            14884 ; 288  |//$FILENAME _getlicenseinfoandsetup.src
                            14885 ; 289  |#define RSRC_FUNCLET__GETLICENSEINFOANDSETUP 68    
                            14886 ; 290  |//$FILENAME drm_lic_completelicensechain.src
                            14887 ; 291  |#define RSRC_FUNCLET_DRM_LIC_COMPLETELICENSECHAIN 69    
                            14888 ; 292  |//$FILENAME doplay_p.src
                            14889 ; 293  |#define RSRC_DOPLAY_P 70    
                            14890 ; 294  |//$FILENAME fatwritep.src
                            14891 ; 295  |#define RSRC_FATWRITE_P_CODE 71    
                            14892 ; 296  |//$FILENAME findfirst.src
                            14893 ; 297  |#define RSRC_FUNCLET_FINDFIRST 72    
                            14894 ; 298  |//$FILENAME Funclet_SysLoadFatWrite.src
                            14895 ; 299  |#define RSRC_FUNCLET_SYSLOADFATWRITE 73    
                            14896 ; 300  |//$FILENAME changetorootdirectory.src
                            14897 ; 301  |#define RSRC_FUNCLET_CHANGETOROOTDIRECTORY 74    
                            14898 ; 302  |//$FILENAME _findkeypair.src
                            14899 ; 303  |#define RSRC_FUNCLET__FINDKEYPAIR 75    
                            14900 ; 304  |//$FILENAME variablemachinegetorset.src
                            14901 ; 305  |#define RSRC_FUNCLET_VARIABLEMACHINEGETORSET 76    
                            14902 ; 306  |//$FILENAME _hdsslotenumnext.src
                            14903 ; 307  |#define RSRC_FUNCLET__HDSSLOTENUMNEXT 77    
                            14904 ; 308  |//$FILENAME getlspubkey.src
                            14905 ; 309  |#define RSRC_FUNCLET_GETLSPUBKEY 78    
                            14906 ; 310  |//$FILENAME drm_sst_gettokenvalue.src
                            14907 ; 311  |#define RSRC_FUNCLET_DRM_SST_GETTOKENVALUE 79    
                            14908 ; 312  |//$FILENAME drm_utl_decodekid.src
                            14909 ; 313  |#define RSRC_FUNCLET_DRM_UTL_DECODEKID 80    
                            14910 ; 314  |//$FILENAME drm_xml_getnodecdata.src
                            14911 ; 315  |#define RSRC_FUNCLET_DRM_XML_GETNODECDATA 81    
                            14912 ; 316  |//$FILENAME _freedrmmanagerinternalcontexts.src
                            14913 ; 317  |#define RSRC_FUNCLET__FREEDRMMANAGERINTERNALCONTEXTS 82    
                            14914 ; 318  |//$FILENAME drm_clk_initchecksecureclock.src
                            14915 ; 319  |#define RSRC_FUNCLET_DRM_CLK_INITCHECKSECURECLOCK 83    
                            14916 ; 320  |//$FILENAME drm_sst_openandlockslot.src
                            14917 ; 321  |#define RSRC_FUNCLET_DRM_SST_OPENANDLOCKSLOT 84    
                            14918 ; 322  |//$FILENAME aes_enc.src
                            14919 ; 323  |#define RSRC_AES_ENC 85    
                            14920 ; 324  |//$FILENAME getprivkey.src
                            14921 ; 325  |#define RSRC_FUNCLET_GETPRIVKEY 86    
                            14922 ; 326  |//$FILENAME Funclet_GetUnicodeCharacterBitmap.src
                            14923 ; 327  |#define RSRC_FUNCLET_GET_UNICODE_CHARACTER_BITMAP 87    
                            14924 ; 328  |//$FILENAME playlist_codebank.src
                            14925 ; 329  |#define RSRC_PLAYLIST_CODEBANK 88    
                            14926 ; 330  |//$FILENAME drm_lic_getenablingbits.src
                            14927 ; 331  |#define RSRC_FUNCLET_DRM_LIC_GETENABLINGBITS 89    
                            14928 ; 332  |//$FILENAME drm_mgr_uninitialize.src
                            14929 ; 333  |#define RSRC_FUNCLET_DRM_MGR_UNINITIALIZE 90    
                            14930 ; 334  |//$FILENAME _getdevicecert.src
                            14931 ; 335  |#define RSRC_FUNCLET__GETDEVICECERT 91    
                            14932 ; 336  |//$FILENAME drm_lic_reportactions.src
                            14933 ; 337  |#define RSRC_FUNCLET_DRM_LIC_REPORTACTIONS 92    
                            14934 ; 338  |//$FILENAME drmcrt_wcsntol.src
                            14935 ; 339  |#define RSRC_FUNCLET_DRMCRT_WCSNTOL 93    
                            14936 ; 340  |//$FILENAME _basicheaderchecks.src
                            14937 ; 341  |#define RSRC_FUNCLET__BASICHEADERCHECKS 94    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 252

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14938 ; 342  |//$FILENAME drm_hdr_getattribute.src
                            14939 ; 343  |#define RSRC_FUNCLET_DRM_HDR_GETATTRIBUTE 95    
                            14940 ; 344  |//$FILENAME drm_hds_slotenumnext.src
                            14941 ; 345  |#define RSRC_FUNCLET_DRM_HDS_SLOTENUMNEXT 96    
                            14942 ; 346  |//$FILENAME drm_levl_evaluateexpression.src
                            14943 ; 347  |#define RSRC_FUNCLET_DRM_LEVL_EVALUATEEXPRESSION 97    
                            14944 ; 348  |//$FILENAME drm_lst_open.src
                            14945 ; 349  |#define RSRC_FUNCLET_DRM_LST_OPEN 98    
                            14946 ; 350  |//$FILENAME drm_xml_getnodeattribute.src
                            14947 ; 351  |#define RSRC_FUNCLET_DRM_XML_GETNODEATTRIBUTE 99    
                            14948 ; 352  |//$FILENAME _verifysymmerticsignature.src
                            14949 ; 353  |#define RSRC_FUNCLET__VERIFYSYMMERTICSIGNATURE 100    
                            14950 ; 354  |//$FILENAME oem_openfile.src
                            14951 ; 355  |#define RSRC_FUNCLET_OEM_OPENFILE 101    
                            14952 ; 356  |//$FILENAME _getdrmfullpathname.src
                            14953 ; 357  |#define RSRC_FUNCLET__GETDRMFULLPATHNAME 102    
                            14954 ; 358  |//$FILENAME oem_getsecurestoreglobalpasswordseed.src
                            14955 ; 359  |#define RSRC_FUNCLET_OEM_GETSECURESTOREGLOBALPASSWORDSEED 103    
                            14956 ; 360  |//$FILENAME _applydiffstostore.src
                            14957 ; 361  |#define RSRC_FUNCLET__APPLYDIFFSTOSTORE 104    
                            14958 ; 362  |//$FILENAME drm_sst_setdata.src
                            14959 ; 363  |#define RSRC_FUNCLET_DRM_SST_SETDATA 105    
                            14960 ; 364  |//$FILENAME drm_sst_getlockeddata.src
                            14961 ; 365  |#define RSRC_FUNCLET_DRM_SST_GETLOCKEDDATA 106    
                            14962 ; 366  |//$FILENAME drm_sst_setlockeddata.src
                            14963 ; 367  |#define RSRC_FUNCLET_DRM_SST_SETLOCKEDDATA 107    
                            14964 ; 368  |//$FILENAME playerlib_extra.src
                            14965 ; 369  |#define RSRC_PLAYERLIB_EXTRA_CODE_BANK 108    
                            14966 ; 370  |//$FILENAME wmaCommon.src
                            14967 ; 371  |#define RSRC_WMA_COMMON 109    
                            14968 ; 372  |//$FILENAME wmainit.src
                            14969 ; 373  |#define RSRC_WMA_INIT 110    
                            14970 ; 374  |//$FILENAME playlist2traverse_codebank.src
                            14971 ; 375  |#define RSRC_PLAYLIST2TRAVERSE_CODEBANK 111    
                            14972 ; 376  |//$FILENAME drm_bbx_cipherkeysetup.src
                            14973 ; 377  |#define RSRC_FUNCLET_DRM_BBX_CIPHERKEYSETUP 112    
                            14974 ; 378  |//$FILENAME drm_lic_checkclockrollback.src
                            14975 ; 379  |#define RSRC_FUNCLET_DRM_LIC_CHECKCLOCKROLLBACK 113    
                            14976 ; 380  |//$FILENAME drm_hds_closestore.src
                            14977 ; 381  |#define RSRC_FUNCLET_DRM_HDS_CLOSESTORE 114    
                            14978 ; 382  |//$FILENAME _hdsloadsrn.src
                            14979 ; 383  |#define RSRC_FUNCLET__HDSLOADSRN 115    
                            14980 ; 384  |//$FILENAME _loadproritizedlist.src
                            14981 ; 385  |#define RSRC_FUNCLET__LOADPRORITIZEDLIST 116    
                            14982 ; 386  |//$FILENAME drm_lst_initenum.src
                            14983 ; 387  |#define RSRC_FUNCLET_DRM_LST_INITENUM 117    
                            14984 ; 388  |//$FILENAME _loadattributesintocache.src
                            14985 ; 389  |#define RSRC_FUNCLET__LOADATTRIBUTESINTOCACHE 118    
                            14986 ; 390  |//$FILENAME drm_pk_symmetricverify.src
                            14987 ; 391  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICVERIFY 119    
                            14988 ; 392  |
                            14989 ; 393  |/////////////////////////////////////////////////////////////////////////////////
                            14990 ; 394  |//  Menu Modules (codebanks)
                            14991 ; 395  |/////////////////////////////////////////////////////////////////////////////////
                            14992 ; 396  |//$FILENAME mainmenu.src
                            14993 ; 397  |#define RSRC_MAIN_MENU_CODE_BANK 120    
                            14994 ; 398  |//$FILENAME displaylists.src
                            14995 ; 399  |#define RSRC_DISPLAY_LISTS_CODE_BANK 121    
                            14996 ; 400  |
                            14997 ; 401  |//$FILENAME voicemenu.src
                            14998 ; 402  |#define RSRC_VOICE_MENU_CODE_BANK 122    
                            14999 ; 403  |//$FILENAME fmtunermenu.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 253

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15000 ; 404  |#define RSRC_FMTUNER_MENU_CODE_BANK 123    
                            15001 ; 405  |//$FILENAME recorderstatemachine.src
                            15002 ; 406  |#define RSRC_RECORDER_STATE_MACHINE_CODE_BANK 124    
                            15003 ; 407  |
                            15004 ; 408  |//$FILENAME eqmenu.src
                            15005 ; 409  |#define RSRC_EQ_MENU_CODE_BANK 125    
                            15006 ; 410  |//$FILENAME playmodemenu.src
                            15007 ; 411  |#define RSRC_PLAYMODE_MENU_CODE_BANK 126    
                            15008 ; 412  |//$FILENAME contrastmenu.src
                            15009 ; 413  |#define RSRC_CONTRAST_MENU_CODE_BANK 127    
                            15010 ; 414  |//$FILENAME pwrsettingsmenu.src
                            15011 ; 415  |#define RSRC_PWRSETTINGS_MENU_CODE_BANK 128    
                            15012 ; 416  |//$FILENAME timedatemenu.src
                            15013 ; 417  |#define RSRC_TIMEDATE_MENU_CODE_BANK 129    
                            15014 ; 418  |//$FILENAME settimemenu.src
                            15015 ; 419  |#define RSRC_SETTIME_MENU_CODE_BANK 130    
                            15016 ; 420  |//$FILENAME setdatemenu.src
                            15017 ; 421  |#define RSRC_SETDATE_MENU_CODE_BANK 131    
                            15018 ; 422  |//$FILENAME settingsmenu.src
                            15019 ; 423  |#define RSRC_SETTINGS_MENU_CODE_BANK 132    
                            15020 ; 424  |//$FILENAME string_system_menu.src
                            15021 ; 425  |#define RSRC_SYSTEM_MENU_CODE_BANK 133    
                            15022 ; 426  |//$FILENAME deletemenu.src
                            15023 ; 427  |#define RSRC_DELETE_MENU_CODE_BANK 134    
                            15024 ; 428  |//$FILENAME aboutmenu.src
                            15025 ; 429  |#define RSRC_ABOUT_MENU_CODE_BANK 135    
                            15026 ; 430  |
                            15027 ; 431  |//$FILENAME spectrogram.src
                            15028 ; 432  |#define RSRC_SPECTROGRAM_MENU_CODE_BANK 136    
                            15029 ; 433  |
                            15030 ; 434  |//$FILENAME motionvideomenu.src
                            15031 ; 435  |#define RSRC_MOTION_VIDEO_MENU_CODE_BANK 137    
                            15032 ; 436  |//$FILENAME motionvideomenuinitstate.src
                            15033 ; 437  |#define RSRC_MOTION_VIDEO_MENU_INITSTATE_CODE_BANK 138    
                            15034 ; 438  |//$FILENAME jpegdisplaymenu.src
                            15035 ; 439  |#define RSRC_JPEG_DISPLAY_MENU_CODE_BANK 139    
                            15036 ; 440  |//$FILENAME jpegmanualmenu.src
                            15037 ; 441  |#define RSRC_JPEG_MANUAL_MENU_CODE_BANK 140    
                            15038 ; 442  |//$FILENAME jpegthumbnailmenu.src
                            15039 ; 443  |#define RSRC_JPEG_THUMBNAIL_MENU_CODE_BANK 141    
                            15040 ; 444  |//$FILENAME jpegslideshowmenu.src
                            15041 ; 445  |#define RSRC_JPEG_SLIDESHOW_MENU_CODE_BANK 142    
                            15042 ; 446  |//$FILENAME albumartmenu.src
                            15043 ; 447  |#define RSRC_ALBUM_ART_MENU_CODE_BANK 143    
                            15044 ; 448  |//$FILENAME jpegfileutilextra.src
                            15045 ; 449  |#define RSRC_JPEG_FILEUTIL_EXTRA_MENU_CODE_BANK 144    
                            15046 ; 450  |
                            15047 ; 451  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15048 ; 452  |// General Modules
                            15049 ; 453  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15050 ; 454  |//$FILENAME MixMod.src
                            15051 ; 455  |#define RSRC_MIXMOD_CODE 145    
                            15052 ; 456  |//$FILENAME TunerModule.src
                            15053 ; 457  |#define RSRC_TUNER_MODULE 146    
                            15054 ; 458  |//$FILENAME geqoverlay.src
                            15055 ; 459  |#define RSRC_GEQOVERLAY_CODE 147    
                            15056 ; 460  |
                            15057 ; 461  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15058 ; 462  |// Decoders/Encoders
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 254

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15059 ; 463  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15060 ; 464  |//$FILENAME DecMod.src
                            15061 ; 465  |#define RSRC_DECMOD_CODE 148    
                            15062 ; 466  |//$FILENAME mp3p.src
                            15063 ; 467  |#define RSRC_MP3P_CODE 149    
                            15064 ; 468  |//$FILENAME mp3x.src
                            15065 ; 469  |#define RSRC_MP3X_CODE 150    
                            15066 ; 470  |//$FILENAME mp3y.src
                            15067 ; 471  |#define RSRC_MP3Y_CODE 151    
                            15068 ; 472  |//$FILENAME janusp.src
                            15069 ; 473  |#define RSRC_JANUSP_CODE 152    
                            15070 ; 474  |//RSRC_JANUSY_CODE        equ       29    ;$FILENAME janusy.src
                            15071 ; 475  |
                            15072 ; 476  |//$FILENAME decadpcmimamod.src
                            15073 ; 477  |#define RSRC_DEC_ADPCM_MOD_CODE 153    
                            15074 ; 478  |//$FILENAME dec_adpcmp.src
                            15075 ; 479  |#define RSRC_DEC_ADPCMP_CODE 154    
                            15076 ; 480  |//$FILENAME dec_adpcmx.src
                            15077 ; 481  |#define RSRC_DEC_ADPCMX_CODE 155    
                            15078 ; 482  |//$FILENAME dec_adpcmy.src
                            15079 ; 483  |#define RSRC_DEC_ADPCMY_CODE 156    
                            15080 ; 484  |
                            15081 ; 485  |//$FILENAME decadpcmsmvmod.src
                            15082 ; 486  |#define RSRC_DEC_SMVADPCM_MOD_CODE 157    
                            15083 ; 487  |//$FILENAME dec_smvadpcmp.src
                            15084 ; 488  |#define RSRC_DEC_SMVADPCMP_CODE 158    
                            15085 ; 489  |//$FILENAME dec_smvadpcmx.src
                            15086 ; 490  |#define RSRC_DEC_SMVADPCMX_CODE 159    
                            15087 ; 491  |//$FILENAME dec_smvadpcmy.src
                            15088 ; 492  |#define RSRC_DEC_SMVADPCMY_CODE 160    
                            15089 ; 493  |
                            15090 ; 494  |//$FILENAME encadpcmimamod.src
                            15091 ; 495  |#define RSRC_ENC_ADPCM_MOD_CODE 161    
                            15092 ; 496  |//$FILENAME enc_adpcmp.src
                            15093 ; 497  |#define RSRC_ENC_ADPCMP_CODE 162    
                            15094 ; 498  |//$FILENAME enc_adpcmx.src
                            15095 ; 499  |#define RSRC_ENC_ADPCMX_CODE 163    
                            15096 ; 500  |//$FILENAME enc_adpcmy.src
                            15097 ; 501  |#define RSRC_ENC_ADPCMY_CODE 164    
                            15098 ; 502  |
                            15099 ; 503  |//$FILENAME jpeg_p.src
                            15100 ; 504  |#define RSRC_JPEG_DECODER_P 165    
                            15101 ; 505  |//$FILENAME jpeg_x.src
                            15102 ; 506  |#define RSRC_JPEG_DECODER_X 166    
                            15103 ; 507  |//$FILENAME jpeg_y.src
                            15104 ; 508  |#define RSRC_JPEG_DECODER_Y 167    
                            15105 ; 509  |//$FILENAME jpeg2_y.src
                            15106 ; 510  |#define RSRC_JPEG_DECODER_Y_2 168    
                            15107 ; 511  |//$FILENAME bmp2_y.src
                            15108 ; 512  |#define RSRC_BMP_DECODER_Y_2 169    
                            15109 ; 513  |//$FILENAME bmp_p.src
                            15110 ; 514  |#define RSRC_BMP_DECODER_P 170    
                            15111 ; 515  |
                            15112 ; 516  |//RSRC_SMVJPEG_DECODER_P    equ       57    ;$FILENAME smvjpeg_p.src
                            15113 ; 517  |//$FILENAME smvjpeg_x.src
                            15114 ; 518  |#define RSRC_SMVJPEG_DECODER_X 171    
                            15115 ; 519  |//$FILENAME smvjpeg_y.src
                            15116 ; 520  |#define RSRC_SMVJPEG_DECODER_Y 172    
                            15117 ; 521  |
                            15118 ; 522  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 255

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15119 ; 523  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15120 ; 524  |// System Settings
                            15121 ; 525  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15122 ; 526  |//$FILENAME settings.src
                            15123 ; 527  |#define RSRC_SETTINGS_COMMANDS 173    
                            15124 ; 528  |
                            15125 ; 529  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15126 ; 530  |// Media Device Drivers
                            15127 ; 531  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15128 ; 532  |//This resource is filled with garbage unless it is the MMC build
                            15129 ; 533  |//$FILENAME null.src
                            15130 ; 534  |#define RSRC_MMCDD_CODE 174    
                            15131 ; 535  |//$FILENAME null.src
                            15132 ; 536  |#define RSRC_SMDD_HIGH_CODE 175    
                            15133 ; 537  |
                            15134 ; 538  |/////////////////////////////////////////////////////////////////////////////////
                            15135 ; 539  |//  PlayState resources
                            15136 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                            15137 ; 541  |//$FILENAME play_icon_with_border.src
                            15138 ; 542  |#define RSRC_PLAY_ICON_WITH_BORDER 176    
                            15139 ; 543  |//$FILENAME pause_icon_with_border.src
                            15140 ; 544  |#define RSRC_PAUSE_ICON_WITH_BORDER 177    
                            15141 ; 545  |//$FILENAME stop_icon_with_border.src
                            15142 ; 546  |#define RSRC_STOP_ICON_WITH_BORDER 178    
                            15143 ; 547  |//$FILENAME record_icon_with_border.src
                            15144 ; 548  |#define RSRC_RECORD_ICON_WITH_BORDER 179    
                            15145 ; 549  |//$FILENAME paused_record_icon_with_border.src
                            15146 ; 550  |#define RSRC_PAUSED_RECORD_ICON_BORDER 180    
                            15147 ; 551  |//$FILENAME ffwd_icon_with_border.src
                            15148 ; 552  |#define RSRC_FFWD_ICON_WITH_BORDER 181    
                            15149 ; 553  |//$FILENAME rwnd_icon_with_border.src
                            15150 ; 554  |#define RSRC_RWND_ICON_WITH_BORDER 182    
                            15151 ; 555  |
                            15152 ; 556  |/////////////////////////////////////////////////////////////////////////////////
                            15153 ; 557  |//  PlayMode resources
                            15154 ; 558  |/////////////////////////////////////////////////////////////////////////////////
                            15155 ; 559  |//$FILENAME repeatall_icon.src
                            15156 ; 560  |#define RSRC_REPEAT_ALL_ICON 183    
                            15157 ; 561  |//$FILENAME repeatsong_icon.src
                            15158 ; 562  |#define RSRC_REPEAT_SONG_ICON 184    
                            15159 ; 563  |//$FILENAME shuffle_icon.src
                            15160 ; 564  |#define RSRC_SHUFFLE_ICON 185    
                            15161 ; 565  |//$FILENAME random_icon.src
                            15162 ; 566  |#define RSRC_RANDOM_ICON 186    
                            15163 ; 567  |//$FILENAME repeatallclear_icon.src
                            15164 ; 568  |#define RSRC_REPEAT_ALL_CLEAR_ICON 187    
                            15165 ; 569  |//$FILENAME repeatsongclear_icon.src
                            15166 ; 570  |#define RSRC_REPEAT_SONG_CLEAR_ICON 188    
                            15167 ; 571  |//$FILENAME shuffleclear_icon.src
                            15168 ; 572  |#define RSRC_SHUFFLE_CLEAR_ICON 189    
                            15169 ; 573  |
                            15170 ; 574  |/////////////////////////////////////////////////////////////////////////////////
                            15171 ; 575  |//  Battery Status
                            15172 ; 576  |/////////////////////////////////////////////////////////////////////////////////
                            15173 ; 577  |//$FILENAME battery_00.src
                            15174 ; 578  |#define RSRC_BATTERY_00 190    
                            15175 ; 579  |//$FILENAME battery_01.src
                            15176 ; 580  |#define RSRC_BATTERY_01 191    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 256

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15177 ; 581  |//$FILENAME battery_02.src
                            15178 ; 582  |#define RSRC_BATTERY_02 192    
                            15179 ; 583  |//$FILENAME battery_03.src
                            15180 ; 584  |#define RSRC_BATTERY_03 193    
                            15181 ; 585  |//$FILENAME battery_04.src
                            15182 ; 586  |#define RSRC_BATTERY_04 194    
                            15183 ; 587  |//$FILENAME battery_05.src
                            15184 ; 588  |#define RSRC_BATTERY_05 195    
                            15185 ; 589  |//$FILENAME battery_06.src
                            15186 ; 590  |#define RSRC_BATTERY_06 196    
                            15187 ; 591  |//$FILENAME battery_07.src
                            15188 ; 592  |#define RSRC_BATTERY_07 197    
                            15189 ; 593  |//$FILENAME battery_08.src
                            15190 ; 594  |#define RSRC_BATTERY_08 198    
                            15191 ; 595  |//$FILENAME battery_09.src
                            15192 ; 596  |#define RSRC_BATTERY_09 199    
                            15193 ; 597  |//$FILENAME battery_10.src
                            15194 ; 598  |#define RSRC_BATTERY_10 200    
                            15195 ; 599  |
                            15196 ; 600  |/////////////////////////////////////////////////////////////////////////////////
                            15197 ; 601  |//  System Icons
                            15198 ; 602  |/////////////////////////////////////////////////////////////////////////////////
                            15199 ; 603  |//$FILENAME disk_small.src
                            15200 ; 604  |#define RSRC_DISK_ICON 201    
                            15201 ; 605  |//$FILENAME lock_small.src
                            15202 ; 606  |#define RSRC_LOCK_ICON 202    
                            15203 ; 607  |//$FILENAME icon_music_mode.src
                            15204 ; 608  |#define RSRC_MUSIC_MODE_ICON 203    
                            15205 ; 609  |//$FILENAME icon_voice_mode.src
                            15206 ; 610  |#define RSRC_VOICE_MODE_ICON 204    
                            15207 ; 611  |
                            15208 ; 612  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15209 ; 613  |// Volume Bitmaps
                            15210 ; 614  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15211 ; 615  |//$FILENAME icon_vol_00.src
                            15212 ; 616  |#define RSRC_ICON_VOL_00 205    
                            15213 ; 617  |//$FILENAME icon_vol_01.src
                            15214 ; 618  |#define RSRC_ICON_VOL_01 206    
                            15215 ; 619  |//$FILENAME icon_vol_02.src
                            15216 ; 620  |#define RSRC_ICON_VOL_02 207    
                            15217 ; 621  |//$FILENAME icon_vol_03.src
                            15218 ; 622  |#define RSRC_ICON_VOL_03 208    
                            15219 ; 623  |//$FILENAME icon_vol_04.src
                            15220 ; 624  |#define RSRC_ICON_VOL_04 209    
                            15221 ; 625  |//$FILENAME icon_vol_05.src
                            15222 ; 626  |#define RSRC_ICON_VOL_05 210    
                            15223 ; 627  |//$FILENAME icon_vol_06.src
                            15224 ; 628  |#define RSRC_ICON_VOL_06 211    
                            15225 ; 629  |//$FILENAME icon_vol_07.src
                            15226 ; 630  |#define RSRC_ICON_VOL_07 212    
                            15227 ; 631  |//$FILENAME icon_vol_08.src
                            15228 ; 632  |#define RSRC_ICON_VOL_08 213    
                            15229 ; 633  |//$FILENAME icon_vol_09.src
                            15230 ; 634  |#define RSRC_ICON_VOL_09 214    
                            15231 ; 635  |//$FILENAME icon_vol_10.src
                            15232 ; 636  |#define RSRC_ICON_VOL_10 215    
                            15233 ; 637  |//$FILENAME icon_vol_11.src
                            15234 ; 638  |#define RSRC_ICON_VOL_11 216    
                            15235 ; 639  |//$FILENAME icon_vol_12.src
                            15236 ; 640  |#define RSRC_ICON_VOL_12 217    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 257

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15237 ; 641  |//$FILENAME icon_vol_13.src
                            15238 ; 642  |#define RSRC_ICON_VOL_13 218    
                            15239 ; 643  |//$FILENAME icon_vol_14.src
                            15240 ; 644  |#define RSRC_ICON_VOL_14 219    
                            15241 ; 645  |//$FILENAME icon_vol_15.src
                            15242 ; 646  |#define RSRC_ICON_VOL_15 220    
                            15243 ; 647  |//$FILENAME icon_vol_16.src
                            15244 ; 648  |#define RSRC_ICON_VOL_16 221    
                            15245 ; 649  |//$FILENAME icon_vol_17.src
                            15246 ; 650  |#define RSRC_ICON_VOL_17 222    
                            15247 ; 651  |//$FILENAME icon_vol_18.src
                            15248 ; 652  |#define RSRC_ICON_VOL_18 223    
                            15249 ; 653  |//$FILENAME icon_vol_19.src
                            15250 ; 654  |#define RSRC_ICON_VOL_19 224    
                            15251 ; 655  |//$FILENAME icon_vol_20.src
                            15252 ; 656  |#define RSRC_ICON_VOL_20 225    
                            15253 ; 657  |//$FILENAME icon_vol_21.src
                            15254 ; 658  |#define RSRC_ICON_VOL_21 226    
                            15255 ; 659  |//$FILENAME icon_vol_22.src
                            15256 ; 660  |#define RSRC_ICON_VOL_22 227    
                            15257 ; 661  |//$FILENAME icon_vol_23.src
                            15258 ; 662  |#define RSRC_ICON_VOL_23 228    
                            15259 ; 663  |//$FILENAME icon_vol_24.src
                            15260 ; 664  |#define RSRC_ICON_VOL_24 229    
                            15261 ; 665  |//$FILENAME icon_vol_25.src
                            15262 ; 666  |#define RSRC_ICON_VOL_25 230    
                            15263 ; 667  |//$FILENAME icon_vol_26.src
                            15264 ; 668  |#define RSRC_ICON_VOL_26 231    
                            15265 ; 669  |//$FILENAME icon_vol_27.src
                            15266 ; 670  |#define RSRC_ICON_VOL_27 232    
                            15267 ; 671  |//$FILENAME icon_vol_28.src
                            15268 ; 672  |#define RSRC_ICON_VOL_28 233    
                            15269 ; 673  |//$FILENAME icon_vol_29.src
                            15270 ; 674  |#define RSRC_ICON_VOL_29 234    
                            15271 ; 675  |//$FILENAME icon_vol_30.src
                            15272 ; 676  |#define RSRC_ICON_VOL_30 235    
                            15273 ; 677  |//$FILENAME icon_vol_31.src
                            15274 ; 678  |#define RSRC_ICON_VOL_31 236    
                            15275 ; 679  |
                            15276 ; 680  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            15277 ; 681  |// Splash Screen Stuff
                            15278 ; 682  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            15279 ; 683  |//$FILENAME st_bw1.src
                            15280 ; 684  |#define RSRC_SPLASH_SCREEN 237    
                            15281 ; 685  |//$FILENAME siglogo1.src
                            15282 ; 686  |#define RSRC_SPLASH_SCREEN_1 238    
                            15283 ; 687  |//$FILENAME siglogo2.src
                            15284 ; 688  |#define RSRC_SPLASH_SCREEN_2 239    
                            15285 ; 689  |//$FILENAME siglogo3.src
                            15286 ; 690  |#define RSRC_SPLASH_SCREEN_3 240    
                            15287 ; 691  |//$FILENAME siglogo4.src
                            15288 ; 692  |#define RSRC_SPLASH_SCREEN_4 241    
                            15289 ; 693  |//$FILENAME siglogo5.src
                            15290 ; 694  |#define RSRC_SPLASH_SCREEN_5 242    
                            15291 ; 695  |//$FILENAME siglogo6.src
                            15292 ; 696  |#define RSRC_SPLASH_SCREEN_6 243    
                            15293 ; 697  |//$FILENAME siglogo7.src
                            15294 ; 698  |#define RSRC_SPLASH_SCREEN_7 244    
                            15295 ; 699  |//$FILENAME siglogo8.src
                            15296 ; 700  |#define RSRC_SPLASH_SCREEN_8 245    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 258

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15297 ; 701  |//$FILENAME siglogo9.src
                            15298 ; 702  |#define RSRC_SPLASH_SCREEN_9 246    
                            15299 ; 703  |//$FILENAME siglogo10.src
                            15300 ; 704  |#define RSRC_SPLASH_SCREEN_10 247    
                            15301 ; 705  |//$FILENAME siglogo11.src
                            15302 ; 706  |#define RSRC_SPLASH_SCREEN_11 248    
                            15303 ; 707  |//$FILENAME siglogo12.src
                            15304 ; 708  |#define RSRC_SPLASH_SCREEN_12 249    
                            15305 ; 709  |//$FILENAME siglogo13.src
                            15306 ; 710  |#define RSRC_SPLASH_SCREEN_13 250    
                            15307 ; 711  |//$FILENAME siglogo.src
                            15308 ; 712  |#define RSRC_SPLASH_SCREEN_ALL 251    
                            15309 ; 713  |
                            15310 ; 714  |//$FILENAME locked.src
                            15311 ; 715  |#define RSRC_LOCKED_SCREEN 252    
                            15312 ; 716  |
                            15313 ; 717  |/////////////////////////////////////////////////////////////////////////////////
                            15314 ; 718  |//  Shutdown
                            15315 ; 719  |/////////////////////////////////////////////////////////////////////////////////
                            15316 ; 720  |//$FILENAME string_arial_8_continue_holding_to_power_off.src
                            15317 ; 721  |#define RSRC_PDOWN_HOLD_STRING 253    
                            15318 ; 722  |//$FILENAME status_16_6_steps_0.src
                            15319 ; 723  |#define RSRC_PDOWN_STATUS_0 254    
                            15320 ; 724  |//$FILENAME status_16_6_steps_1.src
                            15321 ; 725  |#define RSRC_PDOWN_STATUS_1 255    
                            15322 ; 726  |//$FILENAME status_16_6_steps_2.src
                            15323 ; 727  |#define RSRC_PDOWN_STATUS_2 256    
                            15324 ; 728  |//$FILENAME status_16_6_steps_3.src
                            15325 ; 729  |#define RSRC_PDOWN_STATUS_3 257    
                            15326 ; 730  |//$FILENAME status_16_6_steps_4.src
                            15327 ; 731  |#define RSRC_PDOWN_STATUS_4 258    
                            15328 ; 732  |//$FILENAME status_16_6_steps_5.src
                            15329 ; 733  |#define RSRC_PDOWN_STATUS_5 259    
                            15330 ; 734  |//$FILENAME status_16_6_steps_6.src
                            15331 ; 735  |#define RSRC_PDOWN_STATUS_6 260    
                            15332 ; 736  |
                            15333 ; 737  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            15334 ; 738  |// EQ
                            15335 ; 739  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            15336 ; 740  |//$FILENAME eq_clear_icon.src
                            15337 ; 741  |#define RSRC_EQ_CLEAR_ICON 261    
                            15338 ; 742  |//$FILENAME rock_icon.src
                            15339 ; 743  |#define RSRC_ROCK_ICON 262    
                            15340 ; 744  |//$FILENAME jazz_icon.src
                            15341 ; 745  |#define RSRC_JAZZ_ICON 263    
                            15342 ; 746  |//$FILENAME classic_icon.src
                            15343 ; 747  |#define RSRC_CLASSIC_ICON 264    
                            15344 ; 748  |//$FILENAME pop_icon.src
                            15345 ; 749  |#define RSRC_POP_ICON 265    
                            15346 ; 750  |//$FILENAME custom_icon.src
                            15347 ; 751  |#define RSRC_CUSTOM_ICON 266    
                            15348 ; 752  |
                            15349 ; 753  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            15350 ; 754  |// AB
                            15351 ; 755  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            15352 ; 756  |//$FILENAME ab_mark_a.src
                            15353 ; 757  |#define RSRC_AB_MARK_A_ICON 267    
                            15354 ; 758  |//$FILENAME ab_mark_b.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 259

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15355 ; 759  |#define RSRC_AB_MARK_B_ICON 268    
                            15356 ; 760  |
                            15357 ; 761  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            15358 ; 762  |// Menu Display Resources
                            15359 ; 763  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            15360 ; 764  |//$FILENAME string_music_menu.src
                            15361 ; 765  |#define RSRC_STRING_MUSIC_MENU 269    
                            15362 ; 766  |//$FILENAME string_mvideo_menu.src
                            15363 ; 767  |#define RSRC_STRING_MVIDEO_MENU 270    
                            15364 ; 768  |//$FILENAME string_jpeg_display_menu.src
                            15365 ; 769  |#define RSRC_STRING_JPEG_DISPLAY_MENU 271    
                            15366 ; 770  |//$FILENAME string_jpeg_manual_menu.src
                            15367 ; 771  |#define RSRC_STRING_JPEG_MANUAL_MENU 272    
                            15368 ; 772  |//$FILENAME string_jpeg_slideshow_menu.src
                            15369 ; 773  |#define RSRC_STRING_JPEG_SLIDESHOW_MENU 273    
                            15370 ; 774  |//$FILENAME string_jpeg_thumbnail_menu.src
                            15371 ; 775  |#define RSRC_STRING_JPEG_THUMBNAIL_MENU 274    
                            15372 ; 776  |//$FILENAME string_voice_menu.src
                            15373 ; 777  |#define RSRC_STRING_VOICE_MENU 275    
                            15374 ; 778  |//$FILENAME string_audible_menu.src
                            15375 ; 779  |#define RSRC_STRING_AUDIBLE_MENU 276    
                            15376 ; 780  |//$FILENAME string_fmtuner_menu.src
                            15377 ; 781  |#define RSRC_STRING_FMTUNER_MENU 277    
                            15378 ; 782  |//$FILENAME string_settings_menu.src
                            15379 ; 783  |#define RSRC_STRING_SETTINGS_MENU 278    
                            15380 ; 784  |//$FILENAME string_eq_menu.src
                            15381 ; 785  |#define RSRC_STRING_EQ_MENU 279    
                            15382 ; 786  |//$FILENAME string_playmode_menu.src
                            15383 ; 787  |#define RSRC_STRING_PLAYMODE_MENU 280    
                            15384 ; 788  |//$FILENAME string_contrast_menu.src
                            15385 ; 789  |#define RSRC_STRING_CONTRAST_MENU 281    
                            15386 ; 790  |//$FILENAME string_pwrsavings_menu.src
                            15387 ; 791  |#define RSRC_STRING_PWRSAVINGS_MENU 282    
                            15388 ; 792  |//$FILENAME string_time_date_menu.src
                            15389 ; 793  |#define RSRC_STRING_TIME_DATE_MENU 283    
                            15390 ; 794  |//$FILENAME string_set_time_menu.src
                            15391 ; 795  |#define RSRC_STRING_SET_TIME_MENU 284    
                            15392 ; 796  |//$FILENAME string_set_date_menu.src
                            15393 ; 797  |#define RSRC_STRING_SET_DATE_MENU 285    
                            15394 ; 798  |//$FILENAME string_exit_menu.src
                            15395 ; 799  |#define RSRC_STRING_EXIT_MENU 286    
                            15396 ; 800  |//$FILENAME string_rock_menu.src
                            15397 ; 801  |#define RSRC_STRING_ROCK_MENU 287    
                            15398 ; 802  |//$FILENAME string_pop_menu.src
                            15399 ; 803  |#define RSRC_STRING_POP_MENU 288    
                            15400 ; 804  |//$FILENAME string_classic_menu.src
                            15401 ; 805  |#define RSRC_STRING_CLASSIC_MENU 289    
                            15402 ; 806  |//$FILENAME string_normal_menu.src
                            15403 ; 807  |#define RSRC_STRING_NORMAL_MENU 290    
                            15404 ; 808  |//$FILENAME string_jazz_menu.src
                            15405 ; 809  |#define RSRC_STRING_JAZZ_MENU 291    
                            15406 ; 810  |//$FILENAME string_repeat1_menu.src
                            15407 ; 811  |#define RSRC_STRING_REPEAT1_MENU 292    
                            15408 ; 812  |//$FILENAME string_repeatall_menu.src
                            15409 ; 813  |#define RSRC_STRING_REPEATALL_MENU 293    
                            15410 ; 814  |//$FILENAME string_shuffle_menu.src
                            15411 ; 815  |#define RSRC_STRING_SHUFFLE_MENU 294    
                            15412 ; 816  |//$FILENAME string_repeatshuffle_menu.src
                            15413 ; 817  |#define RSRC_STRING_SHUFFLEREPEAT_MENU 295    
                            15414 ; 818  |//$FILENAME string_disable_menu.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 260

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15415 ; 819  |#define RSRC_STRING_DISABLE_MENU 296    
                            15416 ; 820  |//$FILENAME string_1min_menu.src
                            15417 ; 821  |#define RSRC_STRING_1MIN_MENU 297    
                            15418 ; 822  |//$FILENAME string_2min_menu.src
                            15419 ; 823  |#define RSRC_STRING_2MIN_MENU 298    
                            15420 ; 824  |//$FILENAME string_5min_menu.src
                            15421 ; 825  |#define RSRC_STRING_5MIN_MENU 299    
                            15422 ; 826  |//$FILENAME string_10min_menu.src
                            15423 ; 827  |#define RSRC_STRING_10MIN_MENU 300    
                            15424 ; 828  |//$FILENAME string_system_menu.src
                            15425 ; 829  |#define RSRC_STRING_SYSTEM_MENU 301    
                            15426 ; 830  |//$FILENAME string_about_menu.src
                            15427 ; 831  |#define RSRC_STRING_ABOUT_MENU 302    
                            15428 ; 832  |//$FILENAME string_delete_menu.src
                            15429 ; 833  |#define RSRC_STRING_DELETE_MENU 303    
                            15430 ; 834  |//$FILENAME string_record_menu.src
                            15431 ; 835  |#define RSRC_STRING_RECORD_MENU 304    
                            15432 ; 836  |//$FILENAME string_spectrogram_menu.src
                            15433 ; 837  |#define RSRC_STRING_SPECTROGRAM_MENU 305    
                            15434 ; 838  |
                            15435 ; 839  |//$FILENAME string_end_of_slide_show.src
                            15436 ; 840  |#define RSRC_STRING_END_OF_SLIDE_SHOW 306    
                            15437 ; 841  |
                            15438 ; 842  |//$FILENAME string_mb.src
                            15439 ; 843  |#define RSRC_STRING_MB 307    
                            15440 ; 844  |
                            15441 ; 845  |//$FILENAME internal_media.src
                            15442 ; 846  |#define RSRC_INT_MEDIA 308    
                            15443 ; 847  |//$FILENAME external_media.src
                            15444 ; 848  |#define RSRC_EXT_MEDIA 309    
                            15445 ; 849  |
                            15446 ; 850  |//$FILENAME about_title.src
                            15447 ; 851  |#define RSRC_ABOUT_TITLE 310    
                            15448 ; 852  |//$FILENAME player_name.src
                            15449 ; 853  |#define RSRC_PLAYER_NAME_VER 311    
                            15450 ; 854  |
                            15451 ; 855  |//$FILENAME settings_title.src
                            15452 ; 856  |#define RSRC_SETTINGS_TITLE 312    
                            15453 ; 857  |//$FILENAME jpeg_display_title.src
                            15454 ; 858  |#define RSRC_JPEG_DISPLAY_TITLE 313    
                            15455 ; 859  |//$FILENAME erase_title.src
                            15456 ; 860  |#define RSRC_ERASE_TITLE 314    
                            15457 ; 861  |
                            15458 ; 862  |//$FILENAME del_warning_no.src
                            15459 ; 863  |#define RSRC_DELETE_NO 315    
                            15460 ; 864  |//$FILENAME del_warning_yes.src
                            15461 ; 865  |#define RSRC_DELETE_YES 316    
                            15462 ; 866  |//$FILENAME del_warning_line1.src
                            15463 ; 867  |#define RSRC_WARNING_MSG_LINE1 317    
                            15464 ; 868  |//$FILENAME del_warning_line2.src
                            15465 ; 869  |#define RSRC_WARNING_MSG_LINE2 318    
                            15466 ; 870  |//$FILENAME lowbattery.src
                            15467 ; 871  |#define RSRC_BROWNOUT_BITMAP 319    
                            15468 ; 872  |//$FILENAME vbr.src
                            15469 ; 873  |#define RSRC_VBR_BITMAP 320    
                            15470 ; 874  |
                            15471 ; 875  |//$FILENAME string_song.src
                            15472 ; 876  |#define RSRC_STRING_SONG_COLON 321    
                            15473 ; 877  |//$FILENAME string_voice.src
                            15474 ; 878  |#define RSRC_STRING_VOICE_COLON 322    
                            15475 ; 879  |
                            15476 ; 880  |//$FILENAME time_date_title.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 261

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15477 ; 881  |#define RSRC_TIME_DATE_TITLE 323    
                            15478 ; 882  |//$FILENAME set_time_title.src
                            15479 ; 883  |#define RSRC_SET_TIME_TITLE 324    
                            15480 ; 884  |//$FILENAME set_date_title.src
                            15481 ; 885  |#define RSRC_SET_DATE_TITLE 325    
                            15482 ; 886  |//$FILENAME string_searching.src
                            15483 ; 887  |#define RSRC_STRING_SEARCHING 326    
                            15484 ; 888  |/////////////////////////////////////////////////////////////////////////////////
                            15485 ; 889  |//  Save Changes
                            15486 ; 890  |/////////////////////////////////////////////////////////////////////////////////
                            15487 ; 891  |//$FILENAME save_changes_yes.src
                            15488 ; 892  |#define RSRC_SAVE_CHANGES_YES 327    
                            15489 ; 893  |//$FILENAME save_changes_no.src
                            15490 ; 894  |#define RSRC_SAVE_CHANGES_NO 328    
                            15491 ; 895  |//$FILENAME save_changes_cancel.src
                            15492 ; 896  |#define RSRC_SAVE_CHANGES_CANCEL 329    
                            15493 ; 897  |//$FILENAME save_changes_clear.src
                            15494 ; 898  |#define RSRC_SAVE_CHANGES_CLEAR 330    
                            15495 ; 899  |/////////////////////////////////////////////////////////////////////////////////
                            15496 ; 900  |//  Contrast
                            15497 ; 901  |/////////////////////////////////////////////////////////////////////////////////
                            15498 ; 902  |//$FILENAME contrast_title.src
                            15499 ; 903  |#define RSRC_CONTRAST_TITLE 331    
                            15500 ; 904  |//$FILENAME contrast_frame.src
                            15501 ; 905  |#define RSRC_CONTRAST_FRAME 332    
                            15502 ; 906  |//$FILENAME contrast_level0.src
                            15503 ; 907  |#define RSRC_CONTRAST_LEVEL_0 333    
                            15504 ; 908  |//$FILENAME contrast_level1.src
                            15505 ; 909  |#define RSRC_CONTRAST_LEVEL_1 334    
                            15506 ; 910  |//$FILENAME contrast_level2.src
                            15507 ; 911  |#define RSRC_CONTRAST_LEVEL_2 335    
                            15508 ; 912  |//$FILENAME contrast_level3.src
                            15509 ; 913  |#define RSRC_CONTRAST_LEVEL_3 336    
                            15510 ; 914  |//$FILENAME contrast_level4.src
                            15511 ; 915  |#define RSRC_CONTRAST_LEVEL_4 337    
                            15512 ; 916  |//$FILENAME contrast_level5.src
                            15513 ; 917  |#define RSRC_CONTRAST_LEVEL_5 338    
                            15514 ; 918  |//$FILENAME contrast_level6.src
                            15515 ; 919  |#define RSRC_CONTRAST_LEVEL_6 339    
                            15516 ; 920  |//$FILENAME contrast_level7.src
                            15517 ; 921  |#define RSRC_CONTRAST_LEVEL_7 340    
                            15518 ; 922  |//$FILENAME contrast_level8.src
                            15519 ; 923  |#define RSRC_CONTRAST_LEVEL_8 341    
                            15520 ; 924  |//$FILENAME contrast_level9.src
                            15521 ; 925  |#define RSRC_CONTRAST_LEVEL_9 342    
                            15522 ; 926  |//$FILENAME contrast_level10.src
                            15523 ; 927  |#define RSRC_CONTRAST_LEVEL_10 343    
                            15524 ; 928  |
                            15525 ; 929  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15526 ; 930  |// Funclets
                            15527 ; 931  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15528 ; 932  |//$FILENAME Funclet_SetRTC.src
                            15529 ; 933  |#define RSRC_FUNCLET_SET_RTC 344    
                            15530 ; 934  |//$FILENAME Funclet_InitRTC.src
                            15531 ; 935  |#define RSRC_FUNCLET_INIT_RTC 345    
                            15532 ; 936  |//$FILENAME Funclet_ReadRTC.src
                            15533 ; 937  |#define RSRC_FUNCLET_READ_RTC 346    
                            15534 ; 938  |//$FILENAME Funclet_SysResetAllInt.src
                            15535 ; 939  |#define RSRC_FUNCLET_SYSRESETALLINT 347    
                            15536 ; 940  |//$FILENAME Funclet_SysSetupDecVec.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 262

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15537 ; 941  |#define RSRC_FUNCLET_SYSSETUPDECVEC 348    
                            15538 ; 942  |//$FILENAME Funclet_SysSetupEncVec.src
                            15539 ; 943  |#define RSRC_FUNCLET_SYSSETUPENCVEC 349    
                            15540 ; 944  |//$FILENAME Funclet_SysTimeInit.src
                            15541 ; 945  |#define RSRC_FUNCLET_SYSTIMEINIT 350    
                            15542 ; 946  |//$FILENAME Funclet_AnalogInit.src
                            15543 ; 947  |#define RSRC_FUNCLET_ANALOGINIT 351    
                            15544 ; 948  |//$FILENAME Funclet_UsbConnected.src
                            15545 ; 949  |#define RSRC_FUNCLET_USBCONNECTED 352    
                            15546 ; 950  |//$FILENAME Funclet_ButtonInit.src
                            15547 ; 951  |#define RSRC_FUNCLET_BUTTONINIT 353    
                            15548 ; 952  |//$FILENAME Funclet_PowerUpHeadPhones.src
                            15549 ; 953  |#define RSRC_FUNCLET_POWERUPHEADPHONES 354    
                            15550 ; 954  |//$FILENAME Funclet_PowerDownHeadPhones.src
                            15551 ; 955  |#define RSRC_FUNCLET_POWERDOWNHEADPHONES 355    
                            15552 ; 956  |//$FILENAME Funclet_StartProject.src
                            15553 ; 957  |#define RSRC_FUNCLET_STARTPROJECT 356    
                            15554 ; 958  |//$FILENAME Funclet_ModuleSetTimer.src
                            15555 ; 959  |#define RSRC_FUNCLET_MODULESETTIMER 357    
                            15556 ; 960  |//$FILENAME null.src
                            15557 ; 961  |#define RSRC_FUNCLET_MEDIADETECTION 358    
                            15558 ; 962  |//$FILENAME Funclet_SysStopDecoder.src
                            15559 ; 963  |#define RSRC_FUNCLET_SYSSTOPDECODER 359    
                            15560 ; 964  |//$FILENAME Funclet_SysStopEncoder.src
                            15561 ; 965  |#define RSRC_FUNCLET_SYSSTOPENCODER 360    
                            15562 ; 966  |//$FILENAME Funclet_SysSetDecoder.src
                            15563 ; 967  |#define RSRC_FUNCLET_SYSSETDECODER 361    
                            15564 ; 968  |//$FILENAME Funclet_SysSetEncoder.src
                            15565 ; 969  |#define RSRC_FUNCLET_SYSSETENCODER 362    
                            15566 ; 970  |//$FILENAME null.src
                            15567 ; 971  |#define RSRC_FUNCLET_PROCESSPT 363    
                            15568 ; 972  |//$FILENAME Funclet_DisplaySplashScreen.src
                            15569 ; 973  |#define RSRC_FUNCLET_DISPLAYSPLASHSCREEN 364    
                            15570 ; 974  |//$FILENAME Funclet_SysGetVolume.src
                            15571 ; 975  |#define RSRC_FUNCLET_SYSGETVOLUME 365    
                            15572 ; 976  |//$FILENAME null.src
                            15573 ; 977  |#define RSRC_FUNCLET_MMCENUMERATEPHYSICALDEVICE 366    
                            15574 ; 978  |//$FILENAME null.src
                            15575 ; 979  |#define RSRC_FUNCLET_RESETDEVICE 367    
                            15576 ; 980  |//$FILENAME null.src
                            15577 ; 981  |#define RSRC_FUNCLET_PROCESSCSD 368    
                            15578 ; 982  |//$FILENAME null.src
                            15579 ; 983  |#define RSRC_FUNCLET_PROCESSPARTITION 369    
                            15580 ; 984  |//$FILENAME null.src
                            15581 ; 985  |#define RSRC_FUNCLET_PARTITIONENTRYCOPY 370    
                            15582 ; 986  |//$FILENAME Funclet_MixerMasterFadeOut.src
                            15583 ; 987  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_OUT 371    
                            15584 ; 988  |//$FILENAME Funclet_MixerMasterFadeIn.src
                            15585 ; 989  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_IN 372    
                            15586 ; 990  |//$FILENAME Funclet_EncSetProperties.src
                            15587 ; 991  |#define RSRC_FUNCLET_ENCSETPROPERTIES 373    
                            15588 ; 992  |//$FILENAME null.src
                            15589 ; 993  |#define RSRC_FUNCLET_DOESMBREXIST 374    
                            15590 ; 994  |//$FILENAME null.src
                            15591 ; 995  |#define RSRC_FUNCLET_EXTRACTPARTITIONPARAMETERS 375    
                            15592 ; 996  |//$FILENAME Funclet_SaveSettings.src
                            15593 ; 997  |#define RSRC_FUNCLET_SYSSAVESETTINGS 376    
                            15594 ; 998  |//$FILENAME Funclet_LoadSettings.src
                            15595 ; 999  |#define RSRC_FUNCLET_SYSLOADSETTINGS 377    
                            15596 ; 1000 |///////////////////////////////////////////////////////////////
                            15597 ; 1001 |// Sanyo FM Tuner Fuclet
                            15598 ; 1002 |///////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 263

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15599 ; 1003 |//RSRC_FUNCLET_TUNER_DRIVER_INIT    equ      334    ;$FILENAME Funclet_TunerDriverInit.src
                                  
                            15600 ; 1004 |//RSRC_FUNCLET_TUNER_SCAN_STATIONS    equ      335    ;$FILENAME Funclet_TunerScanStations
                                  .src
                            15601 ; 1005 |//RSRC_FUNCLET_TUNER_SET_TO_PRESET    equ      336    ;$FILENAME Funclet_TunerSetToPreset.
                                  src
                            15602 ; 1006 |//RSRC_FUNCLET_TUNER_SET_MONO_STEREO    equ      337    ;$FILENAME Funclet_TunerSetMonoSte
                                  reo.src
                            15603 ; 1007 |//RSRC_FUNCLET_TUNER_SET_STANDBY    equ      338    ;$FILENAME Funclet_TunerSetStandby.src
                                  
                            15604 ; 1008 |//RSRC_FUNCLET_TUNER_SET_PRESET    equ      339    ;$FILENAME Funclet_TunerSetPreset.src
                            15605 ; 1009 |//RSRC_FUNCLET_TUNER_ERASE_PRESET    equ      340    ;$FILENAME Funclet_TunerErasePreset.s
                                  rc
                            15606 ; 1010 |//RSRC_FUNCLET_TUNER_SET_IF    equ      341    ;$FILENAME Funclet_TunerSetIf.src
                            15607 ; 1011 |//RSRC_FUNCLET_TUNER_WRITE_IF_OSC    equ      342    ;$FILENAME Funclet_TunerWriteIfOSc.sr
                                  c
                            15608 ; 1012 |//RSRC_FUNCLET_TUNER_GET_FIELD_STRENGTH    equ      343    ;$FILENAME Funclet_TunerGetFiel
                                  dStrength.src
                            15609 ; 1013 |//RSRC_FUNCLET_TUNER_INIT_RF_CAP_OSC    equ      344    ;$FILENAME Funclet_TunerInitRfCapO
                                  sc.src
                            15610 ; 1014 |//RSRC_FUNCLET_TUNER_STORE_FM_STATION    equ      345    ;$FILENAME Funclet_TunerStoreFmSt
                                  ation.src
                            15611 ; 1015 |//RSRC_FUNCLET_TUNER_STORE_FM_PRESET    equ      346    ;$FILENAME Funclet_TunerStoreFmPre
                                  set.src
                            15612 ; 1016 |//RSRC_FUNCLET_TUNER_SET_REGION    equ      347    ;$FILENAME Funclet_TunerSetRegion.src
                            15613 ; 1017 |
                            15614 ; 1018 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15615 ; 1019 |// WMA Resources
                            15616 ; 1020 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15617 ; 1021 |//$FILENAME wmaCore.src
                            15618 ; 1022 |#define RSRC_WMA_CORE 378    
                            15619 ; 1023 |//$FILENAME wmaMidLow.src
                            15620 ; 1024 |#define RSRC_WMA_MIDLOW 379    
                            15621 ; 1025 |//$FILENAME wmaHigh.src
                            15622 ; 1026 |#define RSRC_WMA_HIGH 380    
                            15623 ; 1027 |//$FILENAME wmaHighMid.src
                            15624 ; 1028 |#define RSRC_WMA_HIGHMID 381    
                            15625 ; 1029 |//$FILENAME wmaMid.src
                            15626 ; 1030 |#define RSRC_WMA_MID 382    
                            15627 ; 1031 |//$FILENAME wmaLow.src
                            15628 ; 1032 |#define RSRC_WMA_LOW 383    
                            15629 ; 1033 |//$FILENAME wmaX1mem.src
                            15630 ; 1034 |#define RSRC_WMA_DATA_X1 384    
                            15631 ; 1035 |//$FILENAME wmaYmem.src
                            15632 ; 1036 |#define RSRC_WMA_DATA_Y 385    
                            15633 ; 1037 |//$FILENAME wmaLXmem.src
                            15634 ; 1038 |#define RSRC_WMA_DATA_L_X 386    
                            15635 ; 1039 |//$FILENAME wmaLYmem.src
                            15636 ; 1040 |#define RSRC_WMA_DATA_L_Y 387    
                            15637 ; 1041 |//$FILENAME wmaHuff44Qb.src
                            15638 ; 1042 |#define RSRC_WMA_HUFF44QB 388    
                            15639 ; 1043 |//$FILENAME wmaHuff44Ob.src
                            15640 ; 1044 |#define RSRC_WMA_HUFF44OB 389    
                            15641 ; 1045 |//$FILENAME wmaHuff16Ob.src
                            15642 ; 1046 |#define RSRC_WMA_HUFF16OB 390    
                            15643 ; 1047 |//$FILENAME drmpdcommon.src
                            15644 ; 1048 |#define RSRC_DRMPD_COMMON 391    
                            15645 ; 1049 |//$FILENAME januswmasupport.src
                            15646 ; 1050 |#define RSRC_JANUS_WMASUPPORT 392    
                            15647 ; 1051 |//$FILENAME wmalicenseinit.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 264

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15648 ; 1052 |#define RSRC_WMA_LICENSEINIT 393    
                            15649 ; 1053 |//$FILENAME wma_tables.src
                            15650 ; 1054 |#define RSRC_WMA_TABLES 394    
                            15651 ; 1055 |//$FILENAME janus_tables.src
                            15652 ; 1056 |#define RSRC_JANUS_TABLES 395    
                            15653 ; 1057 |//$FILENAME wma_constants.src
                            15654 ; 1058 |#define RSRC_WMA_CONSTANTS 396    
                            15655 ; 1059 |//$FILENAME janus_constants.src
                            15656 ; 1060 |#define RSRC_JANUS_CONSTANTS 397    
                            15657 ; 1061 |//$FILENAME janus_xmem.src
                            15658 ; 1062 |#define RSRC_JANUS_X 398    
                            15659 ; 1063 |//$FILENAME janusy_data.src
                            15660 ; 1064 |#define RSRC_JANUSY_DATA 399    
                            15661 ; 1065 |
                            15662 ; 1066 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15663 ; 1067 |// Fonts -- these are last because they are very large
                            15664 ; 1068 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15665 ; 1069 |//$FILENAME font_table.src
                            15666 ; 1070 |#define RSRC_FONT_TABLE 400    
                            15667 ; 1071 |//$FILENAME font_PGM.src
                            15668 ; 1072 |#define RSRC_PGM_8 401    
                            15669 ; 1073 |//$FILENAME font_SGMs.src
                            15670 ; 1074 |#define RSRC_SGMS_8 402    
                            15671 ; 1075 |//$FILENAME font_script_00.src
                            15672 ; 1076 |#define RSRC_SCRIPT_00_8 403    
                            15673 ; 1077 |//$FILENAME font_scripts.src
                            15674 ; 1078 |#define RSRC_SCRIPTS_8 404    
                            15675 ; 1079 |//$FILENAME font_PDM.src
                            15676 ; 1080 |#define RSRC_PDM 405    
                            15677 ; 1081 |//$FILENAME font_SDMs.src
                            15678 ; 1082 |#define RSRC_SDMS 406    
                            15679 ; 1083 |//$FILENAME bitmap_warning.src
                            15680 ; 1084 |#define RSRC_WARNING 407    
                            15681 ; 1085 |//$FILENAME bitmap_device_full.src
                            15682 ; 1086 |#define RSRC_DEVICE_FULL 408    
                            15683 ; 1087 |
                            15684 ; 1088 |
                            15685 ; 1089 |//$FILENAME lcd_controller_init.src
                            15686 ; 1090 |#define RSRC_LCD_INIT_SEQ 409    
                            15687 ; 1091 |
                            15688 ; 1092 |//$FILENAME Funclet_DBCSToUnicode.src
                            15689 ; 1093 |#define RSRC_FUNCLET_DBCS_TO_UNICODE 410    
                            15690 ; 1094 |//$FILENAME Funclet_DBCSToUnicodeDstXSrcY.src
                            15691 ; 1095 |#define RSRC_FUNCLET_DBCS_TO_UNICODE_DSTX_SRCY 411    
                            15692 ; 1096 |//$FILENAME Funclet_LCDSetFont.src
                            15693 ; 1097 |#define RSRC_FUNCLET_SET_FONT 412    
                            15694 ; 1098 |//$FILENAME Funclet_GetTextWidthAddressUnicode.src
                            15695 ; 1099 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_UNICODE 413    
                            15696 ; 1100 |//$FILENAME Funclet_GetTextWidthResourceUnicode.src
                            15697 ; 1101 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_UNICODE 414    
                            15698 ; 1102 |//$FILENAME Funclet_GetTextWidthAddressDBCS.src
                            15699 ; 1103 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_DBCS 415    
                            15700 ; 1104 |//$FILENAME Funclet_GetTextWidthResourceDBCS.src
                            15701 ; 1105 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_DBCS 416    
                            15702 ; 1106 |//$FILENAME Funclet_ChipSerialNumberInit.src
                            15703 ; 1107 |#define RSRC_FUNCLET_CHIPSERIALNUMBERINIT 417    
                            15704 ; 1108 |//$FILENAME Funclet_InternalMediaSerialNumberInit.src
                            15705 ; 1109 |#define RSRC_FUNCLET_INTERNALMEDIASERIALNUMBERINIT 418    
                            15706 ; 1110 |//$FILENAME Funclet_ChipGetSerialNumber.src
                            15707 ; 1111 |#define RSRC_FUNCLET_CHIPGETSERIALNUMBER 419    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 265

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15708 ; 1112 |//$FILENAME Funclet_CreateNullSerialNumber.src
                            15709 ; 1113 |#define RSRC_FUNCLET_CREATENULLSERIALNUMBER 420    
                            15710 ; 1114 |//$FILENAME Funclet_ConvertHexToASCII.src
                            15711 ; 1115 |#define RSRC_FUNCLET_CONVERTHEXTOASCII 421    
                            15712 ; 1116 |//$FILENAME Funclet_LowResolutionAdcInit.src
                            15713 ; 1117 |#define RSRC_FUNCLET_LOWRESOLUTIONADCINIT 422    
                            15714 ; 1118 |
                            15715 ; 1119 |
                            15716 ; 1120 |//$FILENAME sysrecord.src
                            15717 ; 1121 |#define RSRC_SYSRECORD_CODE 423    
                            15718 ; 1122 |
                            15719 ; 1123 |//$FILENAME string_record_settings.src
                            15720 ; 1124 |#define RSRC_STRING_RECORD_SETTINGS 424    
                            15721 ; 1125 |//$FILENAME string_sample_rate.src
                            15722 ; 1126 |#define RSRC_STRING_SAMPLE_RATE 425    
                            15723 ; 1127 |//$FILENAME string_encoder.src
                            15724 ; 1128 |#define RSRC_STRING_ENCODER 426    
                            15725 ; 1129 |//$FILENAME string_adpcm.src
                            15726 ; 1130 |#define RSRC_STRING_ADPCM 427    
                            15727 ; 1131 |//$FILENAME string_msadpcm.src
                            15728 ; 1132 |#define RSRC_STRING_MSADPCM 428    
                            15729 ; 1133 |//$FILENAME string_imadpcm.src
                            15730 ; 1134 |#define RSRC_STRING_IMADPCM 429    
                            15731 ; 1135 |//$FILENAME string_pcm.src
                            15732 ; 1136 |#define RSRC_STRING_PCM 430    
                            15733 ; 1137 |//$FILENAME string_internal.src
                            15734 ; 1138 |#define RSRC_STRING_INTERNAL 431    
                            15735 ; 1139 |//$FILENAME string_external.src
                            15736 ; 1140 |#define RSRC_STRING_EXTERNAL 432    
                            15737 ; 1141 |//$FILENAME string_device.src
                            15738 ; 1142 |#define RSRC_STRING_DEVICE 433    
                            15739 ; 1143 |//$FILENAME string_source.src
                            15740 ; 1144 |#define RSRC_STRING_SOURCE 434    
                            15741 ; 1145 |//$FILENAME string_microphone.src
                            15742 ; 1146 |#define RSRC_STRING_MICROPHONE 435    
                            15743 ; 1147 |//$FILENAME string_linein.src
                            15744 ; 1148 |#define RSRC_STRING_LINEIN 436    
                            15745 ; 1149 |//$FILENAME string_bits.src
                            15746 ; 1150 |#define RSRC_STRING_BITS 437    
                            15747 ; 1151 |//$FILENAME string_4.src
                            15748 ; 1152 |#define RSRC_STRING_4 438    
                            15749 ; 1153 |//$FILENAME string_8.src
                            15750 ; 1154 |#define RSRC_STRING_8 439    
                            15751 ; 1155 |//$FILENAME string_16.src
                            15752 ; 1156 |#define RSRC_STRING_16 440    
                            15753 ; 1157 |//$FILENAME string_24.src
                            15754 ; 1158 |#define RSRC_STRING_24 441    
                            15755 ; 1159 |//$FILENAME string_fm.src
                            15756 ; 1160 |#define RSRC_STRING_FM 442    
                            15757 ; 1161 |//$FILENAME string_mono.src
                            15758 ; 1162 |#define RSRC_STRING_MONO 443    
                            15759 ; 1163 |//$FILENAME string_stereo.src
                            15760 ; 1164 |#define RSRC_STRING_STEREO 444    
                            15761 ; 1165 |//$FILENAME string_8000hz.src
                            15762 ; 1166 |#define RSRC_STRING_8000HZ 445    
                            15763 ; 1167 |//$FILENAME string_11025hz.src
                            15764 ; 1168 |#define RSRC_STRING_11025HZ 446    
                            15765 ; 1169 |//$FILENAME string_16000hz.src
                            15766 ; 1170 |#define RSRC_STRING_16000HZ 447    
                            15767 ; 1171 |//$FILENAME string_22050hz.src
                            15768 ; 1172 |#define RSRC_STRING_22050HZ 448    
                            15769 ; 1173 |//$FILENAME string_32000hz.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 266

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15770 ; 1174 |#define RSRC_STRING_32000HZ 449    
                            15771 ; 1175 |//$FILENAME string_44100hz.src
                            15772 ; 1176 |#define RSRC_STRING_44100HZ 450    
                            15773 ; 1177 |//$FILENAME string_48000hz.src
                            15774 ; 1178 |#define RSRC_STRING_48000HZ 451    
                            15775 ; 1179 |//$FILENAME string_channels.src
                            15776 ; 1180 |#define RSRC_STRING_CHANNELS 452    
                            15777 ; 1181 |//$FILENAME string_spaces.src
                            15778 ; 1182 |#define RSRC_STRING_SPACES 453    
                            15779 ; 1183 |//$FILENAME slider_bar.src
                            15780 ; 1184 |#define RSRC_SLIDER_BAR 454    
                            15781 ; 1185 |//$FILENAME slider_bar_inv.src
                            15782 ; 1186 |#define RSRC_SLIDER_BAR_INV 455    
                            15783 ; 1187 |//$FILENAME slider_track.src
                            15784 ; 1188 |#define RSRC_SLIDER_TRACK 456    
                            15785 ; 1189 |//$FILENAME string_no_files.src
                            15786 ; 1190 |#define RSRC_STRING_NO_FILES 457    
                            15787 ; 1191 |
                            15788 ; 1192 |/////////////////////////////////////////////////////////////////////
                            15789 ; 1193 |//  Time and Date Resource Strings
                            15790 ; 1194 |/////////////////////////////////////////////////////////////////////
                            15791 ; 1195 |//$FILENAME string_sunday.src
                            15792 ; 1196 |#define RSRC_STRING_SUNDAY 458    
                            15793 ; 1197 |//$FILENAME string_monday.src
                            15794 ; 1198 |#define RSRC_STRING_MONDAY 459    
                            15795 ; 1199 |//$FILENAME string_tuesday.src
                            15796 ; 1200 |#define RSRC_STRING_TUESDAY 460    
                            15797 ; 1201 |//$FILENAME string_wednesday.src
                            15798 ; 1202 |#define RSRC_STRING_WEDNESDAY 461    
                            15799 ; 1203 |//$FILENAME string_thursday.src
                            15800 ; 1204 |#define RSRC_STRING_THURSDAY 462    
                            15801 ; 1205 |//$FILENAME string_friday.src
                            15802 ; 1206 |#define RSRC_STRING_FRIDAY 463    
                            15803 ; 1207 |//$FILENAME string_saturday.src
                            15804 ; 1208 |#define RSRC_STRING_SATURDAY 464    
                            15805 ; 1209 |//$FILENAME string_am.src
                            15806 ; 1210 |#define RSRC_STRING_AM 465    
                            15807 ; 1211 |//$FILENAME string_pm.src
                            15808 ; 1212 |#define RSRC_STRING_PM 466    
                            15809 ; 1213 |//$FILENAME string_amclear.src
                            15810 ; 1214 |#define RSRC_STRING_AMCLEAR 467    
                            15811 ; 1215 |//$FILENAME string_slash.src
                            15812 ; 1216 |#define RSRC_STRING_SLASH 468    
                            15813 ; 1217 |//$FILENAME string_colon.src
                            15814 ; 1218 |#define RSRC_STRING_COLON 469    
                            15815 ; 1219 |//$FILENAME string_12hour.src
                            15816 ; 1220 |#define RSRC_STRING_12HOUR 470    
                            15817 ; 1221 |//$FILENAME string_24hour.src
                            15818 ; 1222 |#define RSRC_STRING_24HOUR 471    
                            15819 ; 1223 |//$FILENAME string_format.src
                            15820 ; 1224 |#define RSRC_STRING_FORMAT 472    
                            15821 ; 1225 |//$FILENAME string_mmddyyyy.src
                            15822 ; 1226 |#define RSRC_STRING_MMDDYYYY 473    
                            15823 ; 1227 |//$FILENAME string_ddmmyyyy.src
                            15824 ; 1228 |#define RSRC_STRING_DDMMYYYY 474    
                            15825 ; 1229 |//$FILENAME string_yyyymmdd.src
                            15826 ; 1230 |#define RSRC_STRING_YYYYMMDD 475    
                            15827 ; 1231 |//$FILENAME string_ok.src
                            15828 ; 1232 |#define RSRC_STRING_OK 476    
                            15829 ; 1233 |//$FILENAME string_cancel.src
                            15830 ; 1234 |#define RSRC_STRING_CANCEL 477    
                            15831 ; 1235 |//$FILENAME negative_sign.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 267

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15832 ; 1236 |#define RSRC_NEGATIVE_SIGN 478    
                            15833 ; 1237 |//$FILENAME string_dec_pt5.src
                            15834 ; 1238 |#define RSRC_DEC_PT5_STRING 479    
                            15835 ; 1239 |//$FILENAME string_dec_pt0.src
                            15836 ; 1240 |#define RSRC_DEC_PT0_STRING 480    
                            15837 ; 1241 |//$FILENAME string_db.src
                            15838 ; 1242 |#define RSRC_DB_STRING 481    
                            15839 ; 1243 |//$FILENAME string_hz2.src
                            15840 ; 1244 |#define RSRC_HZ2_STRING 482    
                            15841 ; 1245 |
                            15842 ; 1246 |
                            15843 ; 1247 |//$FILENAME record_settings_menu_code_bank.src
                            15844 ; 1248 |#define RSRC_RECORD_SETTINGS_MENU_CODE_BANK 483    
                            15845 ; 1249 |//$FILENAME metadata_codebank.src
                            15846 ; 1250 |#define RSRC_METADATA_CODEBANK 484    
                            15847 ; 1251 |//$FILENAME mp3metadata_codebank.src
                            15848 ; 1252 |#define RSRC_MP3_METADATA_CODEBANK 485    
                            15849 ; 1253 |//$FILENAME wmametadata_codebank.src
                            15850 ; 1254 |#define RSRC_WMA_METADATA_CODEBANK 486    
                            15851 ; 1255 |//$FILENAME wavmetadata_codebank.src
                            15852 ; 1256 |#define RSRC_WAV_METADATA_CODEBANK 487    
                            15853 ; 1257 |//$FILENAME smvmetadata_codebank.src
                            15854 ; 1258 |#define RSRC_SMV_METADATA_CODEBANK 488    
                            15855 ; 1259 |//$FILENAME playlist2init_codebank.src
                            15856 ; 1260 |#define RSRC_PLAYLIST2INIT_CODEBANK 489    
                            15857 ; 1261 |
                            15858 ; 1262 |//$FILENAME delete_successful.src
                            15859 ; 1263 |#define RSRC_DELETE_SUCCESSFUL 490    
                            15860 ; 1264 |//$FILENAME delete_error.src
                            15861 ; 1265 |#define RSRC_DELETE_ERROR 491    
                            15862 ; 1266 |//$FILENAME lic_expired.src
                            15863 ; 1267 |#define RSRC_LIC_EXPIRED 492    
                            15864 ; 1268 |//$FILENAME id3v2_codebank.src
                            15865 ; 1269 |#define RSRC_ID3V2_CODEBANK 493    
                            15866 ; 1270 |//$FILENAME id3v2lyrics_codebank.src
                            15867 ; 1271 |#define RSRC_ID3V2_LYRICS_CODEBANK 494    
                            15868 ; 1272 |//$FILENAME lyrics3_codebank.src
                            15869 ; 1273 |#define RSRC_LYRICS3_CODEBANK 495    
                            15870 ; 1274 |//$FILENAME lrc_codebank.src
                            15871 ; 1275 |#define RSRC_LRC_CODEBANK 496    
                            15872 ; 1276 |//$FILENAME lyrics_api_codebank.src
                            15873 ; 1277 |#define RSRC_LYRICS_API_CODEBANK 497    
                            15874 ; 1278 |//$FILENAME wmalyrics_codebank.src
                            15875 ; 1279 |#define RSRC_WMA_LYRICS_CODEBANK 498    
                            15876 ; 1280 |//$FILENAME apicframe_codebank.src
                            15877 ; 1281 |#define RSRC_APIC_FRAME_CODEBANK 499    
                            15878 ; 1282 |
                            15879 ; 1283 |//$FILENAME exmediaerror1.src
                            15880 ; 1284 |#define RSRC_EXTERNAL_MEDIA_ERROR1 500    
                            15881 ; 1285 |//$FILENAME exmediaerror2.src
                            15882 ; 1286 |#define RSRC_EXTERNAL_MEDIA_ERROR2 501    
                            15883 ; 1287 |//$FILENAME inmediaerror1.src
                            15884 ; 1288 |#define RSRC_INTERNAL_MEDIA_ERROR1 502    
                            15885 ; 1289 |
                            15886 ; 1290 |//$FILENAME backlight_title.src
                            15887 ; 1291 |#define RSRC_BACKLIGHT_TITLE 503    
                            15888 ; 1292 |//$FILENAME backlight_state_on.src
                            15889 ; 1293 |#define RSRC_BACKLIGHT_STATE_ON 504    
                            15890 ; 1294 |//$FILENAME backlight_state_off.src
                            15891 ; 1295 |#define RSRC_BACKLIGHT_STATE_OFF 505    
                            15892 ; 1296 |//$FILENAME backlightmenu.src
                            15893 ; 1297 |#define RSRC_BACKLIGHT_MENU_CODE_BANK 506    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 268

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15894 ; 1298 |//$FILENAME string_backlight_menu.src
                            15895 ; 1299 |#define RSRC_STRING_BACKLIGHT_MENU 507    
                            15896 ; 1300 |
                            15897 ; 1301 |//$FILENAME enc_mp3mod.src
                            15898 ; 1302 |#define RSRC_ENC_MP3_MOD_CODE 508    
                            15899 ; 1303 |//$FILENAME enc_mp3p.src
                            15900 ; 1304 |#define RSRC_ENC_MP3P_CODE 509    
                            15901 ; 1305 |//$FILENAME enc_mp3x.src
                            15902 ; 1306 |#define RSRC_ENC_MP3X_CODE 510    
                            15903 ; 1307 |//$FILENAME enc_mp3y.src
                            15904 ; 1308 |#define RSRC_ENC_MP3Y_CODE 511    
                            15905 ; 1309 |//$FILENAME mp3_implementation.src
                            15906 ; 1310 |#define RSRC_MP3_IMPLEMENTATION 512    
                            15907 ; 1311 |//$FILENAME string_mp3.src
                            15908 ; 1312 |#define RSRC_STRING_MP3 513    
                            15909 ; 1313 |//$FILENAME string_all.src
                            15910 ; 1314 |#define RSRC_STRING_ALL 514    
                            15911 ; 1315 |
                            15912 ; 1316 |//$FILENAME mediastartup.src
                            15913 ; 1317 |#define RSRC_NANDMEDIAINIT 515    
                            15914 ; 1318 |#define RSRC_NANDMEDIAALLOCATE 0
                            15915 ; 1319 |#define RSRC_NANDMEDIADISCOVERALLOCATION 0
                            15916 ; 1320 |#define RSRC_NANDMEDIAGETMEDIATABLE RSRC_NANDMEDIAINIT
                            15917 ; 1321 |#define RSRC_NANDMEDIAGETINFO RSRC_NANDMEDIAINIT
                            15918 ; 1322 |#define RSRC_NANDMEDIAERASE 0
                            15919 ; 1323 |
                            15920 ; 1324 |//$FILENAME nanddatadriveinit.src
                            15921 ; 1325 |#define RSRC_NANDDATADRIVEINIT 516    
                            15922 ; 1326 |#define RSRC_NANDDATADRIVEGETINFO RSRC_NANDDATADRIVEREADSECTOR
                            15923 ; 1327 |#define RSRC_NANDDATADRIVESETINFO 0
                            15924 ; 1328 |//$FILENAME nanddatadrivereadsector.src
                            15925 ; 1329 |#define RSRC_NANDDATADRIVEREADSECTOR 517    
                            15926 ; 1330 |#define RSRC_NANDDATADRIVEWRITESECTOR RSRC_NANDDATADRIVEREADSECTOR
                            15927 ; 1331 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESETUP 0
                            15928 ; 1332 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESECTOR 0
                            15929 ; 1333 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESETUP 0
                            15930 ; 1334 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESECTOR 0
                            15931 ; 1335 |#define RSRC_NANDDATADRIVEERASE 0
                            15932 ; 1336 |#define RSRC_NANDDATADRIVEFLUSH RSRC_NANDDATADRIVEREADSECTOR
                            15933 ; 1337 |
                            15934 ; 1338 |#define RSRC_NANDSYSTEMDRIVEINIT RSRC_NANDMEDIAINIT
                            15935 ; 1339 |#define RSRC_NANDSYSTEMDRIVEGETINFO RSRC_NANDMEDIAINIT
                            15936 ; 1340 |#define RSRC_NANDSYSTEMDRIVESETINFO 0
                            15937 ; 1341 |#define RSRC_NANDSYSTEMDRIVEREADSECTOR 0
                            15938 ; 1342 |#define RSRC_NANDSYSTEMDRIVEWRITESECTOR 0
                            15939 ; 1343 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESETUP 0
                            15940 ; 1344 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESECTOR 0
                            15941 ; 1345 |#define RSRC_NANDSYSTEMDRIVEERASE 0
                            15942 ; 1346 |#define RSRC_NANDSYSTEMDRIVEFLUSH 0
                            15943 ; 1347 |
                            15944 ; 1348 |//$FILENAME vbr_codebank.src
                            15945 ; 1349 |#define RSRC_VBR_CODEBANK 518    
                            15946 ; 1350 |
                            15947 ; 1351 |//$FILENAME string_recordtest_menu.src
                            15948 ; 1352 |#define RSRC_STRING_RECORDTEST_MENU 519    
                            15949 ; 1353 |//$FILENAME string_recordtest_duration.src
                            15950 ; 1354 |#define RSRC_STRING_DURATION 520    
                            15951 ; 1355 |//$FILENAME string_recordtest_time5.src
                            15952 ; 1356 |#define RSRC_STRING_TIME5 521    
                            15953 ; 1357 |//$FILENAME string_recordtest_time10.src
                            15954 ; 1358 |#define RSRC_STRING_TIME10 522    
                            15955 ; 1359 |//$FILENAME string_recordtest_time30.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 269

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15956 ; 1360 |#define RSRC_STRING_TIME30 523    
                            15957 ; 1361 |//$FILENAME string_recordtest_time60.src
                            15958 ; 1362 |#define RSRC_STRING_TIME60 524    
                            15959 ; 1363 |//$FILENAME string_recordtest_time300.src
                            15960 ; 1364 |#define RSRC_STRING_TIME300 525    
                            15961 ; 1365 |//$FILENAME string_recordtest_time600.src
                            15962 ; 1366 |#define RSRC_STRING_TIME600 526    
                            15963 ; 1367 |
                            15964 ; 1368 |//$FILENAME test_title.src
                            15965 ; 1369 |#define RSRC_TEST_TITLE 527    
                            15966 ; 1370 |//$FILENAME testmenu.src
                            15967 ; 1371 |#define RSRC_TEST_MENU_CODE_BANK 528    
                            15968 ; 1372 |
                            15969 ; 1373 |
                            15970 ; 1374 |//$FILENAME mmcmediastartup.src
                            15971 ; 1375 |#define RSRC_MMCDATADRIVEINIT 529    
                            15972 ; 1376 |#define RSRC_MMCMEDIAALLOCATE RSRC_MMCDATADRIVEINIT
                            15973 ; 1377 |#define RSRC_MMCMEDIADISCOVERALLOCATION RSRC_MMCDATADRIVEINIT
                            15974 ; 1378 |//$FILENAME mmcinfo.src
                            15975 ; 1379 |#define RSRC_MMCMEDIAGETINFO 530    
                            15976 ; 1380 |#define RSRC_MMCMEDIAGETMEDIATABLE RSRC_MMCMEDIAGETINFO
                            15977 ; 1381 |//$FILENAME mmcerase.src
                            15978 ; 1382 |#define RSRC_MMCMEDIAERASE 531    
                            15979 ; 1383 |
                            15980 ; 1384 |
                            15981 ; 1385 |#define RSRC_MMCDATADRIVEFLUSH RSRC_MMCDATADRIVEINIT
                            15982 ; 1386 |
                            15983 ; 1387 |//$FILENAME mmcenumerate.src
                            15984 ; 1388 |#define RSRC_MMCENUMERATE 532    
                            15985 ; 1389 |//$FILENAME mmcresetdevice.src
                            15986 ; 1390 |#define RSRC_MMC_RESETDEVICE 533    
                            15987 ; 1391 |//$FILENAME mmcprocesscsd.src
                            15988 ; 1392 |#define RSRC_MMC_PROCESSCSD 534    
                            15989 ; 1393 |//$FILENAME mmcprocesscid.src
                            15990 ; 1394 |#define RSRC_MMC_PROCESSCID 535    
                            15991 ; 1395 |//$FILENAME mmcprocesscid2.src
                            15992 ; 1396 |#define RSRC_FUNCLET_MMCPROCESSCID2 536    
                            15993 ; 1397 |//$FILENAME mmcdetectpresence.src
                            15994 ; 1398 |#define RSRC_MMC_DETECTPRESENCE 537    
                            15995 ; 1399 |//$FILENAME mmcserialnumberinit.src
                            15996 ; 1400 |#define RSRC_MMCSERIALNUMBERINIT 538    
                            15997 ; 1401 |//$FILENAME mmccheckwriteprotect.src
                            15998 ; 1402 |#define RSRC_MMC_CHECKWRITEPROTECT 539    
                            15999 ; 1403 |
                            16000 ; 1404 |//$FILENAME mmcread.src
                            16001 ; 1405 |#define RSRC_MMCDATADRIVEREADSECTOR 540    
                            16002 ; 1406 |//$FILENAME mmcmediainit.src
                            16003 ; 1407 |#define RSRC_MMCMEDIAINIT 541    
                            16004 ; 1408 |//$FILENAME mmcdatadriveinfo.src
                            16005 ; 1409 |#define RSRC_MMCDATADRIVESETINFO 542    
                            16006 ; 1410 |#define RSRC_MMCDATADRIVEGETINFO RSRC_MMCDATADRIVESETINFO
                            16007 ; 1411 |//$FILENAME mmcdatadriveerase.src
                            16008 ; 1412 |#define RSRC_MMCDATADRIVEERASE 543    
                            16009 ; 1413 |
                            16010 ; 1414 |#define RSRC_MMCDATADRIVEWRITESECTOR RSRC_MMCDATADRIVEREADSECTOR
                            16011 ; 1415 |#define RSRC_MMCDATADRIVEMULTIWRITESETUP RSRC_MMCDATADRIVEWRITESECTOR
                            16012 ; 1416 |#define RSRC_MMCDATADRIVEMULTIWRITESECTOR RSRC_MMCDATADRIVEWRITESECTOR
                            16013 ; 1417 |
                            16014 ; 1418 |
                            16015 ; 1419 |/////////////////////////////////////////////////////////////////////////////////
                            16016 ; 1420 |//  File system
                            16017 ; 1421 |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 270

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16018 ; 1422 |//$FILENAME arrangefilename.src
                            16019 ; 1423 |#define RSRC_FUNCLET_ARRANGEFILENAME 544    
                            16020 ; 1424 |//$FILENAME clearcluster.src
                            16021 ; 1425 |#define RSRC_FUNCLET_CLEARCLUSTER 545    
                            16022 ; 1426 |//$FILENAME createdirectory.src
                            16023 ; 1427 |#define RSRC_FUNCLET_CREATEDIRECTORY 546    
                            16024 ; 1428 |//$FILENAME deletecontent.src
                            16025 ; 1429 |#define RSRC_FUNCLET_DELETECONTENT 547    
                            16026 ; 1430 |//$FILENAME deleterecord.src
                            16027 ; 1431 |#define RSRC_FUNCLET_DELETERECORD 548    
                            16028 ; 1432 |//$FILENAME fastopen.src
                            16029 ; 1433 |#define RSRC_FUNCLET_FASTOPEN 549    
                            16030 ; 1434 |//$FILENAME fcreate.src
                            16031 ; 1435 |#define RSRC_FUNCLET_FCREATE 550    
                            16032 ; 1436 |//$FILENAME filegetattrib.src
                            16033 ; 1437 |#define RSRC_FUNCLET_FILEGETATTRIB 551    
                            16034 ; 1438 |//$FILENAME filegetdate.src
                            16035 ; 1439 |#define RSRC_FUNCLET_FILEGETDATE 552    
                            16036 ; 1440 |//$FILENAME filesetattrib.src
                            16037 ; 1441 |#define RSRC_FUNCLET_FILESETATTRIB 553    
                            16038 ; 1442 |//$FILENAME filesetdate.src
                            16039 ; 1443 |#define RSRC_FUNCLET_FILESETDATE 554    
                            16040 ; 1444 |//$FILENAME fsinit.src
                            16041 ; 1445 |#define RSRC_FUNCLET_FSINIT 555    
                            16042 ; 1446 |//$FILENAME fsshutdown.src
                            16043 ; 1447 |#define RSRC_FUNCLET_FSSHUTDOWN 556    
                            16044 ; 1448 |//$FILENAME readdevicerecord.src
                            16045 ; 1449 |#define RSRC_FUNCLET_READDEVICERECORD 557    
                            16046 ; 1450 |//$FILENAME checkspaceinrootdir.src
                            16047 ; 1451 |#define RSRC_FUNCLET_CHECKSPACEINROOTDIR 558    
                            16048 ; 1452 |//$FILENAME setcwdhandle.src
                            16049 ; 1453 |#define RSRC_FUNCLET_SETCWDHANDLE 559    
                            16050 ; 1454 |//$FILENAME fsdriveinit.src
                            16051 ; 1455 |#define RSRC_FUNCLET_FSDRIVEINIT 560    
                            16052 ; 1456 |//$FILENAME fsclearBuf.src
                            16053 ; 1457 |#define RSRC_FUNCLET_FSCLEARDRIVEBUF 561    
                            16054 ; 1458 |//RSRC_FUNCLET_TOTALFREECLUSTER    equ      328    ;$FILENAME totalfreecluster.src
                            16055 ; 1459 |//RSRC_FUNCLET_TOTALFREECLUSTERFAT16    equ      328    ;$FILENAME totalfreeclusterfat16.s
                                  rc
                            16056 ; 1460 |//$FILENAME fgetfasthandle.src
                            16057 ; 1461 |#define RSRC_FUNCLET_FGETFASTHANDLE 562    
                            16058 ; 1462 |//$FILENAME ishandlewriteallocated.src
                            16059 ; 1463 |#define RSRC_FUNCLET_ISHANDLEWRITEALLOCATED 563    
                            16060 ; 1464 |//$FILENAME isfileopen.src
                            16061 ; 1465 |#define RSRC_FUNCLET_ISFILEOPEN 564    
                            16062 ; 1466 |//$FILENAME iscurrworkdir.src
                            16063 ; 1467 |#define RSRC_FUNCLET_ISCURRWORKDIR 565    
                            16064 ; 1468 |//$FILENAME chdir.src
                            16065 ; 1469 |#define RSRC_FUNCLET_CHDIR 566    
                            16066 ; 1470 |//$FILENAME chdirFromOffset.src
                            16067 ; 1471 |#define RSRC_FUNCLET_CHDIR_FROM_OFFSET 567    
                            16068 ; 1472 |//$FILENAME deletetree.src
                            16069 ; 1473 |#define RSRC_FUNCLET_DELETETREE 568    
                            16070 ; 1474 |//$FILENAME deleteallrecords.src
                            16071 ; 1475 |#define RSRC_FUNCLET_DELETEALLRECORDS 569    
                            16072 ; 1476 |//$FILENAME cleardata.src
                            16073 ; 1477 |#define RSRC_FUNCLET_CLEARDATA 570    
                            16074 ; 1478 |//$FILENAME changetolowleveldir.src
                            16075 ; 1479 |#define RSRC_FUNCLET_CHANGETOLOWLEVELDIR 571    
                            16076 ; 1480 |//$FILENAME getrecordnumber.src
                            16077 ; 1481 |#define RSRC_FUNCLET_GETRECORDNUMBER 572    
                            16078 ; 1482 |//$FILENAME fileremove.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 271

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16079 ; 1483 |#define RSRC_FUNCLET_FILEREMOVE 573    
                            16080 ; 1484 |//$FILENAME charactersearch.src
                            16081 ; 1485 |#define RSRC_FUNCLET_CHARACTERSEARCH 574    
                            16082 ; 1486 |//$FILENAME stringcompare.src
                            16083 ; 1487 |#define RSRC_FUNCLET_STRINGCOMPARE 575    
                            16084 ; 1488 |//$FILENAME fopenw.src
                            16085 ; 1489 |#define RSRC_FUNCLET_FOPENW 576    
                            16086 ; 1490 |//$FILENAME fremove.src
                            16087 ; 1491 |#define RSRC_FUNCLET_FREMOVE 577    
                            16088 ; 1492 |//$FILENAME fremovew.src
                            16089 ; 1493 |#define RSRC_FUNCLET_FREMOVEW 578    
                            16090 ; 1494 |//$FILENAME mkdir.src
                            16091 ; 1495 |#define RSRC_FUNCLET_MKDIR 579    
                            16092 ; 1496 |//$FILENAME mkdirw.src
                            16093 ; 1497 |#define RSRC_FUNCLET_MKDIRW 580    
                            16094 ; 1498 |//$FILENAME rmdir.src
                            16095 ; 1499 |#define RSRC_FUNCLET_RMDIR 581    
                            16096 ; 1500 |//$FILENAME rmdirw.src
                            16097 ; 1501 |#define RSRC_FUNCLET_RMDIRW 582    
                            16098 ; 1502 |//$FILENAME fgetc.src
                            16099 ; 1503 |#define RSRC_FUNCLET_FGETC 583    
                            16100 ; 1504 |//$FILENAME fgets.src
                            16101 ; 1505 |#define RSRC_FUNCLET_FGETS 584    
                            16102 ; 1506 |//$FILENAME fputc.src
                            16103 ; 1507 |#define RSRC_FUNCLET_FPUTC 585    
                            16104 ; 1508 |//$FILENAME fputs.src
                            16105 ; 1509 |#define RSRC_FUNCLET_FPUTS 586    
                            16106 ; 1510 |//$FILENAME arrangelongfilename.src
                            16107 ; 1511 |#define RSRC_FUNCLET_ARRANGELONGFILENAME 587    
                            16108 ; 1512 |//$FILENAME convert_itoa.src
                            16109 ; 1513 |#define RSRC_FUNCLET_CONVERT_ITOA 588    
                            16110 ; 1514 |//$FILENAME createdirrecord.src
                            16111 ; 1515 |#define RSRC_FUNCLET_CREATEDIRRECORD 589    
                            16112 ; 1516 |//$FILENAME chksum.src
                            16113 ; 1517 |#define RSRC_FUNCLET_CHKSUM 590    
                            16114 ; 1518 |//$FILENAME createshortdirrecord.src
                            16115 ; 1519 |#define RSRC_FUNCLET_CREATESHORTDIRRECORD 591    
                            16116 ; 1520 |//$FILENAME discardtrailigperiodsucs3.src
                            16117 ; 1521 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSUCS3 592    
                            16118 ; 1522 |//$FILENAME discardtrailigperiodsw.src
                            16119 ; 1523 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSW 593    
                            16120 ; 1524 |//$FILENAME extractfilenamew.src
                            16121 ; 1525 |#define RSRC_FUNCLET_EXTRACTFILENAMEW 594    
                            16122 ; 1526 |//$FILENAME extractpathw.src
                            16123 ; 1527 |#define RSRC_FUNCLET_EXTRACTPATHW 595    
                            16124 ; 1528 |//$FILENAME findfreerecord.src
                            16125 ; 1529 |#define RSRC_FUNCLET_FINDFREERECORD 596    
                            16126 ; 1530 |//$FILENAME getnamew.src
                            16127 ; 1531 |#define RSRC_FUNCLET_GETNAMEW 597    
                            16128 ; 1532 |//$FILENAME isdirectoryempty.src
                            16129 ; 1533 |#define RSRC_FUNCLET_ISDIRECTORYEMPTY 598    
                            16130 ; 1534 |//$FILENAME isshortnamevalid.src
                            16131 ; 1535 |#define RSRC_FUNCLET_ISSHORTNAMEVALID 599    
                            16132 ; 1536 |//$FILENAME longdirmatch.src
                            16133 ; 1537 |#define RSRC_FUNCLET_LONGDIRMATCH 600    
                            16134 ; 1538 |//$FILENAME unicodetooem.src
                            16135 ; 1539 |#define RSRC_FUNCLET_UNICODETOOEM 601    
                            16136 ; 1540 |//$FILENAME matchdirrecordw.src
                            16137 ; 1541 |#define RSRC_FUNCLET_MATCHDIRRECORDW 602    
                            16138 ; 1542 |//$FILENAME setcwd.src
                            16139 ; 1543 |#define RSRC_FUNCLET_SETCWD 603    
                            16140 ; 1544 |//$FILENAME setshortfilename.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 272

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16141 ; 1545 |#define RSRC_FUNCLET_SETSHORTFILENAME 604    
                            16142 ; 1546 |//$FILENAME generatefilenametail.src
                            16143 ; 1547 |#define RSRC_FUNCLET_GENERATEFILENAMETAIL 605    
                            16144 ; 1548 |//$FILENAME dbcstounicode.src
                            16145 ; 1549 |#define RSRC_FUNCLET_DBCSTOUNICODE 606    
                            16146 ; 1550 |//$FILENAME strcpy.src
                            16147 ; 1551 |#define RSRC_FUNCLET_STRCPY 607    
                            16148 ; 1552 |//$FILENAME strcpyw.src
                            16149 ; 1553 |#define RSRC_FUNCLET_STRCPYW 608    
                            16150 ; 1554 |//$FILENAME strlengthw.src
                            16151 ; 1555 |#define RSRC_FUNCLET_STRLENGTHW 609    
                            16152 ; 1556 |//$FILENAME filesystempresent.src
                            16153 ; 1557 |#define RSRC_FUNCLET_FILESYSTEMPRESENT 610    
                            16154 ; 1558 |//$FILENAME DataDriveInit.src
                            16155 ; 1559 |#define RSRC_FUNCLET_DATADRIVEINIT 611    
                            16156 ; 1560 |//$FILENAME FSGetDataDrivePbsLocation.src
                            16157 ; 1561 |#define RSRC_FUNCLET_FSGETDATADRIVEPBSLOCATION 612    
                            16158 ; 1562 |//$FILENAME FSPartitionEntryCopy.src
                            16159 ; 1563 |#define RSRC_FUNCLET_FSPARTITIONENTRYCOPYFSDD 613    
                            16160 ; 1564 |//$FILENAME DataDriveGetSize.src
                            16161 ; 1565 |#define RSRC_FUNCLET_DATADRIVEGETSIZE 614    
                            16162 ; 1566 |//$FILENAME ConstructLongFileName.src
                            16163 ; 1567 |#define RSRC_FUNCLET_CONSTRUCTLONGFILENAME 615    
                            16164 ; 1568 |//$FILENAME strcpyucs3_2.src
                            16165 ; 1569 |#define RSRC_FUNCLET_STRCPYUCS3_2 616    
                            16166 ; 1570 |//$FILENAME getvolumelabel.src
                            16167 ; 1571 |#define RSRC_FUNCLET_GETVOLUMELABEL 617    
                            16168 ; 1572 |//$FILENAME setvolumelabel.src
                            16169 ; 1573 |#define RSRC_FUNCLET_SETVOLUMELABEL 618    
                            16170 ; 1574 |//$FILENAME disk_full.src
                            16171 ; 1575 |#define RSRC_DISK_FULL 619    
                            16172 ; 1576 |//$FILENAME chkdskstartup.src
                            16173 ; 1577 |#define RSRC_CHECKDISK 620    
                            16174 ; 1578 |//$FILENAME chkdskstartupy.src
                            16175 ; 1579 |#define RSRC_CHKDSK_YMEM 621    
                            16176 ; 1580 |//$FILENAME low_level_pwr_line1.src
                            16177 ; 1581 |#define RSRC_LOW_PWR_EXT_DEV_LINE1 622    
                            16178 ; 1582 |//$FILENAME low_level_pwr_line2.src
                            16179 ; 1583 |#define RSRC_LOW_PWR_EXT_DEV_LINE2 623    
                            16180 ; 1584 |//$FILENAME string_bit_rate.src
                            16181 ; 1585 |#define RSRC_STRING_BIT_RATE 624    
                            16182 ; 1586 |//$FILENAME string_96000hz.src
                            16183 ; 1587 |#define RSRC_STRING_96KBPS 625    
                            16184 ; 1588 |//$FILENAME string_112000hz.src
                            16185 ; 1589 |#define RSRC_STRING_112KBPS 626    
                            16186 ; 1590 |//$FILENAME string_128000hz.src
                            16187 ; 1591 |#define RSRC_STRING_128KBPS 627    
                            16188 ; 1592 |//$FILENAME string_160000hz.src
                            16189 ; 1593 |#define RSRC_STRING_160KBPS 628    
                            16190 ; 1594 |//$FILENAME string_192000hz.src
                            16191 ; 1595 |#define RSRC_STRING_192KBPS 629    
                            16192 ; 1596 |//$FILENAME string_224000hz.src
                            16193 ; 1597 |#define RSRC_STRING_224KBPS 630    
                            16194 ; 1598 |//$FILENAME string_256000hz.src
                            16195 ; 1599 |#define RSRC_STRING_256KBPS 631    
                            16196 ; 1600 |//$FILENAME string_320000hz.src
                            16197 ; 1601 |#define RSRC_STRING_320KBPS 632    
                            16198 ; 1602 |//$FILENAME string_hz.src
                            16199 ; 1603 |#define RSRC_STRING_HZ 633    
                            16200 ; 1604 |//$FILENAME EncCommonp.src
                            16201 ; 1605 |#define RSRC_ENCODERCOMMON_P_CODE 634    
                            16202 ; 1606 |//$FILENAME adc_adcx.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 273

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16203 ; 1607 |#define RSRC_ADC_ADCX_CODE 635    
                            16204 ; 1608 |//$FILENAME adc_adcy.src
                            16205 ; 1609 |#define RSRC_ADC_ADCY_CODE 636    
                            16206 ; 1610 |//$FILENAME Funclet_encodercommon.src
                            16207 ; 1611 |#define RSRC_FUNCLET_LOADENCODERCOMMON 637    
                            16208 ; 1612 |//$FILENAME string_album.src
                            16209 ; 1613 |#define RSRC_STRING_ALBUM 638    
                            16210 ; 1614 |//$FILENAME string_encoder_song.src
                            16211 ; 1615 |#define RSRC_STRING_SONG 639    
                            16212 ; 1616 |//$FILENAME string_mode.src
                            16213 ; 1617 |#define RSRC_STRING_MODE 640    
                            16214 ; 1618 |
                            16215 ; 1619 |//////////////////////////////////////////////////////////////////////////////////
                            16216 ; 1620 |// display related
                            16217 ; 1621 |//////////////////////////////////////////////////////////////////////////////////
                            16218 ; 1622 |//$FILENAME Funclet_HalDisplayInit.src
                            16219 ; 1623 |#define RSRC_FUNCLET_HAL_DISPLAY_INIT 641    
                            16220 ; 1624 |//$FILENAME Funclet_SalDisplayInit.src
                            16221 ; 1625 |#define RSRC_FUNCLET_SAL_DISPLAY_INIT 642    
                            16222 ; 1626 |//$FILENAME Funclet_SalHandleMessage.src
                            16223 ; 1627 |#define RSRC_FUNCLET_SAL_HANDLE_MSG 643    
                            16224 ; 1628 |//$FILENAME Funclet_FixBitmapHeader.src
                            16225 ; 1629 |#define RSRC_FUNCLET_FIXBITMAPHEADER 644    
                            16226 ; 1630 |//$FILENAME Funclet_BitmapReadHeader.src
                            16227 ; 1631 |#define RSRC_FUNCLET_BITMAPREADHEADER 645    
                            16228 ; 1632 |//$FILENAME Funclet_BitmapReadPalette.src
                            16229 ; 1633 |#define RSRC_FUNCLET_BITMAPREADPALETTE 646    
                            16230 ; 1634 |//$FILENAME Funclet_BitmapReadBitMask.src
                            16231 ; 1635 |#define RSRC_FUNCLET_BITMAPREADBITMASK 647    
                            16232 ; 1636 |//$FILENAME Funclet_BitmapPrintNonPalette.src
                            16233 ; 1637 |#define RSRC_FUNCLET_BITMAPPRINTNONPALETTE 648    
                            16234 ; 1638 |//$FILENAME Funclet_BitmapPrintPalette.src
                            16235 ; 1639 |#define RSRC_FUNCLET_BITMAPPRINTPALETTE 649    
                            16236 ; 1640 |//$FILENAME Funclet_DisplayPrintBitmapFile.src
                            16237 ; 1641 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPFILE 650    
                            16238 ; 1642 |//$FILENAME Funclet_DisplayPrintBitmapResource.src
                            16239 ; 1643 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPRESOURCE 651    
                            16240 ; 1644 |
                            16241 ; 1645 |//////////////////////////////////////////////////////////////////////////////////
                            16242 ; 1646 |//WMDRM Related
                            16243 ; 1647 |//////////////////////////////////////////////////////////////////////////////////
                            16244 ; 1648 |//$FILENAME legacy_decryptcontentkey.src
                            16245 ; 1649 |#define RSRC_FUNCLET_LEGACY_DECRYPTCONTENTKEY 652    
                            16246 ; 1650 |//$FILENAME drm_bbx_legacycipherkeysetup.src
                            16247 ; 1651 |#define RSRC_FUNCLET_DRM_BBX_LEGACYCIPHERKEYSETUP 653    
                            16248 ; 1652 |//$FILENAME drm_bbx_initialize.src
                            16249 ; 1653 |#define RSRC_FUNCLET_DRM_BBX_INITIALIZE 654    
                            16250 ; 1654 |//$FILENAME drm_bbx_canbind.src
                            16251 ; 1655 |#define RSRC_FUNCLET_DRM_BBX_CANBIND 655    
                            16252 ; 1656 |//$FILENAME verifychecksum.src
                            16253 ; 1657 |#define RSRC_FUNCLET_VERIFYCHECKSUM 656    
                            16254 ; 1658 |//$FILENAME drm_b64_encodew.src
                            16255 ; 1659 |#define RSRC_FUNCLET_DRM_B64_ENCODEW 657    
                            16256 ; 1660 |//$FILENAME _performactions.src
                            16257 ; 1661 |#define RSRC_FUNCLET__PERFORMACTIONS 658    
                            16258 ; 1662 |//$FILENAME _processendofchain.src
                            16259 ; 1663 |#define RSRC_FUNCLET__PROCESSENDOFCHAIN 659    
                            16260 ; 1664 |//$FILENAME drmcrt_iswxdigit.src
                            16261 ; 1665 |#define RSRC_FUNCLET_DRMCRT_ISWXDIGIT 660    
                            16262 ; 1666 |//$FILENAME drmcrt_towlower.src
                            16263 ; 1667 |#define RSRC_FUNCLET_DRMCRT_TOWLOWER 661    
                            16264 ; 1668 |//$FILENAME drmcrt_wcslen.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 274

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16265 ; 1669 |#define RSRC_FUNCLET_DRMCRT_WCSLEN 662    
                            16266 ; 1670 |//$FILENAME drmcrt_wcsncpy.src
                            16267 ; 1671 |#define RSRC_FUNCLET_DRMCRT_WCSNCPY 663    
                            16268 ; 1672 |//$FILENAME drmcrt_memmove.src
                            16269 ; 1673 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE 664    
                            16270 ; 1674 |//$FILENAME performoperation_part1.src
                            16271 ; 1675 |#define RSRC_FUNCLET_PERFORMOPERATION_PART1 665    
                            16272 ; 1676 |//$FILENAME performoperation_part2.src
                            16273 ; 1677 |#define RSRC_FUNCLET_PERFORMOPERATION_PART2 666    
                            16274 ; 1678 |//$FILENAME performoperation_part3.src
                            16275 ; 1679 |#define RSRC_FUNCLET_PERFORMOPERATION_PART3 667    
                            16276 ; 1680 |//$FILENAME performoperation_part4.src
                            16277 ; 1681 |#define RSRC_FUNCLET_PERFORMOPERATION_PART4 668    
                            16278 ; 1682 |//$FILENAME performoperation_part5.src
                            16279 ; 1683 |#define RSRC_FUNCLET_PERFORMOPERATION_PART5 669    
                            16280 ; 1684 |//$FILENAME performoperation_part6.src
                            16281 ; 1685 |#define RSRC_FUNCLET_PERFORMOPERATION_PART6 670    
                            16282 ; 1686 |//$FILENAME isvalidfunction.src
                            16283 ; 1687 |#define RSRC_FUNCLET_ISVALIDFUNCTION 671    
                            16284 ; 1688 |//$FILENAME functiongetvalue.src
                            16285 ; 1689 |#define RSRC_FUNCLET_FUNCTIONGETVALUE 672    
                            16286 ; 1690 |//$FILENAME globalsetvariable.src
                            16287 ; 1691 |#define RSRC_FUNCLET_GLOBALSETVARIABLE 673    
                            16288 ; 1692 |//$FILENAME variabledrmkgetorset.src
                            16289 ; 1693 |#define RSRC_FUNCLET_VARIABLEDRMKGETORSET 674    
                            16290 ; 1694 |//$FILENAME variabledrmgetorset.src
                            16291 ; 1695 |#define RSRC_FUNCLET_VARIABLEDRMGETORSET 675    
                            16292 ; 1696 |//$FILENAME variableappgetorset.src
                            16293 ; 1697 |#define RSRC_FUNCLET_VARIABLEAPPGETORSET 676    
                            16294 ; 1698 |//$FILENAME variablelicensegetorset.src
                            16295 ; 1699 |#define RSRC_FUNCLET_VARIABLELICENSEGETORSET 677    
                            16296 ; 1700 |//$FILENAME variablecontentgetorset.src
                            16297 ; 1701 |#define RSRC_FUNCLET_VARIABLECONTENTGETORSET 678    
                            16298 ; 1702 |//$FILENAME variabledevicegetorset.src
                            16299 ; 1703 |#define RSRC_FUNCLET_VARIABLEDEVICEGETORSET 679    
                            16300 ; 1704 |//$FILENAME variablepmlicensegetorset.src
                            16301 ; 1705 |#define RSRC_FUNCLET_VARIABLEPMLICENSEGETORSET 680    
                            16302 ; 1706 |//$FILENAME drm_hds_createstore.src
                            16303 ; 1707 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE 681    
                            16304 ; 1708 |//$FILENAME drm_hds_init.src
                            16305 ; 1709 |#define RSRC_FUNCLET_DRM_HDS_INIT 682    
                            16306 ; 1710 |//$FILENAME drm_hds_uninit.src
                            16307 ; 1711 |#define RSRC_FUNCLET_DRM_HDS_UNINIT 683    
                            16308 ; 1712 |//$FILENAME drm_hds_openstore.src
                            16309 ; 1713 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE 684    
                            16310 ; 1714 |//$FILENAME drm_hds_deleteslot.src
                            16311 ; 1715 |#define RSRC_FUNCLET_DRM_HDS_DELETESLOT 685    
                            16312 ; 1716 |//$FILENAME drm_hds_slotresize.src
                            16313 ; 1717 |#define RSRC_FUNCLET_DRM_HDS_SLOTRESIZE 686    
                            16314 ; 1718 |//$FILENAME drm_hds_initslotenum.src
                            16315 ; 1719 |#define RSRC_FUNCLET_DRM_HDS_INITSLOTENUM 687    
                            16316 ; 1720 |//$FILENAME drm_hds_cleanupstore.src
                            16317 ; 1721 |#define RSRC_FUNCLET_DRM_HDS_CLEANUPSTORE 688    
                            16318 ; 1722 |//$FILENAME _hdscopyslot_child2child.src
                            16319 ; 1723 |#define RSRC_FUNCLET__HDSCOPYSLOT_CHILD2CHILD 689    
                            16320 ; 1724 |//$FILENAME _hdscopychildpayload.src
                            16321 ; 1725 |#define RSRC_FUNCLET__HDSCOPYCHILDPAYLOAD 690    
                            16322 ; 1726 |//$FILENAME _hdsdefragmentfile.src
                            16323 ; 1727 |#define RSRC_FUNCLET__HDSDEFRAGMENTFILE 691    
                            16324 ; 1728 |//$FILENAME _hdscleanupnamespace.src
                            16325 ; 1729 |#define RSRC_FUNCLET__HDSCLEANUPNAMESPACE 692    
                            16326 ; 1730 |//$FILENAME _hdscleanupstore.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 275

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16327 ; 1731 |#define RSRC_FUNCLET__HDSCLEANUPSTORE 693    
                            16328 ; 1732 |//$FILENAME drm_lst_clean.src
                            16329 ; 1733 |#define RSRC_FUNCLET_DRM_LST_CLEAN 694    
                            16330 ; 1734 |//$FILENAME _hdslocatefreeblockforslot.src
                            16331 ; 1735 |#define RSRC_FUNCLET__HDSLOCATEFREEBLOCKFORSLOT 695    
                            16332 ; 1736 |//$FILENAME _hdslockblock2deleteslot.src
                            16333 ; 1737 |#define RSRC_FUNCLET__HDSLOCKBLOCK2DELETESLOT 696    
                            16334 ; 1738 |//$FILENAME _hdsunlockblock2deleteslot.src
                            16335 ; 1739 |#define RSRC_FUNCLET__HDSUNLOCKBLOCK2DELETESLOT 697    
                            16336 ; 1740 |//$FILENAME _hdscreatenamespace.src
                            16337 ; 1741 |#define RSRC_FUNCLET__HDSCREATENAMESPACE 698    
                            16338 ; 1742 |//$FILENAME _hdsfilepos2blocknum.src
                            16339 ; 1743 |#define RSRC_FUNCLET__HDSFILEPOS2BLOCKNUM 699    
                            16340 ; 1744 |//$FILENAME _writesrn.src
                            16341 ; 1745 |#define RSRC_FUNCLET__WRITESRN 700    
                            16342 ; 1746 |//$FILENAME _writecommonblockheader.src
                            16343 ; 1747 |#define RSRC_FUNCLET__WRITECOMMONBLOCKHEADER 701    
                            16344 ; 1748 |//$FILENAME _writechildblockheader.src
                            16345 ; 1749 |#define RSRC_FUNCLET__WRITECHILDBLOCKHEADER 702    
                            16346 ; 1750 |//$FILENAME _readdatablockheader.src
                            16347 ; 1751 |#define RSRC_FUNCLET__READDATABLOCKHEADER 703    
                            16348 ; 1752 |//$FILENAME _writedatablockheader.src
                            16349 ; 1753 |#define RSRC_FUNCLET__WRITEDATABLOCKHEADER 704    
                            16350 ; 1754 |//$FILENAME _hdsexpandstore.src
                            16351 ; 1755 |#define RSRC_FUNCLET__HDSEXPANDSTORE 705    
                            16352 ; 1756 |//$FILENAME _hdsallocblock.src
                            16353 ; 1757 |#define RSRC_FUNCLET__HDSALLOCBLOCK 706    
                            16354 ; 1758 |//$FILENAME _hdsfreeblock.src
                            16355 ; 1759 |#define RSRC_FUNCLET__HDSFREEBLOCK 707    
                            16356 ; 1760 |//$FILENAME _hdscreateoversizedslot.src
                            16357 ; 1761 |#define RSRC_FUNCLET__HDSCREATEOVERSIZEDSLOT 708    
                            16358 ; 1762 |//$FILENAME _hdsallocslotinfile.src
                            16359 ; 1763 |#define RSRC_FUNCLET__HDSALLOCSLOTINFILE 709    
                            16360 ; 1764 |//$FILENAME _hdswriteblockhdr.src
                            16361 ; 1765 |#define RSRC_FUNCLET__HDSWRITEBLOCKHDR 710    
                            16362 ; 1766 |//$FILENAME _hdsadjustchildpayload.src
                            16363 ; 1767 |#define RSRC_FUNCLET__HDSADJUSTCHILDPAYLOAD 711    
                            16364 ; 1768 |//$FILENAME _hdsfindleftmostleafblock.src
                            16365 ; 1769 |#define RSRC_FUNCLET__HDSFINDLEFTMOSTLEAFBLOCK 712    
                            16366 ; 1770 |//$FILENAME _hdscreateandopenslot.src
                            16367 ; 1771 |#define RSRC_FUNCLET__HDSCREATEANDOPENSLOT 713    
                            16368 ; 1772 |//$FILENAME _hdsremoveslot.src
                            16369 ; 1773 |#define RSRC_FUNCLET__HDSREMOVESLOT 714    
                            16370 ; 1774 |//$FILENAME _hdscopyandlocknewslot.src
                            16371 ; 1775 |#define RSRC_FUNCLET__HDSCOPYANDLOCKNEWSLOT 715    
                            16372 ; 1776 |//$FILENAME _hdsrelocateslotandkeepcurrlock.src
                            16373 ; 1777 |#define RSRC_FUNCLET__HDSRELOCATESLOTANDKEEPCURRLOCK 716    
                            16374 ; 1778 |//$FILENAME _hdstraversenextrightsiblingblock.src
                            16375 ; 1779 |#define RSRC_FUNCLET__HDSTRAVERSENEXTRIGHTSIBLINGBLOCK 717    
                            16376 ; 1780 |//$FILENAME _hdstraverseblocksinpostorder.src
                            16377 ; 1781 |#define RSRC_FUNCLET__HDSTRAVERSEBLOCKSINPOSTORDER 718    
                            16378 ; 1782 |//$FILENAME _hdsslotresize.src
                            16379 ; 1783 |#define RSRC_FUNCLET__HDSSLOTRESIZE 719    
                            16380 ; 1784 |//$FILENAME _isnull.src
                            16381 ; 1785 |#define RSRC_FUNCLET__ISNULL 720    
                            16382 ; 1786 |//$FILENAME _hdsgensrnhash.src
                            16383 ; 1787 |#define RSRC_FUNCLET__HDSGENSRNHASH 721    
                            16384 ; 1788 |//$FILENAME _hdsallocblockbuffer.src
                            16385 ; 1789 |#define RSRC_FUNCLET__HDSALLOCBLOCKBUFFER 722    
                            16386 ; 1790 |//$FILENAME _readsrn.src
                            16387 ; 1791 |#define RSRC_FUNCLET__READSRN 723    
                            16388 ; 1792 |//$FILENAME _hdsgetputchildblocknum.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 276

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16389 ; 1793 |#define RSRC_FUNCLET__HDSGETPUTCHILDBLOCKNUM 724    
                            16390 ; 1794 |//$FILENAME _hdshashkeytoindex.src
                            16391 ; 1795 |#define RSRC_FUNCLET__HDSHASHKEYTOINDEX 725    
                            16392 ; 1796 |//$FILENAME _hdsslotwrite.src
                            16393 ; 1797 |#define RSRC_FUNCLET__HDSSLOTWRITE 726    
                            16394 ; 1798 |//$FILENAME _hdsinitslotenum.src
                            16395 ; 1799 |#define RSRC_FUNCLET__HDSINITSLOTENUM 727    
                            16396 ; 1800 |//$FILENAME drm_lst_close.src
                            16397 ; 1801 |#define RSRC_FUNCLET_DRM_LST_CLOSE 728    
                            16398 ; 1802 |//$FILENAME drm_lst_enumnext.src
                            16399 ; 1803 |#define RSRC_FUNCLET_DRM_LST_ENUMNEXT 729    
                            16400 ; 1804 |//$FILENAME drm_lst_enumdelete.src
                            16401 ; 1805 |#define RSRC_FUNCLET_DRM_LST_ENUMDELETE 730    
                            16402 ; 1806 |//$FILENAME _processextensions.src
                            16403 ; 1807 |#define RSRC_FUNCLET__PROCESSEXTENSIONS 731    
                            16404 ; 1808 |//$FILENAME _processidlist.src
                            16405 ; 1809 |#define RSRC_FUNCLET__PROCESSIDLIST 732    
                            16406 ; 1810 |//$FILENAME _processexclusions.src
                            16407 ; 1811 |#define RSRC_FUNCLET__PROCESSEXCLUSIONS 733    
                            16408 ; 1812 |//$FILENAME _processinclusions.src
                            16409 ; 1813 |#define RSRC_FUNCLET__PROCESSINCLUSIONS 734    
                            16410 ; 1814 |//$FILENAME drm_opl_processcopyoutputleveldata.src
                            16411 ; 1815 |#define RSRC_FUNCLET_DRM_OPL_PROCESSCOPYOUTPUTLEVELDATA 735    
                            16412 ; 1816 |//$FILENAME _getopllevel.src
                            16413 ; 1817 |#define RSRC_FUNCLET__GETOPLLEVEL 736    
                            16414 ; 1818 |//$FILENAME drm_opl_processplayoutputleveldata.src
                            16415 ; 1819 |#define RSRC_FUNCLET_DRM_OPL_PROCESSPLAYOUTPUTLEVELDATA 737    
                            16416 ; 1820 |//$FILENAME _updateattributetokeninslot.src
                            16417 ; 1821 |#define RSRC_FUNCLET__UPDATEATTRIBUTETOKENINSLOT 738    
                            16418 ; 1822 |//$FILENAME drm_sst_settokenvalue.src
                            16419 ; 1823 |#define RSRC_FUNCLET_DRM_SST_SETTOKENVALUE 739    
                            16420 ; 1824 |//$FILENAME drm_sst_createlicensestatepassword.src
                            16421 ; 1825 |#define RSRC_FUNCLET_DRM_SST_CREATELICENSESTATEPASSWORD 740    
                            16422 ; 1826 |//$FILENAME drm_utl_promoteansitounicode.src
                            16423 ; 1827 |#define RSRC_FUNCLET_DRM_UTL_PROMOTEANSITOUNICODE 741    
                            16424 ; 1828 |//$FILENAME drm_pk_symmetricsign.src
                            16425 ; 1829 |#define RSRC_FUNCLET_DRM_PK_SYMMETRICSIGN 742    
                            16426 ; 1830 |//$FILENAME drm_utl_getversionfromstring.src
                            16427 ; 1831 |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONFROMSTRING 743    
                            16428 ; 1832 |//$FILENAME drm_utl_stringinsertblanksubstring.src
                            16429 ; 1833 |#define RSRC_FUNCLET_DRM_UTL_STRINGINSERTBLANKSUBSTRING 744    
                            16430 ; 1834 |//$FILENAME drm_utl_stringremovesubstring.src
                            16431 ; 1835 |#define RSRC_FUNCLET_DRM_UTL_STRINGREMOVESUBSTRING 745    
                            16432 ; 1836 |//$FILENAME drm_utl_dstrsearch.src
                            16433 ; 1837 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCH 746    
                            16434 ; 1838 |//$FILENAME drm_utl_dstrsearchreverse.src
                            16435 ; 1839 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCHREVERSE 747    
                            16436 ; 1840 |//$FILENAME drm_utl_stringtoguid.src
                            16437 ; 1841 |#define RSRC_FUNCLET_DRM_UTL_STRINGTOGUID 748    
                            16438 ; 1842 |//$FILENAME drm_utl_ensuredataalignment.src
                            16439 ; 1843 |#define RSRC_FUNCLET_DRM_UTL_ENSUREDATAALIGNMENT 749    
                            16440 ; 1844 |//$FILENAME overlappingdates.src
                            16441 ; 1845 |#define RSRC_FUNCLET_OVERLAPPINGDATES 750    
                            16442 ; 1846 |//$FILENAME drm_asd_parsev2license.src
                            16443 ; 1847 |#define RSRC_FUNCLET_DRM_ASD_PARSEV2LICENSE 751    
                            16444 ; 1848 |//$FILENAME neginfdate.src
                            16445 ; 1849 |#define RSRC_FUNCLET_NEGINFDATE 752    
                            16446 ; 1850 |//$FILENAME infdate.src
                            16447 ; 1851 |#define RSRC_FUNCLET_INFDATE 753    
                            16448 ; 1852 |//$FILENAME isexpired.src
                            16449 ; 1853 |#define RSRC_FUNCLET_ISEXPIRED 754    
                            16450 ; 1854 |//$FILENAME getsecstateattr.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 277

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16451 ; 1855 |#define RSRC_FUNCLET_GETSECSTATEATTR 755    
                            16452 ; 1856 |//$FILENAME setexpirycategory.src
                            16453 ; 1857 |#define RSRC_FUNCLET_SETEXPIRYCATEGORY 756    
                            16454 ; 1858 |//$FILENAME getv2licenseinfo.src
                            16455 ; 1859 |#define RSRC_FUNCLET_GETV2LICENSEINFO 757    
                            16456 ; 1860 |//$FILENAME getnextlicense.src
                            16457 ; 1861 |#define RSRC_FUNCLET_GETNEXTLICENSE 758    
                            16458 ; 1862 |//$FILENAME aggregate.src
                            16459 ; 1863 |#define RSRC_FUNCLET_AGGREGATE 759    
                            16460 ; 1864 |//$FILENAME drm_asd_getlicenseaggregatedata.src
                            16461 ; 1865 |#define RSRC_FUNCLET_DRM_ASD_GETLICENSEAGGREGATEDATA 760    
                            16462 ; 1866 |//$FILENAME _scannodeforattributew.src
                            16463 ; 1867 |#define RSRC_FUNCLET__SCANNODEFORATTRIBUTEW 761    
                            16464 ; 1868 |//$FILENAME _getxmlnodecdataw.src
                            16465 ; 1869 |#define RSRC_FUNCLET__GETXMLNODECDATAW 762    
                            16466 ; 1870 |//$FILENAME drm_ddc_getdevicecertificate.src
                            16467 ; 1871 |#define RSRC_FUNCLET_DRM_DDC_GETDEVICECERTIFICATE 763    
                            16468 ; 1872 |//$FILENAME _createdevicestore.src
                            16469 ; 1873 |#define RSRC_FUNCLET__CREATEDEVICESTORE 764    
                            16470 ; 1874 |//$FILENAME _mapdrmerror.src
                            16471 ; 1875 |#define RSRC_FUNCLET__MAPDRMERROR 765    
                            16472 ; 1876 |//$FILENAME _comparemachineid.src
                            16473 ; 1877 |#define RSRC_FUNCLET__COMPAREMACHINEID 766    
                            16474 ; 1878 |//$FILENAME initmgrcontext.src
                            16475 ; 1879 |#define RSRC_FUNCLET_INITMGRCONTEXT 767    
                            16476 ; 1880 |//$FILENAME drm_mgr_setv2header.src
                            16477 ; 1881 |#define RSRC_FUNCLET_DRM_MGR_SETV2HEADER 768    
                            16478 ; 1882 |//$FILENAME drm_mgr_commit.src
                            16479 ; 1883 |#define RSRC_FUNCLET_DRM_MGR_COMMIT 769    
                            16480 ; 1884 |//$FILENAME drm_mgr_cleanuplicensestore.src
                            16481 ; 1885 |#define RSRC_FUNCLET_DRM_MGR_CLEANUPLICENSESTORE 770    
                            16482 ; 1886 |//$FILENAME januscleandatastore.src
                            16483 ; 1887 |#define RSRC_FUNCLET_JANUSCLEANDATASTORE 771    
                            16484 ; 1888 |//$FILENAME drm_mtr_openid.src
                            16485 ; 1889 |#define RSRC_FUNCLET_DRM_MTR_OPENID 772    
                            16486 ; 1890 |//$FILENAME drm_mtr_incrementcount.src
                            16487 ; 1891 |#define RSRC_FUNCLET_DRM_MTR_INCREMENTCOUNT 773    
                            16488 ; 1892 |//$FILENAME drm_mtr_closecontext.src
                            16489 ; 1893 |#define RSRC_FUNCLET_DRM_MTR_CLOSECONTEXT 774    
                            16490 ; 1894 |//$FILENAME oem_setendoffile.src
                            16491 ; 1895 |#define RSRC_FUNCLET_OEM_SETENDOFFILE 775    
                            16492 ; 1896 |//$FILENAME oem_genrandombytes.src
                            16493 ; 1897 |#define RSRC_FUNCLET_OEM_GENRANDOMBYTES 776    
                            16494 ; 1898 |//$FILENAME oem_getfallbacksigningkey.src
                            16495 ; 1899 |#define RSRC_FUNCLET_OEM_GETFALLBACKSIGNINGKEY 777    
                            16496 ; 1900 |//$FILENAME oem_getdevicecerttemplate.src
                            16497 ; 1901 |#define RSRC_FUNCLET_OEM_GETDEVICECERTTEMPLATE 778    
                            16498 ; 1902 |//$FILENAME oem_setdevicecert.src
                            16499 ; 1903 |#define RSRC_FUNCLET_OEM_SETDEVICECERT 779    
                            16500 ; 1904 |//$FILENAME oem_getclockresetstate.src
                            16501 ; 1905 |#define RSRC_FUNCLET_OEM_GETCLOCKRESETSTATE 780    
                            16502 ; 1906 |//$FILENAME oem_setclockresetstate.src
                            16503 ; 1907 |#define RSRC_FUNCLET_OEM_SETCLOCKRESETSTATE 781    
                            16504 ; 1908 |//$FILENAME oem_getuniqueid.src
                            16505 ; 1909 |#define RSRC_FUNCLET_OEM_GETUNIQUEID 782    
                            16506 ; 1910 |//$FILENAME oem_getdevicecert.src
                            16507 ; 1911 |#define RSRC_FUNCLET_OEM_GETDEVICECERT 783    
                            16508 ; 1912 |//$FILENAME drm_snc_openstore.src
                            16509 ; 1913 |#define RSRC_FUNCLET_DRM_SNC_OPENSTORE 784    
                            16510 ; 1914 |//$FILENAME drm_snc_closestore.src
                            16511 ; 1915 |#define RSRC_FUNCLET_DRM_SNC_CLOSESTORE 785    
                            16512 ; 1916 |//$FILENAME _setkidstoredata.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 278

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16513 ; 1917 |#define RSRC_FUNCLET__SETKIDSTOREDATA 786    
                            16514 ; 1918 |//$FILENAME drm_snc_deletekid.src
                            16515 ; 1919 |#define RSRC_FUNCLET_DRM_SNC_DELETEKID 787    
                            16516 ; 1920 |//$FILENAME drm_snc_updatekid.src
                            16517 ; 1921 |#define RSRC_FUNCLET_DRM_SNC_UPDATEKID 788    
                            16518 ; 1922 |//$FILENAME drm_mgr_setv1header.src
                            16519 ; 1923 |#define RSRC_FUNCLET_DRM_MGR_SETV1HEADER 789    
                            16520 ; 1924 |//$FILENAME functiongetvalue_part1.src
                            16521 ; 1925 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_PART1 790    
                            16522 ; 1926 |//$FILENAME functiongetvalue_fn_datediff.src
                            16523 ; 1927 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_FN_DATEDIFF 791    
                            16524 ; 1928 |//$FILENAME _hdscreatenamespacestore.src
                            16525 ; 1929 |#define RSRC_FUNCLET__HDSCREATENAMESPACESTORE 792    
                            16526 ; 1930 |//$FILENAME drm_hds_createstore2.src
                            16527 ; 1931 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE2 793    
                            16528 ; 1932 |//$FILENAME drm_hds_openstore2.src
                            16529 ; 1933 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE2 794    
                            16530 ; 1934 |//$FILENAME _hdsprealloc.src
                            16531 ; 1935 |#define RSRC_FUNCLET__HDSPREALLOC 795    
                            16532 ; 1936 |//$FILENAME oem_systemtimetofiletime.src
                            16533 ; 1937 |#define RSRC_FUNCLET_OEM_SYSTEMTIMETOFILETIME 796    
                            16534 ; 1938 |//$FILENAME oem_filetimetosystemtime.src
                            16535 ; 1939 |#define RSRC_FUNCLET_OEM_FILETIMETOSYSTEMTIME 797    
                            16536 ; 1940 |//$FILENAME gendevicecertificate.src
                            16537 ; 1941 |#define RSRC_FUNCLET_GENDEVICECERTIFICATE 798    
                            16538 ; 1942 |//$FILENAME drmcrt_memmove_mem.src
                            16539 ; 1943 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE_MEM 799    
                            16540 ; 1944 |//$FILENAME copyhdsdtore.src
                            16541 ; 1945 |#define RSRC_FUNCLET_COPYHDSDTORE 800    
                            16542 ; 1946 |//$FILENAME generatedevicecert.src
                            16543 ; 1947 |#define RSRC_FUNCLET_GENERATEDEVICECERT 801    
                            16544 ; 1948 |//$FILENAME oem_getdevicedatetime.src
                            16545 ; 1949 |#define RSRC_FUNCLET_OEM_GETDEVICEDATETIME 802    
                            16546 ; 1950 |//$FILENAME drm_mtr_updatedata.src
                            16547 ; 1951 |#define RSRC_FUNCLET_DRM_MTR_UPDATEDATA 803    
                            16548 ; 1952 |//$FILENAME _hdsupdatesrn.src
                            16549 ; 1953 |#define RSRC_FUNCLET__HDSUPDATESRN 804    
                            16550 ; 1954 |//$FILENAME drm_b64_decodew_inplace.src
                            16551 ; 1955 |#define RSRC_FUNCLET_DRM_B64_DECODEW_INPLACE 805    
                            16552 ; 1956 |//$FILENAME _checksecureclock.src
                            16553 ; 1957 |#define RSRC_FUNCLET__CHECKSECURECLOCK 806    
                            16554 ; 1958 |//$FILENAME _preparesecureclockdataforwriting.src
                            16555 ; 1959 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORWRITING 807    
                            16556 ; 1960 |//$FILENAME _preparesecureclockdataforreading.src
                            16557 ; 1961 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORREADING 808    
                            16558 ; 1962 |//$FILENAME drm_sst_closelockedslot.src
                            16559 ; 1963 |#define RSRC_FUNCLET_DRM_SST_CLOSELOCKEDSLOT 809    
                            16560 ; 1964 |//$FILENAME variablesecuretimegetorset.src
                            16561 ; 1965 |#define RSRC_FUNCLET_VARIABLESECURETIMEGETORSET 810    
                            16562 ; 1966 |//$FILENAME strtol.src
                            16563 ; 1967 |#define RSRC_FUNCLET_STRTOL 811    
                            16564 ; 1968 |//$FILENAME mktime.src
                            16565 ; 1969 |#define RSRC_FUNCLET_MKTIME 812    
                            16566 ; 1970 |//$FILENAME gmtime.src
                            16567 ; 1971 |#define RSRC_FUNCLET_GMTIME 813    
                            16568 ; 1972 |//$FILENAME localtime.src
                            16569 ; 1973 |#define RSRC_FUNCLET_LOCALTIME 814    
                            16570 ; 1974 |//$FILENAME _struct_tm_to_systemtime.src
                            16571 ; 1975 |#define RSRC_FUNCLET__STRUCT_TM_TO_SYSTEMTIME 815    
                            16572 ; 1976 |//$FILENAME _systemtime_to_struct_tm.src
                            16573 ; 1977 |#define RSRC_FUNCLET__SYSTEMTIME_TO_STRUCT_TM 816    
                            16574 ; 1978 |//$FILENAME _systemtimetotime_t.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 279

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16575 ; 1979 |#define RSRC_FUNCLET__SYSTEMTIMETOTIME_T 817    
                            16576 ; 1980 |//$FILENAME oem_setsystemtime.src
                            16577 ; 1981 |#define RSRC_FUNCLET_OEM_SETSYSTEMTIME 818    
                            16578 ; 1982 |//$FILENAME const_pkcrypto.src
                            16579 ; 1983 |#define RSRC_CONST_PKCRYPTO 819    
                            16580 ; 1984 |//$FILENAME const_y.src
                            16581 ; 1985 |#define RSRC_CONST_Y 820    
                            16582 ; 1986 |//$FILENAME aes_dec_table.src
                            16583 ; 1987 |#define RSRC_AES_DEC_TABLE 821    
                            16584 ; 1988 |//$FILENAME aes_key_table.src
                            16585 ; 1989 |#define RSRC_AES_KEY_TABLE 822    
                            16586 ; 1990 |//$FILENAME aes_enc_table.src
                            16587 ; 1991 |#define RSRC_AES_ENC_TABLE 823    
                            16588 ; 1992 |//$FILENAME device_cert.src
                            16589 ; 1993 |#define RSRC_DEVCERT 824    
                            16590 ; 1994 |//$FILENAME devcert_template.src
                            16591 ; 1995 |#define RSRC_DEVCERT_TEMPLATE 825    
                            16592 ; 1996 |//$FILENAME getbase64decodedkey.src
                            16593 ; 1997 |#define RSRC_FUNCLET_GETBASE64DECODEDKEY 826    
                            16594 ; 1998 |//$FILENAME _initslot.src
                            16595 ; 1999 |#define RSRC_FUNCLET__INITSLOT 827    
                            16596 ; 2000 |//$FILENAME hdsimplcommon.src
                            16597 ; 2001 |#define RSRC_HDSIMPLCOMMON_P 828    
                            16598 ; 2002 |//$FILENAME hdsimpl_p.src
                            16599 ; 2003 |#define RSRC_HDSIMPL_P 829    
                            16600 ; 2004 |
                            16601 ; 2005 |
                            16602 ; 2006 |//////////////////////////////////////////////////////////////////////////////////
                            16603 ; 2007 |//pkcrypto Related
                            16604 ; 2008 |//////////////////////////////////////////////////////////////////////////////////
                            16605 ; 2009 |//$FILENAME two_adic_inverse.src
                            16606 ; 2010 |#define RSRC_FUNCLET_TWO_ADIC_INVERSE 830    
                            16607 ; 2011 |//$FILENAME mp_shift.src
                            16608 ; 2012 |#define RSRC_FUNCLET_MP_SHIFT 831    
                            16609 ; 2013 |//$FILENAME mp_significant_bit_count.src
                            16610 ; 2014 |#define RSRC_FUNCLET_MP_SIGNIFICANT_BIT_COUNT 832    
                            16611 ; 2015 |//$FILENAME set_immediate.src
                            16612 ; 2016 |#define RSRC_FUNCLET_SET_IMMEDIATE 833    
                            16613 ; 2017 |//$FILENAME multiply_immediate.src
                            16614 ; 2018 |#define RSRC_FUNCLET_MULTIPLY_IMMEDIATE 834    
                            16615 ; 2019 |//$FILENAME multiply.src
                            16616 ; 2020 |#define RSRC_FUNCLET_MULTIPLY 835    
                            16617 ; 2021 |//$FILENAME divide_precondition_1.src
                            16618 ; 2022 |#define RSRC_FUNCLET_DIVIDE_PRECONDITION_1 836    
                            16619 ; 2023 |//$FILENAME divide_immediate.src
                            16620 ; 2024 |#define RSRC_FUNCLET_DIVIDE_IMMEDIATE 837    
                            16621 ; 2025 |//$FILENAME ecaffine_exponentiation_tabular.src
                            16622 ; 2026 |#define RSRC_FUNCLET_ECAFFINE_EXPONENTIATION_TABULAR 838    
                            16623 ; 2027 |//$FILENAME ecaffine_table_construction.src
                            16624 ; 2028 |#define RSRC_FUNCLET_ECAFFINE_TABLE_CONSTRUCTION 839    
                            16625 ; 2029 |//$FILENAME ecproj5_to_ecaffine.src
                            16626 ; 2030 |#define RSRC_FUNCLET_ECPROJ5_TO_ECAFFINE 840    
                            16627 ; 2031 |//$FILENAME ecproj5_set_infinite.src
                            16628 ; 2032 |#define RSRC_FUNCLET_ECPROJ5_SET_INFINITE 841    
                            16629 ; 2033 |//$FILENAME ecaffine_on_curve.src
                            16630 ; 2034 |#define RSRC_FUNCLET_ECAFFINE_ON_CURVE 842    
                            16631 ; 2035 |//$FILENAME ecaffine_addition.src
                            16632 ; 2036 |#define RSRC_FUNCLET_ECAFFINE_ADDITION 843    
                            16633 ; 2037 |//$FILENAME ecaffine_addition_subtraction.src
                            16634 ; 2038 |#define RSRC_FUNCLET_ECAFFINE_ADDITION_SUBTRACTION 844    
                            16635 ; 2039 |//$FILENAME ecaffine_attributes2.src
                            16636 ; 2040 |#define RSRC_FUNCLET_ECAFFINE_ATTRIBUTES2 845    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 280

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16637 ; 2041 |//$FILENAME kfdesc_initialize.src
                            16638 ; 2042 |#define RSRC_FUNCLET_KFDESC_INITIALIZE 846    
                            16639 ; 2043 |//$FILENAME kimmediate.src
                            16640 ; 2044 |#define RSRC_FUNCLET_KIMMEDIATE 847    
                            16641 ; 2045 |//$FILENAME kprime_immediater.src
                            16642 ; 2046 |#define RSRC_FUNCLET_KPRIME_IMMEDIATER 848    
                            16643 ; 2047 |//$FILENAME kprime_sqrter.src
                            16644 ; 2048 |#define RSRC_FUNCLET_KPRIME_SQRTER 849    
                            16645 ; 2049 |//$FILENAME kinitialize_prime.src
                            16646 ; 2050 |#define RSRC_FUNCLET_KINITIALIZE_PRIME 850    
                            16647 ; 2051 |//$FILENAME mod_lucasuv.src
                            16648 ; 2052 |#define RSRC_FUNCLET_MOD_LUCASUV 851    
                            16649 ; 2053 |//$FILENAME mod_lucas.src
                            16650 ; 2054 |#define RSRC_FUNCLET_MOD_LUCAS 852    
                            16651 ; 2055 |//$FILENAME bucket_multiply.src
                            16652 ; 2056 |#define RSRC_FUNCLET_BUCKET_MULTIPLY 853    
                            16653 ; 2057 |//$FILENAME mod_exp2000.src
                            16654 ; 2058 |#define RSRC_FUNCLET_MOD_EXP2000 854    
                            16655 ; 2059 |//$FILENAME mod_exp.src
                            16656 ; 2060 |#define RSRC_FUNCLET_MOD_EXP 855    
                            16657 ; 2061 |//$FILENAME modmul_choices1.src
                            16658 ; 2062 |#define RSRC_FUNCLET_MODMUL_CHOICES1 856    
                            16659 ; 2063 |//$FILENAME mod_sqrt.src
                            16660 ; 2064 |#define RSRC_FUNCLET_MOD_SQRT 857    
                            16661 ; 2065 |//$FILENAME create_modulus.src
                            16662 ; 2066 |#define RSRC_FUNCLET_CREATE_MODULUS 858    
                            16663 ; 2067 |//$FILENAME from_modular.src
                            16664 ; 2068 |#define RSRC_FUNCLET_FROM_MODULAR 859    
                            16665 ; 2069 |//$FILENAME add_immediate.src
                            16666 ; 2070 |#define RSRC_FUNCLET_ADD_IMMEDIATE 860    
                            16667 ; 2071 |//$FILENAME add_diff.src
                            16668 ; 2072 |#define RSRC_FUNCLET_ADD_DIFF 861    
                            16669 ; 2073 |//$FILENAME add_full.src
                            16670 ; 2074 |#define RSRC_FUNCLET_ADD_FULL 862    
                            16671 ; 2075 |//$FILENAME compare_sum_same.src
                            16672 ; 2076 |#define RSRC_FUNCLET_COMPARE_SUM_SAME 863    
                            16673 ; 2077 |//$FILENAME sub_immediate.src
                            16674 ; 2078 |#define RSRC_FUNCLET_SUB_IMMEDIATE 864    
                            16675 ; 2079 |//$FILENAME mp_initialization.src
                            16676 ; 2080 |#define RSRC_FUNCLET_MP_INITIALIZATION 865    
                            16677 ; 2081 |//$FILENAME new_random_bytes.src
                            16678 ; 2082 |#define RSRC_FUNCLET_NEW_RANDOM_BYTES 866    
                            16679 ; 2083 |//$FILENAME new_random_dword_interval.src
                            16680 ; 2084 |#define RSRC_FUNCLET_NEW_RANDOM_DWORD_INTERVAL 867    
                            16681 ; 2085 |//$FILENAME new_random_digit_interval.src
                            16682 ; 2086 |#define RSRC_FUNCLET_NEW_RANDOM_DIGIT_INTERVAL 868    
                            16683 ; 2087 |//$FILENAME new_random_mod.src
                            16684 ; 2088 |#define RSRC_FUNCLET_NEW_RANDOM_MOD 869    
                            16685 ; 2089 |//$FILENAME new_random_mod_nonzero.src
                            16686 ; 2090 |#define RSRC_FUNCLET_NEW_RANDOM_MOD_NONZERO 870    
                            16687 ; 2091 |//$FILENAME new_random_digits.src
                            16688 ; 2092 |#define RSRC_FUNCLET_NEW_RANDOM_DIGITS 871    
                            16689 ; 2093 |//$FILENAME words_to_ecaffine.src
                            16690 ; 2094 |#define RSRC_FUNCLET_WORDS_TO_ECAFFINE 872    
                            16691 ; 2095 |//$FILENAME ecaffine_to_dwords.src
                            16692 ; 2096 |#define RSRC_FUNCLET_ECAFFINE_TO_DWORDS 873    
                            16693 ; 2097 |//$FILENAME _threadunsafepkinit.src
                            16694 ; 2098 |#define RSRC_FUNCLET__THREADUNSAFEPKINIT 874    
                            16695 ; 2099 |//$FILENAME pkinit.src
                            16696 ; 2100 |#define RSRC_FUNCLET_PKINIT 875    
                            16697 ; 2101 |//$FILENAME drm_pk_genkeypair.src
                            16698 ; 2102 |#define RSRC_FUNCLET_DRM_PK_GENKEYPAIR 876    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 281

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16699 ; 2103 |//$FILENAME drm_pk_encrypt.src
                            16700 ; 2104 |#define RSRC_FUNCLET_DRM_PK_ENCRYPT 877    
                            16701 ; 2105 |//$FILENAME drm_pk_decrypt.src
                            16702 ; 2106 |#define RSRC_FUNCLET_DRM_PK_DECRYPT 878    
                            16703 ; 2107 |//$FILENAME byte_array_mod_bignum.src
                            16704 ; 2108 |#define RSRC_FUNCLET_BYTE_ARRAY_MOD_BIGNUM 879    
                            16705 ; 2109 |//$FILENAME fe2ipmod.src
                            16706 ; 2110 |#define RSRC_FUNCLET_FE2IPMOD 880    
                            16707 ; 2111 |//$FILENAME drm_pk_sign.src
                            16708 ; 2112 |#define RSRC_FUNCLET_DRM_PK_SIGN 881    
                            16709 ; 2113 |//$FILENAME drm_pk_verify.src
                            16710 ; 2114 |#define RSRC_FUNCLET_DRM_PK_VERIFY 882    
                            16711 ; 2115 |//$FILENAME random_bytes.src
                            16712 ; 2116 |#define RSRC_FUNCLET_RANDOM_BYTES 883    
                            16713 ; 2117 |//$FILENAME mp_gcdex.src
                            16714 ; 2118 |#define RSRC_FUNCLET_MP_GCDEX 884    
                            16715 ; 2119 |//$FILENAME mp_gcdex_split1.src
                            16716 ; 2120 |#define RSRC_FUNCLET_MP_GCDEX_SPLIT1 885    
                            16717 ; 2121 |//$FILENAME pkcrypto_p.src
                            16718 ; 2122 |#define RSRC_PKCRYPTO_P 886    
                            16719 ; 2123 |//$FILENAME pkcrypto_ovl_p.src
                            16720 ; 2124 |#define RSRC_PKCRYPTO_OVL_P 887    
                            16721 ; 2125 |//$FILENAME del_all_warning_line2.src
                            16722 ; 2126 |#define RSRC_WARNING_MSG_ALL_LINE2 888    
                            16723 ; 2127 |//$FILENAME del_all_file_star.src
                            16724 ; 2128 |#define RSRC_FILE_DELETE_STAR 889    
                            16725 ; 2129 |//$FILENAME string_voice_menu_delete_all.src
                            16726 ; 2130 |#define RSRC_STRING_VOICE_MENU_DELETE_ALL 890    
                            16727 ; 2131 |//$FILENAME Funclet_Init5VSense.src
                            16728 ; 2132 |#define RSRC_FUNCLET_INIT5VSENSE 891    
                            16729 ; 2133 |//$FILENAME Funclet_UpdateDCDCDutyCycle.src
                            16730 ; 2134 |#define RSRC_FUNCLET_UPDATEDCDCDUTYCYCLE 892    
                            16731 ; 2135 |//$FILENAME Funclet_changeplayset.src
                            16732 ; 2136 |#define RSRC_FUNCLET_CHANGE_PLAYSET 893    
                            16733 ; 2137 |
                            16734 ; 2138 |//$FILENAME Funclet_mmctesterase.src
                            16735 ; 2139 |#define RSRC_FUNCLET_MMC_TEST_ERASE 894    
                            16736 ; 2140 |//$FILENAME Funclet_mmchalinit.src
                            16737 ; 2141 |#define RSRC_FUNCLET_MMC_HALINIT 895    
                            16738 ; 2142 |
                            16739 ; 2143 |
                            16740 ; 2144 |// Added to allow rechargeable battery configurations to build
                            16741 ; 2145 |//$FILENAME battery_charging.src
                            16742 ; 2146 |#define RSRC_BATTERY_CHARGING 896    
                            16743 ; 2147 |//$FILENAME batterychargecodebank.src
                            16744 ; 2148 |#define RSRC_BATTERY_CHARGE_CODEBANK 897    
                            16745 ; 2149 |//$FILENAME updatevolume.src
                            16746 ; 2150 |#define RSRC_FUNCLET_SYSUPDATEVOLUME 898    
                            16747 ; 2151 |//$FILENAME Funclet_TestSkipCheckDisk.src
                            16748 ; 2152 |#define RSRC_FUNCLET_TESTSKIPCHECKDISK 899    
                            16749 ; 2153 |//$FILENAME Funclet_DisableStmpGeneratedMicBias.src
                            16750 ; 2154 |#define RSRC_FUNCLET_DISABLE_STMP_GENERATED_MICBIAS 900    
                            16751 ; 2155 |//$FILENAME Funclet_EnableStmpGeneratedMicBias.src
                            16752 ; 2156 |#define RSRC_FUNCLET_ENABLE_STMP_GENERATED_MICBIAS 901    
                            16753 ; 2157 |//$FILENAME Funclet_SetSkipCheckDisk.src
                            16754 ; 2158 |#define RSRC_FUNCLET_SETSKIPCHECKDISK 902    
                            16755 ; 2159 |//$FILENAME drm_expr_evaluateexpression_no_more_tokens.src
                            16756 ; 2160 |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION_NO_MORE_TOKENS 903    
                            16757 ; 2161 |//$FILENAME _iscachedevent.src
                            16758 ; 2162 |#define RSRC_FUNCLET__ISCACHEDEVENT 904    
                            16759 ; 2163 |//$FILENAME setcountedexpirycategory.src
                            16760 ; 2164 |#define RSRC_FUNCLET_SETCOUNTEDEXPIRYCATEGORY 905    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 282

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16761 ; 2165 |//$FILENAME oem_data.src
                            16762 ; 2166 |#define RSRC_OEM_DATA 906    
                            16763 ; 2167 |//$FILENAME gpk_p.src
                            16764 ; 2168 |#define RSRC_GPK_P 907    
                            16765 ; 2169 |//$FILENAME key_data.src
                            16766 ; 2170 |#define RSRC_KEY_DATA 908    
                            16767 ; 2171 |//$FILENAME string_arial_8_defragmenting_store.src
                            16768 ; 2172 |#define RSRC_DEFRAGMENT_STORE_STRING 909    
                            16769 ; 2173 |//$FILENAME string_working.src
                            16770 ; 2174 |#define RSRC_STRING_WORKING 910    
                            16771 ; 2175 |//$FILENAME Funclet_loadusertime.src
                            16772 ; 2176 |#define RSRC_FUNCLET_LOADUSERTIME 911    
                            16773 ; 2177 |//$FILENAME Funclet_saveusertime.src
                            16774 ; 2178 |#define RSRC_FUNCLET_SAVEUSERTIME 912    
                            16775 ; 2179 |
                            16776 ; 2180 |//$FILENAME Funclet_SysLRADCBrownoutInit.src
                            16777 ; 2181 |#define RSRC_FUNCLET_SYSLRADCBROWNOUTINIT 913    
                            16778 ; 2182 |//$FILENAME Funclet_SysBatteryGetLevel.src
                            16779 ; 2183 |#define RSRC_FUNCLET_SYSBATTERYGETLEVEL 914    
                            16780 ; 2184 |
                            16781 ; 2185 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            16782 ; 2186 |// Audible ACELP Resources
                            16783 ; 2187 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            16784 ; 2188 |//$FILENAME AudibleAcelpDec.src
                            16785 ; 2189 |#define RSRC_AUDIBLE_ACELPDEC_CODE 915    
                            16786 ; 2190 |//$FILENAME AudibleAcelpP.src
                            16787 ; 2191 |#define RSRC_AUDIBLE_ACELP_CODE_P 916    
                            16788 ; 2192 |//$FILENAME AudibleAcelpX.src
                            16789 ; 2193 |#define RSRC_AUDIBLE_ACELP_DATA_X 917    
                            16790 ; 2194 |//$FILENAME AudibleAcelpY.src
                            16791 ; 2195 |#define RSRC_AUDIBLE_ACELP_DATA_Y 918    
                            16792 ; 2196 |
                            16793 ; 2197 |//$FILENAME AudibleDecMod.src
                            16794 ; 2198 |#define RSRC_AUDIBLE_DECMOD_CODE 919    
                            16795 ; 2199 |//$FILENAME audiblemp3p.src
                            16796 ; 2200 |#define RSRC_AUDIBLE_MP3P_CODE 920    
                            16797 ; 2201 |//$FILENAME audiblemp3x.src
                            16798 ; 2202 |#define RSRC_AUDIBLE_MP3X_CODE 921    
                            16799 ; 2203 |//$FILENAME audiblemp3y.src
                            16800 ; 2204 |#define RSRC_AUDIBLE_MP3Y_CODE 922    
                            16801 ; 2205 |
                            16802 ; 2206 |//$FILENAME audiblemetadata_p.src
                            16803 ; 2207 |#define RSRC_AUDIBLE_METADATA_P 923    
                            16804 ; 2208 |//$FILENAME audiblemetadata_y.src
                            16805 ; 2209 |#define RSRC_AUDIBLE_METADATA_Y 924    
                            16806 ; 2210 |//$FILENAME audiblesongposition_p.src
                            16807 ; 2211 |#define RSRC_AUDIBLE_SONG_POSITION_P 925    
                            16808 ; 2212 |//$FILENAME audibletargetcheck_p.src
                            16809 ; 2213 |#define RSRC_AUDIBLE_TARGET_CHECK_P 926    
                            16810 ; 2214 |//$FILENAME audiblefillfileinfo_p.src
                            16811 ; 2215 |#define RSRC_AUDIBLE_FILLFILEINFO_P 927    
                            16812 ; 2216 |//$FILENAME audibledsa_p.src
                            16813 ; 2217 |#define RSRC_AUDIBLE_DSA_P 928    
                            16814 ; 2218 |//$FILENAME audiblefillmetadata_p.src
                            16815 ; 2219 |#define RSRC_AUDIBLE_FILLMETADATA_P 929    
                            16816 ; 2220 |//$FILENAME audiblemetastrings_p.src
                            16817 ; 2221 |#define RSRC_AUDIBLE_METASTRINGS_P 930    
                            16818 ; 2222 |//$FILENAME aaactivationrecords_p.src
                            16819 ; 2223 |#define RSRC_AUDIBLE_ACTIVATION_P 931    
                            16820 ; 2224 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 283

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16821 ; 2225 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            16822 ; 2226 |// Effects and SRS Resources
                            16823 ; 2227 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            16824 ; 2228 |//$FILENAME srs_effectsmodules_p.src
                            16825 ; 2229 |#define RSRC_SRS_EFFECTS_MODULES_P 932    
                            16826 ; 2230 |//$FILENAME srs_effectsmodules_x.src
                            16827 ; 2231 |#define RSRC_SRS_EFFECTS_MODULES_X 933    
                            16828 ; 2232 |//$FILENAME wowctrl.src
                            16829 ; 2233 |#define RSRC_WOW_CTRL 934    
                            16830 ; 2234 |
                            16831 ; 2235 |//$FILENAME wowmenu.src
                            16832 ; 2236 |#define RSRC_WOW_MENU_CODE_BANK 935    
                            16833 ; 2237 |//$FILENAME string_wowbrightness_menu.src
                            16834 ; 2238 |#define RSRC_STRING_WOW_BRIGHTNESS 936    
                            16835 ; 2239 |//$FILENAME string_wow_menu.src
                            16836 ; 2240 |#define RSRC_STRING_WOW_MENU 937    
                            16837 ; 2241 |//$FILENAME string_wowtrubass_menu.src
                            16838 ; 2242 |#define RSRC_STRING_WOW_TRUBASS 938    
                            16839 ; 2243 |//$FILENAME string_wowvolume_menu.src
                            16840 ; 2244 |#define RSRC_STRING_WOW_VOLUME 939    
                            16841 ; 2245 |//$FILENAME string_wowbrightness_low_menu.src
                            16842 ; 2246 |#define RSRC_STRING_WOW_BRIGHT_LOW 940    
                            16843 ; 2247 |//$FILENAME string_wowbrightness_mid_menu.src
                            16844 ; 2248 |#define RSRC_STRING_WOW_BRIGHT_MID 941    
                            16845 ; 2249 |//$FILENAME string_wowbrightness_high_menu.src
                            16846 ; 2250 |#define RSRC_STRING_WOW_BRIGHT_HIGH 942    
                            16847 ; 2251 |//$FILENAME wow_icon.src
                            16848 ; 2252 |#define RSRC_WOW_ICON 943    
                            16849 ; 2253 |
                            16850 ; 2254 |//$FILENAME wow16k.src
                            16851 ; 2255 |#define RSRC_WOW16K 944    
                            16852 ; 2256 |//$FILENAME wow32k.src
                            16853 ; 2257 |#define RSRC_WOW32K 945    
                            16854 ; 2258 |//$FILENAME wow8k.src
                            16855 ; 2259 |#define RSRC_WOW8K 946    
                            16856 ; 2260 |//$FILENAME wow11k.src
                            16857 ; 2261 |#define RSRC_WOW11K 947    
                            16858 ; 2262 |//$FILENAME wow22k.src
                            16859 ; 2263 |#define RSRC_WOW22K 948    
                            16860 ; 2264 |//$FILENAME wow24k.src
                            16861 ; 2265 |#define RSRC_WOW24K 949    
                            16862 ; 2266 |//$FILENAME wow44k.src
                            16863 ; 2267 |#define RSRC_WOW44K 950    
                            16864 ; 2268 |//$FILENAME wow48k.src
                            16865 ; 2269 |#define RSRC_WOW48K 951    
                            16866 ; 2270 |
                            16867 ; 2271 |//$FILENAME wow16k_Y.src
                            16868 ; 2272 |#define RSRC_WOW16K_Y 952    
                            16869 ; 2273 |//$FILENAME wow32k_Y.src
                            16870 ; 2274 |#define RSRC_WOW32K_Y 953    
                            16871 ; 2275 |//$FILENAME wow8k_Y.src
                            16872 ; 2276 |#define RSRC_WOW8K_Y 954    
                            16873 ; 2277 |//$FILENAME wow11k_Y.src
                            16874 ; 2278 |#define RSRC_WOW11K_Y 955    
                            16875 ; 2279 |//$FILENAME wow22k_Y.src
                            16876 ; 2280 |#define RSRC_WOW22K_Y 956    
                            16877 ; 2281 |//$FILENAME wow24k_Y.src
                            16878 ; 2282 |#define RSRC_WOW24K_Y 957    
                            16879 ; 2283 |//$FILENAME wow44k_Y.src
                            16880 ; 2284 |#define RSRC_WOW44K_Y 958    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 284

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16881 ; 2285 |//$FILENAME wow48k_Y.src
                            16882 ; 2286 |#define RSRC_WOW48K_Y 959    
                            16883 ; 2287 |
                            16884 ; 2288 |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            16885 ; 2289 |// Audible Section Navigation
                            16886 ; 2290 |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            16887 ; 2291 |//$FILENAME audible_secnav.src
                            16888 ; 2292 |#define RSRC_AUDIBLE_SECNAV_ICON 960    
                            16889 ; 2293 |
                            16890 ; 2294 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            16891 ; 2295 |// PLAYLIST3 and Music Library
                            16892 ; 2296 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            16893 ; 2297 |
                            16894 ; 2298 |//$FILENAME build_ml.src
                            16895 ; 2299 |#define RSRC_BUILD_ML 961    
                            16896 ; 2300 |//$FILENAME build_ml_warning.src
                            16897 ; 2301 |#define RSRC_BUILD_ML_WARNING 962    
                            16898 ; 2302 |//$FILENAME build_ml_warning2.src
                            16899 ; 2303 |#define RSRC_BUILD_ML_WARNING2 963    
                            16900 ; 2304 |//$FILENAME build_flash1.src
                            16901 ; 2305 |#define RSRC_BUILD_FLASH1 964    
                            16902 ; 2306 |//$FILENAME build_flash2.src
                            16903 ; 2307 |#define RSRC_BUILD_FLASH2 965    
                            16904 ; 2308 |//$FILENAME build_flash3.src
                            16905 ; 2309 |#define RSRC_BUILD_FLASH3 966    
                            16906 ; 2310 |//$FILENAME build_sd1.src
                            16907 ; 2311 |#define RSRC_BUILD_SD1 967    
                            16908 ; 2312 |//$FILENAME build_sd2.src
                            16909 ; 2313 |#define RSRC_BUILD_SD2 968    
                            16910 ; 2314 |//$FILENAME build_sd3.src
                            16911 ; 2315 |#define RSRC_BUILD_SD3 969    
                            16912 ; 2316 |//$FILENAME build_newmusic.src
                            16913 ; 2317 |#define RSRC_BUILD_NEWMUSIC 970    
                            16914 ; 2318 |//$FILENAME sdmd.src
                            16915 ; 2319 |#define RSRC_SDMD_MENU_CODE_BANK 971    
                            16916 ; 2320 |//$FILENAME musiclib_build_function_sec.src
                            16917 ; 2321 |#define RSRC_MUSICLIB_BUILD_FUNCTION_SEC 972    
                            16918 ; 2322 |//$FILENAME musiclib_build_function_flush.src
                            16919 ; 2323 |#define RSRC_MUSICLIB_BUILD_FUNCTION_FLUSH 973    
                            16920 ; 2324 |//$FILENAME MusicLibBuildModule.src
                            16921 ; 2325 |#define RSRC_MUSICLIB_BUILD_MODULE 974    
                            16922 ; 2326 |//$FILENAME MusicLibBuildGenreTable.src
                            16923 ; 2327 |#define RSRC_MUSICLIB_BUILD_GENRE_TABLE 975    
                            16924 ; 2328 |//$FILENAME MusicLibBuildFlushMem.src
                            16925 ; 2329 |#define RSRC_MUSICLIB_BUILD_FLUSH_MEM 976    
                            16926 ; 2330 |//$FILENAME MusicLibBrowseModule.src
                            16927 ; 2331 |#define RSRC_MUSICLIB_BROWSE_MODULE 977    
                            16928 ; 2332 |//$FILENAME MusicLibPlayModule.src
                            16929 ; 2333 |#define RSRC_MUSICLIB_PLAY_MODULE 978    
                            16930 ; 2334 |//$FILENAME MusicLibPlayAllNextModule.src
                            16931 ; 2335 |#define RSRC_MUSICLIB_PLAYALLNEXT_MODULE 979    
                            16932 ; 2336 |//$FILENAME MusicLibPlayAllPrevModule.src
                            16933 ; 2337 |#define RSRC_MUSICLIB_PLAYALLPREV_MODULE 980    
                            16934 ; 2338 |//$FILENAME MusicLibShuffleModule.src
                            16935 ; 2339 |#define RSRC_MUSICLIB_SHUFFLE_MODULE 981    
                            16936 ; 2340 |//$FILENAME Funclet_write_detection_access.src
                            16937 ; 2341 |#define RSRC_FUNCLET_WRITE_DETECTION_ACCESS 982    
                            16938 ; 2342 |//$FILENAME Funclet_LOCAL_GetLvlOneItem_info.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 285

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16939 ; 2343 |#define RSRC_FUNCLET_LOCAL_GET_LVL_ONE_ITEM_INFO 983    
                            16940 ; 2344 |//$FILENAME Funclet_LOCAL_GetFlashAssociatedList_info.src
                            16941 ; 2345 |#define RSRC_FUNCLET_LOCAL_GET_FLASH_ASSOCIATED_LIST_INFO 984    
                            16942 ; 2346 |//$FILENAME Funclet_ML_ResumePlayState.src
                            16943 ; 2347 |#define RSRC_FUNCLET_ML_RESUMEPLAYSTATE 985    
                            16944 ; 2348 |//$FILENAME Funclet_ML_UpdateOnTheGo.src
                            16945 ; 2349 |#define RSRC_FUNCLET_ML_UPDATE_ON_THE_GO 986    
                            16946 ; 2350 |//$FILENAME Funclet_ML_ChOnTheGo.src
                            16947 ; 2351 |#define RSRC_FUNCLET_ML_CH_ON_THE_GO 987    
                            16948 ; 2352 |//$FILENAME Funclet_ML_LoadOnTheGo.src
                            16949 ; 2353 |#define RSRC_FUNCLET_ML_LOAD_ON_THE_GO 988    
                            16950 ; 2354 |//$FILENAME Funclet_Build_InitandUseCache.src
                            16951 ; 2355 |#define RSRC_FUNCLET_BUILD_INIT_AND_USE_CACHE 989    
                            16952 ; 2356 |//$FILENAME Funclet_Build_FlushAndCloseCache.src
                            16953 ; 2357 |#define RSRC_FUNCLET_BUILD_FLUSH_AND_CLOSE_CACHE 990    
                            16954 ; 2358 |//$FILENAME Funclet_ML_movePointerBackward.src
                            16955 ; 2359 |#define RSRC_FUNCLET_ML_MOVE_POINTER_BACKWARD 991    
                            16956 ; 2360 |//$FILENAME Funclet_ML_findLastItemPointer.src
                            16957 ; 2361 |#define RSRC_FUNCLET_ML_FIND_LAST_ITEM_POINTER 992    
                            16958 ; 2362 |//$FILENAME Funclet_ML_startShuffle.src
                            16959 ; 2363 |#define RSRC_FUNCLET_ML_START_SHUFFLE 993    
                            16960 ; 2364 |//$FILENAME Funclet_ML_GetFlashDirAssocListId.src
                            16961 ; 2365 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ID 994    
                            16962 ; 2366 |//$FILENAME Funclet_ML_GetFlashDirAssocListRootId.src
                            16963 ; 2367 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ROOT_ID 995    
                            16964 ; 2368 |//$FILENAME Funclet_ML_GetFlashDirAssocListSize.src
                            16965 ; 2369 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_SIZE 996    
                            16966 ; 2370 |//$FILENAME Funclet_ML_GetIdByStateAndPosition.src
                            16967 ; 2371 |#define RSRC_FUNCLET_ML_GET_ID_BY_STATE_AND_POSITION 997    
                            16968 ; 2372 |//$FILENAME Funclet_ML_StartPlayDirSongInit.src
                            16969 ; 2373 |#define RSRC_FUNCLET_ML_START_PLAY_DIR_SONG_INIT 998    
                            16970 ; 2374 |//$FILENAME Funclet_ML_ShuffleNextDirSong.src
                            16971 ; 2375 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_DIR_SONG 999    
                            16972 ; 2376 |//$FILENAME Funclet_ML_BrowseMenu.src
                            16973 ; 2377 |#define RSRC_FUNCLET_ML_BROWSE_MENU 1000    
                            16974 ; 2378 |//$FILENAME Funclet_ML_StartPlayAllSong.src
                            16975 ; 2379 |#define RSRC_FUNCLET_ML_START_PLAY_ALL_SONG 1001    
                            16976 ; 2380 |//$FILENAME Funclet_ML_PlayAllNextSong.src
                            16977 ; 2381 |#define RSRC_FUNCLET_ML_PLAY_ALL_NEXT_SONG 1002    
                            16978 ; 2382 |//$FILENAME Funclet_ML_PlayAllPreviousSong.src
                            16979 ; 2383 |#define RSRC_FUNCLET_ML_PLAY_ALL_PREVIOUS_SONG 1003    
                            16980 ; 2384 |//$FILENAME Funclet_ML_PlayPreviousDirSong.src
                            16981 ; 2385 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_DIR_SONG 1004    
                            16982 ; 2386 |//$FILENAME Funclet_ML_ShuffleNextSong.src
                            16983 ; 2387 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_SONG 1005    
                            16984 ; 2388 |//$FILENAME Funclet_ML_PlayNextSong.src
                            16985 ; 2389 |#define RSRC_FUNCLET_ML_PLAY_NEXT_SONG 1006    
                            16986 ; 2390 |//$FILENAME Funclet_ML_PlayPreviousSong.src
                            16987 ; 2391 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_SONG 1007    
                            16988 ; 2392 |//$FILENAME Funclet_BuildVoiceFilePath.src
                            16989 ; 2393 |#define RSRC_FUNCLET_BUILDVOICEFILEPATH 1008    
                            16990 ; 2394 |//$FILENAME Funclet_BuildFMFilePath.src
                            16991 ; 2395 |#define RSRC_FUNCLET_BUILDFMFILEPATH 1009    
                            16992 ; 2396 |//$FILENAME Funclet_BuildLINEINFilePath.src
                            16993 ; 2397 |#define RSRC_FUNCLET_BUILDLINEINFILEPATH 1010    
                            16994 ; 2398 |//$FILENAME Funclet_GetVoiceFastKey.src
                            16995 ; 2399 |#define RSRC_FUNCLET_GETVOICEFASTKEY 1011    
                            16996 ; 2400 |//$FILENAME MusicLibVoiceApp.src
                            16997 ; 2401 |#define RSRC_MUSICLIB_VOICE_APP 1012    
                            16998 ; 2402 |//$FILENAME MusicLibVoiceModule.src
                            16999 ; 2403 |#define RSRC_MUSICLIB_VOICE_MODULE 1013    
                            17000 ; 2404 |//$FILENAME MusicLibVoicePlayModule.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 286

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17001 ; 2405 |#define RSRC_MUSICLIB_VOICEPLAY_MODULE 1014    
                            17002 ; 2406 |//$FILENAME MusicLibMergeFunction.src
                            17003 ; 2407 |#define RSRC_MUSICLIB_MERGE_FUNCTION 1015    
                            17004 ; 2408 |//$FILENAME MusicLibMergeModule.src
                            17005 ; 2409 |#define RSRC_MUSICLIB_MERGE_MODULE 1016    
                            17006 ; 2410 |//$FILENAME MusicLibBrowseApp.src
                            17007 ; 2411 |#define RSRC_MUSICLIB_BROWSE_APP 1017    
                            17008 ; 2412 |//$FILENAME playmusicmenu.src
                            17009 ; 2413 |#define RSRC_PLAYMUSIC_MENU_CODE_BANK 1018    
                            17010 ; 2414 |//$FILENAME browsemenu.src
                            17011 ; 2415 |#define RSRC_BROWSE_MENU_CODE_BANK 1019    
                            17012 ; 2416 |//$FILENAME browsemenu_extra.src
                            17013 ; 2417 |#define RSRC_BROWSE_MENU_EXTRA_CODE_BANK 1020    
                            17014 ; 2418 |//$FILENAME string_play_all.src
                            17015 ; 2419 |#define RSRC_STRING_PLAY_ALL 1021    
                            17016 ; 2420 |//$FILENAME string_play.src
                            17017 ; 2421 |#define RSRC_STRING_PLAY 1022    
                            17018 ; 2422 |//$FILENAME string_unknown_year.src
                            17019 ; 2423 |#define RSRC_STRING_UNKNOWN_YEAR 1023    
                            17020 ; 2424 |//$FILENAME string_year_width.src
                            17021 ; 2425 |#define RSRC_STRING_YEAR_WIDTH 1024    
                            17022 ; 2426 |//$FILENAME string_artist.src
                            17023 ; 2427 |#define RSRC_STRING_ARTIST 1025    
                            17024 ; 2428 |//$FILENAME string_songs.src
                            17025 ; 2429 |#define RSRC_STRING_SONGS 1026    
                            17026 ; 2430 |//$FILENAME string_on_the_fly.src
                            17027 ; 2431 |#define RSRC_STRING_ON_THE_FLY 1027    
                            17028 ; 2432 |//$FILENAME string_new_music.src
                            17029 ; 2433 |#define RSRC_STRING_NEW_MUSIC_MENU 1028    
                            17030 ; 2434 |//$FILENAME string_genre.src
                            17031 ; 2435 |#define RSRC_STRING_GENRE 1029    
                            17032 ; 2436 |//$FILENAME string_year.src
                            17033 ; 2437 |#define RSRC_STRING_YEAR 1030    
                            17034 ; 2438 |//$FILENAME string_playlist.src
                            17035 ; 2439 |#define RSRC_STRING_PLAYLIST 1031    
                            17036 ; 2440 |//$FILENAME string_fm_rec.src
                            17037 ; 2441 |#define RSRC_STRING_FM_REC 1032    
                            17038 ; 2442 |//$FILENAME string_linein_rec.src
                            17039 ; 2443 |#define RSRC_STRING_LINEIN_REC 1033    
                            17040 ; 2444 |//$FILENAME string_play_music.src
                            17041 ; 2445 |#define RSRC_STRING_PLAY_MUSIC 1034    
                            17042 ; 2446 |//$FILENAME highlight_back.src
                            17043 ; 2447 |#define RSRC_HIGHLIGHT_BACK 1035    
                            17044 ; 2448 |//$FILENAME newmusicmenu.src
                            17045 ; 2449 |#define RSRC_NEW_MUSIC_MENU_CODE_BANK 1036    
                            17046 ; 2450 |//$FILENAME string_1_day.src
                            17047 ; 2451 |#define RSRC_STRING_1_DAY 1037    
                            17048 ; 2452 |//$FILENAME string_1_week.src
                            17049 ; 2453 |#define RSRC_STRING_1_WEEK 1038    
                            17050 ; 2454 |//$FILENAME string_1_month.src
                            17051 ; 2455 |#define RSRC_STRING_1_MONTH 1039    
                            17052 ; 2456 |//$FILENAME on_the_fly_full.src
                            17053 ; 2457 |#define RSRC_LIST_FULL_MESSAGE 1040    
                            17054 ; 2458 |//$FILENAME on_the_fly_free1.src
                            17055 ; 2459 |#define RSRC_LIST_FREE_MESSAGE 1041    
                            17056 ; 2460 |//$FILENAME on_the_fly_free2.src
                            17057 ; 2461 |#define RSRC_LIST_FREE_MESSAGE2 1042    
                            17058 ; 2462 |//$FILENAME on_the_fly_delete1.src
                            17059 ; 2463 |#define RSRC_LIST_DELETE_MESSAGE 1043    
                            17060 ; 2464 |//$FILENAME on_the_fly_delete2.src
                            17061 ; 2465 |#define RSRC_LIST_DELETE_MESSAGE2 1044    
                            17062 ; 2466 |//$FILENAME empty_favourite.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 287

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17063 ; 2467 |#define RSRC_EMPTY_FAVOURITE 1045    
                            17064 ; 2468 |//$FILENAME sd_remove.src
                            17065 ; 2469 |#define RSRC_SD_REMOVE 1046    
                            17066 ; 2470 |//$FILENAME sd_insert.src
                            17067 ; 2471 |#define RSRC_SD_INSERT 1047    
                            17068 ; 2472 |//$FILENAME check_disk_1.src
                            17069 ; 2473 |#define RSRC_CHECK_DISK_1 1048    
                            17070 ; 2474 |//$FILENAME check_disk_2.src
                            17071 ; 2475 |#define RSRC_CHECK_DISK_2 1049    
                            17072 ; 2476 |//$FILENAME check_disk_3.src
                            17073 ; 2477 |#define RSRC_CHECK_DISK_3 1050    
                            17074 ; 2478 |//$FILENAME flash_error.src
                            17075 ; 2479 |#define RSRC_FLASH_ERROR 1051    
                            17076 ; 2480 |
                            17077 ; 2481 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17078 ; 2482 |// STFM1000 Tuner funclet
                            17079 ; 2483 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17080 ; 2484 |//$FILENAME Funclet_TunerDriverInit.src
                            17081 ; 2485 |#define RSRC_FUNCLET_TUNER_DRIVER_INIT 1052    
                            17082 ; 2486 |//$FILENAME Funclet_TunerDriverIncUp.src
                            17083 ; 2487 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_UP 1053    
                            17084 ; 2488 |//$FILENAME Funclet_TunerDriverIncDown.src
                            17085 ; 2489 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_DOWN 1054    
                            17086 ; 2490 |//$FILENAME Funclet_TunerDriverStandyby.src
                            17087 ; 2491 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_STANDBY 1055    
                            17088 ; 2492 |//$FILENAME Funclet_TunerDriverReplacePreset.src
                            17089 ; 2493 |#define RSRC_FUNCLET_TUNER_DRIVER_REPLACE_PRESET 1056    
                            17090 ; 2494 |//$FILENAME Funclet_TunerDriverErasePreset.src
                            17091 ; 2495 |#define RSRC_FUNCLET_TUNER_DRIVER_ERASE_PRESET 1057    
                            17092 ; 2496 |//$FILENAME Funclet_TunerDriverTuneToPreset.src
                            17093 ; 2497 |#define RSRC_FUNCLET_TUNER_DRIVER_TUNE_TO_PRESET 1058    
                            17094 ; 2498 |//$FILENAME Funclet_TunerDriverSearchDown.src
                            17095 ; 2499 |#define RSRC_FUNCLET_TUNER_DRIVER_SEARCH_DOWN 1059    
                            17096 ; 2500 |//$FILENAME Funclet_TunerSTFM1000SafePowerDown.src
                            17097 ; 2501 |#define RSRC_FUNCLET_TUNER_SAFE_POWER_DOWN 1060    
                            17098 ; 2502 |//$FILENAME Funclet_TunerSTFM1000OptimizeChannel.src
                            17099 ; 2503 |#define RSRC_FUNCLET_STFM1000_TUNER_OPTIMIZE_CHANNEL 1061    
                            17100 ; 2504 |//$FILENAME decstfmmod.src
                            17101 ; 2505 |#define RSRC_DEC_STFM_MOD_CODE 1062    
                            17102 ; 2506 |//$FILENAME dec_stfmp.src
                            17103 ; 2507 |#define RSRC_DEC_STFMP_CODE 1063    
                            17104 ; 2508 |//$FILENAME dec_stfmx.src
                            17105 ; 2509 |#define RSRC_DEC_STFMX_CODE 1064    
                            17106 ; 2510 |//$FILENAME dec_stfmy.src
                            17107 ; 2511 |#define RSRC_DEC_STFMY_CODE 1065    
                            17108 ; 2512 |//$FILENAME Funclet_TunerSTFM1000I2CInit.src
                            17109 ; 2513 |#define RSRC_FUNCLET_STFM1000_I2C_INIT 1066    
                            17110 ; 2514 |//$FILENAME Funclet_TunerDriverScanStations.src
                            17111 ; 2515 |#define RSRC_FUNCLET_TUNER_DRIVER_SCAN_STATION 1067    
                            17112 ; 2516 |//$FILENAME Funclet_TunerDriverSetMonoStereoMode.src
                            17113 ; 2517 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_MONO_STEREO_MODE 1068    
                            17114 ; 2518 |//$FILENAME Funclet_STFM1000TestPresence.src
                            17115 ; 2519 |#define RSRC_FUNCLET_STFM1000_TEST_PRESENCE 1069    
                            17116 ; 2520 |//$FILENAME Funclet_I2CWriteTunerRegister.src
                            17117 ; 2521 |#define RSRC_FUNCLET_I2C_WRITE_TUNER_REGISTER 1070    
                            17118 ; 2522 |//$FILENAME Funclet_I2CReset.src
                            17119 ; 2523 |#define RSRC_FUNCLET_I2C_RESET 1071    
                            17120 ; 2524 |//$FILENAME fmtunersecondrsrc.src
                            17121 ; 2525 |#define RSRC_FM_TUNER_SECOND_RSRC 1072    
                            17122 ; 2526 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp1.src
                            17123 ; 2527 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP1 1073    
                            17124 ; 2528 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp2.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 288

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17125 ; 2529 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP2 1074    
                            17126 ; 2530 |//$FILENAME Funclet_TunerSTFM1000FindRssiThreshold.src
                            17127 ; 2531 |#define RSRC_FUNCLET_STFM1000_FIND_RSSI_THRESHOLD 1075    
                            17128 ; 2532 |//$FILENAME Funclet_TunerSTFM1000DataPathOff.src
                            17129 ; 2533 |#define RSRC_FUNCLET_STFM1000_DATA_PATH_OFF 1076    
                            17130 ; 2534 |//$FILENAME Funclet_TunerSTFM1000ContinueSearching.src
                            17131 ; 2535 |#define RSRC_FUNCLET_STFM1000_CONTINUE_SEARCHING 1077    
                            17132 ; 2536 |//RSRC_FUNCLET_STFM1000_SET_LNA_BIAS    equ      975    ;$FILENAME Funclet_STFM1000SetLnaB
                                  ias.src
                            17133 ; 2537 |//RSRC_FUNCLET_STFM1000_LOOK_FOR_PILOT    equ      976    ;$FILENAME Funclet_STFM1000LookF
                                  orPilot.src
                            17134 ; 2538 |//$FILENAME Funclet_STFM1000TunerSearchEnded.src
                            17135 ; 2539 |#define RSRC_FUNCLET_STFM1000_TUNER_SEARCH_ENDED 1078    
                            17136 ; 2540 |// for RestoreDriveFromBackup
                            17137 ; 2541 |//$FILENAME restoresysdrive.src
                            17138 ; 2542 |#define RSRC_RESTORESYSDRIVE_P_CODE 1079    
                            17139 ; 2543 |
                            17140 ; 2544 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17141 ; 2545 |// Playlist5 sources
                            17142 ; 2546 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17143 ; 2547 |//$FILENAME playlist5_browsemenu.src
                            17144 ; 2548 |#define RSRC_PL5BROWSE_MENU_CODEBANK 1080    
                            17145 ; 2549 |//$FILENAME playlist5_browsemenu_extra.src
                            17146 ; 2550 |#define RSRC_PL5_BROWSEMENU_EXTRA 1081    
                            17147 ; 2551 |//$FILENAME playlist5_browse_submenu.src
                            17148 ; 2552 |#define RSRC_PL5BROWSE_SUBMENU_CODEBANK 1082    
                            17149 ; 2553 |//$FILENAME playlist5_playback_module.src
                            17150 ; 2554 |#define RSRC_PLAYLIST5_PLAYBACK_MODULE 1083    
                            17151 ; 2555 |//$FILENAME playlist5_browse_module.src
                            17152 ; 2556 |#define RSRC_PLAYLIST5_BROWSE_MODULE 1084    
                            17153 ; 2557 |
                            17154 ; 2558 |//$FILENAME Funclet_Get_LRCDirName_PL5.src
                            17155 ; 2559 |#define RSRC_FUNCLET_GET_LRC_DIR_NAME_PL5 1085    
                            17156 ; 2560 |//$FILENAME Funclet_PL5_PL_QueuePushBack.src   
                            17157 ; 2561 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHBACK 1086    
                            17158 ; 2562 |//$FILENAME Funclet_PL5_PL_QueuePushFront.src 
                            17159 ; 2563 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHFRONT 1087    
                            17160 ; 2564 |
                            17161 ; 2565 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17162 ; 2566 |// DanhNguyen added bitmaps
                            17163 ; 2567 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17164 ; 2568 |//$FILENAME icon_folder.src
                            17165 ; 2569 |#define RSRC_ICON_FOLDER 1088    
                            17166 ; 2570 |//$FILENAME icon_song.src
                            17167 ; 2571 |#define RSRC_ICON_SONG 1089    
                            17168 ; 2572 |
                            17169 ; 2573 |//$FILENAME menu_music.src
                            17170 ; 2574 |#define RSRC_MENU_MUSIC 1090    
                            17171 ; 2575 |//$FILENAME vie_menu_music.src
                            17172 ; 2576 |#define RSRC_VIE_MENU_MUSIC 1091    
                            17173 ; 2577 |
                            17174 ; 2578 |//$FILENAME menu_voice.src
                            17175 ; 2579 |#define RSRC_MENU_VOICE 1092    
                            17176 ; 2580 |//$FILENAME vie_menu_voice.src
                            17177 ; 2581 |#define RSRC_VIE_MENU_VOICE 1093    
                            17178 ; 2582 |
                            17179 ; 2583 |//$FILENAME menu_fmtuner.src
                            17180 ; 2584 |#define RSRC_MENU_FMTUNER 1094    
                            17181 ; 2585 |//$FILENAME vie_menu_fmtuner.src
                            17182 ; 2586 |#define RSRC_VIE_MENU_FMTUNER 1095    
                            17183 ; 2587 |
                            17184 ; 2588 |//$FILENAME menu_record.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 289

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17185 ; 2589 |#define RSRC_MENU_RECORD 1096    
                            17186 ; 2590 |//$FILENAME vie_menu_record.src
                            17187 ; 2591 |#define RSRC_VIE_MENU_RECORD 1097    
                            17188 ; 2592 |
                            17189 ; 2593 |//$FILENAME menu_settings.src
                            17190 ; 2594 |#define RSRC_MENU_SETTINGS 1098    
                            17191 ; 2595 |//$FILENAME vie_menu_settings.src
                            17192 ; 2596 |#define RSRC_VIE_MENU_SETTINGS 1099    
                            17193 ; 2597 |
                            17194 ; 2598 |//$FILENAME menu_shutdown.src
                            17195 ; 2599 |#define RSRC_MENU_SHUTDOWN 1100    
                            17196 ; 2600 |//$FILENAME vie_menu_shutdown.src
                            17197 ; 2601 |#define RSRC_VIE_MENU_SHUTDOWN 1101    
                            17198 ; 2602 |
                            17199 ; 2603 |//$FILENAME menu_clock.src
                            17200 ; 2604 |#define RSRC_MENU_CLOCK 1102    
                            17201 ; 2605 |//$FILENAME vie_menu_clock.src
                            17202 ; 2606 |#define RSRC_VIE_MENU_CLOCK 1103    
                            17203 ; 2607 |
                            17204 ; 2608 |//$FILENAME menu_ab.src
                            17205 ; 2609 |#define RSRC_MENU_AB 1104    
                            17206 ; 2610 |//$FILENAME vie_menu_ab.src
                            17207 ; 2611 |#define RSRC_VIE_MENU_AB 1105    
                            17208 ; 2612 |
                            17209 ; 2613 |//$FILENAME menu_delete.src
                            17210 ; 2614 |#define RSRC_MENU_DELETE 1106    
                            17211 ; 2615 |//$FILENAME vie_menu_delete.src
                            17212 ; 2616 |#define RSRC_VIE_MENU_DELETE 1107    
                            17213 ; 2617 |
                            17214 ; 2618 |//$FILENAME menu_about.src
                            17215 ; 2619 |#define RSRC_MENU_ABOUT 1108    
                            17216 ; 2620 |//$FILENAME vie_menu_about.src
                            17217 ; 2621 |#define RSRC_VIE_MENU_ABOUT 1109    
                            17218 ; 2622 |
                            17219 ; 2623 |//$FILENAME menu_exit.src
                            17220 ; 2624 |#define RSRC_MENU_EXIT 1110    
                            17221 ; 2625 |//$FILENAME vie_menu_exit.src
                            17222 ; 2626 |#define RSRC_VIE_MENU_EXIT 1111    
                            17223 ; 2627 |
                            17224 ; 2628 |//$FILENAME music_play_all.src
                            17225 ; 2629 |#define RSRC_MUSIC_PLAY_ALL 1112    
                            17226 ; 2630 |//$FILENAME vie_music_play_all.src
                            17227 ; 2631 |#define RSRC_VIE_MUSIC_PLAY_ALL 1113    
                            17228 ; 2632 |
                            17229 ; 2633 |//$FILENAME music_folder_internal.src
                            17230 ; 2634 |#define RSRC_MUSIC_FOLDER_INTERNAL 1114    
                            17231 ; 2635 |//$FILENAME vie_music_folder_internal.src
                            17232 ; 2636 |#define RSRC_VIE_MUSIC_FOLDER_INTERNAL 1115    
                            17233 ; 2637 |
                            17234 ; 2638 |//$FILENAME music_folder_external.src
                            17235 ; 2639 |#define RSRC_MUSIC_FOLDER_EXTERNAL 1116    
                            17236 ; 2640 |//$FILENAME vie_music_folder_external.src
                            17237 ; 2641 |#define RSRC_VIE_MUSIC_FOLDER_EXTERNAL 1117    
                            17238 ; 2642 |
                            17239 ; 2643 |//$FILENAME music_songs.src
                            17240 ; 2644 |#define RSRC_MUSIC_SONGS 1118    
                            17241 ; 2645 |//$FILENAME vie_music_songs.src
                            17242 ; 2646 |#define RSRC_VIE_MUSIC_SONGS 1119    
                            17243 ; 2647 |
                            17244 ; 2648 |//$FILENAME music_favorites.src
                            17245 ; 2649 |#define RSRC_MUSIC_FAVORITES 1120    
                            17246 ; 2650 |//$FILENAME vie_music_favorites.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 290

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17247 ; 2651 |#define RSRC_VIE_MUSIC_FAVORITES 1121    
                            17248 ; 2652 |
                            17249 ; 2653 |//$FILENAME music_fm_record.src
                            17250 ; 2654 |#define RSRC_MUSIC_FM_RECORD 1122    
                            17251 ; 2655 |//$FILENAME vie_music_fm_record.src
                            17252 ; 2656 |#define RSRC_VIE_MUSIC_FM_RECORD 1123    
                            17253 ; 2657 |
                            17254 ; 2658 |//$FILENAME music_exit.src
                            17255 ; 2659 |#define RSRC_MUSIC_EXIT 1124    
                            17256 ; 2660 |//$FILENAME vie_music_exit.src
                            17257 ; 2661 |#define RSRC_VIE_MUSIC_EXIT 1125    
                            17258 ; 2662 |
                            17259 ; 2663 |//$FILENAME browse_music_folder_internal.src
                            17260 ; 2664 |#define RSRC_BROWSE_MUSIC_FOLDER_INTERNAL 1126    
                            17261 ; 2665 |//$FILENAME vie_browse_music_folder_internal.src
                            17262 ; 2666 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_INTERNAL 1127    
                            17263 ; 2667 |
                            17264 ; 2668 |//$FILENAME browse_music_folder_external.src
                            17265 ; 2669 |#define RSRC_BROWSE_MUSIC_FOLDER_EXTERNAL 1128    
                            17266 ; 2670 |//$FILENAME vie_browse_music_folder_external.src
                            17267 ; 2671 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_EXTERNAL 1129    
                            17268 ; 2672 |
                            17269 ; 2673 |//$FILENAME browse_music_list_songs.src
                            17270 ; 2674 |#define RSRC_BROWSE_MUSIC_LIST_SONGS 1130    
                            17271 ; 2675 |//$FILENAME vie_browse_music_list_songs.src
                            17272 ; 2676 |#define RSRC_VIE_BROWSE_MUSIC_LIST_SONGS 1131    
                            17273 ; 2677 |
                            17274 ; 2678 |//$FILENAME browse_music_favourites.src
                            17275 ; 2679 |#define RSRC_BROWSE_MUSIC_FAVOURITES 1132    
                            17276 ; 2680 |//$FILENAME vie_browse_music_favourites.src
                            17277 ; 2681 |#define RSRC_VIE_BROWSE_MUSIC_FAVOURITES 1133    
                            17278 ; 2682 |
                            17279 ; 2683 |//$FILENAME browse_music_fm_files.src
                            17280 ; 2684 |#define RSRC_BROWSE_MUSIC_FM_FILES 1134    
                            17281 ; 2685 |//$FILENAME vie_browse_music_fm_files.src
                            17282 ; 2686 |#define RSRC_VIE_BROWSE_MUSIC_FM_FILES 1135    
                            17283 ; 2687 |
                            17284 ; 2688 |//$FILENAME browse_voice.src
                            17285 ; 2689 |#define RSRC_BROWSE_VOICE 1136    
                            17286 ; 2690 |//$FILENAME vie_browse_voice.src
                            17287 ; 2691 |#define RSRC_VIE_BROWSE_VOICE 1137    
                            17288 ; 2692 |
                            17289 ; 2693 |//$FILENAME favourites_list_add.src
                            17290 ; 2694 |#define RSRC_FAVOURITES_LIST_ADD 1138    
                            17291 ; 2695 |//$FILENAME vie_favourites_list_add.src
                            17292 ; 2696 |#define RSRC_VIE_FAVOURITES_LIST_ADD 1139    
                            17293 ; 2697 |
                            17294 ; 2698 |//$FILENAME favourites_list_remove.src
                            17295 ; 2699 |#define RSRC_FAVOURITES_LIST_REMOVE 1140    
                            17296 ; 2700 |//$FILENAME vie_favourites_list_remove.src
                            17297 ; 2701 |#define RSRC_VIE_FAVOURITES_LIST_REMOVE 1141    
                            17298 ; 2702 |
                            17299 ; 2703 |//$FILENAME favourites_list_is_full.src
                            17300 ; 2704 |#define RSRC_FAVOURITES_LIST_IS_FULL 1142    
                            17301 ; 2705 |//$FILENAME vie_favourites_list_is_full.src
                            17302 ; 2706 |#define RSRC_VIE_FAVOURITES_LIST_IS_FULL 1143    
                            17303 ; 2707 |
                            17304 ; 2708 |//$FILENAME about_screen_1.src
                            17305 ; 2709 |#define RSRC_ABOUT_SCREEN_1 1144    
                            17306 ; 2710 |//$FILENAME vie_about_screen_1.src
                            17307 ; 2711 |#define RSRC_VIE_ABOUT_SCREEN_1 1145    
                            17308 ; 2712 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 291

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17309 ; 2713 |//$FILENAME about_screen_2.src
                            17310 ; 2714 |#define RSRC_ABOUT_SCREEN_2 1146    
                            17311 ; 2715 |//$FILENAME vie_about_screen_2.src
                            17312 ; 2716 |#define RSRC_VIE_ABOUT_SCREEN_2 1147    
                            17313 ; 2717 |
                            17314 ; 2718 |//$FILENAME about_screen_3.src
                            17315 ; 2719 |#define RSRC_ABOUT_SCREEN_3 1148    
                            17316 ; 2720 |//$FILENAME vie_about_screen_3.src
                            17317 ; 2721 |#define RSRC_VIE_ABOUT_SCREEN_3 1149    
                            17318 ; 2722 |
                            17319 ; 2723 |//$FILENAME about_screen_4.src
                            17320 ; 2724 |#define RSRC_ABOUT_SCREEN_4 1150    
                            17321 ; 2725 |//$FILENAME vie_about_screen_4.src
                            17322 ; 2726 |#define RSRC_VIE_ABOUT_SCREEN_4 1151    
                            17323 ; 2727 |
                            17324 ; 2728 |//$FILENAME time_date_exit_title.src
                            17325 ; 2729 |#define RSRC_TIME_DATE_EXIT_TITLE 1152    
                            17326 ; 2730 |//$FILENAME vie_time_date_exit_title.src
                            17327 ; 2731 |#define RSRC_VIE_TIME_DATE_EXIT_TITLE 1153    
                            17328 ; 2732 |
                            17329 ; 2733 |//$FILENAME time_clean_desktop.src
                            17330 ; 2734 |#define RSRC_TIME_CLEAN_DESKTOP 1154    
                            17331 ; 2735 |//$FILENAME time_dash.src
                            17332 ; 2736 |#define RSRC_TIME_DASH 1155    
                            17333 ; 2737 |
                            17334 ; 2738 |//$FILENAME time_day_7.src
                            17335 ; 2739 |#define RSRC_TIME_DAY_SAT 1156    
                            17336 ; 2740 |//$FILENAME vie_time_day_7.src
                            17337 ; 2741 |#define RSRC_VIE_TIME_DAY_SAT 1157    
                            17338 ; 2742 |//$FILENAME time_day_cn.src
                            17339 ; 2743 |#define RSRC_TIME_DAY_SUN 1158    
                            17340 ; 2744 |//$FILENAME vie_time_day_cn.src
                            17341 ; 2745 |#define RSRC_VIE_TIME_DAY_SUN 1159    
                            17342 ; 2746 |//$FILENAME time_day_2.src
                            17343 ; 2747 |#define RSRC_TIME_DAY_MON 1160    
                            17344 ; 2748 |//$FILENAME vie_time_day_2.src
                            17345 ; 2749 |#define RSRC_VIE_TIME_DAY_MON 1161    
                            17346 ; 2750 |//$FILENAME time_day_3.src
                            17347 ; 2751 |#define RSRC_TIME_DAY_TUE 1162    
                            17348 ; 2752 |//$FILENAME vie_time_day_3.src
                            17349 ; 2753 |#define RSRC_VIE_TIME_DAY_TUE 1163    
                            17350 ; 2754 |//$FILENAME time_day_4.src
                            17351 ; 2755 |#define RSRC_TIME_DAY_WED 1164    
                            17352 ; 2756 |//$FILENAME vie_time_day_4.src
                            17353 ; 2757 |#define RSRC_VIE_TIME_DAY_WED 1165    
                            17354 ; 2758 |//$FILENAME time_day_5.src
                            17355 ; 2759 |#define RSRC_TIME_DAY_THU 1166    
                            17356 ; 2760 |//$FILENAME vie_time_day_5.src
                            17357 ; 2761 |#define RSRC_VIE_TIME_DAY_THU 1167    
                            17358 ; 2762 |//$FILENAME time_day_6.src
                            17359 ; 2763 |#define RSRC_TIME_DAY_FRI 1168    
                            17360 ; 2764 |//$FILENAME vie_time_day_6.src
                            17361 ; 2765 |#define RSRC_VIE_TIME_DAY_FRI 1169    
                            17362 ; 2766 |
                            17363 ; 2767 |//$FILENAME time_month_1.src
                            17364 ; 2768 |#define RSRC_TIME_MONTH_1 1170    
                            17365 ; 2769 |//$FILENAME vie_time_month_1.src
                            17366 ; 2770 |#define RSRC_VIE_TIME_MONTH_1 1171    
                            17367 ; 2771 |//$FILENAME time_month_2.src
                            17368 ; 2772 |#define RSRC_TIME_MONTH_2 1172    
                            17369 ; 2773 |//$FILENAME vie_time_month_2.src
                            17370 ; 2774 |#define RSRC_VIE_TIME_MONTH_2 1173    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 292

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17371 ; 2775 |//$FILENAME time_month_3.src
                            17372 ; 2776 |#define RSRC_TIME_MONTH_3 1174    
                            17373 ; 2777 |//$FILENAME vie_time_month_3.src
                            17374 ; 2778 |#define RSRC_VIE_TIME_MONTH_3 1175    
                            17375 ; 2779 |//$FILENAME time_month_4.src
                            17376 ; 2780 |#define RSRC_TIME_MONTH_4 1176    
                            17377 ; 2781 |//$FILENAME vie_time_month_4.src
                            17378 ; 2782 |#define RSRC_VIE_TIME_MONTH_4 1177    
                            17379 ; 2783 |//$FILENAME time_month_5.src
                            17380 ; 2784 |#define RSRC_TIME_MONTH_5 1178    
                            17381 ; 2785 |//$FILENAME vie_time_month_5.src
                            17382 ; 2786 |#define RSRC_VIE_TIME_MONTH_5 1179    
                            17383 ; 2787 |//$FILENAME time_month_6.src
                            17384 ; 2788 |#define RSRC_TIME_MONTH_6 1180    
                            17385 ; 2789 |//$FILENAME vie_time_month_6.src
                            17386 ; 2790 |#define RSRC_VIE_TIME_MONTH_6 1181    
                            17387 ; 2791 |//$FILENAME time_month_7.src
                            17388 ; 2792 |#define RSRC_TIME_MONTH_7 1182    
                            17389 ; 2793 |//$FILENAME vie_time_month_7.src
                            17390 ; 2794 |#define RSRC_VIE_TIME_MONTH_7 1183    
                            17391 ; 2795 |//$FILENAME time_month_8.src
                            17392 ; 2796 |#define RSRC_TIME_MONTH_8 1184    
                            17393 ; 2797 |//$FILENAME vie_time_month_8.src
                            17394 ; 2798 |#define RSRC_VIE_TIME_MONTH_8 1185    
                            17395 ; 2799 |//$FILENAME time_month_9.src
                            17396 ; 2800 |#define RSRC_TIME_MONTH_9 1186    
                            17397 ; 2801 |//$FILENAME vie_time_month_9.src
                            17398 ; 2802 |#define RSRC_VIE_TIME_MONTH_9 1187    
                            17399 ; 2803 |//$FILENAME time_month_10.src
                            17400 ; 2804 |#define RSRC_TIME_MONTH_10 1188    
                            17401 ; 2805 |//$FILENAME vie_time_month_10.src
                            17402 ; 2806 |#define RSRC_VIE_TIME_MONTH_10 1189    
                            17403 ; 2807 |//$FILENAME time_month_11.src
                            17404 ; 2808 |#define RSRC_TIME_MONTH_11 1190    
                            17405 ; 2809 |//$FILENAME vie_time_month_11.src
                            17406 ; 2810 |#define RSRC_VIE_TIME_MONTH_11 1191    
                            17407 ; 2811 |//$FILENAME time_month_12.src
                            17408 ; 2812 |#define RSRC_TIME_MONTH_12 1192    
                            17409 ; 2813 |//$FILENAME vie_time_month_12.src
                            17410 ; 2814 |#define RSRC_VIE_TIME_MONTH_12 1193    
                            17411 ; 2815 |
                            17412 ; 2816 |//$FILENAME time_num_am.src
                            17413 ; 2817 |#define RSRC_TIME_NUM_AM 1194    
                            17414 ; 2818 |//$FILENAME time_num_am.src
                            17415 ; 2819 |#define RSRC_TIME_NUM_PM 1195    
                            17416 ; 2820 |//$FILENAME settime_format_12h.src
                            17417 ; 2821 |#define RSRC_SETTIME_FORMAT_12H 1196    
                            17418 ; 2822 |//$FILENAME settime_format_24h.src
                            17419 ; 2823 |#define RSRC_SETTIME_FORMAT_24H 1197    
                            17420 ; 2824 |//$FILENAME setdate_format_dmy.src
                            17421 ; 2825 |#define RSRC_SETDATE_FORMAT_DMY 1198    
                            17422 ; 2826 |//$FILENAME setdate_format_mdy.src
                            17423 ; 2827 |#define RSRC_SETDATE_FORMAT_MDY 1199    
                            17424 ; 2828 |//$FILENAME setdate_format_ymd.src
                            17425 ; 2829 |#define RSRC_SETDATE_FORMAT_YMD 1200    
                            17426 ; 2830 |
                            17427 ; 2831 |//$FILENAME time_num_large_0.src
                            17428 ; 2832 |#define RSRC_TIME_NUM_LARGE_0 1201    
                            17429 ; 2833 |//$FILENAME time_num_large_1.src
                            17430 ; 2834 |#define RSRC_TIME_NUM_LARGE_1 1202    
                            17431 ; 2835 |//$FILENAME time_num_large_2.src
                            17432 ; 2836 |#define RSRC_TIME_NUM_LARGE_2 1203    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 293

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17433 ; 2837 |//$FILENAME time_num_large_3.src
                            17434 ; 2838 |#define RSRC_TIME_NUM_LARGE_3 1204    
                            17435 ; 2839 |//$FILENAME time_num_large_4.src
                            17436 ; 2840 |#define RSRC_TIME_NUM_LARGE_4 1205    
                            17437 ; 2841 |//$FILENAME time_num_large_5.src
                            17438 ; 2842 |#define RSRC_TIME_NUM_LARGE_5 1206    
                            17439 ; 2843 |//$FILENAME time_num_large_6.src
                            17440 ; 2844 |#define RSRC_TIME_NUM_LARGE_6 1207    
                            17441 ; 2845 |//$FILENAME time_num_large_7.src
                            17442 ; 2846 |#define RSRC_TIME_NUM_LARGE_7 1208    
                            17443 ; 2847 |//$FILENAME time_num_large_8.src
                            17444 ; 2848 |#define RSRC_TIME_NUM_LARGE_8 1209    
                            17445 ; 2849 |//$FILENAME time_num_large_9.src
                            17446 ; 2850 |#define RSRC_TIME_NUM_LARGE_9 1210    
                            17447 ; 2851 |
                            17448 ; 2852 |//$FILENAME time_num_medium_0.src
                            17449 ; 2853 |#define RSRC_TIME_NUM_MEDIUM_0 1211    
                            17450 ; 2854 |//$FILENAME time_num_medium_1.src
                            17451 ; 2855 |#define RSRC_TIME_NUM_MEDIUM_1 1212    
                            17452 ; 2856 |//$FILENAME time_num_medium_2.src
                            17453 ; 2857 |#define RSRC_TIME_NUM_MEDIUM_2 1213    
                            17454 ; 2858 |//$FILENAME time_num_medium_3.src
                            17455 ; 2859 |#define RSRC_TIME_NUM_MEDIUM_3 1214    
                            17456 ; 2860 |//$FILENAME time_num_medium_4.src
                            17457 ; 2861 |#define RSRC_TIME_NUM_MEDIUM_4 1215    
                            17458 ; 2862 |//$FILENAME time_num_medium_5.src
                            17459 ; 2863 |#define RSRC_TIME_NUM_MEDIUM_5 1216    
                            17460 ; 2864 |//$FILENAME time_num_medium_6.src
                            17461 ; 2865 |#define RSRC_TIME_NUM_MEDIUM_6 1217    
                            17462 ; 2866 |//$FILENAME time_num_medium_7.src
                            17463 ; 2867 |#define RSRC_TIME_NUM_MEDIUM_7 1218    
                            17464 ; 2868 |//$FILENAME time_num_medium_8.src
                            17465 ; 2869 |#define RSRC_TIME_NUM_MEDIUM_8 1219    
                            17466 ; 2870 |//$FILENAME time_num_medium_9.src
                            17467 ; 2871 |#define RSRC_TIME_NUM_MEDIUM_9 1220    
                            17468 ; 2872 |
                            17469 ; 2873 |//$FILENAME time_colon.src
                            17470 ; 2874 |#define RSRC_TIME_COLON 1221    
                            17471 ; 2875 |
                            17472 ; 2876 |//$FILENAME settings_backlight_title.src
                            17473 ; 2877 |#define RSRC_SETTINGS_BACKLIGHT_TITLE 1222    
                            17474 ; 2878 |//$FILENAME settings_auto_shutdown_title.src
                            17475 ; 2879 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_TITLE 1223    
                            17476 ; 2880 |//$FILENAME settings_playmode_title.src
                            17477 ; 2881 |#define RSRC_SETTINGS_PLAYMODE_TITLE 1224    
                            17478 ; 2882 |
                            17479 ; 2883 |//$FILENAME settings_contrast_title.src
                            17480 ; 2884 |#define RSRC_SETTINGS_CONTRAST_TITLE 1225    
                            17481 ; 2885 |//$FILENAME vie_settings_contrast_title.src
                            17482 ; 2886 |#define RSRC_VIE_SETTINGS_CONTRAST_TITLE 1226    
                            17483 ; 2887 |
                            17484 ; 2888 |//$FILENAME settings_eq_title.src
                            17485 ; 2889 |#define RSRC_SETTINGS_EQ_TITLE 1227    
                            17486 ; 2890 |//$FILENAME vie_settings_eq_title.src
                            17487 ; 2891 |#define RSRC_VIE_SETTINGS_EQ_TITLE 1228    
                            17488 ; 2892 |
                            17489 ; 2893 |//$FILENAME settings_exit_title.src
                            17490 ; 2894 |#define RSRC_SETTINGS_EXIT_TITLE 1229    
                            17491 ; 2895 |//$FILENAME vie_settings_exit_title.src
                            17492 ; 2896 |#define RSRC_VIE_SETTINGS_EXIT_TITLE 1230    
                            17493 ; 2897 |
                            17494 ; 2898 |//$FILENAME settings_set_date_title.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 294

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17495 ; 2899 |#define RSRC_SETTINGS_SET_DATE_TITLE 1231    
                            17496 ; 2900 |//$FILENAME vie_settings_set_date_title.src
                            17497 ; 2901 |#define RSRC_VIE_SETTINGS_SET_DATE_TITLE 1232    
                            17498 ; 2902 |
                            17499 ; 2903 |//$FILENAME settings_set_time_title.src
                            17500 ; 2904 |#define RSRC_SETTINGS_SET_TIME_TITLE 1233    
                            17501 ; 2905 |//$FILENAME vie_settings_set_time_title.src
                            17502 ; 2906 |#define RSRC_VIE_SETTINGS_SET_TIME_TITLE 1234    
                            17503 ; 2907 |
                            17504 ; 2908 |//$FILENAME settings_playmode_normal.src
                            17505 ; 2909 |#define RSRC_SETTINGS_PLAYMODE_NORMAL 1235    
                            17506 ; 2910 |//$FILENAME vie_settings_playmode_normal.src
                            17507 ; 2911 |#define RSRC_VIE_SETTINGS_PLAYMODE_NORMAL 1236    
                            17508 ; 2912 |
                            17509 ; 2913 |//$FILENAME settings_playmode_repeatone.src
                            17510 ; 2914 |#define RSRC_SETTINGS_PLAYMODE_REPEATONE 1237    
                            17511 ; 2915 |//$FILENAME vie_settings_playmode_repeatone.src
                            17512 ; 2916 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATONE 1238    
                            17513 ; 2917 |
                            17514 ; 2918 |//$FILENAME settings_playmode_repeatall.src
                            17515 ; 2919 |#define RSRC_SETTINGS_PLAYMODE_REPEATALL 1239    
                            17516 ; 2920 |//$FILENAME vie_settings_playmode_repeatall.src
                            17517 ; 2921 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATALL 1240    
                            17518 ; 2922 |
                            17519 ; 2923 |//$FILENAME settings_playmode_shuffle.src
                            17520 ; 2924 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE 1241    
                            17521 ; 2925 |//$FILENAME vie_settings_playmode_shuffle.src
                            17522 ; 2926 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE 1242    
                            17523 ; 2927 |
                            17524 ; 2928 |//$FILENAME settings_playmode_shuffle_repeat.src
                            17525 ; 2929 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1243    
                            17526 ; 2930 |//$FILENAME vie_settings_playmode_shuffle_repeat.src
                            17527 ; 2931 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1244    
                            17528 ; 2932 |
                            17529 ; 2933 |//$FILENAME settings_backlight_on.src
                            17530 ; 2934 |#define RSRC_SETTINGS_BACKLIGHT_ON 1245    
                            17531 ; 2935 |//$FILENAME vie_settings_backlight_on.src
                            17532 ; 2936 |#define RSRC_VIE_SETTINGS_BACKLIGHT_ON 1246    
                            17533 ; 2937 |
                            17534 ; 2938 |//$FILENAME settings_backlight_10s.src
                            17535 ; 2939 |#define RSRC_SETTINGS_BACKLIGHT_10S 1247    
                            17536 ; 2940 |//$FILENAME vie_settings_backlight_10s.src
                            17537 ; 2941 |#define RSRC_VIE_SETTINGS_BACKLIGHT_10S 1248    
                            17538 ; 2942 |
                            17539 ; 2943 |//$FILENAME settings_backlight_20s.src
                            17540 ; 2944 |#define RSRC_SETTINGS_BACKLIGHT_20S 1249    
                            17541 ; 2945 |//$FILENAME vie_settings_backlight_20s.src
                            17542 ; 2946 |#define RSRC_VIE_SETTINGS_BACKLIGHT_20s 1250    
                            17543 ; 2947 |
                            17544 ; 2948 |//$FILENAME settings_backlight_30s.src
                            17545 ; 2949 |#define RSRC_SETTINGS_BACKLIGHT_30S 1251    
                            17546 ; 2950 |//$FILENAME vie_settings_backlight_30s.src
                            17547 ; 2951 |#define RSRC_VIE_SETTINGS_BACKLIGHT_30S 1252    
                            17548 ; 2952 |
                            17549 ; 2953 |//$FILENAME settings_auto_shutdown_disable.src
                            17550 ; 2954 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_DISABLE 1253    
                            17551 ; 2955 |//$FILENAME vie_settings_auto_shutdown_disable.src
                            17552 ; 2956 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_DISABLE 1254    
                            17553 ; 2957 |
                            17554 ; 2958 |//$FILENAME settings_auto_shutdown_1minute.src
                            17555 ; 2959 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1255    
                            17556 ; 2960 |//$FILENAME vie_settings_auto_shutdown_1min.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 295

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17557 ; 2961 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1256    
                            17558 ; 2962 |
                            17559 ; 2963 |//$FILENAME settings_auto_shutdown_2minutes.src
                            17560 ; 2964 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1257    
                            17561 ; 2965 |//$FILENAME vie_settings_auto_shutdown_2min.src
                            17562 ; 2966 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1258    
                            17563 ; 2967 |
                            17564 ; 2968 |//$FILENAME settings_auto_shutdown_5minutes.src
                            17565 ; 2969 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1259    
                            17566 ; 2970 |//$FILENAME vie_settings_auto_shutdown_5min.src
                            17567 ; 2971 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1260    
                            17568 ; 2972 |
                            17569 ; 2973 |//$FILENAME settings_auto_shutdown_10minutes.src
                            17570 ; 2974 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1261    
                            17571 ; 2975 |//$FILENAME vie_settings_auto_shutdown_10min.src
                            17572 ; 2976 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1262    
                            17573 ; 2977 |
                            17574 ; 2978 |//$FILENAME settings_languages_eng.src
                            17575 ; 2979 |#define RSRC_SETTINGS_LANGUAGES_ENG 1263    
                            17576 ; 2980 |//$FILENAME settings_languages_vie.src
                            17577 ; 2981 |#define RSRC_SETTINGS_LANGUAGES_VIE 1264    
                            17578 ; 2982 |
                            17579 ; 2983 |//$FILENAME fraction_dot.src
                            17580 ; 2984 |#define RSRC_FRACTION_DOT 1265    
                            17581 ; 2985 |
                            17582 ; 2986 |//$FILENAME fm_background.src
                            17583 ; 2987 |#define RSRC_FM_BACKGROUND 1266    
                            17584 ; 2988 |//$FILENAME vie_fm_background.src
                            17585 ; 2989 |#define RSRC_VIE_FM_BACKGROUND 1267    
                            17586 ; 2990 |
                            17587 ; 2991 |//$FILENAME searching_please_wait.src
                            17588 ; 2992 |#define RSRC_SEARCHING_PLEASE_WAIT 1268    
                            17589 ; 2993 |//$FILENAME vie_searching_please_wait.src
                            17590 ; 2994 |#define RSRC_VIE_SEARCHING_PLEASE_WAIT 1269    
                            17591 ; 2995 |
                            17592 ; 2996 |//$FILENAME fm_auto_search.src
                            17593 ; 2997 |#define RSRC_FM_AUTO_SEARCH 1270    
                            17594 ; 2998 |//$FILENAME vie_fm_auto_search.src
                            17595 ; 2999 |#define RSRC_VIE_FM_AUTO_SEARCH 1271    
                            17596 ; 3000 |
                            17597 ; 3001 |//$FILENAME jvj_shutdown_player.src
                            17598 ; 3002 |#define RSRC_JVJ_SHUTDOWN_PLAYER 1272    
                            17599 ; 3003 |//$FILENAME vie_jvj_shutdown_player.src
                            17600 ; 3004 |#define RSRC_VIE_JVJ_SHUTDOWN_PLAYER 1273    
                            17601 ; 3005 |
                            17602 ; 3006 |#endif //IF (!@def(resources))
                            17603 ; 3007 |
                            17604 
                            17606 
                            17607 ; 13   |#include "sysspeed.h"
                            17608 
                            17610 
                            17611 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            17612 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            17613 ; 3    |// Speed defs
                            17614 ; 4    |// NOTE: sysspeed.H is generated from sysspeed.INC. Only modify inc version.
                            17615 ; 5    |// Speed clients: See SPEED_CLIENT_ defines and non 3400 Speed Indeces
                            17616 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            17617 ; 7    |
                            17618 ; 8    |#if (!defined(SYSSPEED_INC))
                            17619 ; 9    |#define SYSSPEED_INC 1
                            17620 ; 10   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 296

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17621 ; 11   |// PLL Frequency Divider (Assume DDIV=0)
                            17622 ; 12   |// PLL Output Frequency = (33+PDIV)*(XTAL/20)   XTAL=24 MHz
                            17623 ; 13   |// PDIV = (Speed * 20 / 24) - 33  (if DDIV=0)
                            17624 ; 14   |// Digital Clock Post Divider 
                            17625 ; 15   |// Digital Clock = PLL Output Fequency / 2^DDIV   (Speed is in MHz)
                            17626 ; 16   |// GP Flash Timing Registers
                            17627 ; 17   |// x:HW_GPFLASH_TIMING1R
                            17628 ; 18   |//      TSU = 0ns 
                            17629 ; 19   |//      TH = 10ns Min
                            17630 ; 20   |// Use Default Settings since max speed is 75.6 MHz or 13.2275 ns
                            17631 ; 21   |// Add Register if needed
                            17632 ; 22   |// x:HW_GPFLASH_TIMING2R 
                            17633 ; 23   |//      TDS = 25ns Min  data setup time
                            17634 ; 24   |//      TDH = 15ns Min  data hold  time
                            17635 ; 25   |//      TDS + TDH must be > 50 nS
                            17636 ; 26   |// Speed Indexes (into the speed table)
                            17637 ; 27   |//!!!!! ** MUST BE ORDERED FROM LOWEST TO HIGHEST FREQ ** !!!!!
                            17638 ; 28   |// NOTE: Executive speed client must only use speed index 1 or 0 (IDLE).
                            17639 ; 29   |#define SPEED_IDLE 0 
                            17640 ; 30   |#define SPEED_AUDIBLE_MP3 1
                            17641 ; 31   |#define SPEED_AUDIBLE_ACELP_SR8KHz 2
                            17642 ; 32   |#define SPEED_FM 3
                            17643 ; 33   |#define SPEED_FM_EQ 4
                            17644 ; 34   |#define SPEED_AUDIBLE_ACELP_SR16KHz 5
                            17645 ; 35   |#define SPEED_MP3 6
                            17646 ; 36   |#define SPEED_ADPCM 7
                            17647 ; 37   |#define SPEED_MIXER 8
                            17648 ; 38   |#define SPEED_ADCBASE 9
                            17649 ; 39   |#define SPEED_MAX 10
                            17650 ; 40   |#define SPEED_WMA 11
                            17651 ; 41   |#define SPEED_MP3ENCODE 12
                            17652 ; 42   |#define SPEED_PEAK 13
                            17653 ; 43   |#define SPEED_LAST SPEED_PEAK
                            17654 ; 44   |#define SPEED_UNINITIALIZED SPEED_LAST+1
                            17655 ; 45   |// SPEED_UNINITIALIZED must be the highest index value
                            17656 ; 46   |
                            17657 ; 47   |// Idle speed is 10 MHz  (98.04nS)
                            17658 ; 48   |#define IDLE_SPEED 10              
                            17659 ; 49   |// (1+33)*(24/20) = 40.8
                            17660 ; 50   |#define IDLE_PDIV 1               
                            17661 ; 51   |// 40.5504 / (2^2) = 10.2 MHz
                            17662 ; 52   |#define IDLE_DDIV 2               
                            17663 ; 53   |// 1.37v
                            17664 ; 54   |#define IDLE_VOLTAGE 0x00000B         
                            17665 ; 55   |// 1.28v 
                            17666 ; 56   |#define IDLE_BOVOLTAGE 0x000800         
                            17667 ; 57   |
                            17668 ; 58   |
                            17669 ; 59   |// tdh and tds: hold and setup times in n dclks are 6-bit fields that are right justified 
                                  byte aligned
                            17670 ; 60   |// 60MHz MSC uses the following clock setup: 
                            17671 ; 61   |// NAND1     $000203 -> (2+3)/60MHz =  83.3ns   2 dclk hold and 3 dclk setup
                            17672 ; 62   |// NAND2     $000304 -> (3+4)/60MHz = 116.7ns
                            17673 ; 63   |// NAND3     $000305 -> (3+5)/60MHz = 133.3ns
                            17674 ; 64   |// NAND4     $000305 -> (3+5)/60MHz = 133.3ns
                            17675 ; 65   |// So, for 10MHz idle speed:
                            17676 ; 66   |// NAND1,2,4 may use $000101 
                            17677 ; 67   |#if (defined(DEBUG))
                            17678 ; 68   |#if (defined(NAND1))
                            17679 ; 69   |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            17680 ; 70   |#define IDLE_GPSPEED 0x000101         
                            17681 ; 71   |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 297

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17682 ; 72   |#if (defined(NAND2))
                            17683 ; 73   |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            17684 ; 74   |#define IDLE_GPSPEED 0x000101         
                            17685 ; 75   |#else 
                            17686 ; 76   |#if (defined(NAND3))
                            17687 ; 77   |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            17688 ; 78   |#define IDLE_GPSPEED 0x000101         
                            17689 ; 79   |#else 
                            17690 ; 80   |#if (defined(NAND4))
                            17691 ; 81   |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            17692 ; 82   |#define IDLE_GPSPEED 0x000101         
                            17693 ; 83   |#else 
                            17694 ; 84   |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            17695 ; 85   |#define IDLE_GPSPEED 0x000101         
                            17696 ; 86   |#endif
                            17697 ; 87   |#endif
                            17698 ; 88   |#endif
                            17699 ; 89   |#endif
                            17700 ; 90   |#else 
                            17701 ; 91   |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            17702 ; 92   |#define IDLE_GPSPEED 0x000101         
                            17703 ; 93   |#endif
                            17704 ; 94   |//---------    
                            17705 ; 95   |
                            17706 ; 96   |// speed is 15 MHz(66.6nS)
                            17707 ; 97   |#define AUDIBLE_MP3_SPEED 15              
                            17708 ; 98   |// PLL O/P freq = (33 + PDIV)*(24/20) = (33 + 17)*(24/20) = 60MHz
                            17709 ; 99   |#define AUDIBLE_MP3_PDIV 17              
                            17710 ; 100  |// DCLK = 40.8MHz/(2^DDIV) = 15MHz
                            17711 ; 101  |#define AUDIBLE_MP3_DDIV 2               
                            17712 ; 102  |// 1.37V
                            17713 ; 103  |#define AUDIBLE_MP3_VOLTAGE 0x00000B         
                            17714 ; 104  |// 1.28V 
                            17715 ; 105  |#define AUDIBLE_MP3_BOVOLTAGE 0x000800         
                            17716 ; 106  |
                            17717 ; 107  |// NAND1     15MHz *  83.3ns = 1.249 -> $000101
                            17718 ; 108  |// NAND2     15MHz * 116.7ns = 1.750 -> $000101
                            17719 ; 109  |// NAND3|4   15MHz * 133.3ns = 1.999 -> $000101
                            17720 ; 110  |
                            17721 ; 111  |#if (defined(DEBUG))
                            17722 ; 112  |#if (defined(NAND1))
                            17723 ; 113  |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            17724 ; 114  |#define AUDIBLE_MP3_GPSPEED 0x000101         
                            17725 ; 115  |#else 
                            17726 ; 116  |#if (defined(NAND2))
                            17727 ; 117  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            17728 ; 118  |#define AUDIBLE_MP3_GPSPEED 0x000101         
                            17729 ; 119  |#else 
                            17730 ; 120  |#if (defined(NAND3))
                            17731 ; 121  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            17732 ; 122  |#define AUDIBLE_MP3_GPSPEED 0x000101         
                            17733 ; 123  |#else 
                            17734 ; 124  |#if (defined(NAND4))
                            17735 ; 125  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            17736 ; 126  |#define AUDIBLE_MP3_GPSPEED 0x000101         
                            17737 ; 127  |#else 
                            17738 ; 128  |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            17739 ; 129  |#define AUDIBLE_MP3_GPSPEED 0x000101         
                            17740 ; 130  |#endif
                            17741 ; 131  |#endif
                            17742 ; 132  |#endif
                            17743 ; 133  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 298

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17744 ; 134  |#else 
                            17745 ; 135  |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            17746 ; 136  |#define AUDIBLE_MP3_GPSPEED 0x000101         
                            17747 ; 137  |#endif
                            17748 ; 138  |//---------   
                            17749 ; 139  |
                            17750 ; 140  |// speed is 15 MHz(66.6nS)
                            17751 ; 141  |#define AUDIBLE_ACELP_SR8KHz_SPEED 15              
                            17752 ; 142  |// PLL O/P freq = (33 + PDIV)*(24/20) = (33 + 17)*(24/20) = 60MHz
                            17753 ; 143  |#define AUDIBLE_ACELP_SR8KHz_PDIV 17              
                            17754 ; 144  |// DCLK = 40.8MHz/(2^DDIV) = 15MHz
                            17755 ; 145  |#define AUDIBLE_ACELP_SR8KHz_DDIV 2               
                            17756 ; 146  |// 1.37V
                            17757 ; 147  |#define AUDIBLE_ACELP_SR8KHz_VOLTAGE 0x00000B         
                            17758 ; 148  |// 1.28V 
                            17759 ; 149  |#define AUDIBLE_ACELP_SR8KHz_BOVOLTAGE 0x000800         
                            17760 ; 150  |
                            17761 ; 151  |// NAND1     15MHz *  83.3ns = 1.249 -> $000101
                            17762 ; 152  |// NAND2     15MHz * 116.7ns = 1.750 -> $000101
                            17763 ; 153  |// NAND3|4   15MHz * 133.3ns = 1.999 -> $000101
                            17764 ; 154  |
                            17765 ; 155  |#if (defined(DEBUG))
                            17766 ; 156  |#if (defined(NAND1))
                            17767 ; 157  |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            17768 ; 158  |#define AUDIBLE_ACELP_SR8KHz_GPSPEED 0x000101         
                            17769 ; 159  |#else 
                            17770 ; 160  |#if (defined(NAND2))
                            17771 ; 161  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            17772 ; 162  |#define AUDIBLE_ACELP_SR8KHz_GPSPEED 0x000101         
                            17773 ; 163  |#else 
                            17774 ; 164  |#if (defined(NAND3))
                            17775 ; 165  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            17776 ; 166  |#define AUDIBLE_ACELP_SR8KHz_GPSPEED 0x000101         
                            17777 ; 167  |#else 
                            17778 ; 168  |#if (defined(NAND4))
                            17779 ; 169  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            17780 ; 170  |#define AUDIBLE_ACELP_SR8KHz_GPSPEED 0x000101         
                            17781 ; 171  |#else 
                            17782 ; 172  |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            17783 ; 173  |#define AUDIBLE_ACELP_SR8KHz_GPSPEED 0x000101         
                            17784 ; 174  |#endif
                            17785 ; 175  |#endif
                            17786 ; 176  |#endif
                            17787 ; 177  |#endif
                            17788 ; 178  |#else 
                            17789 ; 179  |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            17790 ; 180  |#define AUDIBLE_ACELP_SR8KHz_GPSPEED 0x000101         
                            17791 ; 181  |#endif
                            17792 ; 182  |//--------- 
                            17793 ; 183  |// Changed speed from 18Mhz to 24Mhz stmp10415
                            17794 ; 184  |// stmp10415   was 18              ; FM speed is 18 MHz, which is as low as possible for S
                                  teely Dan Tuner in sdk 2.610. In 3.110 we need >22Mhz so we use 24Mhz. 
                            17795 ; 185  |#define FM_SPEED 24 
                            17796 ; 186  |// stmp10415   was 27              ; (27+33)*(24/20) = 72 in sdk2.610.  In sdk 3.110 we us
                                  e (7+33)*(24/20) = 48.
                            17797 ; 187  |#define FM_PDIV 7  
                            17798 ; 188  |// stmp10415   was  2              ; 72 / (2^2) = 18 MHz in sdk 2.610.    In 3.110 we use 
                                  48/2^1 = 24Mhz. 
                            17799 ; 189  |#define FM_DDIV 1  
                            17800 ; 190  |
                            17801 ; 191  |// 1.44V        - Steely Dan spec at 1.35V
                            17802 ; 192  |#define FM_VOLTAGE 0x00000d         
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 299

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17803 ; 193  |// 1.28v
                            17804 ; 194  |#define FM_BOVOLTAGE 0x000800         
                            17805 ; 195  |#if (defined(DEBUG))
                            17806 ; 196  |#if (defined(NAND1))
                            17807 ; 197  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            17808 ; 198  |#define FM_GPSPEED 0x000102         
                            17809 ; 199  |#else 
                            17810 ; 200  |#if (defined(NAND2))
                            17811 ; 201  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            17812 ; 202  |#define FM_GPSPEED 0x000203         
                            17813 ; 203  |#else 
                            17814 ; 204  |#if (defined(NAND3))
                            17815 ; 205  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            17816 ; 206  |#define FM_GPSPEED 0x000203         
                            17817 ; 207  |#else 
                            17818 ; 208  |#if (defined(NAND4))
                            17819 ; 209  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            17820 ; 210  |#define FM_GPSPEED 0x000203         
                            17821 ; 211  |#else 
                            17822 ; 212  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            17823 ; 213  |#define FM_GPSPEED 0x000102         
                            17824 ; 214  |#endif
                            17825 ; 215  |#endif
                            17826 ; 216  |#endif
                            17827 ; 217  |#endif
                            17828 ; 218  |#else 
                            17829 ; 219  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            17830 ; 220  |#define FM_GPSPEED 0x000203         
                            17831 ; 221  |#endif
                            17832 ; 222  |//---------
                            17833 ; 223  |// Increase to 30 MHz to support equalizer
                            17834 ; 224  |#define FM_EQ_SPEED 30  
                            17835 ; 225  |// (17+33)*(24/20) = 60
                            17836 ; 226  |#define FM_EQ_PDIV 17  
                            17837 ; 227  |//  60 / (2^1) = 30 MHz  
                            17838 ; 228  |#define FM_EQ_DDIV 1   
                            17839 ; 229  |
                            17840 ; 230  |// Higher voltages when using equalizer and TA2 STFM1000 to prevent lockup when changing E
                                  Q settings rapidly
                            17841 ; 231  |//1.44v  - Steely Dan spec at 1.35V
                            17842 ; 232  |#define FM_EQ_VOLTAGE 0x00000D   
                            17843 ; 233  |//1.31v     
                            17844 ; 234  |#define FM_EQ_BOVOLTAGE 0x000900   
                            17845 ; 235  |
                            17846 ; 236  |#if (defined(DEBUG))
                            17847 ; 237  |#if (defined(NAND1))
                            17848 ; 238  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            17849 ; 239  |#define FM_EQ_GPSPEED 0x000102         
                            17850 ; 240  |#else 
                            17851 ; 241  |#if (defined(NAND2))
                            17852 ; 242  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            17853 ; 243  |#define FM_EQ_GPSPEED 0x000203         
                            17854 ; 244  |#else 
                            17855 ; 245  |#if (defined(NAND3))
                            17856 ; 246  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            17857 ; 247  |#define FM_EQ_GPSPEED 0x000203         
                            17858 ; 248  |#else 
                            17859 ; 249  |#if (defined(NAND4))
                            17860 ; 250  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            17861 ; 251  |#define FM_EQ_GPSPEED 0x000203         
                            17862 ; 252  |#else 
                            17863 ; 253  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 300

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17864 ; 254  |#define FM_EQ_GPSPEED 0x000102         
                            17865 ; 255  |#endif
                            17866 ; 256  |#endif
                            17867 ; 257  |#endif
                            17868 ; 258  |#endif
                            17869 ; 259  |#else 
                            17870 ; 260  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            17871 ; 261  |#define FM_EQ_GPSPEED 0x000203         
                            17872 ; 262  |#endif
                            17873 ; 263  |//---------
                            17874 ; 264  |
                            17875 ; 265  |
                            17876 ; 266  |// Audible Acelp speed is 36 MHz(27.78nS)
                            17877 ; 267  |#define AUDIBLE_ACELP_SR16KHz_SPEED 36            
                            17878 ; 268  |// PLL O/P freq = (33 + PDIV)*(24/20)   = (33+27)*(24/20) = 72MHz
                            17879 ; 269  |#define AUDIBLE_ACELP_SR16KHz_PDIV 27              
                            17880 ; 270  |// DCLK = 60MHz/(2^DDIV) = 36MHz
                            17881 ; 271  |#define AUDIBLE_ACELP_SR16KHz_DDIV 1             
                            17882 ; 272  |// 1.37V
                            17883 ; 273  |#define AUDIBLE_ACELP_SR16KHz_VOLTAGE 0x00000B       
                            17884 ; 274  |// 1.28V 
                            17885 ; 275  |#define AUDIBLE_ACELP_SR16KHz_BOVOLTAGE 0x000800       
                            17886 ; 276  |
                            17887 ; 277  |// NAND1     36MHz *  83.3ns = 2.999 -> $000102
                            17888 ; 278  |// NAND2     36MHz * 116.7ns = 4.201 -> $000203
                            17889 ; 279  |// NAND4     36MHz * 133.3ns = 4.788 -> $000203
                            17890 ; 280  |#if (defined(DEBUG))
                            17891 ; 281  |#if (defined(NAND1))
                            17892 ; 282  |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            17893 ; 283  |#define AUDIBLE_ACELP_SR16KHz_GPSPEED 0x000102         
                            17894 ; 284  |#else 
                            17895 ; 285  |#if (defined(NAND2))
                            17896 ; 286  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            17897 ; 287  |#define AUDIBLE_ACELP_SR16KHz_GPSPEED 0x000203         
                            17898 ; 288  |#else 
                            17899 ; 289  |#if (defined(NAND3))
                            17900 ; 290  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            17901 ; 291  |#define AUDIBLE_ACELP_SR16KHz_GPSPEED 0x000203         
                            17902 ; 292  |#else 
                            17903 ; 293  |#if (defined(NAND4))
                            17904 ; 294  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            17905 ; 295  |#define AUDIBLE_ACELP_SR16KHz_GPSPEED 0x000203         
                            17906 ; 296  |#else 
                            17907 ; 297  |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            17908 ; 298  |#define AUDIBLE_ACELP_SR16KHz_GPSPEED 0x000102         
                            17909 ; 299  |#endif
                            17910 ; 300  |#endif
                            17911 ; 301  |#endif
                            17912 ; 302  |#endif
                            17913 ; 303  |#else 
                            17914 ; 304  |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            17915 ; 305  |#define AUDIBLE_ACELP_SR16KHz_GPSPEED 0x000102         
                            17916 ; 306  |#endif
                            17917 ; 307  |//---------   
                            17918 ; 308  |
                            17919 ; 309  |
                            17920 ; 310  |
                            17921 ; 311  |
                            17922 ; 312  |// MP3 speed is 36 MHz  (27.78nS)
                            17923 ; 313  |#define MP3_SPEED 36              
                            17924 ; 314  |// (27+33)*(24/20) = 72
                            17925 ; 315  |#define MP3_PDIV 27              
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 301

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17926 ; 316  |// 72 / (2^1) = 36 MHz
                            17927 ; 317  |#define MP3_DDIV 1               
                            17928 ; 318  |// 1.37v
                            17929 ; 319  |#define MP3_VOLTAGE 0x00000B         
                            17930 ; 320  |// 1.28v
                            17931 ; 321  |#define MP3_BOVOLTAGE 0x000800         
                            17932 ; 322  |
                            17933 ; 323  |// NAND1     36MHz *  83.3ns = 2.999 -> $000102
                            17934 ; 324  |// NAND2     36MHz * 116.7ns = 4.201 -> $000203
                            17935 ; 325  |// NAND4     36MHz * 133.3ns = 4.788 -> $000203
                            17936 ; 326  |#if (defined(DEBUG))
                            17937 ; 327  |#if (defined(NAND1))
                            17938 ; 328  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            17939 ; 329  |#define MP3_GPSPEED 0x000102         
                            17940 ; 330  |#else 
                            17941 ; 331  |#if (defined(NAND2))
                            17942 ; 332  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            17943 ; 333  |#define MP3_GPSPEED 0x000203         
                            17944 ; 334  |#else 
                            17945 ; 335  |#if (defined(NAND3))
                            17946 ; 336  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            17947 ; 337  |#define MP3_GPSPEED 0x000203         
                            17948 ; 338  |#else 
                            17949 ; 339  |#if (defined(NAND4))
                            17950 ; 340  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            17951 ; 341  |#define MP3_GPSPEED 0x000203         
                            17952 ; 342  |#else 
                            17953 ; 343  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            17954 ; 344  |#define MP3_GPSPEED 0x000102         
                            17955 ; 345  |#endif
                            17956 ; 346  |#endif
                            17957 ; 347  |#endif
                            17958 ; 348  |#endif
                            17959 ; 349  |#else 
                            17960 ; 350  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            17961 ; 351  |#define MP3_GPSPEED 0x000102         
                            17962 ; 352  |#endif
                            17963 ; 353  |//---------
                            17964 ; 354  |// ADPCM speed is 36 MHz  (27.78nS)
                            17965 ; 355  |#define ADPCM_SPEED 36              
                            17966 ; 356  |// (27+33)*(24/20) = 72
                            17967 ; 357  |#define ADPCM_PDIV 27              
                            17968 ; 358  |// 72 / (2^1) = 36 MHz
                            17969 ; 359  |#define ADPCM_DDIV 1               
                            17970 ; 360  |// 1.37v
                            17971 ; 361  |#define ADPCM_VOLTAGE 0x00000B         
                            17972 ; 362  |// 1.28v
                            17973 ; 363  |#define ADPCM_BOVOLTAGE 0x000800         
                            17974 ; 364  |
                            17975 ; 365  |// NAND1     36MHz *  83.3ns = 2.999 -> $000102
                            17976 ; 366  |// NAND2     36MHz * 116.7ns = 4.201 -> $000203
                            17977 ; 367  |// NAND3|4   36MHz * 133.3ns = 4.788 -> $000203
                            17978 ; 368  |#if (defined(DEBUG))
                            17979 ; 369  |#if (defined(NAND1))
                            17980 ; 370  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            17981 ; 371  |#define ADPCM_GPSPEED 0x000102         
                            17982 ; 372  |#else 
                            17983 ; 373  |#if (defined(NAND2))
                            17984 ; 374  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            17985 ; 375  |#define ADPCM_GPSPEED 0x000203         
                            17986 ; 376  |#else 
                            17987 ; 377  |#if (defined(NAND3))
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 302

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17988 ; 378  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            17989 ; 379  |#define ADPCM_GPSPEED 0x000203         
                            17990 ; 380  |#else 
                            17991 ; 381  |#if (defined(NAND4))
                            17992 ; 382  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            17993 ; 383  |#define ADPCM_GPSPEED 0x000203         
                            17994 ; 384  |#else 
                            17995 ; 385  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            17996 ; 386  |#define ADPCM_GPSPEED 0x000102         
                            17997 ; 387  |#endif
                            17998 ; 388  |#endif
                            17999 ; 389  |#endif
                            18000 ; 390  |#endif
                            18001 ; 391  |#else 
                            18002 ; 392  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            18003 ; 393  |#define ADPCM_GPSPEED 0x000102         
                            18004 ; 394  |#endif
                            18005 ; 395  |//---------
                            18006 ; 396  |// Mixer use requires a min vddd. Reason for this: 
                            18007 ; 397  |// ************
                            18008 ; 398  |// Stmp00004930: Field failure: Distortion from the mixer. Very worst case 
                            18009 ; 399  |//           conditions (at cold) will cause the ADC to not provide any samples.
                            18010 ; 400  |//           All mixer/adc functions must run VDDD>=1.43V. This includes encoding
                            18011 ; 401  |//           and Fmtuner  operation (uses line-in via mixer) in the SDK. 
                            18012 ; 402  |// ************
                            18013 ; 403  |// same as Idle speed defined above
                            18014 ; 404  |#define MIXER_SPEED IDLE_SPEED      
                            18015 ; 405  |// same as idle case defined above
                            18016 ; 406  |#define MIXER_PDIV IDLE_PDIV       
                            18017 ; 407  |// same as idle case defined above
                            18018 ; 408  |#define MIXER_DDIV IDLE_DDIV       
                            18019 ; 409  |// 1.44v
                            18020 ; 410  |#define MIXER_VOLTAGE 0x00000D         
                            18021 ; 411  |// 1.34v as in the MAX_BOVOLTAGE case below which has same Vddd.
                            18022 ; 412  |#define MIXER_BOVOLTAGE 0x000A00         
                            18023 ; 413  |
                            18024 ; 414  |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            18025 ; 415  |#define MIXER_GPSPEED IDLE_GPSPEED    
                            18026 ; 416  |//---------
                            18027 ; 417  |// ADCBASE speed is 36 MHz  (27.78nS)
                            18028 ; 418  |#define ADCBASE_SPEED 36              
                            18029 ; 419  |// (27+33)*(24/20) = 72
                            18030 ; 420  |#define ADCBASE_PDIV 27              
                            18031 ; 421  |// 72 / (2^1) = 36 MHz
                            18032 ; 422  |#define ADCBASE_DDIV 1               
                            18033 ; 423  |// 1.44v Min vddd voltage to operate high res ADC @ low temp.
                            18034 ; 424  |#define ADCBASE_VOLTAGE 0x00000D         
                            18035 ; 425  |// 1.34v Voltages same as max case. Rest matches ADPCM case.
                            18036 ; 426  |#define ADCBASE_BOVOLTAGE 0x000A00         
                            18037 ; 427  |
                            18038 ; 428  |// NAND1     36MHz *  83.3ns = 2.999 -> $000102
                            18039 ; 429  |// NAND2     36MHz * 116.7ns = 4.201 -> $000203
                            18040 ; 430  |// NAND4     36MHz * 133.3ns = 4.788 -> $000203
                            18041 ; 431  |#if (defined(DEBUG))
                            18042 ; 432  |#if (defined(NAND1))
                            18043 ; 433  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            18044 ; 434  |#define ADCBASE_GPSPEED 0x000102         
                            18045 ; 435  |#else 
                            18046 ; 436  |#if (defined(NAND2))
                            18047 ; 437  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            18048 ; 438  |#define ADCBASE_GPSPEED 0x000203         
                            18049 ; 439  |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 303

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18050 ; 440  |#if (defined(NAND3))
                            18051 ; 441  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            18052 ; 442  |#define ADCBASE_GPSPEED 0x000203         
                            18053 ; 443  |#else 
                            18054 ; 444  |#if (defined(NAND4))
                            18055 ; 445  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            18056 ; 446  |#define ADCBASE_GPSPEED 0x000203         
                            18057 ; 447  |#else 
                            18058 ; 448  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            18059 ; 449  |#define ADCBASE_GPSPEED 0x000102         
                            18060 ; 450  |#endif
                            18061 ; 451  |#endif
                            18062 ; 452  |#endif
                            18063 ; 453  |#endif
                            18064 ; 454  |#else 
                            18065 ; 455  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            18066 ; 456  |#define ADCBASE_GPSPEED 0x000102         
                            18067 ; 457  |#endif
                            18068 ; 458  |//---------
                            18069 ; 459  |// MAX speed is 48 MHz (20.83ns)
                            18070 ; 460  |#define MAX_SPEED 48              
                            18071 ; 461  |// (7+33)*(24/20) = 48
                            18072 ; 462  |#define MAX_PDIV 7               
                            18073 ; 463  |// 47.9232 / (2^0) = 48 MHz
                            18074 ; 464  |#define MAX_DDIV 0               
                            18075 ; 465  |// 1.44v
                            18076 ; 466  |#define MAX_VOLTAGE 0x00000D         
                            18077 ; 467  |// 1.34v
                            18078 ; 468  |#define MAX_BOVOLTAGE 0x000A00         
                            18079 ; 469  |
                            18080 ; 470  |// NAND1     48MHz *  83.3ns = 3.998 -> $000202 -> $000203 required (setup needs 3dclk)
                            18081 ; 471  |// NAND2     48MHz * 116.7ns = 5.602 -> $000303
                            18082 ; 472  |// NAND3|4   48MHz * 133.3ns = 6.398 -> $000304
                            18083 ; 473  |#if (defined(DEBUG))
                            18084 ; 474  |#if (defined(NAND1))
                            18085 ; 475  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            18086 ; 476  |#define MAX_GPSPEED 0x000203         
                            18087 ; 477  |#else 
                            18088 ; 478  |#if (defined(NAND2))
                            18089 ; 479  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 3 for TDS
                            18090 ; 480  |#define MAX_GPSPEED 0x000303         
                            18091 ; 481  |#else 
                            18092 ; 482  |#if (defined(NAND3))
                            18093 ; 483  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 4 for TDS
                            18094 ; 484  |#define MAX_GPSPEED 0x000304         
                            18095 ; 485  |#else 
                            18096 ; 486  |#if (defined(NAND4))
                            18097 ; 487  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 4 for TDS
                            18098 ; 488  |#define MAX_GPSPEED 0x000304         
                            18099 ; 489  |#else 
                            18100 ; 490  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            18101 ; 491  |#define MAX_GPSPEED 0x000203         
                            18102 ; 492  |#endif
                            18103 ; 493  |#endif
                            18104 ; 494  |#endif
                            18105 ; 495  |#endif
                            18106 ; 496  |#else 
                            18107 ; 497  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            18108 ; 498  |#define MAX_GPSPEED 0x000203         
                            18109 ; 499  |#endif
                            18110 ; 500  |//---------
                            18111 ; 501  |// WMA speed is 60MHz   (16.67nS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 304

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18112 ; 502  |#define WMA_SPEED 60              
                            18113 ; 503  |// (17+33)*(24/20) = 60
                            18114 ; 504  |#define WMA_PDIV 17              
                            18115 ; 505  |// 60 / (2^0) = 60 MHz
                            18116 ; 506  |#define WMA_DDIV 0               
                            18117 ; 507  |// 1.63V
                            18118 ; 508  |#define WMA_VOLTAGE 0x000013         
                            18119 ; 509  |// 1.54V
                            18120 ; 510  |#define WMA_BOVOLTAGE 0x001000         
                            18121 ; 511  |
                            18122 ; 512  |// Matching values for MSC (see note above for IDLE_GPSPEED)
                            18123 ; 513  |#if (defined(DEBUG))
                            18124 ; 514  |#if (defined(NAND1))
                            18125 ; 515  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            18126 ; 516  |#define WMA_GPSPEED 0x000203         
                            18127 ; 517  |#else 
                            18128 ; 518  |#if (defined(NAND2))
                            18129 ; 519  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 4 for TDS
                            18130 ; 520  |#define WMA_GPSPEED 0x000304         
                            18131 ; 521  |#else 
                            18132 ; 522  |#if (defined(NAND3))
                            18133 ; 523  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 5 for TDS
                            18134 ; 524  |#define WMA_GPSPEED 0x000305         
                            18135 ; 525  |#else 
                            18136 ; 526  |#if (defined(NAND4))
                            18137 ; 527  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 5 for TDS
                            18138 ; 528  |#define WMA_GPSPEED 0x000305         
                            18139 ; 529  |#else 
                            18140 ; 530  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            18141 ; 531  |#define WMA_GPSPEED 0x000203         
                            18142 ; 532  |#endif
                            18143 ; 533  |#endif
                            18144 ; 534  |#endif
                            18145 ; 535  |#endif
                            18146 ; 536  |#else 
                            18147 ; 537  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            18148 ; 538  |#define WMA_GPSPEED 0x000203         
                            18149 ; 539  |#endif
                            18150 ; 540  |//---------
                            18151 ; 541  |// MP3ENCODE speed is 65MHz   (15.35nS) but see next line
                            18152 ; 542  |#define MP3ENCODE_SPEED 65              
                            18153 ; 543  |// (22+33)*(24/20) = 65; but   (20+33)*(24/20)=63.6 (T=15.723 ns)
                            18154 ; 544  |#define MP3ENCODE_PDIV 20              
                            18155 ; 545  |// 65.1264 / (2^0) = 65 MHz;   63.6 / 2^0 = 63.6 MHz
                            18156 ; 546  |#define MP3ENCODE_DDIV 0               
                            18157 ; 547  |// 1.82V
                            18158 ; 548  |#define MP3ENCODE_VOLTAGE 0x000019         
                            18159 ; 549  |// 1.76 v 
                            18160 ; 550  |#define MP3ENCODE_BOVOLTAGE 0x001700         
                            18161 ; 551  |
                            18162 ; 552  |// NAND1     65MHz *  83.3ns = 5.415 -> $000303
                            18163 ; 553  |// NAND2     65MHz * 116.7ns = 7.586 -> $000404
                            18164 ; 554  |// NAND3|4   65MHz * 133.3ns = 8.665 -> $000405
                            18165 ; 555  |#if (defined(DEBUG))
                            18166 ; 556  |#if (defined(NAND1))
                            18167 ; 557  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 3 for TDS
                            18168 ; 558  |#define MP3ENCODE_GPSPEED 0x000303         
                            18169 ; 559  |#else 
                            18170 ; 560  |#if (defined(NAND2))
                            18171 ; 561  |// HW_GPFLASH_TIMING2R - 4dclk/access time for TDH and 4 for TDS
                            18172 ; 562  |#define MP3ENCODE_GPSPEED 0x000404         
                            18173 ; 563  |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 305

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18174 ; 564  |#if (defined(NAND3))
                            18175 ; 565  |// HW_GPFLASH_TIMING2R - 4dclk/access time for TDH and 5 for TDS
                            18176 ; 566  |#define MP3ENCODE_GPSPEED 0x000405         
                            18177 ; 567  |#else 
                            18178 ; 568  |#if (defined(NAND4))
                            18179 ; 569  |// HW_GPFLASH_TIMING2R - 4dclk/access time for TDH and 5 for TDS
                            18180 ; 570  |#define MP3ENCODE_GPSPEED 0x000405         
                            18181 ; 571  |#else 
                            18182 ; 572  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 3 for TDS
                            18183 ; 573  |#define MP3ENCODE_GPSPEED 0x000303         
                            18184 ; 574  |#endif
                            18185 ; 575  |#endif
                            18186 ; 576  |#endif
                            18187 ; 577  |#endif
                            18188 ; 578  |#else 
                            18189 ; 579  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 3 for TDS
                            18190 ; 580  |#define MP3ENCODE_GPSPEED 0x000303         
                            18191 ; 581  |#endif
                            18192 ; 582  |//---------
                            18193 ; 583  |// x:HW_GPFLASH_TIMING2R 
                            18194 ; 584  |//      TDS = 25ns Min data setup time. Note usbmsc says 45 for min. 20ns is a typical nan
                                  d flash.
                            18195 ; 585  |//      TDH = 15ns Min data hold  time. Note usbmsc says 30 for min. But has min (tds+tdh)
                                  >50ns.
                            18196 ; 586  |//      TDS + TDH must be > 50 nS
                            18197 ; 587  |// PEAK speed is 75.6MHz T=13.2275 ns  
                            18198 ; 588  |#define PEAK_SPEED 75              
                            18199 ; 589  |// (29+33)*(24/20) = 75.6          
                            18200 ; 590  |#define PEAK_PDIV 30              
                            18201 ; 591  |// 75.6 / (2^0) = 75.6 MHz     
                            18202 ; 592  |#define PEAK_DDIV 0               
                            18203 ; 593  |// 1.92V 
                            18204 ; 594  |#define PEAK_VOLTAGE 0x00001c         
                            18205 ; 595  |// 1.82V                        
                            18206 ; 596  |#define PEAK_BOVOLTAGE 0x001900         
                            18207 ; 597  |
                            18208 ; 598  |// DEBUG builds have different setup&hold due to engineering board's capacitance. RETAIL B
                                  UILDS USE ONE VALUE. 
                            18209 ; 599  |// ns times below are from usbmsc's total (tds + tdh) = setup+hold. USBMSC runs at 60 MHz.
                                  
                            18210 ; 600  |// NAND1     75.6 MHz *  83.3ns = 6.247 DCLKs so 7 -> $000304      
                            18211 ; 601  |// NAND2     75.6 MHz * 116.7ns = 8.823 DCLKs so 9 -> $000405      
                            18212 ; 602  |// NAND3|4   75.6 MHz * 133.3ns = 10.078 DCLKs     -> $000505 If issues try 000506 here (T
                                  DS=6).     
                            18213 ; 603  |#if (defined(DEBUG))
                            18214 ; 604  |#if (defined(NAND1))
                            18215 ; 605  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 4 for TDS
                            18216 ; 606  |#define PEAK_GPSPEED 0x000304         
                            18217 ; 607  |#else 
                            18218 ; 608  |#if (defined(NAND2))
                            18219 ; 609  |// HW_GPFLASH_TIMING2R - 4dclk/access time for TDH and 5 for TDS; nand1 settings work on m
                                  ultinand if good layout.
                            18220 ; 610  |#define PEAK_GPSPEED 0x000405         
                            18221 ; 611  |#else 
                            18222 ; 612  |#if (defined(NAND3))
                            18223 ; 613  |// HW_GPFLASH_TIMING2R - 5dclk/access time for TDH and 5 for TDS
                            18224 ; 614  |#define PEAK_GPSPEED 0x000505         
                            18225 ; 615  |#else 
                            18226 ; 616  |#if (defined(NAND4))
                            18227 ; 617  |// HW_GPFLASH_TIMING2R - 5dclk/access time for TDH and 5 for TDS
                            18228 ; 618  |#define PEAK_GPSPEED 0x000505         
                            18229 ; 619  |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 306

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18230 ; 620  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 4 for TDS
                            18231 ; 621  |#define PEAK_GPSPEED 0x000304         
                            18232 ; 622  |#endif
                            18233 ; 623  |#endif
                            18234 ; 624  |#endif
                            18235 ; 625  |#endif
                            18236 ; 626  |#else 
                            18237 ; 627  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 4 for TDS
                            18238 ; 628  |#define PEAK_GPSPEED 0x000304         
                            18239 ; 629  |#endif
                            18240 ; 630  |
                            18241 ; 631  |//------------------------------------------
                            18242 ; 632  |//> 
                            18243 ; 633  |// Multi-Client Clock Speed Adjustment API:  
                            18244 ; 634  |// Prototypes here are exported from sysspeed.inc to sysspeed.h by incToC util
                            18245 ; 635  |_reentrant INT SysGetSpeed(void);
                            18246 ; 636  |//             or asm input params: none
                            18247 ; 637  |//             Returns the CurrentSpeedIndex
                            18248 ; 638  |_reentrant INT SysSpeedIncrease(int SpeedIndex, int clockUserId); 
                            18249 ; 639  |//             or asm input parms:            x1,              y0
                            18250 ; 640  |//       Returns resulting SpeedIndex from SysGetSpeed
                            18251 ; 641  |_reentrant INT SysSpeedClockFree(int clockUserId);  
                            18252 ; 642  |//                   or asm input:              y0
                            18253 ; 643  |//       Returns resulting SpeedIndex from SysGetSpeed
                            18254 ; 644  |// Generally, new clock adjusting modules must insert a bit equate below 
                            18255 ; 645  |// (speed ordered) and use the API calls:
                            18256 ; 646  |// SysSpeedIncrease(SpeedIndex, MY_BIT) and SysSpeedClockFree(MY_BIT) 
                            18257 ; 647  |// passing in the client's clockUserId below for these calls
                            18258 ; 648  |// which manipulate a corresponding speed client bit in clockUserFlag.
                            18259 ; 649  |// SysSpeedClockFree(MY_BIT) reduces clock speed to that of highest active client
                            18260 ; 650  |// or IDLE. Each bit here is a client active indicator managed via this speed API.
                            18261 ; 651  |// clockUserFlag  dc      0      ; Module private var defined in sysspeed.asm
                            18262 ; 652  |// ORDER MUST BE LOWEST TO HIGHEST FREQ so insert your new speed client ID and renumber.
                            18263 ; 653  |// Exec turns up the clock on button events. 
                            18264 ; 654  |#define SPEED_CLIENT_EXECUTIVE 0 
                            18265 ; 655  |#define SPEED_CLIENT_AUDIBLE_MP3 1
                            18266 ; 656  |#define SPEED_CLIENT_STFM_DEC 2
                            18267 ; 657  |#define SPEED_CLIENT_AUDIBLE_ACELP 3
                            18268 ; 658  |#define SPEED_CLIENT_STFM_EQ 4
                            18269 ; 659  |#define SPEED_CLIENT_MP3_DEC 5
                            18270 ; 660  |#define SPEED_CLIENT_ADPCM_DEC 6
                            18271 ; 661  |#define SPEED_CLIENT_ADPCM_ENC 7
                            18272 ; 662  |#define SPEED_CLIENT_MIXER 8
                            18273 ; 663  |#define SPEED_CLIENT_MP3_DEC_SYNC 9
                            18274 ; 664  |// Music and voice parser share this client
                            18275 ; 665  |#define SPEED_CLIENT_PARSER 10 
                            18276 ; 666  |// Same speed as parser.asm or higher. C client. Rename if using.
                            18277 ; 667  |#define SPEED_CLIENT_MENU_WOW 11 
                            18278 ; 668  |#define SPEED_CLIENT_MVIDEO 12
                            18279 ; 669  |#define SPEED_CLIENT_METADATA 13
                            18280 ; 670  |#define SPEED_CLIENT_PLAYERLIB 14
                            18281 ; 671  |#define SPEED_CLIENT_PLAYLIST1 15 
                            18282 ; 672  |#define SPEED_CLIENT_WMA_DEC 16
                            18283 ; 673  |// Move line when used to maintain speed order
                            18284 ; 674  |#define SPEED_CLIENT_MP3_ENC 17 
                            18285 ; 675  |#define SPEED_CLIENT_JPEG_DEC 18 
                            18286 ; 676  |// change value to match high bit pos above
                            18287 ; 677  |#define SPEED_CLIENT_HIGHEST_USER 18 
                            18288 ; 678  |
                            18289 ; 679  |// Above equates are exported to incToC utility generated sysspeed.h file.
                            18290 ; 680  |// <
                            18291 ; 681  |//-----------------------------------------
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 307

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18292 ; 682  |
                            18293 ; 683  |
                            18294 ; 684  |#endif // IF (!@def(SYSSPEED_INC))
                            18295 ; 685  |
                            18296 ; 686  |
                            18297 ; 687  |
                            18298 
                            18300 
                            18301 ; 14   |#include "playlist3.h"
                            18302 
                            18304 
                            18305 ; 1    |#ifndef _PLAYLIST3_H
                            18306 ; 2    |#define _PLAYLIST3_H
                            18307 ; 3    |#include "playlist.h"
                            18308 
                            18310 
                            18311 ; 1    |#ifndef PLAYLIST_H
                            18312 ; 2    |#define PLAYLIST_H
                            18313 ; 3    |
                            18314 ; 4    |#include "types.h"
                            18315 ; 5    |
                            18316 ; 6    |typedef struct {
                            18317 ; 7    |    WORD    m_wTrack;                       
                            18318 ; 8    |    WORD    m_wDeviceID;
                            18319 ; 9    |    WORD    m_wBufferLength;            //this is in BYTES, not WORDS!
                            18320 ; 10   |    _packed BYTE *m_pFilename;
                            18321 ; 11   |} SONGFILEINFO;
                            18322 ; 12   |
                            18323 ; 13   |#define PLAYLIST_SUCCESS                                0
                            18324 ; 14   |#define PLAYLIST_FILE_ERROR                             1
                            18325 ; 15   |#define PLAYLIST_END_OF_LIST                    2
                            18326 ; 16   |#define PLAYLIST_TRACK_NOT_FOUND                3
                            18327 ; 17   |#define PLAYLIST_DIR_NOT_EMPTY          4 
                            18328 ; 18   |#define PLAYLIST_REBUILD                5
                            18329 ; 19   |#define PLAYLIST_LAST_RETCODE                   5               //The value should always 
                                  be the same as the last RETCODE
                            18330 ; 20   |
                            18331 ; 21   |
                            18332 ; 22   |#ifdef  USE_PLAYLIST1
                            18333 ; 23   |RETCODE ChangeDIRtoFileEntryDir(struct FileEntry *pCurrentEntry, _packed BYTE * buffer);
                            18334 ; 24   |#endif
                            18335 ; 25   |RETCODE _reentrant Playlist_LFNGetFileName(int,int,UCS3*);                      //UCS3 is 
                                  actually typdef WORD
                            18336 ; 26   |RETCODE _reentrant Playlist_MarkCurrentSongPlayed(int,int,int*);
                            18337 ; 27   |RETCODE _reentrant Playlist_GetCurrentSongFileInfo(int, int, int*);
                            18338 ; 28   |RETCODE _reentrant Playlist_GetNextSongFileInfo(int, int , int*);
                            18339 ; 29   |RETCODE _reentrant Playlist_GetPreviousSongFileInfo(int,int,int*);
                            18340 ; 30   |#ifdef USE_PLAYLIST1
                            18341 ; 31   |_reentrant INT Playlist_LocateEntryFromName(INT,INT,INT*);
                            18342 ; 32   |#endif
                            18343 ; 33   |
                            18344 ; 34   |#endif 
                            18345 
                            18347 
                            18348 ; 4    |#include "playlist3internal.h"
                            18349 
                            18351 
                            18352 ; 1    |#ifndef __PLAYLIST3INTERNAL_H
                            18353 ; 2    |#define __PLAYLIST3INTERNAL_H
                            18354 ; 3    |
                            18355 ; 4    |#include "project.h"
                            18356 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 308

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18358 
                            18359 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            18360 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                            18361 ; 3    |//  Filename: project.inc
                            18362 ; 4    |//  Description: 
                            18363 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            18364 ; 6    |
                            18365 ; 7    |#if (!defined(_PROJECT_INC))
                            18366 ; 8    |#define _PROJECT_INC 1
                            18367 ; 9    |
                            18368 ; 10   |#if defined(STMP_BUILD_PLAYER)
                            18369 ; 11   |#include "hwequ.h"
                            18370 ; 12   |#else 
                            18371 ; 13   |//include "regscodec.inc"
                            18372 ; 14   |#endif
                            18373 ; 15   |
                            18374 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            18375 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults
                                   ON) & 
                            18376 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm
                                  . STMP00012148
                            18377 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal
                                  ). 
                            18378 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's spe
                                  cs can 
                            18379 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player m
                                  ode.  
                            18380 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            18381 ; 23   |
                            18382 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            18383 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            18384 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            18385 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define bel
                                  ow by defining
                            18386 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            18387 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            18388 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            18389 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot 
                                  config above- 
                            18390 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down thresh
                                  holds by maybe 50mV.
                            18391 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed
                                  .
                            18392 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            18393 ; 35   |
                            18394 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            18395 ; 37   |// MEDIA DEFINITIONS
                            18396 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            18397 ; 39   |
                            18398 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            18399 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            18400 ; 42   |#if defined(NAND1)
                            18401 ; 43   |#define SM_INTERNAL_CHIPS 1
                            18402 ; 44   |#else 
                            18403 ; 45   |#if defined(NAND2)
                            18404 ; 46   |#define SM_INTERNAL_CHIPS 2
                            18405 ; 47   |#else 
                            18406 ; 48   |#if defined(NAND3)
                            18407 ; 49   |#define SM_INTERNAL_CHIPS 3
                            18408 ; 50   |#else 
                            18409 ; 51   |#if defined(NAND4)
                            18410 ; 52   |#define SM_INTERNAL_CHIPS 4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 309

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18411 ; 53   |#else 
                            18412 ; 54   |#define SM_INTERNAL_CHIPS 1
                            18413 ; 55   |#endif
                            18414 ; 56   |#endif
                            18415 ; 57   |#endif
                            18416 ; 58   |#endif
                            18417 ; 59   |
                            18418 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            18419 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            18420 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it rea
                                  ds 0.  
                            18421 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            18422 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it rea
                                  ds 1.
                            18423 ; 65   |//*** comment out if active high ****
                            18424 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            18425 ; 67   |
                            18426 ; 68   |#if defined(SMEDIA)
                            18427 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            18428 ; 70   |#define NUM_SM_EXTERNAL 1
                            18429 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            18430 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            18431 ; 73   |#else 
                            18432 ; 74   |#if defined(MMC)
                            18433 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            18434 ; 76   |#define NUM_SM_EXTERNAL 0
                            18435 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            18436 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            18437 ; 79   |#else 
                            18438 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            18439 ; 81   |#define NUM_SM_EXTERNAL 0
                            18440 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            18441 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            18442 ; 84   |#endif
                            18443 ; 85   |#endif
                            18444 ; 86   |
                            18445 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            18446 ; 88   |// Mass Storage Class definitions
                            18447 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            18448 ; 90   |// Set to 0 if Composite Device build is desired.    
                            18449 ; 91   |#define MULTI_LUN_BUILD 1   
                            18450 ; 92   |
                            18451 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            18452 ; 94   |//  SCSI
                            18453 ; 95   |#if (MULTI_LUN_BUILD==0)
                            18454 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            18455 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            18456 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            18457 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            18458 ; 100  |  #else
                            18459 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            18460 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            18461 ; 103  |  #endif
                            18462 ; 104  |#else
                            18463 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            18464 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            18465 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            18466 ; 108  |  #else
                            18467 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            18468 ; 110  |  #endif
                            18469 ; 111  |#endif
                            18470 ; 112  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 310

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18471 ; 113  |
                            18472 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            18473 ; 115  |
                            18474 ; 116  |
                            18475 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            18476 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            18477 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            18478 ; 120  |#ifdef MMC
                            18479 ; 121  |#ifdef MTP_BUILD
                            18480 ; 122  |// --------------------
                            18481 ; 123  |// MTP and MMC
                            18482 ; 124  |// --------------------
                            18483 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            18484 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            18485 ; 127  |#else  // ifndef MTP_BUILD
                            18486 ; 128  |#ifdef STMP_BUILD_PLAYER
                            18487 ; 129  |// --------------------
                            18488 ; 130  |// Player and MMC
                            18489 ; 131  |// --------------------
                            18490 ; 132  |#else
                            18491 ; 133  |// --------------------
                            18492 ; 134  |// USBMSC and MMC
                            18493 ; 135  |// --------------------
                            18494 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            18495 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            18496 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            18497 ; 139  |#endif // ifdef MTP_BUILD
                            18498 ; 140  |#else  // ifndef MMC
                            18499 ; 141  |#ifdef MTP_BUILD
                            18500 ; 142  |// --------------------
                            18501 ; 143  |// MTP and NAND only
                            18502 ; 144  |// --------------------
                            18503 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            18504 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            18505 ; 147  |#else  // ifndef MTP_BUILD
                            18506 ; 148  |#ifdef STMP_BUILD_PLAYER
                            18507 ; 149  |// --------------------
                            18508 ; 150  |// Player and NAND only
                            18509 ; 151  |// --------------------
                            18510 ; 152  |#else
                            18511 ; 153  |// --------------------
                            18512 ; 154  |// USBMSC and NAND only
                            18513 ; 155  |// --------------------
                            18514 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            18515 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            18516 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            18517 ; 159  |#endif // ifdef MTP_BUILD
                            18518 ; 160  |#endif // ifdef MMC 
                            18519 ; 161  |
                            18520 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            18521 ; 163  |#if (defined(MTP_BUILD))
                            18522 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            18523 ; 165  |
                            18524 ; 166  |////!
                            18525 ; 167  |////! This varible holds the watchdog count for the store flush.
                            18526 ; 168  |////!
                            18527 ; 169  |///
                            18528 ; 170  |#include <types.h>
                            18529 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            18530 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            18531 ; 173  |#endif
                            18532 ; 174  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 311

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18533 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            18534 ; 176  |// These are needed here for Mass Storage Class
                            18535 ; 177  |// Needs to be cleaned up
                            18536 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            18537 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            18538 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            18539 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            18540 ; 182  |
                            18541 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            18542 ; 184  |
                            18543 ; 185  |#endif
                            18544 ; 186  |
                            18545 ; 187  |
                            18546 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            18547 ; 189  |// SmartMedia/NAND defs
                            18548 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            18549 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            18550 ; 192  |
                            18551 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            18552 ; 194  |// Sysloadresources defs
                            18553 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            18554 ; 196  |
                            18555 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            18556 ; 198  |// MMC defs
                            18557 ; 199  |#define MMC_MAX_PARTITIONS 1
                            18558 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            18559 ; 201  |
                            18560 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            18561 ; 203  |// SPI defs
                            18562 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            18563 ; 205  |
                            18564 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            18565 ; 207  |// Global media defs
                            18566 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            18567 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            18568 ; 210  |
                            18569 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            18570 ; 212  |// DO NOT CHANGE THESE!!!
                            18571 ; 213  |#define SM_MAX_PARTITIONS 4
                            18572 ; 214  |#define MAX_HANDLES 2
                            18573 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            18574 ; 216  |
                            18575 ; 217  |
                            18576 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            18577 ; 219  |// Battery LRADC Values 
                            18578 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            18579 ; 221  |// brownout trip point in mV (moved by RS)
                            18580 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            18581 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            18582 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            18583 ; 225  |//     audio recording to media.
                            18584 ; 226  |#define BATT_SAFETY_MARGIN 10
                            18585 ; 227  |
                            18586 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                                  
                            18587 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline vol
                                  tage to do a refresh.
                            18588 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            18589 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            18590 ; 232  |
                            18591 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc 
                                  presence.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 312

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18592 ; 234  |
                            18593 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            18594 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat che
                                  ck.
                            18595 ; 237  |#if (!defined(CLCD))
                            18596 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            18597 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            18598 ; 240  |#else 
                            18599 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            18600 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            18601 ; 243  |#endif
                            18602 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            18603 ; 245  |
                            18604 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            18605 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIo
                                  n.
                            18606 ; 248  |// See mp3 encoder overlay.
                            18607 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            18608 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            18609 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            18610 ; 252  |
                            18611 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            18612 ; 254  |// Voice recording filenames
                            18613 ; 255  |// number of digits in filename Vxxx.wav
                            18614 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            18615 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            18616 ; 258  |
                            18617 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            18618 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            18619 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            18620 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            18621 ; 263  |#if defined(DEVICE_3500)
                            18622 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            18623 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            18624 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            18625 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, 
                                  & demo player)
                            18626 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            18627 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            18628 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            18629 ; 271  |
                            18630 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn whe
                                  n bias not yet ready.
                            18631 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            18632 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevent
                                  ion if you use rec button from outside voice menu.
                            18633 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latenc
                                  y in the record-from-music-menu use-case.
                            18634 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            18635 ; 277  |
                            18636 ; 278  |#else 
                            18637 ; 279  |// STMP3410
                            18638 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            18639 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            18640 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            18641 ; 283  |#endif
                            18642 ; 284  |
                            18643 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            18644 ; 286  |// Number of available soft timers
                            18645 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            18646 ; 288  |#if defined(SYNC_LYRICS)
                            18647 ; 289  |#define SOFT_TIMERS 10
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 313

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18648 ; 290  |#else 
                            18649 ; 291  |#if defined(JPEG_DECODER)
                            18650 ; 292  |#define SOFT_TIMERS 10
                            18651 ; 293  |#else 
                            18652 ; 294  |#define SOFT_TIMERS 9
                            18653 ; 295  |#endif
                            18654 ; 296  |#endif
                            18655 ; 297  |
                            18656 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            18657 ; 299  |//  sizes
                            18658 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            18659 ; 301  |#if defined(MMC)
                            18660 ; 302  |#if defined(USE_PLAYLIST5)
                            18661 ; 303  |#define MENU_STACK_SIZE 1500
                            18662 ; 304  |#else 
                            18663 ; 305  |#define MENU_STACK_SIZE 1250
                            18664 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            18665 ; 307  |#else 
                            18666 ; 308  |#if defined(USE_PLAYLIST5)
                            18667 ; 309  |#define MENU_STACK_SIZE 1500
                            18668 ; 310  |#else 
                            18669 ; 311  |#define MENU_STACK_SIZE 1250
                            18670 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            18671 ; 313  |#endif //if @def('MMC')
                            18672 ; 314  |
                            18673 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 75
                                  0 else 550 for other builds? TOVERIFY. MYALLOC
                            18674 ; 316  |// 
                            18675 ; 317  |#define STACK_L1_SIZE 750
                            18676 ; 318  |#define STACK_L2_SIZE 100
                            18677 ; 319  |#define STACK_L3_SIZE 160
                            18678 ; 320  |
                            18679 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            18680 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            18681 ; 323  |// is ok with switching code.
                            18682 ; 324  |#if defined(MTP_BUILD)
                            18683 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            18684 ; 326  |#endif
                            18685 ; 327  |
                            18686 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            18687 ; 329  |// maximum number of nested funclets 
                            18688 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            18689 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            18690 ; 332  |
                            18691 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            18692 ; 334  |//    LCD DEFINITIONS
                            18693 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            18694 ; 336  |
                            18695 ; 337  |#define SPACE_CHAR 0x000020          
                            18696 ; 338  |#define ZERO_CHAR 0x000030
                            18697 ; 339  |#define COLON_CHAR 0x00003A
                            18698 ; 340  |#define PERIOD_CHAR 0x00002E
                            18699 ; 341  |
                            18700 ; 342  |#if (defined(S6B33B0A_LCD))
                            18701 ; 343  |#define LCD_X_SIZE 128
                            18702 ; 344  |#define LCD_Y_SIZE 159
                            18703 ; 345  |#endif
                            18704 ; 346  |
                            18705 ; 347  |#if (defined(SED15XX_LCD))
                            18706 ; 348  |#define LCD_X_SIZE 128
                            18707 ; 349  |#define LCD_Y_SIZE 64
                            18708 ; 350  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 314

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18709 ; 351  |
                            18710 ; 352  |
                            18711 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            18712 ; 354  |//   Details on Customizing Contrast
                            18713 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            18714 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            18715 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            18716 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            18717 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            18718 ; 360  |//   unless the ezact sequence is remembered.
                            18719 ; 361  |//   To find out what range your player supports: 
                            18720 ; 362  |//   change these equs to full range or comment out (full range is default)
                            18721 ; 363  |//;;;;;;
                            18722 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            18723 ; 365  |// recommended calibration using player -- uncomment 
                            18724 ; 366  |//;;;;;;
                            18725 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            18726 ; 368  |////////////////////////////
                            18727 ; 369  |#if (defined(DEMO_HW))
                            18728 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi 
                                  LCD (June6'05)
                            18729 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            18730 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            18731 ; 373  |#else 
                            18732 ; 374  |
                            18733 ; 375  |#if (defined(S6B33B0A_LCD))
                            18734 ; 376  |#define LCD_MAX_CONTRAST 210
                            18735 ; 377  |#define LCD_MIN_CONTRAST 160    
                            18736 ; 378  |#endif
                            18737 ; 379  |
                            18738 ; 380  |#if (defined(SED15XX_LCD))
                            18739 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            18740 ; 382  |// Engineering board regs support range [17-37].
                            18741 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            18742 ; 384  |//   One default contrast range [24-42] works for both.
                            18743 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            18744 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            18745 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            18746 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            18747 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            18748 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            18749 ; 391  |
                            18750 ; 392  |#if (defined(NEWSHINGYIH))
                            18751 ; 393  |#define LCD_MAX_CONTRAST 250
                            18752 ; 394  |#define LCD_MIN_CONTRAST 0
                            18753 ; 395  |#else 
                            18754 ; 396  |//-----
                            18755 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            18756 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for bo
                                  th LCDs.
                            18757 ; 399  |#define LCD_MAX_CONTRAST 250
                            18758 ; 400  |#define LCD_MIN_CONTRAST 0
                            18759 ; 401  |
                            18760 ; 402  |//=====
                            18761 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            18762 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this hi
                                  storic ver.
                            18763 ; 405  |//LCD_MAX_CONTRAST equ 42
                            18764 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            18765 ; 407  |
                            18766 ; 408  |#endif
                            18767 ; 409  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 315

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18768 ; 410  |
                            18769 ; 411  |#endif
                            18770 ; 412  |
                            18771 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            18772 ; 414  |// The default value of the lcd contrast in % of range
                            18773 ; 415  |//   the default value is used when no settings.dat is available
                            18774 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            18775 ; 417  |
                            18776 ; 418  |#if (defined(S6B33B0A_LCD))
                            18777 ; 419  |// 60% of range is default value
                            18778 ; 420  |#define DEFAULT_CONTRAST 50 
                            18779 ; 421  |#endif
                            18780 ; 422  |
                            18781 ; 423  |#if (defined(SED15XX_LCD))
                            18782 ; 424  |// % of range is default value (was 60%)
                            18783 ; 425  |#define DEFAULT_CONTRAST 50 
                            18784 ; 426  |#endif
                            18785 ; 427  |
                            18786 ; 428  |
                            18787 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            18788 ; 430  |// make lower when doing calibration
                            18789 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            18790 ; 432  |
                            18791 ; 433  |
                            18792 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            18793 ; 435  |// For FFWD and RWND
                            18794 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            18795 ; 437  |#define SECONDS_TO_SKIP 1
                            18796 ; 438  |#define SECONDS_TO_SKIP1 3
                            18797 ; 439  |#define SECONDS_TO_SKIP2 6
                            18798 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            18799 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            18800 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            18801 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            18802 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            18803 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            18804 ; 446  |
                            18805 ; 447  |// For audible FFW/RWD
                            18806 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            18807 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            18808 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            18809 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            18810 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            18811 ; 453  |#define LEVEL1_BOUNDARY 17 
                            18812 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            18813 ; 455  |#define LEVEL2_BOUNDARY 33 
                            18814 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            18815 ; 457  |#define LEVEL3_BOUNDARY 50 
                            18816 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            18817 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            18818 ; 460  |// Short Song Time, songs too short to play.
                            18819 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            18820 ; 462  |
                            18821 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            18822 ; 464  |// MP3 Sync Values
                            18823 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            18824 ; 466  |// # bytes to look for sync before marking it bad
                            18825 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            18826 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            18827 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            18828 ; 470  |// once we have sync'd, the isr should be called this frequently
                            18829 ; 471  |#define MP3_DECODERISR_FAST 7500  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 316

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18830 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            18831 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            18832 ; 474  |
                            18833 ; 475  |
                            18834 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            18835 ; 477  |//// Multi-Stage Volume Control Definitions
                            18836 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            18837 ; 479  |//// Use Multi-Stage Volume
                            18838 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            18839 ; 481  |
                            18840 ; 482  |//// Master Volume definitions
                            18841 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            18842 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            18843 ; 485  |
                            18844 ; 486  |//// DAC-Mode definitions
                            18845 ; 487  |//// Adjusts 0dB point
                            18846 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            18847 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            18848 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines 
                                  above.
                            18849 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            18850 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provid
                                  es 1.5 dB gain on Stmp34x0; 
                            18851 ; 493  |//                                               Max gain possible: 8 step diff would prov
                                  ide +12dB gain.   
                            18852 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            18853 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            18854 ; 496  |
                            18855 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            18856 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            18857 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                                  
                            18858 ; 500  |
                            18859 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not t
                                  he default
                            18860 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoin
                                  t.
                            18861 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            18862 ; 504  |
                            18863 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the def
                                  ault
                            18864 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            18865 ; 507  |
                            18866 ; 508  |
                            18867 ; 509  |//// Line In definitions (used for Line-In 1)
                            18868 ; 510  |//// 0dB point of the Line In
                            18869 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            18870 ; 512  |//// Minimum volume of Line In
                            18871 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            18872 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            18873 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            18874 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            18875 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            18876 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS
                                  +1)
                            18877 ; 519  |
                            18878 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            18879 ; 521  |//// 0dB point of the Line In
                            18880 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            18881 ; 523  |//// Minimum volume of Line In
                            18882 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            18883 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 317

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18884 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            18885 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            18886 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            18887 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            18888 ; 530  |
                            18889 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            18890 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid dea
                                  dlock states & recovers. 
                            18891 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            18892 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            18893 ; 535  |
                            18894 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            18895 ; 537  |////
                            18896 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            18897 ; 539  |////
                            18898 ; 540  |///
                            18899 ; 541  |#include <types.h>
                            18900 ; 542  |extern volatile WORD g_wActivityState;
                            18901 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            18902 ; 544  |
                            18903 ; 545  |void _reentrant Init5VSense(void);
                            18904 ; 546  |void _reentrant ServiceDCDC(void);
                            18905 ; 547  |
                            18906 ; 548  |////////////////////////////////////////////////////////////////////////////
                            18907 ; 549  |//// JPEG Thumbnail Mode Setting
                            18908 ; 550  |//// number of column in thumbnail mode
                            18909 ; 551  |#define THUMBNAIL_X 2           
                            18910 ; 552  |//// number of row in  thumbnail mode
                            18911 ; 553  |#define THUMBNAIL_Y 2           
                            18912 ; 554  |//// thumbnail boundary offset x
                            18913 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            18914 ; 556  |//// thumbnail boundary offset y
                            18915 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            18916 ; 558  |
                            18917 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            18918 ; 560  |
                            18919 
                            18921 
                            18922 ; 5    |
                            18923 ; 6    |#include "filesystem.h"
                            18924 
                            18926 
                            18927 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            18928 ; 2    |//  Copyright(C) SigmaTel, Inc. 2001
                            18929 ; 3    |//
                            18930 ; 4    |//  File        : FileSystem.h
                            18931 ; 5    |//  Description : Header File for File System
                            18932 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            18933 ; 7    |
                            18934 ; 8    |#ifndef _FILESYSTEM_H
                            18935 ; 9    |#define _FILESYSTEM_H
                            18936 ; 10   |
                            18937 ; 11   |#include "types.h"
                            18938 
                            18940 
                            18941 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            18942 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            18943 ; 3    |//
                            18944 ; 4    |// Filename: types.h
                            18945 ; 5    |// Description: Standard data types
                            18946 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            18947 ; 7    |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 318

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18948 ; 8    |#ifndef _TYPES_H
                            18949 ; 9    |#define _TYPES_H
                            18950 ; 10   |
                            18951 ; 11   |// TODO:  move this outta here!
                            18952 ; 12   |#if !defined(NOERROR)
                            18953 ; 13   |#define NOERROR 0
                            18954 ; 14   |#define SUCCESS 0
                            18955 ; 15   |#endif 
                            18956 ; 16   |#if !defined(SUCCESS)
                            18957 ; 17   |#define SUCCESS  0
                            18958 ; 18   |#endif
                            18959 ; 19   |#if !defined(ERROR)
                            18960 ; 20   |#define ERROR   -1
                            18961 ; 21   |#endif
                            18962 ; 22   |#if !defined(FALSE)
                            18963 ; 23   |#define FALSE 0
                            18964 ; 24   |#endif
                            18965 ; 25   |#if !defined(TRUE)
                            18966 ; 26   |#define TRUE  1
                            18967 ; 27   |#endif
                            18968 ; 28   |
                            18969 ; 29   |#if !defined(NULL)
                            18970 ; 30   |#define NULL 0
                            18971 ; 31   |#endif
                            18972 ; 32   |
                            18973 ; 33   |#define MAX_INT     0x7FFFFF
                            18974 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            18975 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            18976 ; 36   |#define MAX_ULONG   (-1) 
                            18977 ; 37   |
                            18978 ; 38   |#define WORD_SIZE   24              // word size in bits
                            18979 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            18980 ; 40   |
                            18981 ; 41   |
                            18982 ; 42   |#define BYTE    unsigned char       // btVarName
                            18983 ; 43   |#define CHAR    signed char         // cVarName
                            18984 ; 44   |#define USHORT  unsigned short      // usVarName
                            18985 ; 45   |#define SHORT   unsigned short      // sVarName
                            18986 ; 46   |#define WORD    unsigned int        // wVarName
                            18987 ; 47   |#define INT     signed int          // iVarName
                            18988 ; 48   |#define DWORD   unsigned long       // dwVarName
                            18989 ; 49   |#define LONG    signed long         // lVarName
                            18990 ; 50   |#define BOOL    unsigned int        // bVarName
                            18991 ; 51   |#define FRACT   _fract              // frVarName
                            18992 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            18993 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            18994 ; 54   |#define FLOAT   float               // fVarName
                            18995 ; 55   |#define DBL     double              // dVarName
                            18996 ; 56   |#define ENUM    enum                // eVarName
                            18997 ; 57   |#define CMX     _complex            // cmxVarName
                            18998 ; 58   |typedef WORD UCS3;                   // 
                            18999 ; 59   |
                            19000 ; 60   |#define UINT16  unsigned short
                            19001 ; 61   |#define UINT8   unsigned char   
                            19002 ; 62   |#define UINT32  unsigned long
                            19003 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            19004 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            19005 ; 65   |#define WCHAR   UINT16
                            19006 ; 66   |
                            19007 ; 67   |//UINT128 is 16 bytes or 6 words
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 319

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19008 ; 68   |typedef struct UINT128_3500 {   
                            19009 ; 69   |    int val[6];     
                            19010 ; 70   |} UINT128_3500;
                            19011 ; 71   |
                            19012 ; 72   |#define UINT128   UINT128_3500
                            19013 ; 73   |
                            19014 ; 74   |// Little endian word packed byte strings:   
                            19015 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            19016 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            19017 ; 77   |// Little endian word packed byte strings:   
                            19018 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            19019 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            19020 ; 80   |
                            19021 ; 81   |// Declare Memory Spaces To Use When Coding
                            19022 ; 82   |// A. Sector Buffers
                            19023 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            19024 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            19025 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            19026 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            19027 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            19028 ; 88   |// B. Media DDI Memory
                            19029 ; 89   |#define MEDIA_DDI_MEM _Y
                            19030 ; 90   |
                            19031 ; 91   |
                            19032 ; 92   |
                            19033 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            19034 ; 94   |// Examples of circular pointers:
                            19035 ; 95   |//    INT CIRC cpiVarName
                            19036 ; 96   |//    DWORD CIRC cpdwVarName
                            19037 ; 97   |
                            19038 ; 98   |#define RETCODE INT                 // rcVarName
                            19039 ; 99   |
                            19040 ; 100  |// generic bitfield structure
                            19041 ; 101  |struct Bitfield {
                            19042 ; 102  |    unsigned int B0  :1;
                            19043 ; 103  |    unsigned int B1  :1;
                            19044 ; 104  |    unsigned int B2  :1;
                            19045 ; 105  |    unsigned int B3  :1;
                            19046 ; 106  |    unsigned int B4  :1;
                            19047 ; 107  |    unsigned int B5  :1;
                            19048 ; 108  |    unsigned int B6  :1;
                            19049 ; 109  |    unsigned int B7  :1;
                            19050 ; 110  |    unsigned int B8  :1;
                            19051 ; 111  |    unsigned int B9  :1;
                            19052 ; 112  |    unsigned int B10 :1;
                            19053 ; 113  |    unsigned int B11 :1;
                            19054 ; 114  |    unsigned int B12 :1;
                            19055 ; 115  |    unsigned int B13 :1;
                            19056 ; 116  |    unsigned int B14 :1;
                            19057 ; 117  |    unsigned int B15 :1;
                            19058 ; 118  |    unsigned int B16 :1;
                            19059 ; 119  |    unsigned int B17 :1;
                            19060 ; 120  |    unsigned int B18 :1;
                            19061 ; 121  |    unsigned int B19 :1;
                            19062 ; 122  |    unsigned int B20 :1;
                            19063 ; 123  |    unsigned int B21 :1;
                            19064 ; 124  |    unsigned int B22 :1;
                            19065 ; 125  |    unsigned int B23 :1;
                            19066 ; 126  |};
                            19067 ; 127  |
                            19068 ; 128  |union BitInt {
                            19069 ; 129  |        struct Bitfield B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 320

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19070 ; 130  |        int        I;
                            19071 ; 131  |};
                            19072 ; 132  |
                            19073 ; 133  |#define MAX_MSG_LENGTH 10
                            19074 ; 134  |struct CMessage
                            19075 ; 135  |{
                            19076 ; 136  |        unsigned int m_uLength;
                            19077 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            19078 ; 138  |};
                            19079 ; 139  |
                            19080 ; 140  |typedef struct {
                            19081 ; 141  |    WORD m_wLength;
                            19082 ; 142  |    WORD m_wMessage;
                            19083 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            19084 ; 144  |} Message;
                            19085 ; 145  |
                            19086 ; 146  |struct MessageQueueDescriptor
                            19087 ; 147  |{
                            19088 ; 148  |        int *m_pBase;
                            19089 ; 149  |        int m_iModulo;
                            19090 ; 150  |        int m_iSize;
                            19091 ; 151  |        int *m_pHead;
                            19092 ; 152  |        int *m_pTail;
                            19093 ; 153  |};
                            19094 ; 154  |
                            19095 ; 155  |struct ModuleEntry
                            19096 ; 156  |{
                            19097 ; 157  |    int m_iSignaledEventMask;
                            19098 ; 158  |    int m_iWaitEventMask;
                            19099 ; 159  |    int m_iResourceOfCode;
                            19100 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            19101 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            19102 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            19103 ; 163  |    int m_uTimeOutHigh;
                            19104 ; 164  |    int m_uTimeOutLow;
                            19105 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            19106 ; 166  |};
                            19107 ; 167  |
                            19108 ; 168  |union WaitMask{
                            19109 ; 169  |    struct B{
                            19110 ; 170  |        unsigned int m_bNone     :1;
                            19111 ; 171  |        unsigned int m_bMessage  :1;
                            19112 ; 172  |        unsigned int m_bTimer    :1;
                            19113 ; 173  |        unsigned int m_bButton   :1;
                            19114 ; 174  |    } B;
                            19115 ; 175  |    int I;
                            19116 ; 176  |} ;
                            19117 ; 177  |
                            19118 ; 178  |
                            19119 ; 179  |struct Button {
                            19120 ; 180  |        WORD wButtonEvent;
                            19121 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            19122 ; 182  |};
                            19123 ; 183  |
                            19124 ; 184  |struct Message {
                            19125 ; 185  |        WORD wMsgLength;
                            19126 ; 186  |        WORD wMsgCommand;
                            19127 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            19128 ; 188  |};
                            19129 ; 189  |
                            19130 ; 190  |union EventTypes {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 321

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19131 ; 191  |        struct CMessage msg;
                            19132 ; 192  |        struct Button Button ;
                            19133 ; 193  |        struct Message Message;
                            19134 ; 194  |};
                            19135 ; 195  |
                            19136 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            19137 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            19138 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            19139 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            19140 ; 200  |
                            19141 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            19142 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            19143 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            19144 ; 204  |
                            19145 ; 205  |#if DEBUG
                            19146 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            19147 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            19148 ; 208  |#else 
                            19149 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            19150 ; 210  |#define DebugBuildAssert(x)    
                            19151 ; 211  |#endif
                            19152 ; 212  |
                            19153 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            19154 ; 214  |//  #pragma asm
                            19155 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            19156 ; 216  |//  #pragma endasm
                            19157 ; 217  |
                            19158 ; 218  |
                            19159 ; 219  |#ifdef COLOR_262K
                            19160 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            19161 ; 221  |#elif defined(COLOR_65K)
                            19162 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            19163 ; 223  |#else
                            19164 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            19165 ; 225  |#endif
                            19166 ; 226  |    
                            19167 ; 227  |#endif // #ifndef _TYPES_H
                            19168 
                            19170 
                            19171 ; 12   |
                            19172 ; 13   |
                            19173 ; 14   |// File attributes
                            19174 ; 15   |#ifndef _FS_ATTRIBUTES
                            19175 ; 16   |#define _FS_ATTRIBUTES
                            19176 ; 17   |#define READ        1
                            19177 ; 18   |#define WRITE       2
                            19178 ; 19   |#define WRITE_PLUS  3
                            19179 ; 20   |#define APPEND      4
                            19180 ; 21   |#define TRUNCATE    8
                            19181 ; 22   |#define CREATE      16
                            19182 ; 23   |#endif
                            19183 ; 24   |
                            19184 ; 25   |//#ifndef FAT12
                            19185 ; 26   |//#define FAT12   1
                            19186 ; 27   |//#endif
                            19187 ; 28   |//
                            19188 ; 29   |#ifndef FAT16
                            19189 ; 30   |#define FAT16   2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 322

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19190 ; 31   |#endif
                            19191 ; 32   |
                            19192 ; 33   |#define MEM_SPACE_P 0x100000
                            19193 ; 34   |#define MEM_SPACE_Y 0x400000
                            19194 ; 35   |#define MEM_SPACE_X 0x800000
                            19195 ; 36   |
                            19196 ; 37   |#define FILE_SYS_MODE_READ  0
                            19197 ; 38   |#define FILE_SYS_MODE_WRITE 1
                            19198 ; 39   | 
                            19199 ; 40   |#define ATTR_READ_ONLY      0x01
                            19200 ; 41   |#define ATTR_HIDDEN         0x02
                            19201 ; 42   |#define ATTR_SYSTEM         0x04
                            19202 ; 43   |#define ATTR_VOLUME_ID      0x08
                            19203 ; 44   |#define ATTR_DIRECTORY      0x10
                            19204 ; 45   |#define ATTR_ARCHIVE        0x20
                            19205 ; 46   |#define ATTR_LONG_NAME      ATTR_READ_ONLY|ATTR_HIDDEN|ATTR_SYSTEM|ATTR_VOLUME_ID
                            19206 ; 47   |
                            19207 ; 48   |#define SEEK_SET           -1
                            19208 ; 49   |#define SEEK_CUR            0
                            19209 ; 50   |#define SEEK_END            1
                            19210 ; 51   |
                            19211 ; 52   |#define DEVICE_INSTALLED              (WORD)(0)
                            19212 ; 53   |#define DEVICE_NOT_FOUND              (WORD)(2)
                            19213 ; 54   |#define INVALID_FILESYSTEM                        (WORD)(3)
                            19214 ; 55   |#define DEVICE_INVALID                (WORD)(-1)
                            19215 ; 56   |#define DEVICE_ERROR_WRITE_PROTECTED  (WORD)(-2)
                            19216 ; 57   |
                            19217 ; 58   |#define MEDIA_SIZE_TOTAL_SECTORS    0
                            19218 ; 59   |#define MEDIA_SIZE_TOTAL_BYTES      1
                            19219 ; 60   |#define MEDIA_SIZE_BYTES_PER_SECTOR 2
                            19220 ; 61   |#define MEDIA_SIZE_IN_MEGABYTES     3     
                            19221 ; 62   |
                            19222 ; 63   |#define READ_TYPE_NORMAL            0
                            19223 ; 64   |#define READ_TYPE_FAT               1
                            19224 ; 65   |#define READ_TYPE_RAW               2
                            19225 ; 66   |
                            19226 ; 67   |
                            19227 ; 68   |#ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            19228 ; 69   |    #define WRITE_TYPE_RANDOM                   0
                            19229 ; 70   |    #define WRITE_TYPE_SEQ_FIRST                1
                            19230 ; 71   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            19231 ; 72   |    #define WRITE_TYPE_RESET_CLEAN_UP           3
                            19232 ; 73   |    #define WRITE_TYPE_PARTIAL_SEQ_FIRST        4
                            19233 ; 74   |    #define WRITE_TYPE_PARTIAL_SEQ_NEXT         5
                            19234 ; 75   |    #define WRITE_TYPE_PARTIAL_SEQ_LAST         6
                            19235 ; 76   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            19236 ; 77   |        #define WRITE_TYPE_RANDOM_RAW               7
                            19237 ; 78   |        #define WRITE_TYPE_SEQ_FIRST_RAW            8
                            19238 ; 79   |        #define WRITE_TYPE_SEQ_NEXT_RAW             9
                            19239 ; 80   |        #define WRITE_TYPE_PARTIAL_SEQ_FIRST_RAW    10
                            19240 ; 81   |        #define WRITE_TYPE_PARTIAL_SEQ_NEXT_RAW     11
                            19241 ; 82   |        #define WRITE_TYPE_PARTIAL_SEQ_LAST_RAW     12
                            19242 ; 83   |    #endif
                            19243 ; 84   |#else
                            19244 ; 85   |    #define WRITE_TYPE_RANDOM                   0
                            19245 ; 86   |    #define WRITE_TYPE_SEQ_FIRST                1
                            19246 ; 87   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            19247 ; 88   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            19248 ; 89   |        #define WRITE_TYPE_RANDOM_RAW               3
                            19249 ; 90   |        #define WRITE_TYPE_SEQ_FIRST_RAW            4
                            19250 ; 91   |        #define WRITE_TYPE_SEQ_NEXT_RAW             5
                            19251 ; 92   |    #endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 323

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19252 ; 93   |#endif
                            19253 ; 94   |    #define WRITE_TYPE_UNDEFINED 0xFFFFFF
                            19254 ; 95   |
                            19255 ; 96   |
                            19256 ; 97   |#ifndef MAX_FILENAME_LENGTH
                            19257 ; 98   |#define MAX_FILENAME_LENGTH 256
                            19258 ; 99   |#endif
                            19259 ; 100  |
                            19260 ; 101  |typedef struct {
                            19261 ; 102  |    WORD wNumberOfZones;
                            19262 ; 103  |    WORD wSizeInMegaBytes;
                            19263 ; 104  |} SMARTMEDIA_CHIP_INFO;
                            19264 ; 105  |
                            19265 ; 106  |typedef struct {
                            19266 ; 107  |    WORD wBootIdentification;
                            19267 ; 108  |    WORD wStartHeadNumber;
                            19268 ; 109  |    WORD wStartSectorNumber;
                            19269 ; 110  |    WORD wStartCylinderNumber;
                            19270 ; 111  |    WORD wSystemIdentification;
                            19271 ; 112  |    WORD wEndHeadNumber;
                            19272 ; 113  |    WORD wEndSectorNumber;
                            19273 ; 114  |    WORD wEndCylinderNumber;
                            19274 ; 115  |    WORD wStartLogicalSectorNumberHigh;
                            19275 ; 116  |    WORD wStartLogicalSectorNumberLow;
                            19276 ; 117  |    WORD wPartitionSizeHigh;
                            19277 ; 118  |    WORD wPartitionSizeLow;
                            19278 ; 119  |} SMARTMEDIA_PARTITION_TABLE;
                            19279 ; 120  |
                            19280 ; 121  |typedef struct {
                            19281 ; 122  |    WORD wWord0;
                            19282 ; 123  |    WORD wWord1;
                            19283 ; 124  |    WORD wWord2;
                            19284 ; 125  |} SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME;
                            19285 ; 126  |
                            19286 ; 127  |typedef struct {
                            19287 ; 128  |    WORD wWord0;
                            19288 ; 129  |    WORD wWord1;
                            19289 ; 130  |} SMARTMEDIA_CIS_IDI_PRODUCT_NAME;
                            19290 ; 131  |
                            19291 ; 132  |typedef struct {
                            19292 ; 133  |    WORD wWord0;
                            19293 ; 134  |    WORD wWord1;
                            19294 ; 135  |} SMARTMEDIA_CIS_IDI_PRODUCT_VERSION;
                            19295 ; 136  |
                            19296 ; 137  |typedef struct {
                            19297 ; 138  |    WORD wWord0;
                            19298 ; 139  |    WORD wWord1;
                            19299 ; 140  |    WORD wWord2;
                            19300 ; 141  |    WORD wWord3;
                            19301 ; 142  |} SMARTMEDIA_CIS_IDI_SERIAL_NUMBER;
                            19302 ; 143  |
                            19303 ; 144  |typedef struct {
                            19304 ; 145  |    WORD wWord0;
                            19305 ; 146  |} SMARTMEDIA_CIS_IDI_MODEL_NUMBER;
                            19306 
                            19329 
                            19330 ; 147  |
                            19331 ; 148  |typedef struct {
                            19332 ; 149  |    SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME ManufacturerName;
                            19333 ; 150  |    SMARTMEDIA_CIS_IDI_PRODUCT_NAME ProductName;
                            19334 ; 151  |    SMARTMEDIA_CIS_IDI_PRODUCT_VERSION ProductVersion;
                            19335 ; 152  |    SMARTMEDIA_CIS_IDI_SERIAL_NUMBER SerialNumber;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 324

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19336 ; 153  |    SMARTMEDIA_CIS_IDI_MODEL_NUMBER ModelNumber;
                            19337 ; 154  |} SMARTMEDIA_CIS_IDI_TABLE;
                            19338 
                            19360 
                            19361 ; 155  |   
                            19362 ; 156  |typedef struct {
                            19363 ; 157  |    WORD wPageSizeInBytes;
                            19364 ; 158  |    WORD wRedundantAreaSizeInBytes;
                            19365 ; 159  |    WORD wNumberOfPagesPerBlock;
                            19366 ; 160  |    WORD wNumberOfBlocksPerZone;
                            19367 ; 161  |    WORD wNumberOfZonesInMedia;
                            19368 ; 162  |    WORD wMediaSizeInMBytes;
                            19369 ; 163  |    SMARTMEDIA_PARTITION_TABLE * pPartitionTable;
                            19370 ; 164  |    SMARTMEDIA_CIS_IDI_TABLE * pCisIdiTable;
                            19371 ; 165  |    WORD wMediaFlagStatus;
                            19372 ; 166  |    WORD wNumberOfBlocksToTheCisIdiBlock;
                            19373 ; 167  |    WORD wTotalNumberOfPhysicalBlocks;
                            19374 ; 168  |    WORD wNumberOfSystemBlocks;
                            19375 ; 169  |} SMARTMEDIA_ENTRY_TABLE;
                            19376 ; 170  |
                            19377 ; 171  |typedef struct {
                            19378 ; 172  |    WORD wDevice;        
                            19379 ; 173  |    WORD wDirtyBlockFlag;
                            19380 ; 174  |    WORD wCleanTailFlag; 
                            19381 ; 175  |    WORD wLogDOSPage;    
                            19382 ; 176  |    WORD wSrcLogBlock;   
                            19383 ; 177  |    WORD wSrcPhyBlock;   
                            19384 ; 178  |    WORD wDestPhyBlock;  
                            19385 ; 179  |    WORD wStartSrcPage;  
                            19386 ; 180  |    WORD wStartDestPage; 
                            19387 ; 181  |    WORD wPagesToCopy;   
                            19388 ; 182  |    WORD wReplaceBuff;   
                            19389 ; 183  |    WORD wReplaceRdnt;
                            19390 ; 184  |    #ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            19391 ; 185  |        WORD wFirstCount;
                            19392 ; 186  |        WORD wNextCount;
                            19393 ; 187  |        WORD wLastCount;
                            19394 ; 188  |    #endif
                            19395 ; 189  |} SMARTMEDIA_FWPPS_TABLE;
                            19396 ; 190  |
                            19397 ; 191  |typedef struct {
                            19398 ; 192  |    WORD wWord0;
                            19399 ; 193  |    WORD wWord1;
                            19400 ; 194  |    WORD wWord2;
                            19401 ; 195  |    WORD wWord3;
                            19402 ; 196  |} DIRECTORY_NAME;
                            19403 ; 197  |
                            19404 ; 198  |typedef struct {
                            19405 ; 199  |    WORD wWord0;
                            19406 ; 200  |    WORD wWord1;
                            19407 ; 201  |} DIRECTORY_EXTENSION;
                            19408 ; 202  |
                            19409 ; 203  |typedef struct {
                            19410 ; 204  |    WORD wWord0;
                            19411 ; 205  |    WORD wWord1;
                            19412 ; 206  |} DIRECTORY_SIZE;
                            19413 
                            19428 
                            19429 ; 207  |
                            19430 ; 208  |typedef struct {
                            19431 ; 209  |    DIRECTORY_NAME Name;
                            19432 ; 210  |    DIRECTORY_EXTENSION Extension;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 325

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19433 ; 211  |    WORD wAttribute;
                            19434 ; 212  |    WORD wReserved[4];
                            19435 ; 213  |    WORD wCreationTime;
                            19436 ; 214  |    WORD wCreationData;
                            19437 ; 215  |    WORD wFirstCluster;
                            19438 ; 216  |    DIRECTORY_SIZE Size;
                            19439 ; 217  |    WORD wCurrentCluster;
                            19440 ; 218  |    WORD wPointer;
                            19441 ; 219  |    WORD wRecord;
                            19442 ; 220  |    WORD wRd;
                            19443 ; 221  |} DIRECTORY_FILE_CONTROL_BLOCK;
                            19444 ; 222  |
                            19445 ; 223  |// TODO:  clean this up.  There are two versions.
                            19446 ; 224  |struct FCB
                            19447 ; 225  |{
                            19448 ; 226  |    _packed BYTE m_szFileName[9];       //0-2
                            19449 ; 227  |    int     m_wReserved;                //3
                            19450 ; 228  |    _packed BYTE m_szExt[4];            //4-5
                            19451 ; 229  |    int     m_wAttributes;              //6
                            19452 ; 230  |    int     m_wReserved2[4];            //7,8,9,a
                            19453 ; 231  |    int     m_wTimeofCreation;          //b
                            19454 ; 232  |    int     m_wDateofCreation;          //c
                            19455 ; 233  |    int     m_wFirstCluster;            //d
                            19456 ; 234  |    int     m_wFileSizeHigh;            //e
                            19457 ; 235  |    int     m_wFileSizeLow;             //f
                            19458 ; 236  |};
                            19459 
                            19475 
                            19476 ; 237  |
                            19477 ; 238  |
                            19478 ; 239  |typedef struct {
                            19479 ; 240  |    WORD wFirstClusterCurrentDirectory;
                            19480 ; 241  |    WORD wFirstClusterParentDirectory;
                            19481 ; 242  |    WORD wAbsSectorCurrentlyCached;
                            19482 ; 243  |    WORD wCurrentRelativeSector;
                            19483 ; 244  |    WORD wNumberOfSectors;
                            19484 ; 245  |    WORD wCurrentRecordLoadedInDcb;
                            19485 ; 246  |    WORD wBufferedRecord;
                            19486 ; 247  |    WORD wMaxNumberRecordsCurrentDirectory;
                            19487 ; 248  |    WORD * pwPointerToBuffer;
                            19488 ; 249  |    WORD * pwPointerToPath;
                            19489 ; 250  |    DIRECTORY_FILE_CONTROL_BLOCK * pDirFcb;
                            19490 ; 251  |} DIRECTORY_CONTROL_BLOCK;
                            19491 ; 252  |
                            19492 ; 253  |typedef struct {
                            19493 ; 254  |    WORD wWord0;
                            19494 ; 255  |    WORD wWord1;
                            19495 ; 256  |    WORD wWord2;
                            19496 ; 257  |    WORD wWord3;
                            19497 ; 258  |} FILE_NAME;
                            19498 ; 259  |
                            19499 ; 260  |typedef struct {
                            19500 ; 261  |    WORD wWord0;
                            19501 ; 262  |    WORD wWord1;
                            19502 ; 263  |} FILE_EXTENSION;
                            19503 ; 264  |
                            19504 ; 265  |typedef struct {
                            19505 ; 266  |    WORD wWord0;
                            19506 ; 267  |    WORD wWord1;
                            19507 ; 268  |} FILE_SIZE;
                            19508 ; 269  |
                            19509 ; 270  |typedef union {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 326

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19510 ; 271  |    struct {
                            19511 ; 272  |        int Read        :1;
                            19512 ; 273  |        int Write       :1;
                            19513 ; 274  |        int Append      :1;
                            19514 ; 275  |        int Truncate    :1;
                            19515 ; 276  |        int Create      :1;
                            19516 ; 277  |        int Rsrv        :3;
                            19517 ; 278  |        int Mode        :8;
                            19518 ; 279  |        int Device      :8;
                            19519 ; 280  |    } B;
                            19520 ; 281  |    int I;
                            19521 ; 282  |} FILE_FLAGS;
                            19522 ; 283  |
                            19523 ; 284  |typedef struct {
                            19524 ; 285  |    WORD wWord0;
                            19525 ; 286  |    WORD wWord1;
                            19526 ; 287  |} FILE_BYTE_CURRENT;
                            19527 
                            19567 
                            19568 ; 288  |
                            19569 ; 289  |typedef struct {
                            19570 ; 290  |    FILE_NAME Name;
                            19571 ; 291  |    FILE_EXTENSION Extension;
                            19572 ; 292  |    WORD wAttributes;
                            19573 ; 293  |    WORD wReserved[4];
                            19574 ; 294  |    WORD wCreationTime;
                            19575 ; 295  |    WORD wCreationData;
                            19576 ; 296  |    WORD wFirstCluster;
                            19577 ; 297  |    FILE_SIZE Size;
                            19578 ; 298  |    WORD wCurrentCluster;
                            19579 ; 299  |    WORD wPointer;
                            19580 ; 300  |    WORD wRecord;
                            19581 ; 301  |    WORD wRd;
                            19582 ; 302  |    FILE_FLAGS Flags;
                            19583 ; 303  |    FILE_BYTE_CURRENT FcbByteCurrent;
                            19584 ; 304  |    WORD wFcbFlagEndOfCx;
                            19585 ; 305  |} FILE_CONTROL_BLOCK;    
                            19586 ; 306  |
                            19587 ; 307  |typedef struct {
                            19588 ; 308  |    WORD wWord0;
                            19589 ; 309  |    WORD wWord1;
                            19590 ; 310  |    WORD wWord2;
                            19591 ; 311  |    WORD wWord3;
                            19592 ; 312  |} VOLUME_LABEL;
                            19593 ; 313  |
                            19594 ; 314  |typedef struct {
                            19595 ; 315  |    WORD wFATPhysicalBlock1;
                            19596 ; 316  |    WORD wFATPhysicalBlock2;
                            19597 ; 317  |    WORD wFATPhysicalBlock3;
                            19598 ; 318  |    WORD wFATPhysicalBlock4;
                            19599 ; 319  |} FAT_PHYSICAL_BLOCK_LIST;
                            19600 
                            19607 
                            19608 ; 320  |
                            19609 ; 321  |typedef struct {
                            19610 ; 322  |    WORD wFATSectorInCache;
                            19611 ; 323  |    WORD wLastClusterFree;
                            19612 ; 324  |    WORD wNumberOfUsedClusters;
                            19613 ; 325  |    WORD wNumberOfFreeClusters;
                            19614 ; 326  |    WORD wNumberOfBadClusters;
                            19615 ; 327  |    WORD wNumberOfReservedClusters;
                            19616 ; 328  |    WORD wControl;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 327

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19617 ; 329  |    WORD * pwSectorCache;
                            19618 ; 330  |    FAT_PHYSICAL_BLOCK_LIST FATPhysicalLocationList;
                            19619 ; 331  |} FAT_TABLE;
                            19620 
                            19627 
                            19628 ; 332  |
                            19629 ; 333  |typedef struct {
                            19630 ; 334  |    WORD wStateMediaTable;
                            19631 ; 335  |    WORD wTypeFs;
                            19632 ; 336  |    WORD wBytesPerSector;
                            19633 ; 337  |    WORD wSectorsPerCluster;
                            19634 ; 338  |    WORD wNumberOfReservedSectors;
                            19635 ; 339  |    WORD wMaximumNumberOfFATs;
                            19636 ; 340  |    WORD wMaxRootDirectoryEntries;
                            19637 ; 341  |    WORD wTotalSectors;
                            19638 ; 342  |    WORD wNumberOfFATSectors;
                            19639 ; 343  |    WORD wNumberOfSectorsPerTrack;
                            19640 ; 344  |    WORD wNumberOfHeads;
                            19641 ; 345  |    WORD wNumberOfHiddenSectorsMSB;
                            19642 ; 346  |    WORD wNumberOfHiddenSectorsLSB;
                            19643 ; 347  |    WORD wTotalSectors32MSB;
                            19644 ; 348  |    WORD wTotalSectors32LSB;
                            19645 ; 349  |    WORD wDriverNumber;
                            19646 ; 350  |    WORD wExtendedBootSignature;
                            19647 ; 351  |    WORD wVolumeIDMSB;
                            19648 ; 352  |    WORD wVolumeIDLSB;
                            19649 ; 353  |    VOLUME_LABEL VolumeLabel;
                            19650 ; 354  |    WORD * pwWriteBuffer;
                            19651 ; 355  |    WORD wPrimaryFATRelativeSector;
                            19652 ; 356  |    WORD wSecondaryFATRelativeSector;
                            19653 ; 357  |    WORD wRootDirectoryRelativeSector;
                            19654 ; 358  |    WORD wFirstSectorNumberDataZone;
                            19655 ; 359  |    WORD wMaxNumberOfFATEntries;
                            19656 ; 360  |    WORD wRootDirectorySizeInSectors;
                            19657 ; 361  |    WORD wDataAreaSizeInSectors;
                            19658 ; 362  |} MEDIA_TABLE;
                            19659 
                            19718 
                            19719 ; 363  |
                            19720 ; 364  |typedef struct {
                            19721 ; 365  |    MEDIA_TABLE * pMediaTable;
                            19722 ; 366  |    DIRECTORY_CONTROL_BLOCK * pDirectoryControlBlock;
                            19723 ; 367  |    FAT_TABLE * pFATTable;
                            19724 ; 368  |} DEVICE_CONTROL_TABLE;
                            19725 ; 369  |    
                            19726 ; 370  |typedef struct {
                            19727 ; 371  |    WORD dwTotalSizeInMegaBytes;        // dwTotalSizeInMegaBytes is limited
                            19728 ; 372  |                                        //  to 2-bytes for compatibility with
                            19729 ; 373  |                                        //  older host drivers.
                            19730 ; 374  |    DWORD dwTotalNumberOfSectors;
                            19731 ; 375  |    DWORD dwTotalNumberOfBytes;
                            19732 ; 376  |    WORD wSectorSizeInBytes;
                            19733 ; 377  |} MEDIA_SIZE;
                            19734 ; 378  |
                            19735 ; 379  |typedef struct {
                            19736 ; 380  |    BOOL    bInstalled;
                            19737 ; 381  |    INT     iPbsSectorOffset;   // from the beginning of the data drive 
                            19738 ; 382  |    DWORD   dwSize;
                            19739 ; 383  |} DATA_DRIVE_PBS_LOC;
                            19740 ; 384  |extern  INT _reentrant FSFileOpen(_packed BYTE *fname,INT attribute, INT DeviceNumber);
                            19741 ; 385  |extern  INT _reentrant FSFastOpen(DWORD Key, INT attribute);
                            19742 ; 386  |extern  INT FSFileDelete(_packed BYTE *fname,INT DeviceNumber);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 328

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19743 ; 387  |extern  INT FSFileCreate(_packed BYTE *fname,INT DeviceNumber);
                            19744 ; 388  |extern  INT _reentrant FSChangeDir(_packed BYTE *dirname,INT DeviceNumber);
                            19745 ; 389  |extern  INT _reentrant FSCreateDir(_packed BYTE *dirname,INT DeviceNumber);
                            19746 ; 390  |extern  INT _reentrant FSDeleteDir(_packed BYTE *dirname,INT DeviceNumber);
                            19747 ; 391  |extern  INT _reentrant FSFileAppend(_packed BYTE *fname,INT DeviceNumber);
                            19748 ; 392  |extern  INT _reentrant FSFileRead(INT BytestoRead, INT Handle, INT memory_type, INT modulo
                                  , WORD *buffer);
                            19749 ; 393  |extern  INT _reentrant FSFileWrite(INT wNumberBytes, INT Handle, INT memory_type, INT iMod
                                  ulo, WORD *buffer);
                            19750 ; 394  |extern  INT _reentrant FSFileClose(INT Handle);
                            19751 ; 395  |extern  LONG _reentrant FSFileSize(INT HandleNumber);
                            19752 ; 396  |extern  LONG  FSSize(INT DeviceNum, INT TYPE);   
                            19753 ; 397  |extern  INT FSFreeClusters(INT Device);
                            19754 ; 398  |extern  INT BytesPerCluster(INT Device);
                            19755 ; 399  |
                            19756 ; 400  |
                            19757 ; 401  |
                            19758 ; 402  |//extern  INT FSFileCreate(_packed BYTE *pbFileName, BYTE bDevice);
                            19759 ; 403  |//extern  INT FSFileDelete(_packed BYTE *pbFileName, BYTE bDevice);
                            19760 ; 404  |extern  INT FSFileRename(_packed BYTE *pbCurFilename, _packed BYTE *pbNewFilename, BYTE bD
                                  evice);
                            19761 ; 405  |//extern  INT _reentrant FSFileAttribute(_packed BYTE *pbFilename, WORD wAttributes, BYTE 
                                  bDevice);
                            19762 ; 406  |//extern  INT FSFileAppend(_packed BYTE *pbFileName, BYTE bDevice);
                            19763 ; 407  |//extern  INT FSFileOpen(_packed BYTE *pbFileName, WORD wAttributes, BYTE bDevice);
                            19764 ; 408  |//extern  INT FSFileClose(INT bHandle);
                            19765 ; 409  |//extern  INT FSFileRead(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WOR
                                  D *pwBuffer);
                            19766 ; 410  |//extern  INT FSFileWrite(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WO
                                  RD *pwBuffer);
                            19767 ; 411  |extern  INT _reentrant fseek( INT handle , LONG offset, INT iOrigin );
                            19768 ; 412  |extern  INT _reentrant FSFileEof(INT Handle);
                            19769 ; 413  |extern INT _reentrant FSFileAttribute(INT Attributes, _packed BYTE *fname, INT DeviceNumbe
                                  r);
                            19770 ; 414  |extern INT _reentrant FSFileAttributeClear(INT Attributes, _packed BYTE *fname, INT Device
                                  Number);
                            19771 ; 415  |//extern  LONG FSFileSize(INT bHandle);
                            19772 ; 416  |extern _asmfunc INT FSPresent(BYTE bDevice);
                            19773 ; 417  |extern _asmfunc INT FSType(BYTE bDevice);
                            19774 ; 418  |//extern LONG FSSize(WORD wDevice, WORD wReturnType);
                            19775 ; 419  |//extern INT FSChangeDir(_packed BYTE *pbDirName, BYTE bDevice);
                            19776 ; 420  |//extern INT FSCreateDir(_packed BYTE *pbDirName, BYTE bDevice);
                            19777 ; 421  |//extern INT FSDeleteDir(_packed BYTE *pbDirName, BYTE bDevice);
                            19778 ; 422  |extern _asmfunc void SysLoadFATWrite(void);
                            19779 ; 423  |extern _asmfunc INT SysUnLoadFATWrite(void);
                            19780 ; 424  |extern LONG _reentrant ftell(INT iHandle);
                            19781 ; 425  |extern _asmfunc struct FCB * ReadDirectory(int iDevice, int iEntry);
                            19782 ; 426  |
                            19783 ; 427  |#endif
                            19784 
                            19786 
                            19787 ; 7    |#include "metadata.h"
                            19788 
                            19790 
                            19791 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            19792 ; 2    |// Copyright(C) SigmaTel, Inc. 2002
                            19793 ; 3    |//
                            19794 ; 4    |// Filename: metadata.h
                            19795 ; 5    |// Description:
                            19796 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            19797 ; 7    |
                            19798 ; 8    |#ifndef _METADATA_H
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 329

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19799 ; 9    |#define _METADATA_H
                            19800 ; 10   |
                            19801 ; 11   |///////////////////////////////////////////////////////////////////////////////
                            19802 ; 12   |// MetaData definitions
                            19803 ; 13   |///////////////////////////////////////////////////////////////////////////////
                            19804 ; 14   |
                            19805 ; 15   |//#define MMC_CMD59       0x40|59
                            19806 ; 16   |
                            19807 ; 17   |///////////////////////////////////////////////////////////////////////////////
                            19808 ; 18   |// Meta Data structure definitions
                            19809 ; 19   |///////////////////////////////////////////////////////////////////////////////
                            19810 ; 20   |
                            19811 ; 21   |///////////////////////////////////////////////////////////////////////////////
                            19812 ; 22   |// MetaData definitions
                            19813 ; 23   |
                            19814 ; 24   |#define META_DATA_FOUND                     (WORD)(0)
                            19815 ; 25   |#define META_DATA_NOT_FOUND                 (WORD)(0x100)
                            19816 ; 26   |#define META_DATA_FILE_NOT_SUPPORTED        (WORD)(0x101)
                            19817 ; 27   |#define META_DATA_FILEOPEN_ERROR            (WORD)(0x200)
                            19818 ; 28   |#define META_DATA_FILEREAD_ERROR            (WORD)(0x201)
                            19819 ; 29   |#define META_DATA_FILECLOSE_ERROR           (WORD)(0x202)
                            19820 ; 30   |#define META_DATA_FILESEEK_ERROR            (WORD)(0x203)
                            19821 ; 31   |#define META_DATA_FILEWRITE_ERROR           (WORD)(0x204)
                            19822 ; 32   |#define META_DATA_SUCCESS                               (WORD)(0x205)
                            19823 ; 33   |
                            19824 ; 34   |#define META_DATA_NOT_VBR_FORMAT            (WORD)(0x102)
                            19825 ; 35   |
                            19826 ; 36   |// VBR
                            19827 ; 37   |#define VBR_NOT_DETERMINED 0
                            19828 ; 38   |#define VBR_TRUE 1
                            19829 ; 39   |
                            19830 ; 40   |#ifndef TITLE_SIZE
                            19831 ; 41   |//#define TITLE_SIZE 30
                            19832 ; 42   |#ifndef USE_PLAYLIST3
                            19833 ; 43   |#define TITLE_SIZE 256          //was 30 but LFNs require up to 256!
                            19834 ; 44   |#else
                            19835 ; 45   |#define TITLE_SIZE 80           //was 256 but music library only store up to 129!
                            19836 ; 46   |#endif
                            19837 ; 47   |#endif
                            19838 ; 48   |
                            19839 ; 49   |#ifndef ARTIST_SIZE
                            19840 ; 50   |#ifndef USE_PLAYLIST3
                            19841 ; 51   |//#define ARTIST_SIZE 30
                            19842 ; 52   |#define ARTIST_SIZE 100         // increase artist size for use with ID3V2 tags (Stmp00003
                                  110)
                            19843 ; 53   |#else
                            19844 ; 54   |#define ARTIST_SIZE 48          // increase artist size for use with ID3V2 tags (Stmp00003
                                  110)
                            19845 ; 55   |#endif
                            19846 ; 56   |#endif
                            19847 ; 57   |
                            19848 ; 58   |#ifndef ALBUM_SIZE
                            19849 ; 59   |#ifndef USE_PLAYLIST3
                            19850 ; 60   |//#define ALBUM_SIZE 30
                            19851 ; 61   |#define ALBUM_SIZE 50           // increase album size (not as much) for use with ID3V2 ta
                                  gs (Stmp00003110)
                            19852 ; 62   |#else
                            19853 ; 63   |#define ALBUM_SIZE 48           // increase album size (not as much) for use with ID3V2 ta
                                  gs (Stmp00003110)
                            19854 ; 64   |#endif
                            19855 ; 65   |#endif
                            19856 ; 66   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 330

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19857 ; 67   |#ifdef USE_PLAYLIST3
                            19858 ; 68   |#ifndef GENRE_SIZE
                            19859 ; 69   |#define GENRE_SIZE 20
                            19860 ; 70   |#endif
                            19861 ; 71   |
                            19862 ; 72   |#ifndef YEAR_SIZE
                            19863 ; 73   |#define YEAR_SIZE 8
                            19864 ; 74   |#endif
                            19865 ; 75   |
                            19866 ; 76   |#ifndef TRACKNUM_SIZE
                            19867 ; 77   |#define TRACKNUM_SIZE 5 // assume track number is smaller than 0xfff (12bit or 4095)
                            19868 ; 78   |#endif
                            19869 ; 79   |
                            19870 ; 80   |#define MAX_TRACK_NUMBER 0x000fff
                            19871 ; 81   |#define UNKNOWN_TRACK_NUMBER MAX_TRACK_NUMBER
                            19872 ; 82   |#endif
                            19873 ; 83   |
                            19874 ; 84   |#define XING_TOC_SIZE   100
                            19875 ; 85   |#if MTP_BUILD
                            19876 ; 86   |// This size is used to build table for FF/RW for vbr songs,
                            19877 ; 87   |// and as there is no such function in mtp mode, it is reduced to release y-memory.
                            19878 ; 88   |#define VBR_TOC_SIZE    2
                            19879 ; 89   |#else
                            19880 ; 90   |#define VBR_TOC_SIZE    200
                            19881 ; 91   |#endif
                            19882 ; 92   |
                            19883 ; 93   |extern UCS3 g_wSongTitle[TITLE_SIZE];
                            19884 ; 94   |extern UCS3 g_wSongArtist[ARTIST_SIZE];
                            19885 ; 95   |extern UCS3 g_wSongAlbum[ALBUM_SIZE];
                            19886 ; 96   |#ifdef USE_PLAYLIST3
                            19887 ; 97   |extern UCS3 g_wSongGenre[GENRE_SIZE];
                            19888 ; 98   |extern UCS3 g_wSongYear[YEAR_SIZE];
                            19889 ; 99   |extern WORD g_wSongTrackNum;
                            19890 ; 100  |#endif
                            19891 ; 101  |
                            19892 ; 102  |extern WORD g_wVBRTOCTable[VBR_TOC_SIZE];
                            19893 ; 103  |
                            19894 ; 104  |typedef struct {
                            19895 ; 105  |    WORD        iTitleBufferLength;
                            19896 ; 106  |        UCS3       *wTitle;        // Title of Song
                            19897 ; 107  |    WORD        iArtistBufferLength;
                            19898 ; 108  |    UCS3       *wArtist;
                            19899 ; 109  |    WORD        iAlbumBufferLength;
                            19900 ; 110  |    UCS3       *wAlbum;
                            19901 ; 111  |#ifdef USE_PLAYLIST3
                            19902 ; 112  |    WORD        iGenreBufferLength;
                            19903 ; 113  |    UCS3       *wGenre;
                            19904 ; 114  |    WORD        iYearBufferLength;
                            19905 ; 115  |    UCS3       *wYear;
                            19906 ; 116  |    WORD        wTrackNum;
                            19907 ; 117  |#endif
                            19908 ; 118  |    BYTE       btGenre;       // Genre of audio file -- if MP3, use the ID3v1 tag byte
                            19909 ; 119  |        WORD       wSampRate;     // Sample Rate of song (Hz)
                            19910 ; 120  |        WORD       wNumChannels;
                            19911 ; 121  |        WORD       wBitRate;      // Bitrate of song (for MP3 VBR, this will be first bitr
                                  ate found)
                            19912 ; 122  |        LONG       iTime;                 // Length of song in seconds
                            19913 ; 123  |        DWORD      dwStartPos;    // Position where audio starts. (if required by the deco
                                  der)
                            19914 ; 124  |        DWORD      dwNumBytes;    // Total Bytes in audio part of song
                            19915 ; 125  |    DWORD      dwDataBytes;   // for wma; (total bytes - header bytes)
                            19916 ; 126  |        DWORD      dwNumFrames;   // See note below on frames
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 331

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19917 ; 127  |        BOOL       bVBR;                  // 0 = CBR or does not apply , 1 = VBR (**see qu
                                  estion below**)
                            19918 ; 128  |        INT                iFileType;     // 0 = unknown, 1 = MP3, 2 = WMA, 4 = AAC, 8 = I
                                  MA ADPCM, etc (use defines below)
                            19919 ; 129  |        INT                iResourceNum;  // Resource number of the decoder that needed fo
                                  r this file
                            19920 ; 130  |} FILE_META_DATA;
                            19921 ; 131  |
                            19922 ; 132  |// File Type Defines (use for iFileType) -- matches bit defines in sysequ.inc
                            19923 ; 133  |#define UNKNOWN_TYPE   0
                            19924 ; 134  |#define MP3_TYPE       1
                            19925 ; 135  |#define WMA_TYPE       2
                            19926 ; 136  |#define AAC_TYPE       4
                            19927 ; 137  |#define IMA_ADPCM_TYPE 8
                            19928 ; 138  |#define MS_ADPCM_TYPE  16
                            19929 ; 139  |#define PCM_WAV_TYPE   32
                            19930 ; 140  |#define ASF_TYPE       64
                            19931 ; 141  |#define AUDIBLE_ACELP_TYPE 128
                            19932 ; 142  |#define AUDIBLE_MP3_TYPE   256          // 9/28/04 mmiu
                            19933 ; 143  |
                            19934 ; 144  |#define SMV_ADPCM_TYPE 512
                            19935 ; 145  |
                            19936 ; 146  |
                            19937 ; 147  |//////SRS WOW DEFS/////////////////////////////////////////////////////////////
                            19938 ; 148  |// Sample rates
                            19939 ; 149  |#ifdef WOW
                            19940 ; 150  |#define SR_48KHZ        48000
                            19941 ; 151  |#define SR_44KHZ        44100
                            19942 ; 152  |#define SR_32KHZ        32000
                            19943 ; 153  |#define SR_24KHZ        24000
                            19944 ; 154  |#define SR_22KHZ        22050
                            19945 ; 155  |#define SR_16KHZ        16000
                            19946 ; 156  |#define SR_12KHZ        12000
                            19947 ; 157  |#define SR_11KHZ        11025
                            19948 ; 158  |#define SR_8KHZ          8000
                            19949 ; 159  |#endif
                            19950 ; 160  |
                            19951 ; 161  |
                            19952 ; 162  |///////////////////////////////////////////////////////////////////////////////
                            19953 ; 163  |// MetaData prototypes
                            19954 ; 164  |///////////////////////////////////////////////////////////////////////////////
                            19955 ; 165  |
                            19956 ; 166  |RETCODE _reentrant GetFileMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FILE_ME
                                  TA_DATA *MetaData);
                            19957 
                            19985 
                            19986 ; 167  |#ifdef USE_PLAYLIST3
                            19987 ; 168  |INT _reentrant GetRelativePath(int highlight_index, int browse_type, INT* PackedPathNameAd
                                  dress);
                            19988 ; 169  |INT _reentrant RetrieveSongInfo(INT a, INT b, INT *p_path);
                            19989 ; 170  |#endif
                            19990 ; 171  |
                            19991 ; 172  |#endif // #ifndef _METADATA_H
                            19992 
                            19994 
                            19995 ; 8    |
                            19996 ; 9    |#define MAX_NUM_DIR 1           //max supported directories including all subdirectories
                            19997 ; 10   |#define MAX_NUM_FILES   1       //max supported files
                            19998 ; 11   |#define MAX_SORT_ENTRIES_PER_DIRECTORY  15
                            19999 ; 12   |
                            20000 ; 13   |#define MAX_RECORDS_PER_DIRECTORY   4096        //calculated from the bits in the m_iRecor
                                  dNum field in the following data structures.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 332

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20001 ; 14   |                                                                                        //
                                  An entry can have multiple records in the FAT for LFNs.
                            20002 ; 15   |                                                                                        //
                                  Records more than this number will not be included in the playlist content
                            20003 ; 16   |
                            20004 ; 17   |#define SFN_LENGTH      13      //8.3\ + NULL
                            20005 ; 18   |
                            20006 ; 19   |#define  _MAX_DIR_DEPTH 8
                            20007 ; 20   |#define  MAX_DIRNAME_LENGTH ((SFN_LENGTH*_MAX_DIR_DEPTH)+1)
                            20008 ; 21   |
                            20009 ; 22   |struct Bookmark{
                            20010 ; 23   |        INT       m_iTracknum;
                            20011 ; 24   |        DWORD m_dwTrackPosBytes;
                            20012 ; 25   |}; //this will save the num and position of the song selected for bookmark
                            20013 ; 26   |
                            20014 ; 27   |
                            20015 ; 28   |typedef struct{
                            20016 ; 29   |    unsigned int    m_pNext:16;                 //points to the next inline DirEntry. 
                            20017 ; 30   |        unsigned int    m_bAllocated:1; //1=allocated, 0=free.
                            20018 ; 31   |    unsigned int    m_iDevice:1;
                            20019 ; 32   |        unsigned int    m_bIsRoot:1;    //1=ROOT directory, 0= Any directory except ROOT.
                            20020 ; 33   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //
                            20021 ; 34   |    unsigned int    m_pDirContents:16;  //points to the first content which is a dir.
                            20022 ; 35   |//////////////////////////////////////////////////////////////////////////////////////////
                                  /
                            20023 ; 36   |        unsigned int    m_pFileContents:16; //pointer in FileEntryPool where the file cont
                                  ents for this directory begin.
                            20024 ; 37   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //
                            20025 ; 38   |        unsigned int    m_iDirSector1:21;
                            20026 ; 39   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //
                            20027 ; 40   |        unsigned int    m_iDirOffset:12;
                            20028 ; 41   |        unsigned int    m_iRecordNum:12;        //record number of the directory record (L
                                  FN use).
                            20029 ; 42   |
                            20030 ; 43   |        unsigned int    m_iDirSector2:11;
                            20031 ; 44   |        //!! The above are implicitly used as a struct*. Using INT bitfields to save memor
                                  y !!!
                            20032 ; 45   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //      
                            20033 ; 46   |#ifdef DEBUG_SFN
                            20034 ; 47   |        _packed BYTE name[SFN_LENGTH];
                            20035 ; 48   |#endif
                            20036 ; 49   |}DirEntry;
                            20037 ; 50   |
                            20038 ; 51   |typedef struct{
                            20039 ; 52   |        unsigned int    m_bAllocated:1; //1=allocated, 0=free.
                            20040 ; 53   |        unsigned int    m_bCurrentPlayset:1;    //1=Belongs to the current playset.
                            20041 ; 54   |        unsigned int    m_bTrackPlayed:1;               //Indicates if the track was playe
                                  d atleast once. Currently not used.
                            20042 ; 55   |        unsigned int    m_iDirSector1:21;
                            20043 ; 56   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            20044 ; 57   |        unsigned int    m_iTrackOrder:10;               //Order of this track in the curre
                                  nt playset.
                            20045 ; 58   |        unsigned int    m_iDirOffset:12;
                            20046 ; 59   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            20047 ; 60   |        unsigned int    m_iDevice:1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 333

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20048 ; 61   |        unsigned int    m_iRecordNum:12;        //Record number of the file record (LFN us
                                  e).
                            20049 ; 62   |        unsigned int    m_iDirSector2:11;
                            20050 ; 63   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            20051 ; 64   |        unsigned int    m_pNext:16;             // //points to the next inline file.
                            20052 ; 65   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            20053 ; 66   |#ifdef DEBUG_SFN
                            20054 ; 67   |        _packed BYTE name[SFN_LENGTH];
                            20055 ; 68   |#endif
                            20056 ; 69   |}FileEntry;
                            20057 
                            20102 
                            20103 ; 70   |
                            20104 ; 71   |typedef struct{
                            20105 ; 72   |        DirEntry _X* pDirEntry; //Start traversing from this directory entry
                            20106 ; 73   |        unsigned int    iReason;
                            20107 ; 74   |        unsigned int iDevice;
                            20108 ; 75   |        unsigned int iPlayset;
                            20109 ; 76   |        unsigned int iDepth;
                            20110 ; 77   |        unsigned int iTrackOrder;
                            20111 ; 78   |        unsigned int iTrackNum;
                            20112 ; 79   |        FileEntry* pFileEntry;
                            20113 ; 80   |        DirEntry _X* DirLinks[_MAX_DIR_DEPTH];  //maintains a dynamic list of directory li
                                  nks within the recursion
                            20114 ; 81   |        unsigned int    iTotalLinks;
                            20115 ; 82   |}TraverseTreeParams;
                            20116 ; 83   |
                            20117 ; 84   |typedef struct{
                            20118 ; 85   |        unsigned int EntryType;                         //TYPE_DIR or TYPE_FILE
                            20119 ; 86   |        FileEntry* pFileEntry;          //used if TYPE_FILE
                            20120 ; 87   |        DirEntry _X* pDirEntry;                 //used if TYPE_DIR
                            20121 ; 88   |        unsigned int iTrackNum;
                            20122 ; 89   |        unsigned int iTrackOrder;
                            20123 ; 90   |        DirEntry _X* DirLinks[_MAX_DIR_DEPTH];
                            20124 ; 91   |        unsigned int iTotalLinks;
                            20125 ; 92   |}EntryAccessInfo;
                            20126 ; 93   |
                            20127 ; 94   |typedef struct{
                            20128 ; 95   |        void* pEntry;
                            20129 ; 96   |        _packed BYTE name[SFN_LENGTH];
                            20130 ; 97   |}SFNStorage;
                            20131 ; 98   |
                            20132 ; 99   |extern DirEntry _X g_DirEntryPerDevice[];               //ROOT(s)
                            20133 ; 100  |extern DirEntry _X g_DirEntryPool[];            //Pool of directory entries, Does not cont
                                  ain files.
                            20134 ; 101  |extern FileEntry g_FileEntryPool[];
                            20135 
                            20150 
                            20151 ; 102  |extern EntryAccessInfo g_CurrentTrack;
                            20152 ; 103  |extern int g_iPlaylistRepeat;
                            20153 ; 104  |extern int g_bPlaylistShuffle;
                            20154 
                            20162 
                            20163 ; 105  |extern SFNStorage g_TempSFNSpace[];
                            20164 ; 106  |extern int g_iTotalTracks;
                            20165 ; 107  |
                            20166 ; 108  |extern int g_iPlaySet;
                            20167 ; 109  |
                            20168 ; 110  |extern struct Bookmark g_MarkerMusic, g_MarkerVoice;
                            20169 ; 111  |extern int g_iTotalDir;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 334

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20170 ; 112  |extern int g_iTotalFiles;
                            20171 ; 113  |
                            20172 ; 114  |void _reentrant ML_building_engine_init_playlist3(void);
                            20173 ; 115  |void _reentrant ML_voice_build_engine_init_playlist3(void);
                            20174 ; 116  |void _reentrant ML_merging_engine_init_playlist3(void);
                            20175 ; 117  |_reentrant void Rebuild_GetMetaData(WORD wMode,int ignored1,int*ignored2);
                            20176 ; 118  |_reentrant void Rebuild_GetFileMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FI
                                  LE_META_DATA *MetaData);
                            20177 ; 119  |_reentrant RETCODE AddDirToLibrary(INT iDrive, INT iDirDepth);
                            20178 ; 120  |RETCODE _reentrant ML_GetLFN(DWORD dwFastKey, INT iRecordNum, UCS3 *pBuf);
                            20179 ; 121  |
                            20180 ; 122  |#endif
                            20181 
                            20183 
                            20184 ; 5    |#include "musiclib_ghdr.h"
                            20185 
                            20187 
                            20188 ; 1    |#ifndef MUSICLIB_GHDR_H
                            20189 ; 2    |#define MUSICLIB_GHDR_H
                            20190 ; 3    |
                            20191 ; 4    |#ifdef __cplusplus
                            20192 ; 5    |extern "C" {
                            20193 ; 6    |#endif
                            20194 ; 7    |
                            20195 ; 8    |/*========================================================================================
                                  ==========
                            20196 ; 9    |
                            20197 ; 10   |                                        General Description
                            20198 ; 11   |
                            20199 ; 12   |==========================================================================================
                                  ==========
                            20200 ; 13   |
                            20201 ; 14   |                               Sigmatel Inc Confidential Proprietary
                            20202 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                            20203 ; 16   |
                            20204 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                            20205 ; 18   |
                            20206 ; 19   |PRODUCT NAMES: All
                            20207 ; 20   |
                            20208 ; 21   |GENERAL DESCRIPTION:
                            20209 ; 22   |
                            20210 ; 23   |    General description of this grouping of functions.
                            20211 ; 24   |
                            20212 ; 25   |Portability: All
                            20213 ; 26   |
                            20214 ; 27   |
                            20215 ; 28   |Revision History:
                            20216 ; 29   |
                            20217 ; 30   |                         Modification        Tracking
                            20218 ; 31   |Author                       Date             Number           Description of Changes
                            20219 ; 32   |---------------------    ------------        ----------        ---------------------------
                                  ----------
                            20220 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of change
                                  s made
                            20221 ; 34   |
                            20222 ; 35   |
                            20223 ; 36   |==========================================================================================
                                  ==========
                            20224 ; 37   |                                            DESCRIPTION
                            20225 ; 38   |==========================================================================================
                                  ==========
                            20226 ; 39   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 335

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20227 ; 40   |GLOBAL FUNCTIONS:
                            20228 ; 41   |    MF_global_func_name()
                            20229 ; 42   |
                            20230 ; 43   |TRACEABILITY MATRIX:
                            20231 ; 44   |    None
                            20232 ; 45   |
                            20233 ; 46   |==========================================================================================
                                  ========*/
                            20234 ; 47   |
                            20235 ; 48   |/*========================================================================================
                                  ==========
                            20236 ; 49   |                                                                Conditional Compilation Di
                                  rectives
                            20237 ; 50   |==========================================================================================
                                  ========*/
                            20238 ; 51   |#ifdef WIN32
                            20239 ; 52   |#define _PC_SIMULATION_
                            20240 ; 53   |#else
                            20241 ; 54   |#define _RUNNING_IN_EMBEDDED_
                            20242 ; 55   |#endif  // WIN32
                            20243 ; 56   |
                            20244 ; 57   |#if 1
                            20245 ; 58   |#define _NEWMUSIC_      /* install new music list */
                            20246 ; 59   |#endif
                            20247 ; 60   |
                            20248 ; 61   |#if 1
                            20249 ; 62   |#define _AUDIBLE_       /* install audible list */
                            20250 ; 63   |#endif
                            20251 ; 64   |
                            20252 ; 65   |#if 1
                            20253 ; 66   |#define _ONTHEGO_       /* install on the go list */
                            20254 ; 67   |#endif
                            20255 ; 68   |
                            20256 ; 69   |#ifdef PL3_FB
                            20257 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                            20258 ; 71   |#endif
                            20259 ; 72   |
                            20260 ; 73   |#if 1
                            20261 ; 74   |#define _SUPPORT_2000_SONGS_
                            20262 ; 75   |#endif
                            20263 ; 76   |
                            20264 ; 77   |/*========================================================================================
                                  ==========
                            20265 ; 78   |                                           INCLUDE FILES
                            20266 ; 79   |==========================================================================================
                                  ========*/
                            20267 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
                            20268 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                            20269 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                            20270 ; 83   |#define OEM_SEEK_END    SEEK_END
                            20271 ; 84   |#else
                            20272 ; 85   |#define _X
                            20273 ; 86   |#define _Y
                            20274 ; 87   |#define _packed
                            20275 ; 88   |
                            20276 ; 89   |#define _asmfunc
                            20277 ; 90   |#define _reentrant
                            20278 ; 91   |
                            20279 ; 92   |#define OEM_SEEK_CUR    1
                            20280 ; 93   |#define OEM_SEEK_SET    0
                            20281 ; 94   |#define OEM_SEEK_END    2
                            20282 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 336

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20283 ; 96   |
                            20284 ; 97   |#include "types.h"
                            20285 
                            20287 
                            20288 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            20289 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            20290 ; 3    |//
                            20291 ; 4    |// Filename: types.h
                            20292 ; 5    |// Description: Standard data types
                            20293 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            20294 ; 7    |
                            20295 ; 8    |#ifndef _TYPES_H
                            20296 ; 9    |#define _TYPES_H
                            20297 ; 10   |
                            20298 ; 11   |// TODO:  move this outta here!
                            20299 ; 12   |#if !defined(NOERROR)
                            20300 ; 13   |#define NOERROR 0
                            20301 ; 14   |#define SUCCESS 0
                            20302 ; 15   |#endif 
                            20303 ; 16   |#if !defined(SUCCESS)
                            20304 ; 17   |#define SUCCESS  0
                            20305 ; 18   |#endif
                            20306 ; 19   |#if !defined(ERROR)
                            20307 ; 20   |#define ERROR   -1
                            20308 ; 21   |#endif
                            20309 ; 22   |#if !defined(FALSE)
                            20310 ; 23   |#define FALSE 0
                            20311 ; 24   |#endif
                            20312 ; 25   |#if !defined(TRUE)
                            20313 ; 26   |#define TRUE  1
                            20314 ; 27   |#endif
                            20315 ; 28   |
                            20316 ; 29   |#if !defined(NULL)
                            20317 ; 30   |#define NULL 0
                            20318 ; 31   |#endif
                            20319 ; 32   |
                            20320 ; 33   |#define MAX_INT     0x7FFFFF
                            20321 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            20322 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            20323 ; 36   |#define MAX_ULONG   (-1) 
                            20324 ; 37   |
                            20325 ; 38   |#define WORD_SIZE   24              // word size in bits
                            20326 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            20327 ; 40   |
                            20328 ; 41   |
                            20329 ; 42   |#define BYTE    unsigned char       // btVarName
                            20330 ; 43   |#define CHAR    signed char         // cVarName
                            20331 ; 44   |#define USHORT  unsigned short      // usVarName
                            20332 ; 45   |#define SHORT   unsigned short      // sVarName
                            20333 ; 46   |#define WORD    unsigned int        // wVarName
                            20334 ; 47   |#define INT     signed int          // iVarName
                            20335 ; 48   |#define DWORD   unsigned long       // dwVarName
                            20336 ; 49   |#define LONG    signed long         // lVarName
                            20337 ; 50   |#define BOOL    unsigned int        // bVarName
                            20338 ; 51   |#define FRACT   _fract              // frVarName
                            20339 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            20340 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            20341 ; 54   |#define FLOAT   float               // fVarName
                            20342 ; 55   |#define DBL     double              // dVarName
                            20343 ; 56   |#define ENUM    enum                // eVarName
                            20344 ; 57   |#define CMX     _complex            // cmxVarName
                            20345 ; 58   |typedef WORD UCS3;                   // 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 337

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20346 ; 59   |
                            20347 ; 60   |#define UINT16  unsigned short
                            20348 ; 61   |#define UINT8   unsigned char   
                            20349 ; 62   |#define UINT32  unsigned long
                            20350 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            20351 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            20352 ; 65   |#define WCHAR   UINT16
                            20353 ; 66   |
                            20354 ; 67   |//UINT128 is 16 bytes or 6 words
                            20355 ; 68   |typedef struct UINT128_3500 {   
                            20356 ; 69   |    int val[6];     
                            20357 ; 70   |} UINT128_3500;
                            20358 ; 71   |
                            20359 ; 72   |#define UINT128   UINT128_3500
                            20360 ; 73   |
                            20361 ; 74   |// Little endian word packed byte strings:   
                            20362 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            20363 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            20364 ; 77   |// Little endian word packed byte strings:   
                            20365 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            20366 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            20367 ; 80   |
                            20368 ; 81   |// Declare Memory Spaces To Use When Coding
                            20369 ; 82   |// A. Sector Buffers
                            20370 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            20371 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            20372 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            20373 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            20374 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            20375 ; 88   |// B. Media DDI Memory
                            20376 ; 89   |#define MEDIA_DDI_MEM _Y
                            20377 ; 90   |
                            20378 ; 91   |
                            20379 ; 92   |
                            20380 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            20381 ; 94   |// Examples of circular pointers:
                            20382 ; 95   |//    INT CIRC cpiVarName
                            20383 ; 96   |//    DWORD CIRC cpdwVarName
                            20384 ; 97   |
                            20385 ; 98   |#define RETCODE INT                 // rcVarName
                            20386 ; 99   |
                            20387 ; 100  |// generic bitfield structure
                            20388 ; 101  |struct Bitfield {
                            20389 ; 102  |    unsigned int B0  :1;
                            20390 ; 103  |    unsigned int B1  :1;
                            20391 ; 104  |    unsigned int B2  :1;
                            20392 ; 105  |    unsigned int B3  :1;
                            20393 ; 106  |    unsigned int B4  :1;
                            20394 ; 107  |    unsigned int B5  :1;
                            20395 ; 108  |    unsigned int B6  :1;
                            20396 ; 109  |    unsigned int B7  :1;
                            20397 ; 110  |    unsigned int B8  :1;
                            20398 ; 111  |    unsigned int B9  :1;
                            20399 ; 112  |    unsigned int B10 :1;
                            20400 ; 113  |    unsigned int B11 :1;
                            20401 ; 114  |    unsigned int B12 :1;
                            20402 ; 115  |    unsigned int B13 :1;
                            20403 ; 116  |    unsigned int B14 :1;
                            20404 ; 117  |    unsigned int B15 :1;
                            20405 ; 118  |    unsigned int B16 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 338

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20406 ; 119  |    unsigned int B17 :1;
                            20407 ; 120  |    unsigned int B18 :1;
                            20408 ; 121  |    unsigned int B19 :1;
                            20409 ; 122  |    unsigned int B20 :1;
                            20410 ; 123  |    unsigned int B21 :1;
                            20411 ; 124  |    unsigned int B22 :1;
                            20412 ; 125  |    unsigned int B23 :1;
                            20413 ; 126  |};
                            20414 ; 127  |
                            20415 ; 128  |union BitInt {
                            20416 ; 129  |        struct Bitfield B;
                            20417 ; 130  |        int        I;
                            20418 ; 131  |};
                            20419 ; 132  |
                            20420 ; 133  |#define MAX_MSG_LENGTH 10
                            20421 ; 134  |struct CMessage
                            20422 ; 135  |{
                            20423 ; 136  |        unsigned int m_uLength;
                            20424 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            20425 ; 138  |};
                            20426 ; 139  |
                            20427 ; 140  |typedef struct {
                            20428 ; 141  |    WORD m_wLength;
                            20429 ; 142  |    WORD m_wMessage;
                            20430 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            20431 ; 144  |} Message;
                            20432 ; 145  |
                            20433 ; 146  |struct MessageQueueDescriptor
                            20434 ; 147  |{
                            20435 ; 148  |        int *m_pBase;
                            20436 ; 149  |        int m_iModulo;
                            20437 ; 150  |        int m_iSize;
                            20438 ; 151  |        int *m_pHead;
                            20439 ; 152  |        int *m_pTail;
                            20440 ; 153  |};
                            20441 ; 154  |
                            20442 ; 155  |struct ModuleEntry
                            20443 ; 156  |{
                            20444 ; 157  |    int m_iSignaledEventMask;
                            20445 ; 158  |    int m_iWaitEventMask;
                            20446 ; 159  |    int m_iResourceOfCode;
                            20447 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            20448 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            20449 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            20450 ; 163  |    int m_uTimeOutHigh;
                            20451 ; 164  |    int m_uTimeOutLow;
                            20452 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            20453 ; 166  |};
                            20454 ; 167  |
                            20455 ; 168  |union WaitMask{
                            20456 ; 169  |    struct B{
                            20457 ; 170  |        unsigned int m_bNone     :1;
                            20458 ; 171  |        unsigned int m_bMessage  :1;
                            20459 ; 172  |        unsigned int m_bTimer    :1;
                            20460 ; 173  |        unsigned int m_bButton   :1;
                            20461 ; 174  |    } B;
                            20462 ; 175  |    int I;
                            20463 ; 176  |} ;
                            20464 ; 177  |
                            20465 ; 178  |
                            20466 ; 179  |struct Button {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 339

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20467 ; 180  |        WORD wButtonEvent;
                            20468 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            20469 ; 182  |};
                            20470 ; 183  |
                            20471 ; 184  |struct Message {
                            20472 ; 185  |        WORD wMsgLength;
                            20473 ; 186  |        WORD wMsgCommand;
                            20474 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            20475 ; 188  |};
                            20476 ; 189  |
                            20477 ; 190  |union EventTypes {
                            20478 ; 191  |        struct CMessage msg;
                            20479 ; 192  |        struct Button Button ;
                            20480 ; 193  |        struct Message Message;
                            20481 ; 194  |};
                            20482 ; 195  |
                            20483 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            20484 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            20485 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            20486 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            20487 ; 200  |
                            20488 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            20489 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            20490 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            20491 ; 204  |
                            20492 ; 205  |#if DEBUG
                            20493 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            20494 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            20495 ; 208  |#else 
                            20496 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            20497 ; 210  |#define DebugBuildAssert(x)    
                            20498 ; 211  |#endif
                            20499 ; 212  |
                            20500 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            20501 ; 214  |//  #pragma asm
                            20502 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            20503 ; 216  |//  #pragma endasm
                            20504 ; 217  |
                            20505 ; 218  |
                            20506 ; 219  |#ifdef COLOR_262K
                            20507 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            20508 ; 221  |#elif defined(COLOR_65K)
                            20509 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            20510 ; 223  |#else
                            20511 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            20512 ; 225  |#endif
                            20513 ; 226  |    
                            20514 ; 227  |#endif // #ifndef _TYPES_H
                            20515 
                            20517 
                            20518 ; 98   |#include "exec.h"
                            20519 
                            20521 
                            20522 ; 1    |#ifndef EXEC_H
                            20523 ; 2    |#define EXEC_H
                            20524 ; 3    |
                            20525 ; 4    |
                            20526 ; 5    |void _reentrant SysPostMessage(int iLength,...);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 340

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20527 ; 6    |int _asmfunc GetMessage(struct MessageQueueDescriptor*,struct CMessage * );
                            20528 ; 7    |long _asmfunc SysGetCurrentTime(void);
                            20529 ; 8    |
                            20530 ; 9    |
                            20531 ; 10   |#endif
                            20532 
                            20534 
                            20535 ; 99   |#include "messages.h"
                            20536 
                            20538 
                            20539 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            20540 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                            20541 ; 3    |// Message defs
                            20542 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                            20543 ; 5    |
                            20544 ; 6    |#if (!defined(MSGEQU_INC))
                            20545 ; 7    |#define MSGEQU_INC 1
                            20546 ; 8    |
                            20547 ; 9    |
                            20548 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                            20549 ; 11   |
                            20550 ; 12   |
                            20551 ; 13   |#define MSG_TYPE_DECODER 0x000000
                            20552 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                            20553 ; 15   |#define MSG_TYPE_PARSER 0x020000
                            20554 ; 16   |#define MSG_TYPE_LCD 0x030000
                            20555 ; 17   |#define MSG_TYPE_MIXER 0x040000
                            20556 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                            20557 ; 19   |#define MSG_TYPE_MENU 0x060000
                            20558 ; 20   |#define MSG_TYPE_LED 0x070000
                            20559 ; 21   |#define MSG_TYPE_TUNER 0x080000
                            20560 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                            20561 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                            20562 ; 24   |// Equalizer and other effects
                            20563 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                            20564 ; 26   |#if (defined(USE_PLAYLIST3))
                            20565 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                            20566 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                            20567 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                            20568 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                            20569 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                            20570 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                            20571 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                            20572 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                            20573 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                            20574 ; 36   |#if defined(USE_PLAYLIST5)
                            20575 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                            20576 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                            20577 ; 39   |#endif // if @def('USE_PLAYLIST5')
                            20578 ; 40   |
                            20579 ; 41   |// Message Structure Offsets
                            20580 ; 42   |#define MSG_Length 0
                            20581 ; 43   |#define MSG_ID 1
                            20582 ; 44   |#define MSG_Argument1 2
                            20583 ; 45   |#define MSG_Argument2 3
                            20584 ; 46   |#define MSG_Argument3 4
                            20585 ; 47   |#define MSG_Argument4 5
                            20586 ; 48   |#define MSG_Argument5 6
                            20587 ; 49   |#define MSG_Argument6 7
                            20588 ; 50   |
                            20589 ; 51   |
                            20590 ; 52   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 341

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20591 ; 53   |// LCD Message IDs
                            20592 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                            20593 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                            20594 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                            20595 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                            20596 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                            20597 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                            20598 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                            20599 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                            20600 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                            20601 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                            20602 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                            20603 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                            20604 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                            20605 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                            20606 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                            20607 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                            20608 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                            20609 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                            20610 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                            20611 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                            20612 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                            20613 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                            20614 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                            20615 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                            20616 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                            20617 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                            20618 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                            20619 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                            20620 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                            20621 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                            20622 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                            20623 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                            20624 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                            20625 ; 87   |//send a NULL as Param1 to return to root frame buffer
                            20626 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                            20627 ; 89   |//Param1 = left
                            20628 ; 90   |//Param2 = top
                            20629 ; 91   |//Param3 = right
                            20630 ; 92   |//Param4 = bottom
                            20631 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                            20632 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                            20633 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                            20634 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                            20635 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                            20636 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                            20637 ; 99   |
                            20638 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                            20639 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                            20640 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                            20641 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                            20642 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                            20643 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                            20644 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                            20645 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                            20646 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                            20647 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                            20648 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                            20649 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                            20650 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                            20651 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                            20652 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 342

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20653 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                            20654 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                            20655 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                            20656 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                            20657 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                            20658 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                            20659 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                            20660 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                            20661 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                            20662 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                            20663 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                            20664 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                            20665 ; 127  |
                            20666 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                            20667 ; 129  |
                            20668 ; 130  |#if defined(CLCD_16BIT)
                            20669 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                            20670 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                            20671 ; 133  |
                            20672 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                            20673 ; 135  |#else 
                            20674 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                            20675 ; 137  |#endif
                            20676 ; 138  |
                            20677 ; 139  |// If you change the LCD message ID's then you must
                            20678 ; 140  |// also change the jump table in lcdapi.asm
                            20679 ; 141  |
                            20680 ; 142  |// Character LCD Message IDs
                            20681 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                            20682 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                            20683 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                            20684 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                            20685 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                            20686 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                            20687 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                            20688 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                            20689 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                            20690 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                            20691 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                            20692 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                            20693 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                            20694 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                            20695 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                            20696 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                            20697 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                            20698 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                            20699 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                            20700 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                            20701 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                            20702 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                            20703 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                            20704 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                            20705 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                            20706 ; 168  |// also change the jump table in lcdapi.asm
                            20707 ; 169  |
                            20708 ; 170  |// Decoder Message IDs
                            20709 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                            20710 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                            20711 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                            20712 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                            20713 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                            20714 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 343

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20715 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                            20716 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                            20717 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                            20718 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                            20719 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                            20720 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                            20721 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                            20722 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                            20723 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                            20724 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                            20725 ; 187  |// If you change the Decoder message ID's, then you must
                            20726 ; 188  |// also change the jump table in decoder_overlay.asm
                            20727 ; 189  |// and in dec_adpcm_overlay.asm.
                            20728 ; 190  |
                            20729 ; 191  |// Encoder Message IDs
                            20730 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                            20731 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                            20732 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                            20733 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                            20734 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                            20735 ; 197  |// If you change the Encoder message ID's, then you must
                            20736 ; 198  |// also change the jump table in all encoder overlay modules.
                            20737 ; 199  |
                            20738 ; 200  |// Parser Message IDs
                            20739 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                            20740 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                            20741 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                            20742 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                            20743 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                            20744 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                            20745 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                            20746 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                            20747 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                            20748 ; 210  |// If you change the Parser message ID's, then you must
                            20749 ; 211  |// also change the jump table in parser.asm
                            20750 ; 212  |
                            20751 ; 213  |// Button Message IDs
                            20752 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                            20753 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                            20754 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                            20755 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                            20756 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                            20757 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                            20758 ; 220  |
                            20759 ; 221  |// Mixer Message IDs
                            20760 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                            20761 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                            20762 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                            20763 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                            20764 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                            20765 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                            20766 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                            20767 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                            20768 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                            20769 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                            20770 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                            20771 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                            20772 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                            20773 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                            20774 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                            20775 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                            20776 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 344

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20777 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                            20778 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                            20779 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                            20780 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                            20781 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                            20782 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                            20783 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                            20784 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                            20785 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                            20786 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                            20787 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                            20788 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                            20789 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                            20790 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                            20791 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                            20792 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                            20793 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                            20794 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                            20795 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                            20796 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                            20797 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                            20798 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                            20799 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                            20800 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                            20801 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                            20802 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                            20803 ; 265  |// If you change the mixer message ID's then you must
                            20804 ; 266  |// also change the jump table in mixer.asm
                            20805 ; 267  |#define MIXER_ON 0
                            20806 ; 268  |#define MIXER_OFF 1
                            20807 ; 269  |
                            20808 ; 270  |
                            20809 ; 271  |// System Message IDs
                            20810 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                            20811 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                            20812 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                            20813 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                            20814 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                            20815 ; 277  |// If you change the system message ID's then you must
                            20816 ; 278  |// also change the jump table in systemapi.asm
                            20817 ; 279  |
                            20818 ; 280  |// Menu IDs
                            20819 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                            20820 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                            20821 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                            20822 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                            20823 ; 285  |//sub parameters for this message:
                            20824 ; 286  |#define RECORDER_START 0
                            20825 ; 287  |#define RECORDER_PAUSE 0x2000
                            20826 ; 288  |#define RECORDER_RESUME 0x4000
                            20827 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                            20828 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                            20829 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                            20830 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                            20831 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                            20832 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                            20833 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                            20834 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                            20835 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                            20836 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                            20837 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                            20838 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 345

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20839 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                            20840 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                            20841 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                            20842 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                            20843 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                            20844 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                            20845 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                            20846 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                            20847 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                            20848 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                            20849 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                            20850 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                            20851 ; 313  |
                            20852 ; 314  |// Note that other versions of this file have different msg equates.
                            20853 ; 315  |// If you change the system message ID's then you must
                            20854 ; 316  |// also change the jump table in all menu *.asm
                            20855 ; 317  |
                            20856 ; 318  |// LED Message IDs
                            20857 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                            20858 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                            20859 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                            20860 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                            20861 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                            20862 ; 324  |// If you change the LeD message ID's then you must
                            20863 ; 325  |// also change the jump table in ledapi.asm
                            20864 ; 326  |
                            20865 ; 327  |#if (!defined(REMOVE_FM))
                            20866 ; 328  |// FM Tuner Message IDs
                            20867 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                            20868 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                            20869 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                            20870 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                            20871 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                            20872 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                            20873 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                            20874 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                            20875 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                            20876 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                            20877 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                            20878 ; 340  |//one parameter--the sensitivity in uV
                            20879 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                            20880 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                            20881 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                            20882 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                            20883 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                            20884 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                            20885 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                            20886 ; 348  |#endif
                            20887 ; 349  |
                            20888 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                            20889 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                            20890 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                            20891 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                            20892 ; 354  |
                            20893 ; 355  |
                            20894 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                            20895 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                            20896 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                            20897 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                            20898 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                            20899 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                            20900 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 346

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20901 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                            20902 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                            20903 ; 365  |
                            20904 ; 366  |#if (defined(USE_PLAYLIST3))
                            20905 ; 367  |// Music Library
                            20906 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                            20907 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                            20908 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                            20909 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                            20910 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                            20911 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                            20912 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                            20913 ; 375  |
                            20914 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                            20915 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                            20916 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                            20917 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                            20918 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                            20919 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                            20920 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                            20921 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                            20922 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                            20923 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                            20924 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                            20925 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                            20926 ; 388  |
                            20927 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            20928 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            20929 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            20930 ; 392  |
                            20931 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            20932 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            20933 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            20934 ; 396  |
                            20935 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                            20936 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                            20937 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                            20938 ; 400  |
                            20939 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                            20940 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                            20941 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                            20942 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                            20943 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                            20944 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                            20945 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                            20946 ; 408  |
                            20947 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            20948 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            20949 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            20950 ; 412  |
                            20951 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                            20952 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                            20953 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                            20954 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                            20955 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                            20956 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                            20957 ; 419  |
                            20958 ; 420  |#if defined(USE_PLAYLIST5)
                            20959 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                            20960 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                            20961 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                            20962 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 347

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20963 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                            20964 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                            20965 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                            20966 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                            20967 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                            20968 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                            20969 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                            20970 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                            20971 ; 433  |
                            20972 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                            20973 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                            20974 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                            20975 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                            20976 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                            20977 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                            20978 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                            20979 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                            20980 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                            20981 ; 443  |#endif // if @def('USE_PLAYLIST5')
                            20982 ; 444  |// Events
                            20983 ; 445  |// No event
                            20984 ; 446  |#define EVENT_NONE 0x000001   
                            20985 ; 447  |// A message has been posted
                            20986 ; 448  |#define EVENT_MESSAGE 0x000002   
                            20987 ; 449  |// Run if wait time elapsed
                            20988 ; 450  |#define EVENT_TIMER 0x000004   
                            20989 ; 451  |// Run if a button event occured
                            20990 ; 452  |#define EVENT_BUTTON 0x000008   
                            20991 ; 453  |// Run if a background event occured
                            20992 ; 454  |#define EVENT_BACKGROUND 0x000010   
                            20993 ; 455  |// The executive should immediately repeat this module
                            20994 ; 456  |#define EVENT_REPEAT 0x000020   
                            20995 ; 457  |// Run the module's init routine
                            20996 ; 458  |#define EVENT_INIT 0x800000   
                            20997 ; 459  |
                            20998 ; 460  |#define EVENT_NONE_BITPOS 0
                            20999 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                            21000 ; 462  |#define EVENT_TIMER_BITPOS 2
                            21001 ; 463  |#define EVENT_BUTTON_BITPOS 3
                            21002 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                            21003 ; 465  |#define EVENT_REPEAT_BITPOS 5
                            21004 ; 466  |#define EVENT_INIT_BITPOS 23
                            21005 ; 467  |
                            21006 ; 468  |// Parser Message Buffers
                            21007 ; 469  |#define ParserPlayBit 0
                            21008 ; 470  |#define ButtonPressBit 1
                            21009 ; 471  |#define ParserRwndBit 1
                            21010 ; 472  |#define ParserFfwdBit 2
                            21011 ; 473  |
                            21012 ; 474  |//NextSong Message Parameters
                            21013 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                            21014 ; 476  |#define NEXT_SONG 2             
                            21015 ; 477  |// ButtonPressBit1 cleared
                            21016 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                            21017 ; 479  |// ButtonPressBit1 set
                            21018 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                            21019 ; 481  |// NextSong + Ffwd
                            21020 ; 482  |#define NEXT_SONG_FFWD 4          
                            21021 ; 483  |
                            21022 ; 484  |//PrevSong Message Parameters
                            21023 ; 485  |// PrevSong + Stopped
                            21024 ; 486  |#define PREV_SONG 0          
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 348

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21025 ; 487  |// PrevSong + Play
                            21026 ; 488  |#define PREV_SONG_PLAY 1          
                            21027 ; 489  |// PrevSong + Rwnd
                            21028 ; 490  |#define PREV_SONG_RWND 2          
                            21029 ; 491  |
                            21030 ; 492  |
                            21031 ; 493  |
                            21032 ; 494  |
                            21033 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                            21034 ; 496  |
                            21035 ; 497  |
                            21036 
                            21038 
                            21039 ; 100  |#include "project.h"
                            21040 
                            21042 
                            21043 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            21044 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                            21045 ; 3    |//  Filename: project.inc
                            21046 ; 4    |//  Description: 
                            21047 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            21048 ; 6    |
                            21049 ; 7    |#if (!defined(_PROJECT_INC))
                            21050 ; 8    |#define _PROJECT_INC 1
                            21051 ; 9    |
                            21052 ; 10   |#if defined(STMP_BUILD_PLAYER)
                            21053 ; 11   |#include "hwequ.h"
                            21054 ; 12   |#else 
                            21055 ; 13   |//include "regscodec.inc"
                            21056 ; 14   |#endif
                            21057 ; 15   |
                            21058 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            21059 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults
                                   ON) & 
                            21060 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm
                                  . STMP00012148
                            21061 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal
                                  ). 
                            21062 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's spe
                                  cs can 
                            21063 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player m
                                  ode.  
                            21064 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            21065 ; 23   |
                            21066 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            21067 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            21068 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            21069 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define bel
                                  ow by defining
                            21070 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            21071 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            21072 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            21073 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot 
                                  config above- 
                            21074 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down thresh
                                  holds by maybe 50mV.
                            21075 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed
                                  .
                            21076 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            21077 ; 35   |
                            21078 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            21079 ; 37   |// MEDIA DEFINITIONS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 349

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21080 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            21081 ; 39   |
                            21082 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            21083 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            21084 ; 42   |#if defined(NAND1)
                            21085 ; 43   |#define SM_INTERNAL_CHIPS 1
                            21086 ; 44   |#else 
                            21087 ; 45   |#if defined(NAND2)
                            21088 ; 46   |#define SM_INTERNAL_CHIPS 2
                            21089 ; 47   |#else 
                            21090 ; 48   |#if defined(NAND3)
                            21091 ; 49   |#define SM_INTERNAL_CHIPS 3
                            21092 ; 50   |#else 
                            21093 ; 51   |#if defined(NAND4)
                            21094 ; 52   |#define SM_INTERNAL_CHIPS 4
                            21095 ; 53   |#else 
                            21096 ; 54   |#define SM_INTERNAL_CHIPS 1
                            21097 ; 55   |#endif
                            21098 ; 56   |#endif
                            21099 ; 57   |#endif
                            21100 ; 58   |#endif
                            21101 ; 59   |
                            21102 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            21103 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            21104 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it rea
                                  ds 0.  
                            21105 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            21106 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it rea
                                  ds 1.
                            21107 ; 65   |//*** comment out if active high ****
                            21108 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            21109 ; 67   |
                            21110 ; 68   |#if defined(SMEDIA)
                            21111 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            21112 ; 70   |#define NUM_SM_EXTERNAL 1
                            21113 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            21114 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            21115 ; 73   |#else 
                            21116 ; 74   |#if defined(MMC)
                            21117 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            21118 ; 76   |#define NUM_SM_EXTERNAL 0
                            21119 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            21120 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            21121 ; 79   |#else 
                            21122 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            21123 ; 81   |#define NUM_SM_EXTERNAL 0
                            21124 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            21125 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            21126 ; 84   |#endif
                            21127 ; 85   |#endif
                            21128 ; 86   |
                            21129 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            21130 ; 88   |// Mass Storage Class definitions
                            21131 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            21132 ; 90   |// Set to 0 if Composite Device build is desired.    
                            21133 ; 91   |#define MULTI_LUN_BUILD 1   
                            21134 ; 92   |
                            21135 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            21136 ; 94   |//  SCSI
                            21137 ; 95   |#if (MULTI_LUN_BUILD==0)
                            21138 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            21139 ; 97   |    #define SCSI_NUM_TARGETS                        2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 350

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21140 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            21141 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            21142 ; 100  |  #else
                            21143 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            21144 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            21145 ; 103  |  #endif
                            21146 ; 104  |#else
                            21147 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            21148 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            21149 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            21150 ; 108  |  #else
                            21151 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            21152 ; 110  |  #endif
                            21153 ; 111  |#endif
                            21154 ; 112  |
                            21155 ; 113  |
                            21156 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            21157 ; 115  |
                            21158 ; 116  |
                            21159 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            21160 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            21161 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            21162 ; 120  |#ifdef MMC
                            21163 ; 121  |#ifdef MTP_BUILD
                            21164 ; 122  |// --------------------
                            21165 ; 123  |// MTP and MMC
                            21166 ; 124  |// --------------------
                            21167 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            21168 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            21169 ; 127  |#else  // ifndef MTP_BUILD
                            21170 ; 128  |#ifdef STMP_BUILD_PLAYER
                            21171 ; 129  |// --------------------
                            21172 ; 130  |// Player and MMC
                            21173 ; 131  |// --------------------
                            21174 ; 132  |#else
                            21175 ; 133  |// --------------------
                            21176 ; 134  |// USBMSC and MMC
                            21177 ; 135  |// --------------------
                            21178 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            21179 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            21180 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            21181 ; 139  |#endif // ifdef MTP_BUILD
                            21182 ; 140  |#else  // ifndef MMC
                            21183 ; 141  |#ifdef MTP_BUILD
                            21184 ; 142  |// --------------------
                            21185 ; 143  |// MTP and NAND only
                            21186 ; 144  |// --------------------
                            21187 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            21188 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            21189 ; 147  |#else  // ifndef MTP_BUILD
                            21190 ; 148  |#ifdef STMP_BUILD_PLAYER
                            21191 ; 149  |// --------------------
                            21192 ; 150  |// Player and NAND only
                            21193 ; 151  |// --------------------
                            21194 ; 152  |#else
                            21195 ; 153  |// --------------------
                            21196 ; 154  |// USBMSC and NAND only
                            21197 ; 155  |// --------------------
                            21198 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            21199 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            21200 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            21201 ; 159  |#endif // ifdef MTP_BUILD
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 351

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21202 ; 160  |#endif // ifdef MMC 
                            21203 ; 161  |
                            21204 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            21205 ; 163  |#if (defined(MTP_BUILD))
                            21206 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            21207 ; 165  |
                            21208 ; 166  |////!
                            21209 ; 167  |////! This varible holds the watchdog count for the store flush.
                            21210 ; 168  |////!
                            21211 ; 169  |///
                            21212 ; 170  |#include <types.h>
                            21213 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            21214 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            21215 ; 173  |#endif
                            21216 ; 174  |
                            21217 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            21218 ; 176  |// These are needed here for Mass Storage Class
                            21219 ; 177  |// Needs to be cleaned up
                            21220 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            21221 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            21222 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            21223 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            21224 ; 182  |
                            21225 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            21226 ; 184  |
                            21227 ; 185  |#endif
                            21228 ; 186  |
                            21229 ; 187  |
                            21230 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            21231 ; 189  |// SmartMedia/NAND defs
                            21232 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            21233 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            21234 ; 192  |
                            21235 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            21236 ; 194  |// Sysloadresources defs
                            21237 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            21238 ; 196  |
                            21239 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            21240 ; 198  |// MMC defs
                            21241 ; 199  |#define MMC_MAX_PARTITIONS 1
                            21242 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            21243 ; 201  |
                            21244 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            21245 ; 203  |// SPI defs
                            21246 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            21247 ; 205  |
                            21248 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            21249 ; 207  |// Global media defs
                            21250 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            21251 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            21252 ; 210  |
                            21253 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            21254 ; 212  |// DO NOT CHANGE THESE!!!
                            21255 ; 213  |#define SM_MAX_PARTITIONS 4
                            21256 ; 214  |#define MAX_HANDLES 2
                            21257 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            21258 ; 216  |
                            21259 ; 217  |
                            21260 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            21261 ; 219  |// Battery LRADC Values 
                            21262 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            21263 ; 221  |// brownout trip point in mV (moved by RS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 352

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21264 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            21265 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            21266 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            21267 ; 225  |//     audio recording to media.
                            21268 ; 226  |#define BATT_SAFETY_MARGIN 10
                            21269 ; 227  |
                            21270 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                                  
                            21271 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline vol
                                  tage to do a refresh.
                            21272 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            21273 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            21274 ; 232  |
                            21275 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc 
                                  presence.
                            21276 ; 234  |
                            21277 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            21278 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat che
                                  ck.
                            21279 ; 237  |#if (!defined(CLCD))
                            21280 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            21281 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            21282 ; 240  |#else 
                            21283 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            21284 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            21285 ; 243  |#endif
                            21286 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            21287 ; 245  |
                            21288 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            21289 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIo
                                  n.
                            21290 ; 248  |// See mp3 encoder overlay.
                            21291 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            21292 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            21293 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            21294 ; 252  |
                            21295 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            21296 ; 254  |// Voice recording filenames
                            21297 ; 255  |// number of digits in filename Vxxx.wav
                            21298 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            21299 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            21300 ; 258  |
                            21301 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            21302 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            21303 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            21304 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            21305 ; 263  |#if defined(DEVICE_3500)
                            21306 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            21307 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            21308 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            21309 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, 
                                  & demo player)
                            21310 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            21311 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            21312 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            21313 ; 271  |
                            21314 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn whe
                                  n bias not yet ready.
                            21315 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            21316 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevent
                                  ion if you use rec button from outside voice menu.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 353

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21317 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latenc
                                  y in the record-from-music-menu use-case.
                            21318 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            21319 ; 277  |
                            21320 ; 278  |#else 
                            21321 ; 279  |// STMP3410
                            21322 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            21323 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            21324 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            21325 ; 283  |#endif
                            21326 ; 284  |
                            21327 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            21328 ; 286  |// Number of available soft timers
                            21329 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            21330 ; 288  |#if defined(SYNC_LYRICS)
                            21331 ; 289  |#define SOFT_TIMERS 10
                            21332 ; 290  |#else 
                            21333 ; 291  |#if defined(JPEG_DECODER)
                            21334 ; 292  |#define SOFT_TIMERS 10
                            21335 ; 293  |#else 
                            21336 ; 294  |#define SOFT_TIMERS 9
                            21337 ; 295  |#endif
                            21338 ; 296  |#endif
                            21339 ; 297  |
                            21340 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            21341 ; 299  |//  sizes
                            21342 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            21343 ; 301  |#if defined(MMC)
                            21344 ; 302  |#if defined(USE_PLAYLIST5)
                            21345 ; 303  |#define MENU_STACK_SIZE 1500
                            21346 ; 304  |#else 
                            21347 ; 305  |#define MENU_STACK_SIZE 1250
                            21348 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            21349 ; 307  |#else 
                            21350 ; 308  |#if defined(USE_PLAYLIST5)
                            21351 ; 309  |#define MENU_STACK_SIZE 1500
                            21352 ; 310  |#else 
                            21353 ; 311  |#define MENU_STACK_SIZE 1250
                            21354 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            21355 ; 313  |#endif //if @def('MMC')
                            21356 ; 314  |
                            21357 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 75
                                  0 else 550 for other builds? TOVERIFY. MYALLOC
                            21358 ; 316  |// 
                            21359 ; 317  |#define STACK_L1_SIZE 750
                            21360 ; 318  |#define STACK_L2_SIZE 100
                            21361 ; 319  |#define STACK_L3_SIZE 160
                            21362 ; 320  |
                            21363 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            21364 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            21365 ; 323  |// is ok with switching code.
                            21366 ; 324  |#if defined(MTP_BUILD)
                            21367 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            21368 ; 326  |#endif
                            21369 ; 327  |
                            21370 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            21371 ; 329  |// maximum number of nested funclets 
                            21372 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            21373 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            21374 ; 332  |
                            21375 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            21376 ; 334  |//    LCD DEFINITIONS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 354

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21377 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            21378 ; 336  |
                            21379 ; 337  |#define SPACE_CHAR 0x000020          
                            21380 ; 338  |#define ZERO_CHAR 0x000030
                            21381 ; 339  |#define COLON_CHAR 0x00003A
                            21382 ; 340  |#define PERIOD_CHAR 0x00002E
                            21383 ; 341  |
                            21384 ; 342  |#if (defined(S6B33B0A_LCD))
                            21385 ; 343  |#define LCD_X_SIZE 128
                            21386 ; 344  |#define LCD_Y_SIZE 159
                            21387 ; 345  |#endif
                            21388 ; 346  |
                            21389 ; 347  |#if (defined(SED15XX_LCD))
                            21390 ; 348  |#define LCD_X_SIZE 128
                            21391 ; 349  |#define LCD_Y_SIZE 64
                            21392 ; 350  |#endif
                            21393 ; 351  |
                            21394 ; 352  |
                            21395 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            21396 ; 354  |//   Details on Customizing Contrast
                            21397 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            21398 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            21399 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            21400 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            21401 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            21402 ; 360  |//   unless the ezact sequence is remembered.
                            21403 ; 361  |//   To find out what range your player supports: 
                            21404 ; 362  |//   change these equs to full range or comment out (full range is default)
                            21405 ; 363  |//;;;;;;
                            21406 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            21407 ; 365  |// recommended calibration using player -- uncomment 
                            21408 ; 366  |//;;;;;;
                            21409 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            21410 ; 368  |////////////////////////////
                            21411 ; 369  |#if (defined(DEMO_HW))
                            21412 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi 
                                  LCD (June6'05)
                            21413 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            21414 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            21415 ; 373  |#else 
                            21416 ; 374  |
                            21417 ; 375  |#if (defined(S6B33B0A_LCD))
                            21418 ; 376  |#define LCD_MAX_CONTRAST 210
                            21419 ; 377  |#define LCD_MIN_CONTRAST 160    
                            21420 ; 378  |#endif
                            21421 ; 379  |
                            21422 ; 380  |#if (defined(SED15XX_LCD))
                            21423 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            21424 ; 382  |// Engineering board regs support range [17-37].
                            21425 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            21426 ; 384  |//   One default contrast range [24-42] works for both.
                            21427 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            21428 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            21429 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            21430 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            21431 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            21432 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            21433 ; 391  |
                            21434 ; 392  |#if (defined(NEWSHINGYIH))
                            21435 ; 393  |#define LCD_MAX_CONTRAST 250
                            21436 ; 394  |#define LCD_MIN_CONTRAST 0
                            21437 ; 395  |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 355

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21438 ; 396  |//-----
                            21439 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            21440 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for bo
                                  th LCDs.
                            21441 ; 399  |#define LCD_MAX_CONTRAST 250
                            21442 ; 400  |#define LCD_MIN_CONTRAST 0
                            21443 ; 401  |
                            21444 ; 402  |//=====
                            21445 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            21446 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this hi
                                  storic ver.
                            21447 ; 405  |//LCD_MAX_CONTRAST equ 42
                            21448 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            21449 ; 407  |
                            21450 ; 408  |#endif
                            21451 ; 409  |#endif
                            21452 ; 410  |
                            21453 ; 411  |#endif
                            21454 ; 412  |
                            21455 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            21456 ; 414  |// The default value of the lcd contrast in % of range
                            21457 ; 415  |//   the default value is used when no settings.dat is available
                            21458 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            21459 ; 417  |
                            21460 ; 418  |#if (defined(S6B33B0A_LCD))
                            21461 ; 419  |// 60% of range is default value
                            21462 ; 420  |#define DEFAULT_CONTRAST 50 
                            21463 ; 421  |#endif
                            21464 ; 422  |
                            21465 ; 423  |#if (defined(SED15XX_LCD))
                            21466 ; 424  |// % of range is default value (was 60%)
                            21467 ; 425  |#define DEFAULT_CONTRAST 50 
                            21468 ; 426  |#endif
                            21469 ; 427  |
                            21470 ; 428  |
                            21471 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            21472 ; 430  |// make lower when doing calibration
                            21473 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            21474 ; 432  |
                            21475 ; 433  |
                            21476 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            21477 ; 435  |// For FFWD and RWND
                            21478 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            21479 ; 437  |#define SECONDS_TO_SKIP 1
                            21480 ; 438  |#define SECONDS_TO_SKIP1 3
                            21481 ; 439  |#define SECONDS_TO_SKIP2 6
                            21482 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            21483 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            21484 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            21485 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            21486 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            21487 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            21488 ; 446  |
                            21489 ; 447  |// For audible FFW/RWD
                            21490 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            21491 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            21492 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            21493 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            21494 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            21495 ; 453  |#define LEVEL1_BOUNDARY 17 
                            21496 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            21497 ; 455  |#define LEVEL2_BOUNDARY 33 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 356

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21498 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            21499 ; 457  |#define LEVEL3_BOUNDARY 50 
                            21500 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            21501 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            21502 ; 460  |// Short Song Time, songs too short to play.
                            21503 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            21504 ; 462  |
                            21505 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            21506 ; 464  |// MP3 Sync Values
                            21507 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            21508 ; 466  |// # bytes to look for sync before marking it bad
                            21509 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            21510 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            21511 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            21512 ; 470  |// once we have sync'd, the isr should be called this frequently
                            21513 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            21514 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            21515 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            21516 ; 474  |
                            21517 ; 475  |
                            21518 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            21519 ; 477  |//// Multi-Stage Volume Control Definitions
                            21520 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            21521 ; 479  |//// Use Multi-Stage Volume
                            21522 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            21523 ; 481  |
                            21524 ; 482  |//// Master Volume definitions
                            21525 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            21526 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            21527 ; 485  |
                            21528 ; 486  |//// DAC-Mode definitions
                            21529 ; 487  |//// Adjusts 0dB point
                            21530 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            21531 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            21532 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines 
                                  above.
                            21533 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            21534 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provid
                                  es 1.5 dB gain on Stmp34x0; 
                            21535 ; 493  |//                                               Max gain possible: 8 step diff would prov
                                  ide +12dB gain.   
                            21536 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            21537 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            21538 ; 496  |
                            21539 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            21540 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            21541 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                                  
                            21542 ; 500  |
                            21543 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not t
                                  he default
                            21544 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoin
                                  t.
                            21545 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            21546 ; 504  |
                            21547 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the def
                                  ault
                            21548 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            21549 ; 507  |
                            21550 ; 508  |
                            21551 ; 509  |//// Line In definitions (used for Line-In 1)
                            21552 ; 510  |//// 0dB point of the Line In
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 357

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21553 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            21554 ; 512  |//// Minimum volume of Line In
                            21555 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            21556 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            21557 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            21558 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            21559 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            21560 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS
                                  +1)
                            21561 ; 519  |
                            21562 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            21563 ; 521  |//// 0dB point of the Line In
                            21564 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            21565 ; 523  |//// Minimum volume of Line In
                            21566 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            21567 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            21568 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            21569 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            21570 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            21571 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            21572 ; 530  |
                            21573 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            21574 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid dea
                                  dlock states & recovers. 
                            21575 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            21576 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            21577 ; 535  |
                            21578 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            21579 ; 537  |////
                            21580 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            21581 ; 539  |////
                            21582 ; 540  |///
                            21583 ; 541  |#include <types.h>
                            21584 ; 542  |extern volatile WORD g_wActivityState;
                            21585 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            21586 ; 544  |
                            21587 ; 545  |void _reentrant Init5VSense(void);
                            21588 ; 546  |void _reentrant ServiceDCDC(void);
                            21589 ; 547  |
                            21590 ; 548  |////////////////////////////////////////////////////////////////////////////
                            21591 ; 549  |//// JPEG Thumbnail Mode Setting
                            21592 ; 550  |//// number of column in thumbnail mode
                            21593 ; 551  |#define THUMBNAIL_X 2           
                            21594 ; 552  |//// number of row in  thumbnail mode
                            21595 ; 553  |#define THUMBNAIL_Y 2           
                            21596 ; 554  |//// thumbnail boundary offset x
                            21597 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            21598 ; 556  |//// thumbnail boundary offset y
                            21599 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            21600 ; 558  |
                            21601 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            21602 ; 560  |
                            21603 
                            21605 
                            21606 ; 101  |
                            21607 ; 102  |/*========================================================================================
                                  ==========
                            21608 ; 103  |                                             CONSTANTS
                            21609 ; 104  |==========================================================================================
                                  ========*/
                            21610 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            21611 ; 106  |Variable Represented            Bits used in "uint8 unicode"
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 358

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21612 ; 107  |Artistname                              1:0
                            21613 ; 108  |Albumname                               3:2
                            21614 ; 109  |Genrename                               5:4
                            21615 ; 110  |Songname                                7:6
                            21616 ; 111  |----------------------------------------------------------
                            21617 ; 112  |    Value (2 bits)                      Meanings
                            21618 ; 113  |    0                                   RAW and All ASCII
                            21619 ; 114  |    1                                   Uni-code
                            21620 ; 115  |    2                                   Mixed, non-unicode
                            21621 ; 116  |
                            21622 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            21623 ; 118  |*/
                            21624 ; 119  |#define BITMASK_ARTIST  (0x03)
                            21625 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            21626 ; 121  |#define BITMASK_GENRE   (0x30)
                            21627 ; 122  |#define BITMASK_SONG    (0xC0)
                            21628 ; 123  |
                            21629 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            21630 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            21631 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            21632 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            21633 ; 128  |
                            21634 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            21635 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            21636 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            21637 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            21638 ; 133  |
                            21639 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            21640 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            21641 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            21642 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            21643 ; 138  |
                            21644 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            21645 ; 140  |
                            21646 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            21647 ; 142  |
                            21648 ; 143  |#define INDEX_EOF       0xFFF
                            21649 ; 144  |#ifdef _FOLDER_BROWSE_
                            21650 ; 145  |#define INDEX_ROOT  0xffe
                            21651 ; 146  |#define UNKNOWN_RECORD  0xfff
                            21652 ; 147  |#endif  // _FOLDER_BROWSE_
                            21653 ; 148  |
                            21654 ; 149  |/* Constant for item_type */
                            21655 ; 150  |#define         ITEM_ARTIST                     0
                            21656 ; 151  |#define         ITEM_ALBUM                      1
                            21657 ; 152  |#define         ITEM_GENRE                      2
                            21658 ; 153  |#define         ITEM_TRACK                      3
                            21659 ; 154  |#define         ITEM_YEAR                       4
                            21660 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            21661 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            21662 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            21663 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            21664 ; 159  |#ifdef _NEWMUSIC_
                            21665 ; 160  |#define         ITEM_1DAY                       10
                            21666 ; 161  |#define         ITEM_1WEEK                      11
                            21667 ; 162  |#define         ITEM_1MONTH                     12
                            21668 ; 163  |#endif
                            21669 ; 164  |#ifdef _AUDIBLE_
                            21670 ; 165  |#define         ITEM_AUDIBLE            13
                            21671 ; 166  |#endif
                            21672 ; 167  |#define         ITEM_ON_THE_GO          14
                            21673 ; 168  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 359

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21674 ; 169  |#define         ITEM_VOICE                      15
                            21675 ; 170  |#define         ITEM_FMREC                      16
                            21676 ; 171  |#define         ITEM_PHOTO                      17
                            21677 ; 172  |#ifdef _FOLDER_BROWSE_
                            21678 ; 173  |#define         ITEM_INTERNAL           18
                            21679 ; 174  |#define         ITEM_EXTERNAL       19
                            21680 ; 175  |#endif  // _FOLDER_BROWSE_
                            21681 ; 176  |#define     ITEM_UNKNOWN        0xff
                            21682 ; 177  |
                            21683 ; 178  |/*
                            21684 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_inf
                                  o, int16 option);
                            21685 ; 180  |option input.
                            21686 ; 181  |*/
                            21687 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            21688 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
                            21689 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            21690 ; 185  |#ifdef _FOLDER_BROWSE_
                            21691 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            21692 ; 187  |#endif  // _FOLDER_BROWSE_
                            21693 ; 188  |
                            21694 ; 189  |/* Constant for key action */
                            21695 ; 190  |#define         ACTION_OK                               0               /* Press OK button
                                   */
                            21696 ; 191  |#define         ACTION_BACK                             1               /* Press BACK butt
                                  on */
                            21697 ; 192  |#define         ACTION_UP                               2               /* Press UP button
                                   */
                            21698 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN butt
                                  on */
                            21699 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            21700 ; 195  |#define         ACTION_MENU                             5               /* Back the browsi
                                  ng tree to root */
                            21701 ; 196  |
                            21702 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            21703 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            21704 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            21705 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            21706 ; 201  |
                            21707 ; 202  |#define         NO_SD                                   0
                            21708 ; 203  |#define         HAS_SD                                  1
                            21709 ; 204  |
                            21710 ; 205  |#define         PLAY_NORMAL                             0
                            21711 ; 206  |#define         PLAY_SHUFFLE                    1
                            21712 ; 207  |
                            21713 ; 208  |#define     PLAY_REPEAT_OFF         0
                            21714 ; 209  |#define     PLAY_REPEAT_ON          1
                            21715 ; 210  |
                            21716 ; 211  |#define     PLAY_SELECT_FLASH       0
                            21717 ; 212  |#define     PLAY_SELECT_SD          1
                            21718 ; 213  |
                            21719 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            21720 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            21721 ; 216  |
                            21722 ; 217  |#define         ON_THE_GO_EXIST                 0
                            21723 ; 218  |#define         ON_THE_GO_FULL                  1
                            21724 ; 219  |#define         ON_THE_GO_FREE                  2
                            21725 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            21726 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            21727 ; 222  |
                            21728 ; 223  |#define         REC_VOICE_TYPE                  0
                            21729 ; 224  |#define         REC_FMREC_TYPE                  1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 360

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21730 ; 225  |#define         REC_PHOTO_TYPE                  2
                            21731 ; 226  |#define         VOICE_FILE_ADD                  0
                            21732 ; 227  |#define         VOICE_FILE_DEL                  1
                            21733 ; 228  |
                            21734 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            21735 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            21736 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            21737 ; 232  |flash or external SD card */
                            21738 ; 233  |#ifdef _SUPPORT_2000_SONGS_
                            21739 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            21740 ; 235  |#else
                            21741 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            21742 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            21743 ; 238  |
                            21744 ; 239  |/* number of byte in one DSP word */
                            21745 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
                            21746 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            21747 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            21748 ; 243  |are 10 level directory structure */
                            21749 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            21750 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            21751 ; 246  |
                            21752 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            21753 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            21754 ; 249  |/* number of songs in each new music list */
                            21755 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            21756 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            21757 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            21758 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            21759 ; 254  |/* number of songs in the on-the-fly list */
                            21760 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            21761 ; 256  |/* number of files audible list */
                            21762 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            21763 ; 258  |
                            21764 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            21765 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            21766 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            21767 ; 262  |
                            21768 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            21769 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            21770 ; 265  |#ifdef _FOLDER_BROWSE_
                            21771 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            21772 ; 267  |#else
                            21773 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            21774 ; 269  |#endif  // _FOLDER_BROWSE_
                            21775 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            21776 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            21777 ; 272  |
                            21778 ; 273  |#ifndef _MAX_DIR_DEPTH
                            21779 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            21780 ; 275  |#endif  // _MAX_DIR_DEPTH
                            21781 ; 276  |
                            21782 ; 277  |/*========================================================================================
                                  ==========*/
                            21783 ; 278  |
                            21784 ; 279  |
                            21785 ; 280  |/*========================================================================================
                                  ==========
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 361

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21786 ; 281  |                                               MACROS
                            21787 ; 282  |==========================================================================================
                                  ========*/
                            21788 ; 283  |
                            21789 ; 284  |/*========================================================================================
                                  ==========
                            21790 ; 285  |                                               ENUMS
                            21791 ; 286  |==========================================================================================
                                  ========*/
                            21792 ; 287  |#define NUM_OF_MEDIA                            (2)
                            21793 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            21794 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            21795 ; 290  |/*========================================================================================
                                  ==========
                            21796 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
                            21797 ; 292  |==========================================================================================
                                  ========*/
                            21798 ; 293  |
                            21799 ; 294  |typedef char    int8;
                            21800 ; 295  |typedef short   int16;
                            21801 ; 296  |typedef int     int24;
                            21802 ; 297  |typedef long    int32;
                            21803 ; 298  |
                            21804 ; 299  |typedef int     intx;
                            21805 ; 300  |
                            21806 ; 301  |typedef unsigned char   uint8;
                            21807 ; 302  |typedef unsigned short  uint16;
                            21808 ; 303  |typedef unsigned int    uint24;
                            21809 ; 304  |typedef unsigned long   uint32;
                            21810 
                            21814 
                            21815 ; 305  |
                            21816 ; 306  |/*
                            21817 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode form
                                  at.
                            21818 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            21819 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            21820 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            21821 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            21822 ; 312  |*/
                            21823 ; 313  |/*
                            21824 ; 314  |path_name[] _must_have_data_:
                            21825 ; 315  |path_name[] = (Max. 120 Characters);
                            21826 ; 316  |year range:
                            21827 ; 317  |year = 0x000000-0xFFFFFF;
                            21828 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            21829 ; 319  |Unknown track number:
                            21830 ; 320  |track_number = 0x7FFFFF;
                            21831 ; 321  |unicode refer to above #define BITMASK_*
                            21832 ; 322  |*/
                            21833 ; 323  |/*
                            21834 ; 324  |Interface of UI and Music Library
                            21835 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            21836 ; 326  |
                            21837 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            21838 ; 328  |
                            21839 ; 329  |3) UI to Music Library variable passing length definition:
                            21840 ; 330  |        All ASCII Characters:
                            21841 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            21842 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            21843 ; 333  |        Unicode Characters:
                            21844 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 362

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21845 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            21846 ; 336  |
                            21847 ; 337  |4) UI input data to Music Library in two formats.
                            21848 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            21849 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            21850 ; 340  |
                            21851 ; 341  |5) UI calling function:
                            21852 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            21853 ; 343  |        int16 option definition:
                            21854 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            21855 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            21856 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            21857 ; 347  |
                            21858 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
                            21859 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_l
                                  ist separately.
                            21860 ; 350  |
                            21861 ; 351  |6) Modification Date:
                            21862 ; 352  |        uint24 g_file_time:
                            21863 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            21864 ; 354  |*/
                            21865 ; 355  |
                            21866 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            21867 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            21868 ; 358  |typedef struct _ram_song_info {
                            21869 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21870 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21871 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21872 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21873 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21874 ; 364  |    uint32 g_songFastKey;
                            21875 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21876 ; 366  |        uint24 year;
                            21877 ; 367  |        uint24 track_number;
                            21878 ; 368  |        uint8 unicode;
                            21879 ; 369  |} RAM_SONG_INFO_T;
                            21880 ; 370  |
                            21881 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            21882 ; 372  |typedef struct _flash_group_name {
                            21883 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21884 ; 374  |        uint8 unicode;
                            21885 ; 375  |} FLASH_GROUP_NAME_T;
                            21886 ; 376  |
                            21887 ; 377  |// struct to store directories information passed from UI
                            21888 ; 378  |#ifdef _FOLDER_BROWSE_
                            21889 ; 379  |typedef struct _ml_DirInfo {
                            21890 ; 380  |        uint24  u8Unicode : 8;
                            21891 ; 381  |        uint24  u12DirDepth : 12;
                            21892 ; 382  |        uint24  u4Added : 4;            
                            21893 ; 383  |        INT     iDirRecord;
                            21894 ; 384  |        DWORD   dwFastKey;
                            21895 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21896 ; 386  |} ML_DIRINFO_T;
                            21897 ; 387  |#endif  // _FOLDER_BROWSE_
                            21898 ; 388  |
                            21899 ; 389  |/*========================================================================================
                                  ==========
                            21900 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
                            21901 ; 391  |==========================================================================================
                                  ========*/
                            21902 ; 392  |extern uint24   IsPlayOnTheGo;
                            21903 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 363

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21909 
                            21910 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            21911 ; 394  |extern uint24   merge_id_list_flash[];
                            21912 ; 395  |extern uint24   merge_id_list_sd[];
                            21913 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            21914 ; 397  |#ifdef _FOLDER_BROWSE_
                            21915 
                            21928 
                            21929 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            21930 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21931 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            21932 ; 401  |#endif  // _FOLDER_BROWSE_
                            21933 ; 402  |extern INT _X    *sec_temp_buf_X;
                            21934 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 =
                                   repeat on/off(0=off/1=on) */
                            21935 ; 404  |
                            21936 ; 405  |/*========================================================================================
                                  ==========
                            21937 ; 406  |                                        FUNCTION PROTOTYPES
                            21938 ; 407  |==========================================================================================
                                  ========*/
                            21939 ; 408  |
                            21940 ; 409  |///////////////////////////////////////////////////////////////////////
                            21941 ; 410  |//! \brief
                            21942 ; 411  |//!
                            21943 ; 412  |//! \fntype Function
                            21944 ; 413  |//!
                            21945 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            21946 ; 415  |//! Call only once before inserting items. Call once for each media.
                            21947 ; 416  |//!
                            21948 ; 417  |//! \param[in]  none
                            21949 ; 418  |//!
                            21950 ; 419  |//! \return
                            21951 ; 420  |//!
                            21952 ; 421  |///////////////////////////////////////////////////////////////////////
                            21953 ; 422  |void ML_InitLibraryParameter(void);
                            21954 ; 423  |
                            21955 ; 424  |///////////////////////////////////////////////////////////////////////
                            21956 ; 425  |//! \brief
                            21957 ; 426  |//!
                            21958 ; 427  |//! \fntype Function
                            21959 ; 428  |//!
                            21960 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            21961 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            21962 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each son
                                  g,
                            21963 ; 432  |//! the song information is recorded in music library.
                            21964 ; 433  |//!
                            21965 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            21966 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passe
                                  d from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            21967 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav f
                                  ormat file.
                            21968 ; 437  |//!
                            21969 ; 438  |//! \return
                            21970 ; 439  |//!
                            21971 ; 440  |///////////////////////////////////////////////////////////////////////
                            21972 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            21973 
                            21987 
                            21988 ; 442  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 364

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21989 ; 443  |///////////////////////////////////////////////////////////////////////
                            21990 ; 444  |//! \brief
                            21991 ; 445  |//!
                            21992 ; 446  |//! \fntype Function
                            21993 ; 447  |//!
                            21994 ; 448  |//! \param[in]
                            21995 ; 449  |//!
                            21996 ; 450  |//! \return
                            21997 ; 451  |//!
                            21998 ; 452  |///////////////////////////////////////////////////////////////////////
                            21999 ; 453  |#ifdef _FOLDER_BROWSE_
                            22000 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int1
                                  6 i16Option);
                            22001 ; 455  |#endif  // _FOLDER_BROWSE_
                            22002 ; 456  |
                            22003 ; 457  |///////////////////////////////////////////////////////////////////////
                            22004 ; 458  |//! \brief
                            22005 ; 459  |//!
                            22006 ; 460  |//! \fntype Function
                            22007 ; 461  |//!
                            22008 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            22009 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            22010 ; 464  |//! music library for that particular media.
                            22011 ; 465  |//!
                            22012 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            22013 ; 467  |//!
                            22014 ; 468  |//! \return
                            22015 ; 469  |//!
                            22016 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            22017 ; 471  |//!         function.
                            22018 ; 472  |///////////////////////////////////////////////////////////////////////
                            22019 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            22020 ; 474  |
                            22021 ; 475  |///////////////////////////////////////////////////////////////////////
                            22022 ; 476  |//! \brief
                            22023 ; 477  |//!
                            22024 ; 478  |//! \fntype Function
                            22025 ; 479  |//!
                            22026 ; 480  |//! \param[in]
                            22027 ; 481  |//!
                            22028 ; 482  |//! \return
                            22029 ; 483  |//!
                            22030 ; 484  |///////////////////////////////////////////////////////////////////////
                            22031 ; 485  |#ifdef _NEWMUSIC_
                            22032 ; 486  |void ML_UpdateNewMusic(void);
                            22033 ; 487  |#endif
                            22034 ; 488  |
                            22035 ; 489  |///////////////////////////////////////////////////////////////////////
                            22036 ; 490  |//! \brief
                            22037 ; 491  |//!
                            22038 ; 492  |//! \fntype Function
                            22039 ; 493  |//!
                            22040 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            22041 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            22042 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            22043 ; 497  |//!
                            22044 ; 498  |//! \param[in]  none
                            22045 ; 499  |//!
                            22046 ; 500  |//! \return
                            22047 ; 501  |//!
                            22048 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 365

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22049 ; 503  |//!         must be called before calling any other music library functions.
                            22050 ; 504  |///////////////////////////////////////////////////////////////////////
                            22051 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            22052 ; 506  |
                            22053 ; 507  |///////////////////////////////////////////////////////////////////////
                            22054 ; 508  |//! \brief
                            22055 ; 509  |//!
                            22056 ; 510  |//! \fntype Function
                            22057 ; 511  |//!
                            22058 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            22059 ; 513  |//! library operation.
                            22060 ; 514  |//! Two system files (music.lib and music.sec) is created.
                            22061 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file
                                   and the
                            22062 ; 516  |//! music.sec file do not exist.
                            22063 ; 517  |//!
                            22064 ; 518  |//! \param[in]  none
                            22065 ; 519  |//!
                            22066 ; 520  |//! \return
                            22067 ; 521  |//!
                            22068 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            22069 ; 523  |//!         must be called before calling any other music library functions.
                            22070 ; 524  |///////////////////////////////////////////////////////////////////////
                            22071 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            22072 ; 526  |
                            22073 ; 527  |///////////////////////////////////////////////////////////////////////
                            22074 ; 528  |//! \brief
                            22075 ; 529  |//!
                            22076 ; 530  |//! \fntype Function
                            22077 ; 531  |//!
                            22078 ; 532  |//! Preload the list, prepare for renew.
                            22079 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            22080 ; 534  |//! structure in RAM.
                            22081 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            22082 ; 536  |//! in RAM.
                            22083 ; 537  |//!
                            22084 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            22085 ; 539  |//!
                            22086 ; 540  |//! \return
                            22087 ; 541  |//!
                            22088 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            22089 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            22090 ; 544  |///////////////////////////////////////////////////////////////////////
                            22091 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            22092 ; 546  |
                            22093 ; 547  |///////////////////////////////////////////////////////////////////////
                            22094 ; 548  |//! \brief
                            22095 ; 549  |//!
                            22096 ; 550  |//! \fntype Function
                            22097 ; 551  |//!
                            22098 ; 552  |//! Save the list to flash memory.
                            22099 ; 553  |//!
                            22100 ; 554  |//! \param[in]
                            22101 ; 555  |//!
                            22102 ; 556  |//! \return
                            22103 ; 557  |//!
                            22104 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            22105 ; 559  |//!         changed by the user.
                            22106 ; 560  |///////////////////////////////////////////////////////////////////////
                            22107 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            22108 ; 562  |
                            22109 ; 563  |///////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 366

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22110 ; 564  |//! \brief
                            22111 ; 565  |//!
                            22112 ; 566  |//! \fntype Function
                            22113 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            22114 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in
                                   the
                            22115 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the l
                                  ist.
                            22116 ; 570  |//! Otherwise the song is deleted.
                            22117 ; 571  |//!
                            22118 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            22119 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            22120 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            22121 ; 575  |//!
                            22122 ; 576  |//! \return
                            22123 ; 577  |//!
                            22124 ; 578  |///////////////////////////////////////////////////////////////////////
                            22125 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            22126 ; 580  |
                            22127 ; 581  |///////////////////////////////////////////////////////////////////////
                            22128 ; 582  |//! \brief
                            22129 ; 583  |//!
                            22130 ; 584  |//! \fntype Function
                            22131 ; 585  |//!
                            22132 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            22133 ; 587  |//! in the ML_UpdateOnTheGo().
                            22134 ; 588  |//!
                            22135 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            22136 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDE
                                  X_EOF (song will be deleted)
                            22137 ; 591  |//!
                            22138 ; 592  |//! \return
                            22139 ; 593  |//!
                            22140 ; 594  |///////////////////////////////////////////////////////////////////////
                            22141 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            22142 ; 596  |
                            22143 ; 597  |///////////////////////////////////////////////////////////////////////
                            22144 ; 598  |//! \brief
                            22145 ; 599  |//!
                            22146 ; 600  |//! \fntype Function
                            22147 ; 601  |//!
                            22148 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            22149 ; 603  |//!
                            22150 ; 604  |//! \param[in]  none
                            22151 ; 605  |//!
                            22152 ; 606  |//! \return
                            22153 ; 607  |//!
                            22154 ; 608  |///////////////////////////////////////////////////////////////////////
                            22155 ; 609  |void ML_UpdateOnTheGo(void);
                            22156 ; 610  |
                            22157 ; 611  |///////////////////////////////////////////////////////////////////////
                            22158 ; 612  |//! \brief
                            22159 ; 613  |//!
                            22160 ; 614  |//! \fntype Function
                            22161 ; 615  |//!
                            22162 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            22163 ; 617  |//! Call only once before inserting items. Call once for each media.
                            22164 ; 618  |//!
                            22165 ; 619  |//! \param[in]  none
                            22166 ; 620  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 367

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22167 ; 621  |//! \return
                            22168 ; 622  |//!
                            22169 ; 623  |///////////////////////////////////////////////////////////////////////
                            22170 ; 624  |void ML_InitVoiceParameter(void);
                            22171 ; 625  |
                            22172 ; 626  |///////////////////////////////////////////////////////////////////////
                            22173 ; 627  |//! \brief
                            22174 ; 628  |//!
                            22175 ; 629  |//! \fntype Function
                            22176 ; 630  |//!
                            22177 ; 631  |//! \param[in]
                            22178 ; 632  |//!
                            22179 ; 633  |//! \return
                            22180 ; 634  |//!
                            22181 ; 635  |///////////////////////////////////////////////////////////////////////
                            22182 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            22183 ; 637  |
                            22184 ; 638  |///////////////////////////////////////////////////////////////////////
                            22185 ; 639  |//! \brief
                            22186 ; 640  |//!
                            22187 ; 641  |//! \fntype Function
                            22188 ; 642  |//!
                            22189 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            22190 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names
                                  .
                            22191 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            22192 ; 646  |//!
                            22193 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            22194 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed f
                                  rom UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            22195 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            22196 ; 650  |//!
                            22197 ; 651  |//! \return
                            22198 ; 652  |//!
                            22199 ; 653  |///////////////////////////////////////////////////////////////////////
                            22200 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            22201 ; 655  |
                            22202 ; 656  |///////////////////////////////////////////////////////////////////////
                            22203 ; 657  |//! \brief
                            22204 ; 658  |//!
                            22205 ; 659  |//! \fntype Function
                            22206 ; 660  |//!
                            22207 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            22208 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice buildi
                                  ng
                            22209 ; 663  |//! of music library for that particular media.
                            22210 ; 664  |//!
                            22211 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            22212 ; 666  |//!
                            22213 ; 667  |//! \return
                            22214 ; 668  |//!
                            22215 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            22216 ; 670  |//!         function.
                            22217 ; 671  |///////////////////////////////////////////////////////////////////////
                            22218 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            22219 ; 673  |
                            22220 ; 674  |///////////////////////////////////////////////////////////////////////
                            22221 ; 675  |//! \brief
                            22222 ; 676  |//!
                            22223 ; 677  |//! \fntype Function
                            22224 ; 678  |//!
                            22225 ; 679  |//! Called by UI, the merge the music library tables album,
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 368

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22226 ; 680  |//! artist, genre, song and year.
                            22227 ; 681  |//!
                            22228 ; 682  |//! \param[in]  none
                            22229 ; 683  |//!
                            22230 ; 684  |//! \return
                            22231 ; 685  |//!
                            22232 ; 686  |///////////////////////////////////////////////////////////////////////
                            22233 ; 687  |void ML_MergeLibraryTables(void);
                            22234 ; 688  |
                            22235 ; 689  |///////////////////////////////////////////////////////////////////////
                            22236 ; 690  |//! \brief
                            22237 ; 691  |//!
                            22238 ; 692  |//! \fntype Function
                            22239 ; 693  |//!
                            22240 ; 694  |//! Called by UI, the merge the music library tables album,
                            22241 ; 695  |//! artist, genre, song and year.
                            22242 ; 696  |//!
                            22243 ; 697  |//! \param[in]  none
                            22244 ; 698  |//!
                            22245 ; 699  |//! \return
                            22246 ; 700  |//!
                            22247 ; 701  |///////////////////////////////////////////////////////////////////////
                            22248 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            22249 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            22250 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            22251 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            22252 ; 706  |
                            22253 ; 707  |///////////////////////////////////////////////////////////////////////
                            22254 ; 708  |//! \brief
                            22255 ; 709  |//!
                            22256 ; 710  |//! \fntype Function
                            22257 ; 711  |//!
                            22258 ; 712  |//! \param[in]
                            22259 ; 713  |//!
                            22260 ; 714  |//! \return
                            22261 ; 715  |//!
                            22262 ; 716  |///////////////////////////////////////////////////////////////////////
                            22263 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            22264 ; 718  |
                            22265 ; 719  |/*========================================================================================
                                  ========*/
                            22266 ; 720  |
                            22267 ; 721  |// Siukoon 2005-02-28
                            22268 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            22269 ; 723  |#ifdef _SUPPORT_2000_SONGS_
                            22270 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            22271 ; 725  |#else
                            22272 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            22273 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            22274 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            22275 ; 729  |#define WORD_PER_SECTOR             (171)
                            22276 ; 730  |#define BYTE_PER_SECTOR             (512)
                            22277 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            22278 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PE
                                  R_SECTOR)
                            22279 ; 733  |
                            22280 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            22281 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            22282 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_B
                                  YTE_PER_SECTOR)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 369

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22283 ; 737  |
                            22284 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            22285 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            22286 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            22287 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            22288 ; 742  |
                            22289 ; 743  |/////////////////////
                            22290 ; 744  |
                            22291 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
                            22292 ; 746  |
                            22293 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            22294 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            22295 ; 749  |#else
                            22296 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            22297 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            22298 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                                  
                            22299 ; 753  |
                            22300 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            22301 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            22302 ; 756  |
                            22303 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            22304 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            22305 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            22306 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            22307 ; 761  |#else
                            22308 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            22309 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            22310 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            22311 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            22312 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            22313 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            22314 ; 768  |
                            22315 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            22316 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            22317 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            22318 ; 772  |#else
                            22319 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG
                                  _PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            22320 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            22321 ; 775  |
                            22322 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            22323 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SI
                                  ZE_IN_BYTE)
                            22324 ; 778  |
                            22325 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            22326 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            22327 ; 781  |
                            22328 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            22329 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            22330 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            22331 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            22332 ; 786  |#else
                            22333 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            22334 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            22335 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            22336 ; 790  |
                            22337 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            22338 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6
                                  )
                            22339 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            22340 ; 794  |#else
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 370

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22341 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            22342 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            22343 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            22344 ; 798  |
                            22345 ; 799  |#ifdef __cplusplus
                            22346 ; 800  |}
                            22347 ; 801  |#endif
                            22348 ; 802  |
                            22349 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            22350 
                            22352 
                            22353 ; 6    |#include "fsapi.h"
                            22354 
                            22356 
                            22357 ; 1    |#ifndef _FSAPI_H_
                            22358 ; 2    |#define _FSAPI_H_
                            22359 ; 3    |#include "filespec.h"
                            22360 
                            22362 
                            22363 ; 1    |#ifndef _FILESPEC_H_
                            22364 ; 2    |#define _FILESPEC_H_
                            22365 ; 3    |#include  "fstypes.h"
                            22366 
                            22368 
                            22369 ; 1    |#ifndef _FS_TYPE_H_
                            22370 ; 2    |#define _FS_TYPE_H_
                            22371 ; 3    |
                            22372 ; 4    |#include   "types.h"
                            22373 
                            22375 
                            22376 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            22377 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            22378 ; 3    |//
                            22379 ; 4    |// Filename: types.h
                            22380 ; 5    |// Description: Standard data types
                            22381 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            22382 ; 7    |
                            22383 ; 8    |#ifndef _TYPES_H
                            22384 ; 9    |#define _TYPES_H
                            22385 ; 10   |
                            22386 ; 11   |// TODO:  move this outta here!
                            22387 ; 12   |#if !defined(NOERROR)
                            22388 ; 13   |#define NOERROR 0
                            22389 ; 14   |#define SUCCESS 0
                            22390 ; 15   |#endif 
                            22391 ; 16   |#if !defined(SUCCESS)
                            22392 ; 17   |#define SUCCESS  0
                            22393 ; 18   |#endif
                            22394 ; 19   |#if !defined(ERROR)
                            22395 ; 20   |#define ERROR   -1
                            22396 ; 21   |#endif
                            22397 ; 22   |#if !defined(FALSE)
                            22398 ; 23   |#define FALSE 0
                            22399 ; 24   |#endif
                            22400 ; 25   |#if !defined(TRUE)
                            22401 ; 26   |#define TRUE  1
                            22402 ; 27   |#endif
                            22403 ; 28   |
                            22404 ; 29   |#if !defined(NULL)
                            22405 ; 30   |#define NULL 0
                            22406 ; 31   |#endif
                            22407 ; 32   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 371

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22408 ; 33   |#define MAX_INT     0x7FFFFF
                            22409 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            22410 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            22411 ; 36   |#define MAX_ULONG   (-1) 
                            22412 ; 37   |
                            22413 ; 38   |#define WORD_SIZE   24              // word size in bits
                            22414 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            22415 ; 40   |
                            22416 ; 41   |
                            22417 ; 42   |#define BYTE    unsigned char       // btVarName
                            22418 ; 43   |#define CHAR    signed char         // cVarName
                            22419 ; 44   |#define USHORT  unsigned short      // usVarName
                            22420 ; 45   |#define SHORT   unsigned short      // sVarName
                            22421 ; 46   |#define WORD    unsigned int        // wVarName
                            22422 ; 47   |#define INT     signed int          // iVarName
                            22423 ; 48   |#define DWORD   unsigned long       // dwVarName
                            22424 ; 49   |#define LONG    signed long         // lVarName
                            22425 ; 50   |#define BOOL    unsigned int        // bVarName
                            22426 ; 51   |#define FRACT   _fract              // frVarName
                            22427 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            22428 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            22429 ; 54   |#define FLOAT   float               // fVarName
                            22430 ; 55   |#define DBL     double              // dVarName
                            22431 ; 56   |#define ENUM    enum                // eVarName
                            22432 ; 57   |#define CMX     _complex            // cmxVarName
                            22433 ; 58   |typedef WORD UCS3;                   // 
                            22434 ; 59   |
                            22435 ; 60   |#define UINT16  unsigned short
                            22436 ; 61   |#define UINT8   unsigned char   
                            22437 ; 62   |#define UINT32  unsigned long
                            22438 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            22439 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            22440 ; 65   |#define WCHAR   UINT16
                            22441 ; 66   |
                            22442 ; 67   |//UINT128 is 16 bytes or 6 words
                            22443 ; 68   |typedef struct UINT128_3500 {   
                            22444 ; 69   |    int val[6];     
                            22445 ; 70   |} UINT128_3500;
                            22446 ; 71   |
                            22447 ; 72   |#define UINT128   UINT128_3500
                            22448 ; 73   |
                            22449 ; 74   |// Little endian word packed byte strings:   
                            22450 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            22451 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            22452 ; 77   |// Little endian word packed byte strings:   
                            22453 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            22454 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            22455 ; 80   |
                            22456 ; 81   |// Declare Memory Spaces To Use When Coding
                            22457 ; 82   |// A. Sector Buffers
                            22458 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            22459 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            22460 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            22461 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            22462 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            22463 ; 88   |// B. Media DDI Memory
                            22464 ; 89   |#define MEDIA_DDI_MEM _Y
                            22465 ; 90   |
                            22466 ; 91   |
                            22467 ; 92   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 372

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22468 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            22469 ; 94   |// Examples of circular pointers:
                            22470 ; 95   |//    INT CIRC cpiVarName
                            22471 ; 96   |//    DWORD CIRC cpdwVarName
                            22472 ; 97   |
                            22473 ; 98   |#define RETCODE INT                 // rcVarName
                            22474 ; 99   |
                            22475 ; 100  |// generic bitfield structure
                            22476 ; 101  |struct Bitfield {
                            22477 ; 102  |    unsigned int B0  :1;
                            22478 ; 103  |    unsigned int B1  :1;
                            22479 ; 104  |    unsigned int B2  :1;
                            22480 ; 105  |    unsigned int B3  :1;
                            22481 ; 106  |    unsigned int B4  :1;
                            22482 ; 107  |    unsigned int B5  :1;
                            22483 ; 108  |    unsigned int B6  :1;
                            22484 ; 109  |    unsigned int B7  :1;
                            22485 ; 110  |    unsigned int B8  :1;
                            22486 ; 111  |    unsigned int B9  :1;
                            22487 ; 112  |    unsigned int B10 :1;
                            22488 ; 113  |    unsigned int B11 :1;
                            22489 ; 114  |    unsigned int B12 :1;
                            22490 ; 115  |    unsigned int B13 :1;
                            22491 ; 116  |    unsigned int B14 :1;
                            22492 ; 117  |    unsigned int B15 :1;
                            22493 ; 118  |    unsigned int B16 :1;
                            22494 ; 119  |    unsigned int B17 :1;
                            22495 ; 120  |    unsigned int B18 :1;
                            22496 ; 121  |    unsigned int B19 :1;
                            22497 ; 122  |    unsigned int B20 :1;
                            22498 ; 123  |    unsigned int B21 :1;
                            22499 ; 124  |    unsigned int B22 :1;
                            22500 ; 125  |    unsigned int B23 :1;
                            22501 ; 126  |};
                            22502 ; 127  |
                            22503 ; 128  |union BitInt {
                            22504 ; 129  |        struct Bitfield B;
                            22505 ; 130  |        int        I;
                            22506 ; 131  |};
                            22507 ; 132  |
                            22508 ; 133  |#define MAX_MSG_LENGTH 10
                            22509 ; 134  |struct CMessage
                            22510 ; 135  |{
                            22511 ; 136  |        unsigned int m_uLength;
                            22512 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            22513 ; 138  |};
                            22514 ; 139  |
                            22515 ; 140  |typedef struct {
                            22516 ; 141  |    WORD m_wLength;
                            22517 ; 142  |    WORD m_wMessage;
                            22518 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            22519 ; 144  |} Message;
                            22520 ; 145  |
                            22521 ; 146  |struct MessageQueueDescriptor
                            22522 ; 147  |{
                            22523 ; 148  |        int *m_pBase;
                            22524 ; 149  |        int m_iModulo;
                            22525 ; 150  |        int m_iSize;
                            22526 ; 151  |        int *m_pHead;
                            22527 ; 152  |        int *m_pTail;
                            22528 ; 153  |};
                            22529 ; 154  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 373

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22530 ; 155  |struct ModuleEntry
                            22531 ; 156  |{
                            22532 ; 157  |    int m_iSignaledEventMask;
                            22533 ; 158  |    int m_iWaitEventMask;
                            22534 ; 159  |    int m_iResourceOfCode;
                            22535 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            22536 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            22537 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            22538 ; 163  |    int m_uTimeOutHigh;
                            22539 ; 164  |    int m_uTimeOutLow;
                            22540 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            22541 ; 166  |};
                            22542 ; 167  |
                            22543 ; 168  |union WaitMask{
                            22544 ; 169  |    struct B{
                            22545 ; 170  |        unsigned int m_bNone     :1;
                            22546 ; 171  |        unsigned int m_bMessage  :1;
                            22547 ; 172  |        unsigned int m_bTimer    :1;
                            22548 ; 173  |        unsigned int m_bButton   :1;
                            22549 ; 174  |    } B;
                            22550 ; 175  |    int I;
                            22551 ; 176  |} ;
                            22552 ; 177  |
                            22553 ; 178  |
                            22554 ; 179  |struct Button {
                            22555 ; 180  |        WORD wButtonEvent;
                            22556 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            22557 ; 182  |};
                            22558 ; 183  |
                            22559 ; 184  |struct Message {
                            22560 ; 185  |        WORD wMsgLength;
                            22561 ; 186  |        WORD wMsgCommand;
                            22562 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            22563 ; 188  |};
                            22564 ; 189  |
                            22565 ; 190  |union EventTypes {
                            22566 ; 191  |        struct CMessage msg;
                            22567 ; 192  |        struct Button Button ;
                            22568 ; 193  |        struct Message Message;
                            22569 ; 194  |};
                            22570 ; 195  |
                            22571 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            22572 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            22573 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            22574 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            22575 ; 200  |
                            22576 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            22577 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            22578 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            22579 ; 204  |
                            22580 ; 205  |#if DEBUG
                            22581 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            22582 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            22583 ; 208  |#else 
                            22584 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            22585 ; 210  |#define DebugBuildAssert(x)    
                            22586 ; 211  |#endif
                            22587 ; 212  |
                            22588 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            22589 ; 214  |//  #pragma asm
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 374

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22590 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            22591 ; 216  |//  #pragma endasm
                            22592 ; 217  |
                            22593 ; 218  |
                            22594 ; 219  |#ifdef COLOR_262K
                            22595 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            22596 ; 221  |#elif defined(COLOR_65K)
                            22597 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            22598 ; 223  |#else
                            22599 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            22600 ; 225  |#endif
                            22601 ; 226  |    
                            22602 ; 227  |#endif // #ifndef _TYPES_H
                            22603 
                            22605 
                            22606 ; 5    |
                            22607 ; 6    |// move FSMEDIA_TABLE from devicetable.h  15Apr2005   First moved in SDK2.6.
                            22608 ; 7    |typedef struct
                            22609 ; 8    |{
                            22610 ; 9    |
                            22611 ; 10   |INT     _Y BytesPerSector;
                            22612 ; 11   |INT     _Y SectorsPerCluster;
                            22613 ; 12   |INT     _Y RsvdSectors;
                            22614 ; 13   |INT     _Y NoOfFATs;
                            22615 ; 14   |INT     _Y MaxRootDirEntries;
                            22616 ; 15   |LONG    _Y TotalSectors;
                            22617 ; 16   |LONG    _Y FATSize;
                            22618 ; 17   |LONG    _Y RootdirCluster;
                            22619 ; 18   |//INT   _Y FSInfoSector;
                            22620 ; 19   |//INT   _Y BkBootSector;
                            22621 ; 20   |LONG    _Y NextFreeCluster;
                            22622 ; 21   |LONG    _Y TotalFreeClusters;
                            22623 ; 22   |INT     _Y RootDirSectors;
                            22624 ; 23   |INT     _Y FIRSTDataSector;
                            22625 ; 24   |INT    _Y FATType;
                            22626 ; 25   |LONG   _Y TotalNoofclusters;
                            22627 ; 26   |INT    _Y ClusterMask;
                            22628 ; 27   |INT    _Y ClusterShift;
                            22629 ; 28   |INT    _Y SectorShift;
                            22630 ; 29   |INT    _Y SectorMask;
                            22631 ; 30   |INT    _Y DevicePresent;
                            22632 ; 31   |LONG   _Y FirRootdirsec;
                            22633 ; 32   |INT             _Y FSInfoSector;
                            22634 ; 33   |}FSMEDIA_TABLE;
                            22635 ; 34   |
                            22636 ; 35   |
                            22637 ; 36   |#define         MAXDEVICES              2
                            22638 ; 37   |//#define       NUMCACHES               8  // this is already in fsproj.h (2 for player 2 
                                  for mtp as of 28jun2005) TOVERIFY 2 ok for player and mtp. 
                            22639 ; 38   |
                            22640 ; 39   |// NOTE:  This offset is the same no matter what the sector actual size!  
                            22641 ; 40   |//        TOVERIFY 3.0 doesn't have this defined but uses it in filesystempresent.c. lbmlc
                                   def'd it here so I insert it here.
                            22642 ; 41   |#define         FATFS_SIGNATURE_OFFSET  510
                            22643 ; 42   |#define         BOOTSECTOR              0
                            22644 ; 43   |#define     FSINFOSECTOR        1
                            22645 ; 44   |
                            22646 ; 45   |#define     READ_MODE           1
                            22647 ; 46   |#define     WRITE_MODE          2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 375

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22648 ; 47   |#define     APPEND_MODE         4
                            22649 ; 48   |#define     SEQ_WRITE_MODE      8
                            22650 ; 49   |#define     DIRECTORY_MODE         16
                            22651 ; 50   |#define     CREATE_MODE        32
                            22652 ; 51   |
                            22653 ; 52   |#define     RPLUS               5
                            22654 ; 53   |#define     WPLUS                   6
                            22655 ; 54   |#define     APLUS               7
                            22656 ; 55   |
                            22657 ; 56   |
                            22658 ; 57   |
                            22659 ; 58   |#define     X_MEMORY            0
                            22660 ; 59   |#define     Y_MEMORY            2
                            22661 ; 60   |#define     P_MEMORY            4
                            22662 ; 61   |
                            22663 ; 62   |#define     FAT12               0 
                            22664 ; 63   |#define     FAT16               1   
                            22665 ; 64   |#define     FAT32               2 
                            22666 ; 65   |
                            22667 ; 66   |
                            22668 ; 67   |#define FAT12EOF            0x0FFF
                            22669 ; 68   |#define FAT16EOF            0xFFFF
                            22670 ; 69   |#define FAT32EOF            0x0FFFFFFF
                            22671 ; 70   |
                            22672 ; 71   |
                            22673 ; 72   |
                            22674 ; 73   |#define FAT12FREECX         0x000
                            22675 ; 74   |#define FAT16FREECX         0x0000
                            22676 ; 75   |#define FAT32FREECX         0x00000000
                            22677 ; 76   |
                            22678 ; 77   |
                            22679 ; 78   |#define  DBCS               1
                            22680 ; 79   |#define  UNICODE            2
                            22681 ; 80   |
                            22682 ; 81   |
                            22683 ; 82   |#define     CREATION_DATE       1
                            22684 ; 83   |#define     CREATION_TIME       2
                            22685 ; 84   |#define     MODIFICATION_DATE   3
                            22686 ; 85   |#define     MODIFICATION_TIME   4
                            22687 ; 86   |
                            22688 ; 87   |
                            22689 ; 88   |#define     READ_ONLY      0X01
                            22690 ; 89   |#define     HIDDEN         0X02
                            22691 ; 90   |#define     SYSTEM         0X04
                            22692 ; 91   |#define     VOLUME_ID      0X08
                            22693 ; 92   |#define     DIRECTORY      0X10
                            22694 ; 93   |#define     ARCHIVE        0X20
                            22695 ; 94   |
                            22696 ; 95   |#define READCOUNTER         105
                            22697 ; 96   |#define WRITECOUNTER        100
                            22698 ; 97   |#define FLUSHCOUNTER        200
                            22699 ; 98   |
                            22700 ; 99   |
                            22701 ; 100  |#define DEFAULT_MEMORY      Y_MEMORY
                            22702 ; 101  |
                            22703 ; 102  |#define  CWD_HANDLE           0
                            22704 ; 103  |#define  DIRECTORY_HANDLE     1
                            22705 ; 104  |#define  FIRST_VALID_HANDLE   2
                            22706 ; 105  |#define  END_OF_DIR_PATH      3
                            22707 ; 106  |
                            22708 ; 107  |//Constants for Sector read and write (Normal and FAT 
                            22709 ; 108  |#define         NORMALTYPE              0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 376

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22710 ; 109  |#define         FATTYPE                 1
                            22711 ; 110  |#define     RAWTYPE         2
                            22712 ; 111  |
                            22713 ; 112  |#define  SHORTNAMERES_CH      6
                            22714 ; 113  |#define  LONGNAMERES_CH       9
                            22715 ; 114  |#define  MAXFILENAME_CH       260
                            22716 ; 115  |
                            22717 ; 116  |#define VOLUME_TYPE          0
                            22718 ; 117  |#define DIR_TYPE             1
                            22719 ; 118  |#define FILE_TYPE            2
                            22720 ; 119  |                                           
                            22721 ; 120  |#define WRITE_TYPE_RANDOM               0
                            22722 ; 121  |#define WRITE_TYPE_SEQ_FIRST    1
                            22723 ; 122  |#define WRITE_TYPE_SEQ_NEXT             2
                            22724 ; 123  |#define WRITE_TYPE_NOREADBACK   3
                            22725 ; 124  |                  
                            22726 ; 125  |
                            22727 ; 126  |#define     HANDLEENTRYSIZE         19
                            22728 ; 127  |
                            22729 ; 128  |// DEVICERECORDSIZE is now only defined in cachedef.h so deleted from here in first 3.1 pr
                                  elim 
                            22730 ; 129  |
                            22731 ; 130  |#define     CACHEDESCRSIZE          8
                            22732 ; 131  |#define     CACHEBUFSIZE            705
                            22733 ; 132  |
                            22734 ; 133  |#define     UCS2s                     0
                            22735 ; 134  |#define     UCS3s                     1
                            22736 ; 135  |
                            22737 ; 136  |#define     FAT32FSIFREECOUNTSIZE       4
                            22738 ; 137  |
                            22739 ; 138  |#endif // _FS_TYPE_H_
                            22740 ; 139  |
                            22741 
                            22743 
                            22744 ; 4    |#define MAX_FILESNAME   13
                            22745 ; 5    |
                            22746 ; 6    |typedef struct {
                            22747 ; 7    |    INT     gCurrentRecord;
                            22748 ; 8    |    INT     DirAttribute;
                            22749 ; 9    |    _packed char    FileName[9];
                            22750 ; 10   |    _packed char    FileExtension[4];
                            22751 ; 11   |}FILESPEC;
                            22752 ; 12   |
                            22753 ; 13   |typedef struct {
                            22754 ; 14   |    INT attrib;
                            22755 ; 15   |        LONG FileSize;
                            22756 ; 16   |    int  device;
                            22757 ; 17   |    INT startrecord;
                            22758 ; 18   |    _packed char name[MAX_FILESNAME];
                            22759 ; 19   |        LONG Key;
                            22760 ; 20   |}Finddata;
                            22761 ; 21   |#endif
                            22762 ; 22   |
                            22763 
                            22765 
                            22766 ; 4    |extern _reentrant LONG Ftell(INT HandleNumber);
                            22767 ; 5    |extern _reentrant LONG Feof(INT HandleNumber);
                            22768 ; 6    |extern _reentrant INT *Fputs(INT HandleNumber,INT *Buffer);
                            22769 ; 7    |extern _reentrant LONG Fread(INT HandleNumber,INT *Buffer,LONG NumBytesToRead,INT Source_M
                                  emory,INT MOdulo);
                            22770 ; 8    |extern _reentrant INT Fgetc(INT HandleNumber);
                            22771 ; 9    |extern _reentrant INT Fputc(INT HandleNumber,INT ByteToWrite);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 377

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22772 ; 10   |extern _reentrant LONG ReadDirectoryRecord(INT HandleNumber,INT RecordNumber,INT *Buffer);
                                  
                            22773 ; 11   |extern _reentrant INT Fseek(INT HandleNumber,LONG NumBytesToSeek,INT SeekPosition);
                            22774 ; 12   |extern _reentrant INT Fopen(_packed char *filepath,_packed char *mode);
                            22775 ; 13   |extern _reentrant LONG Fwrite(INT HandleNumber,INT  *Buffer,LONG NumBytesToWrite,INT Sourc
                                  e_Memory,INT MOdulo);
                            22776 ; 14   |extern _reentrant LONG Totalfreecluster(INT DeviceNum);
                            22777 ; 15   |extern _reentrant INT Rmdir(_packed char *filepath);
                            22778 ; 16   |extern _reentrant INT Rmdirw(_packed char *filepath);
                            22779 ; 17   |extern _reentrant INT Mkdir(_packed char *filepath);
                            22780 ; 18   |
                            22781 ; 19   |        //      SGTL-HK 27-05-2005
                            22782 ; 20   |extern _reentrant INT Mkdirw(UCS3 *filepath);
                            22783 ; 21   |
                            22784 ; 22   |extern _reentrant INT Chdir(_packed char *filepath);
                            22785 ; 23   |extern _reentrant INT FastOpen(LONG Key,_packed char *mode);
                            22786 ; 24   |
                            22787 ; 25   |extern _reentrant INT Setcwd(_packed char *filepath, _packed char *gCworkingDir,INT index,
                                  INT length);
                            22788 ; 26   |extern _reentrant _packed char *Getcwd(void);
                            22789 ; 27   |extern  _reentrant _packed char *Fgets(INT HandleNumber,INT NumBytesToRead, _packed char *
                                  Buffer);
                            22790 ; 28   |extern INT  FSInit(INT _X *bufx, INT _Y *bufy, INT maxdevices, INT maxhandles, INT maxcach
                                  es);
                            22791 ; 29   |extern INT  FlushCache(void);
                            22792 ; 30   |extern _reentrant INT FsShutDown(void);
                            22793 ; 31   |extern _reentrant LONG GetFileSize(INT HandleNumber);
                            22794 ; 32   |
                            22795 ; 33   |extern _reentrant INT filegetattrib(_packed char *FilePath);
                            22796 ; 34   |extern _reentrant INT Fopenw(INT *filepath,_packed char *mode);
                            22797 ; 35   |extern _reentrant INT Fremove(_packed char *filepath);
                            22798 ; 36   |extern _reentrant INT Fremovew(_packed char *filepath);
                            22799 ; 37   |extern _reentrant void DBCSToUnicode(_packed unsigned char *pDBCS, WORD *pUnicode,INT iLen
                                  gth);
                            22800 ; 38   |extern INT FlushCache(void);
                            22801 ; 39   |extern _reentrant INT DeleteTree(_packed char *Path);
                            22802 ; 40   |extern _reentrant INT Fclose(INT HandleNumber);
                            22803 ; 41   |extern INT FSMediaPresent(INT DeviceNum);
                            22804 ; 42   |extern INT FSFATType (INT DeviceNum);
                            22805 ; 43   |extern  INT _reentrant  GetVolumeLabel(_packed char *Buffer,INT DeviceNum);
                            22806 ; 44   |extern _reentrant INT SetVolumeLabel(_packed char *Buffer,INT DeviceNum);
                            22807 ; 45   |extern _reentrant LONG FgetFastHandle(INT HandleNumber);
                            22808 ; 46   |
                            22809 ; 47   |extern _reentrant INT ConstructLongFileName(INT HandleNumber, INT RecordNumber, INT *LFNBu
                                  ffer);
                            22810 ; 48   |extern _reentrant void Uppercase(_packed char *file); 
                            22811 ; 49   |extern _reentrant INT FindNext(INT HandleNumber,Finddata *_finddata);
                            22812 
                            22822 
                            22823 ; 50   |extern _reentrant INT FindFirst(Finddata *_finddata,_packed char *FileName);
                            22824 ; 51   |extern _reentrant void ClearData(Finddata *_finddata);
                            22825 ; 52   |extern _reentrant INT GetShortfilename(LONG Key,INT *Buffer);
                            22826 ; 53   |
                            22827 ; 54   |
                            22828 ; 55   |
                            22829 ; 56   |
                            22830 ; 57   |typedef struct
                            22831 ; 58   |{
                            22832 ; 59   |
                            22833 ; 60   |INT             Day;
                            22834 ; 61   |INT             Month;
                            22835 ; 62   |INT             Year;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 378

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22836 ; 63   |}DIR_DATE;
                            22837 ; 64   |
                            22838 ; 65   |
                            22839 ; 66   |typedef struct
                            22840 ; 67   |{
                            22841 ; 68   |
                            22842 ; 69   |INT             Second;
                            22843 ; 70   |INT             Minute;
                            22844 ; 71   |INT             Hour;
                            22845 ; 72   |}DIR_TIME;
                            22846 ; 73   |
                            22847 ; 74   |
                            22848 ; 75   |typedef struct
                            22849 ; 76   |{
                            22850 ; 77   |LONG CurrentOffset;     
                            22851 ; 78   |LONG CurrentCluster;
                            22852 ; 79   |}HANDLECONTEXT;
                            22853 ; 80   |
                            22854 ; 81   |extern _reentrant INT filesetattrib(INT HandleNumber,INT dirattribute);
                            22855 ; 82   |extern _reentrant INT filesetdate(_packed char *FilePath,INT crt_mod_date_time_para,DIR_DA
                                  TE *dirdate,DIR_TIME *dirtime);
                            22856 
                            22867 
                            22868 ; 83   |extern _reentrant INT filegetdate(INT HandleNumber,INT crt_mod_date_time_para,DIR_DATE *di
                                  rdate,DIR_TIME *dirtime);
                            22869 ; 84   |#endif
                            22870 
                            22872 
                            22873 ; 7    |////////////////////////////////////////////////////////////////////////////////
                            22874 ; 8    |//  Equates
                            22875 ; 9    |////////////////////////////////////////////////////////////////////////////////
                            22876 ; 10   |//Traversal return types
                            22877 ; 11   |#define PLAYLIST_END_TRAVERSAL_SUCCESS  (PLAYLIST_LAST_RETCODE + 1)
                            22878 ; 12   |#define PLAYLIST_END_TRAVERSAL_FAILURE  (PLAYLIST_LAST_RETCODE + 2)
                            22879 ; 13   |#define PLAYLIST_FILE_LOCATE_SUCCESS    (PLAYLIST_LAST_RETCODE + 3)
                            22880 ; 14   |
                            22881 ; 15   |#define PLAYSET_MUSIC 0
                            22882 ; 16   |#define PLAYSET_VOICE 1
                            22883 ; 17   |#define PLAYSET_FOLDER_PLAY 2
                            22884 ; 18   |#define PLAYSET_FAVORITES 3
                            22885 ; 19   |
                            22886 ; 20   |#define PLAYLIST_REPEAT_OFF     0
                            22887 ; 21   |#define PLAYLIST_REPEAT_ALL     1
                            22888 ; 22   |#define PLAYLIST_REPEAT_ONE     2
                            22889 ; 23   |
                            22890 ; 24   |#define SELECT_TRACKS   0
                            22891 ; 25   |#define ORDER_TRACKS    1
                            22892 ; 26   |#define BUILD_FILE_LINKS        2
                            22893 ; 27   |#define RESTORE_BOOKMARK 3
                            22894 ; 28   |        //      SGTL-HK 28-10-2004
                            22895 ; 29   |#define BUILD_DIR_LINKS         4
                            22896 ; 30   |
                            22897 ; 31   |
                            22898 ; 32   |#define ATTR_UNACCEPTABLE  (ATTR_HIDDEN|ATTR_SYSTEM|ATTR_VOLUME_ID)
                            22899 ; 33   |
                            22900 ; 34   |#define DIR_SEPARATOR   0x00002f        // "\"
                            22901 ; 35   |#define ROOT_SEPARATOR  0x002f3A        // ":\" swizzled
                            22902 ; 36   |
                            22903 ; 37   |#define DEPTH_VOICE_DIR 1       //depth of voice directory
                            22904 ; 38   |
                            22905 ; 39   |#define TYPE_DIR 0
                            22906 ; 40   |#define TYPE_FILE 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 379

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22907 ; 41   |
                            22908 ; 42   |#define IS_TRASH        0
                            22909 ; 43   |#define IS_VOICE_DIR 1
                            22910 ; 44   |#define IS_VALID_AUDIO 2
                            22911 ; 45   |#define IS_VOICE_FILE  3
                            22912 ; 46   |
                            22913 ; 47   |//List containing audio file extensions
                            22914 ; 48   |#define WMA_FILE_EXT     0x414D57
                            22915 ; 49   |#define MP3_FILE_EXT     0x33504d
                            22916 ; 50   |#define WAV_FILE_EXT     0x564157
                            22917 ; 51   |#define MP4_FILE_EXT     0x34504d
                            22918 ; 52   |#define M4A_FILE_EXT     0x41344d
                            22919 ; 53   |#define ASF_FILE_EXT     0x465341
                            22920 ; 54   |#define AUDIBLE_FILE_EXT         0x004141
                            22921 ; 55   |#define JPG_FILE_EXT     0x47504a
                            22922 ; 56   |#define BMP_FILE_EXT     0x504d42
                            22923 ; 57   |#define SMV_FILE_EXT     0x564d53
                            22924 ; 58   |
                            22925 ; 59   |#define VOICE_PATH_0    0x2f3a61        // a:/ in dyslexical order
                            22926 ; 60   |#define VOICE_PATH_1    0x494f56        // VOI in dyslexical order
                            22927 ; 61   |#define VOICE_PATH_2    0x2f4543        // CE/ in dyslexical order
                            22928 ; 62   |#define VOICE_PATH_3    0x000000        // terminating 0
                            22929 ; 63   |
                            22930 ; 64   |#define FM_PATH_0               0x2f3a61        // a:/ in dyslexical order
                            22931 ; 65   |#define FM_PATH_1               0x2f4d46        // FM/ in dyslexical order
                            22932 ; 66   |#define FM_PATH_2               0x000000        // terminating 0
                            22933 ; 67   |
                            22934 ; 68   |#define LINEIN_PATH_0   0x2f3a61        // a:/ in dyslexical order
                            22935 ; 69   |#define LINEIN_PATH_1   0x4e494c        // LIN in dyslexical order
                            22936 ; 70   |#define LINEIN_PATH_2   0x492d45        // E-I in dyslexical order
                            22937 ; 71   |#define LINEIN_PATH_3   0x002f4e        // N/  in dyslexical order
                            22938 ; 72   |
                            22939 ; 73   |#define NAME_SFN        0
                            22940 ; 74   |#define NAME_LFN        1
                            22941 ; 75   |//Error code for unsupported file Names or Extensions
                            22942 ; 76   |#define META_DATA_FILE_NOT_SUPPORTED        (WORD)(0x101)
                            22943 ; 77   |
                            22944 ; 78   |#define FINDDATA_CACHE_SIZE   20
                            22945 ; 79   |
                            22946 ; 80   |// this number is used to skip mac resource fork files when loading the playlist
                            22947 ; 81   |// the resource SFN start with _ end with the same extension (i.e. mp3)
                            22948 ; 82   |// a SMALL sample of test files shows that the resource file is typically 82 bytes.
                            22949 ; 83   |#define MAC_RESOURCE_NUM_BYTES   512
                            22950 ; 84   |
                            22951 ; 85   |extern int g_iPlaylistRepeat;
                            22952 ; 86   |extern int g_bPlaylistShuffle;
                            22953 ; 87   |extern DWORD dStart, dEnd, dDiff;       //for timing measurements
                            22954 ; 88   |extern _packed BYTE DirPath[MAX_DIRNAME_LENGTH];
                            22955 ; 89   |extern BOOL g_Rebuild;
                            22956 ; 90   |extern RAM_SONG_INFO_T  song_info;
                            22957 ; 91   |extern INT  g_file_time;
                            22958 ; 92   |extern INT  g_unicode;
                            22959 ; 93   |extern DWORD    g_dwFastKey;
                            22960 ; 94   |extern INT  g_iRecordNum;
                            22961 ; 95   |extern DWORD    g_FileKey;
                            22962 ; 96   |extern DIR_DATE g_dirdate;
                            22963 ; 97   |extern DIR_TIME g_dirtime;
                            22964 ; 98   |extern INT  *pHighestNumber;
                            22965 ; 99   |extern INT  g_iHighestVoiceNumber;
                            22966 ; 100  |extern INT  g_iHighestFMNumber;
                            22967 ; 101  |extern INT  g_iHighestLineNumber;
                            22968 ; 102  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 380

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22969 ; 103  |INT _reentrant Playlist_GetPlaySet(void);
                            22970 ; 104  |INT _reentrant Playlist_SetPlaySet(INT, INT, INT*);
                            22971 ; 105  |INT _reentrant Playlist_Initialize(INT, INT, INT*);
                            22972 ; 106  |INT _reentrant Playlist_BuildMusicLib(INT iIgnored1, INT iIgnored2, INT* pIgnored);
                            22973 ; 107  |_reentrant RETCODE Playlist_PopulateMusicLib(int iDevice, int iDepth, DWORD dwDirKey,INT R
                                  ecordNumber);
                            22974 ; 108  |_reentrant INT Playlist_SetPlaySet(INT , INT, INT*);
                            22975 ; 109  |void _reentrant Playlist_ResetPlayset(void);
                            22976 ; 110  |BOOL _reentrant Playlist_ValidateEntry(INT iEntryType,INT iReason, INT* pPtr);
                            22977 ; 111  |
                            22978 ; 112  |//////////////////////////////////////////////////////////////////////////////////////////
                                  /////////////////
                            22979 ; 113  |/////playlist3 helper functions
                            22980 ; 114  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////////
                            22981 ; 115  |BOOL _reentrant Playlist_IsValidAudioFile(LONG lFileSize, _packed BYTE* pFileName);
                            22982 ; 116  |_reentrant INT Playlist_GetFileExtention(INT iIgnored1, INT iIgnored2, INT* pPtr);
                            22983 ; 117  |_reentrant BOOL IsTrashDir(_packed BYTE* pszName);
                            22984 ; 118  |_reentrant DWORD Playlist_GenerateFastKey(INT iDevice,LONG DirSector,INT iDirOffset);
                            22985 ; 119  |_reentrant INT ExtractDirSector1(DWORD Key);
                            22986 ; 120  |_reentrant INT ExtractDirSector2(DWORD Key);
                            22987 ; 121  |_reentrant INT ExtractDirOffset(DWORD Key);
                            22988 ; 122  |_reentrant RETCODE Playlist_GetRootString(_packed BYTE* pBuffer, INT iDevice);
                            22989 ; 123  |_reentrant RETCODE Playlist_LocateFileEntryFromName(INT iUnused1, INT iUnused2, INT* pPtr)
                                  ;
                            22990 ; 124  |_reentrant INT Playlist_LocateDirEntryFromName(INT iUnused1, INT iUnused2, INT* pPtr);
                            22991 ; 125  |_reentrant BOOL IsVoiceDir(DirEntry _X* pDirEntry);
                            22992 ; 126  |_reentrant RETCODE Playlist_GetSFN(INT iEntryType , INT pEntry, INT* pName);
                            22993 ; 127  |_reentrant RETCODE Playlist_GetLFN(INT iEntryType , INT pEntry, INT* pName);
                            22994 ; 128  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            22995 ; 129  |
                            22996 ; 130  |DWORD GetDclkCount(void);
                            22997 ; 131  |
                            22998 ; 132  |_reentrant INT CopyFindFirst(int mDirEntry, int mfinddata, int *mFileSpec);
                            22999 ; 133  |_reentrant INT CopyFindNext(INT HandleNumber,int mfinddata, int* ptr);
                            23000 ; 134  |
                            23001 ; 135  |_reentrant void BuildVoiceFilePath(void);
                            23002 ; 136  |_reentrant void BuildFMFilePath(void);
                            23003 ; 137  |_reentrant void BuildLINEINFilePath(void);
                            23004 ; 138  |_reentrant void GetVoiceFastKey(WORD wFastKeyBitField);
                            23005 ; 139  |_reentrant INT AddSongToLibrary(int a, int drive, void* b);
                            23006 ; 140  |#endif
                            23007 
                            23009 
                            23010 ; 15   |#include "playlist3internal.h"
                            23011 
                            23013 
                            23014 ; 1    |#ifndef __PLAYLIST3INTERNAL_H
                            23015 ; 2    |#define __PLAYLIST3INTERNAL_H
                            23016 ; 3    |
                            23017 ; 4    |#include "project.h"
                            23018 ; 5    |
                            23019 ; 6    |#include "filesystem.h"
                            23020 ; 7    |#include "metadata.h"
                            23021 ; 8    |
                            23022 ; 9    |#define MAX_NUM_DIR 1           //max supported directories including all subdirectories
                            23023 ; 10   |#define MAX_NUM_FILES   1       //max supported files
                            23024 ; 11   |#define MAX_SORT_ENTRIES_PER_DIRECTORY  15
                            23025 ; 12   |
                            23026 ; 13   |#define MAX_RECORDS_PER_DIRECTORY   4096        //calculated from the bits in the m_iRecor
                                  dNum field in the following data structures.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 381

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23027 ; 14   |                                                                                        //
                                  An entry can have multiple records in the FAT for LFNs.
                            23028 ; 15   |                                                                                        //
                                  Records more than this number will not be included in the playlist content
                            23029 ; 16   |
                            23030 ; 17   |#define SFN_LENGTH      13      //8.3\ + NULL
                            23031 ; 18   |
                            23032 ; 19   |#define  _MAX_DIR_DEPTH 8
                            23033 ; 20   |#define  MAX_DIRNAME_LENGTH ((SFN_LENGTH*_MAX_DIR_DEPTH)+1)
                            23034 ; 21   |
                            23035 ; 22   |struct Bookmark{
                            23036 ; 23   |        INT       m_iTracknum;
                            23037 ; 24   |        DWORD m_dwTrackPosBytes;
                            23038 ; 25   |}; //this will save the num and position of the song selected for bookmark
                            23039 ; 26   |
                            23040 ; 27   |
                            23041 ; 28   |typedef struct{
                            23042 ; 29   |    unsigned int    m_pNext:16;                 //points to the next inline DirEntry. 
                            23043 ; 30   |        unsigned int    m_bAllocated:1; //1=allocated, 0=free.
                            23044 ; 31   |    unsigned int    m_iDevice:1;
                            23045 ; 32   |        unsigned int    m_bIsRoot:1;    //1=ROOT directory, 0= Any directory except ROOT.
                            23046 ; 33   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //
                            23047 ; 34   |    unsigned int    m_pDirContents:16;  //points to the first content which is a dir.
                            23048 ; 35   |//////////////////////////////////////////////////////////////////////////////////////////
                                  /
                            23049 ; 36   |        unsigned int    m_pFileContents:16; //pointer in FileEntryPool where the file cont
                                  ents for this directory begin.
                            23050 ; 37   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //
                            23051 ; 38   |        unsigned int    m_iDirSector1:21;
                            23052 ; 39   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //
                            23053 ; 40   |        unsigned int    m_iDirOffset:12;
                            23054 ; 41   |        unsigned int    m_iRecordNum:12;        //record number of the directory record (L
                                  FN use).
                            23055 ; 42   |
                            23056 ; 43   |        unsigned int    m_iDirSector2:11;
                            23057 ; 44   |        //!! The above are implicitly used as a struct*. Using INT bitfields to save memor
                                  y !!!
                            23058 ; 45   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //      
                            23059 ; 46   |#ifdef DEBUG_SFN
                            23060 ; 47   |        _packed BYTE name[SFN_LENGTH];
                            23061 ; 48   |#endif
                            23062 ; 49   |}DirEntry;
                            23063 ; 50   |
                            23064 ; 51   |typedef struct{
                            23065 ; 52   |        unsigned int    m_bAllocated:1; //1=allocated, 0=free.
                            23066 ; 53   |        unsigned int    m_bCurrentPlayset:1;    //1=Belongs to the current playset.
                            23067 ; 54   |        unsigned int    m_bTrackPlayed:1;               //Indicates if the track was playe
                                  d atleast once. Currently not used.
                            23068 ; 55   |        unsigned int    m_iDirSector1:21;
                            23069 ; 56   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            23070 ; 57   |        unsigned int    m_iTrackOrder:10;               //Order of this track in the curre
                                  nt playset.
                            23071 ; 58   |        unsigned int    m_iDirOffset:12;
                            23072 ; 59   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            23073 ; 60   |        unsigned int    m_iDevice:1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 382

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23074 ; 61   |        unsigned int    m_iRecordNum:12;        //Record number of the file record (LFN us
                                  e).
                            23075 ; 62   |        unsigned int    m_iDirSector2:11;
                            23076 ; 63   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            23077 ; 64   |        unsigned int    m_pNext:16;             // //points to the next inline file.
                            23078 ; 65   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            23079 ; 66   |#ifdef DEBUG_SFN
                            23080 ; 67   |        _packed BYTE name[SFN_LENGTH];
                            23081 ; 68   |#endif
                            23082 ; 69   |}FileEntry;
                            23083 ; 70   |
                            23084 ; 71   |typedef struct{
                            23085 ; 72   |        DirEntry _X* pDirEntry; //Start traversing from this directory entry
                            23086 ; 73   |        unsigned int    iReason;
                            23087 ; 74   |        unsigned int iDevice;
                            23088 ; 75   |        unsigned int iPlayset;
                            23089 ; 76   |        unsigned int iDepth;
                            23090 ; 77   |        unsigned int iTrackOrder;
                            23091 ; 78   |        unsigned int iTrackNum;
                            23092 ; 79   |        FileEntry* pFileEntry;
                            23093 ; 80   |        DirEntry _X* DirLinks[_MAX_DIR_DEPTH];  //maintains a dynamic list of directory li
                                  nks within the recursion
                            23094 ; 81   |        unsigned int    iTotalLinks;
                            23095 ; 82   |}TraverseTreeParams;
                            23096 ; 83   |
                            23097 ; 84   |typedef struct{
                            23098 ; 85   |        unsigned int EntryType;                         //TYPE_DIR or TYPE_FILE
                            23099 ; 86   |        FileEntry* pFileEntry;          //used if TYPE_FILE
                            23100 ; 87   |        DirEntry _X* pDirEntry;                 //used if TYPE_DIR
                            23101 ; 88   |        unsigned int iTrackNum;
                            23102 ; 89   |        unsigned int iTrackOrder;
                            23103 ; 90   |        DirEntry _X* DirLinks[_MAX_DIR_DEPTH];
                            23104 ; 91   |        unsigned int iTotalLinks;
                            23105 ; 92   |}EntryAccessInfo;
                            23106 ; 93   |
                            23107 ; 94   |typedef struct{
                            23108 ; 95   |        void* pEntry;
                            23109 ; 96   |        _packed BYTE name[SFN_LENGTH];
                            23110 ; 97   |}SFNStorage;
                            23111 ; 98   |
                            23112 ; 99   |extern DirEntry _X g_DirEntryPerDevice[];               //ROOT(s)
                            23113 ; 100  |extern DirEntry _X g_DirEntryPool[];            //Pool of directory entries, Does not cont
                                  ain files.
                            23114 ; 101  |extern FileEntry g_FileEntryPool[];
                            23115 ; 102  |extern EntryAccessInfo g_CurrentTrack;
                            23116 ; 103  |extern int g_iPlaylistRepeat;
                            23117 ; 104  |extern int g_bPlaylistShuffle;
                            23118 ; 105  |extern SFNStorage g_TempSFNSpace[];
                            23119 ; 106  |extern int g_iTotalTracks;
                            23120 ; 107  |
                            23121 ; 108  |extern int g_iPlaySet;
                            23122 ; 109  |
                            23123 ; 110  |extern struct Bookmark g_MarkerMusic, g_MarkerVoice;
                            23124 ; 111  |extern int g_iTotalDir;
                            23125 ; 112  |extern int g_iTotalFiles;
                            23126 ; 113  |
                            23127 ; 114  |void _reentrant ML_building_engine_init_playlist3(void);
                            23128 ; 115  |void _reentrant ML_voice_build_engine_init_playlist3(void);
                            23129 ; 116  |void _reentrant ML_merging_engine_init_playlist3(void);
                            23130 ; 117  |_reentrant void Rebuild_GetMetaData(WORD wMode,int ignored1,int*ignored2);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 383

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23131 ; 118  |_reentrant void Rebuild_GetFileMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FI
                                  LE_META_DATA *MetaData);
                            23132 ; 119  |_reentrant RETCODE AddDirToLibrary(INT iDrive, INT iDirDepth);
                            23133 ; 120  |RETCODE _reentrant ML_GetLFN(DWORD dwFastKey, INT iRecordNum, UCS3 *pBuf);
                            23134 ; 121  |
                            23135 ; 122  |#endif
                            23136 
                            23138 
                            23139 ; 16   |#include "sysmem.h"
                            23140 
                            23142 
                            23143 ; 1    |//;******************************************************************************
                            23144 ; 2    |//; Copyright(C) SigmaTel, Inc. 2000-2003
                            23145 ; 3    |//; File: sysmem.h
                            23146 ; 4    |//; ST System Memory Externs
                            23147 ; 5    |//;******************************************************************************
                            23148 ; 6    |
                            23149 ; 7    |#ifndef SYSMEM_XREF_C
                            23150 ; 8    |#define SYSMEM_XREF_C
                            23151 ; 9    |
                            23152 ; 10   |// Variables in X
                            23153 ; 11   |extern unsigned int _X g_wDecoderCSR;
                            23154 ; 12   |extern unsigned int _X g_wDecoderSR;
                            23155 ; 13   |extern unsigned int _X g_wDecoderCSR2;  // DECODE2EOF
                            23156 ; 14   |extern unsigned int _X g_wEncoderSR;
                            23157 ; 15   |extern unsigned int _X g_wEncoderCSR;
                            23158 ; 16   |extern unsigned int _X g_wRecStartTimeHigh;
                            23159 ; 17   |extern unsigned int _X g_wRecStartTimeLow;
                            23160 ; 18   |extern unsigned int _X g_wSysError;
                            23161 ; 19   |#ifdef TRACEBUF_EN
                            23162 ; 20   |extern unsigned int _X g_wTraceBuffer; //Disabled by default.   
                            23163 ; 21   |extern unsigned int _X g_wTracePointer;
                            23164 ; 22   |#endif
                            23165 ; 23   |extern unsigned int _X g_wUserScratchX[];
                            23166 ; 24   |extern unsigned int _X g_wNextVoiceNumValue;
                            23167 ; 25   |extern unsigned int _X g_wEncAdpcmSave_r7;
                            23168 ; 26   |extern unsigned int _X g_wEncAdpcmSave_m7;
                            23169 ; 27   |extern unsigned int _X g_wEncModuleState;
                            23170 ; 28   |extern unsigned int _X g_wEncoderIsrSR;
                            23171 ; 29   |extern unsigned int _X g_bAudibleNeedFileSize;          // 10/12/04 mmiu - Added for AA fi
                                  le navigation
                            23172 ; 30   |extern unsigned int _X g_bAudiblePlayThrough;           // 11/1/04 mmiu - Added for file p
                                  osition play-through indicator
                            23173 ; 31   |extern unsigned int _X g_wSongStartOffsetHigh;          // 11/1/04 mmiu - Added until conf
                                  irmed we can use g_wSongByteTotalConsumedHigh/Low
                            23174 ; 32   |extern unsigned int _X g_wSongStartOffsetLow;
                            23175 ; 33   |
                            23176 ; 34   |// Variables in Y
                            23177 ; 35   |extern int          _Y g_VolumeBias;
                            23178 ; 36   |extern unsigned int _Y g_wCurrentRoutinePtr;
                            23179 ; 37   |extern unsigned int _Y g_wSystemFileHandle;
                            23180 ; 38   |extern unsigned int _Y g_wSongByteTotalHigh;
                            23181 ; 39   |extern unsigned int _Y g_wSongByteTotalLow; 
                            23182 ; 40   |extern unsigned int _Y g_wSongByteLengthHigh;
                            23183 ; 41   |extern unsigned int _Y g_wSongByteLengthLow;
                            23184 ; 42   |extern unsigned int _Y g_wInvSampleRate;
                            23185 ; 43   |extern unsigned int _Y g_wCurrentSongBad;
                            23186 ; 44   |extern unsigned int _Y g_iSongType;
                            23187 ; 45   |extern _packed BYTE _Y g_CurrentSongName[];
                            23188 ; 46   |extern unsigned int _Y g_wCurrentDirDevId;
                            23189 ; 47   |extern unsigned int _Y g_wSongInvBitRatePtr;
                            23190 ; 48   |extern unsigned int _Y g_wUserScratchXDescriptor;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 384

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23191 ; 49   |extern unsigned int _Y g_wUserScratchYDescriptor;
                            23192 ; 50   |extern _packed BYTE _Y g_EncFileNameString[];
                            23193 ; 51   |extern unsigned int _Y g_wEncFileHandle;
                            23194 ; 52   |extern unsigned int _Y g_wEncAdpcmOvlSave_sp;
                            23195 ; 53   |extern unsigned int _Y g_wRootDirectory;
                            23196 ; 54   |extern unsigned int _Y g_wUserScratchY[];
                            23197 ; 55   |extern unsigned int _Y g_wPrevInvBitRatePtr;
                            23198 ; 56   |
                            23199 ; 57   |#endif  // SYSMEM_XREF_C
                            23200 
                            23202 
                            23203 ; 17   |#include "FileSystem.h"
                            23204 
                            23206 
                            23207 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            23208 ; 2    |//  Copyright(C) SigmaTel, Inc. 2001
                            23209 ; 3    |//
                            23210 ; 4    |//  File        : FileSystem.h
                            23211 ; 5    |//  Description : Header File for File System
                            23212 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            23213 ; 7    |
                            23214 ; 8    |#ifndef _FILESYSTEM_H
                            23215 ; 9    |#define _FILESYSTEM_H
                            23216 ; 10   |
                            23217 ; 11   |#include "types.h"
                            23218 ; 12   |
                            23219 ; 13   |
                            23220 ; 14   |// File attributes
                            23221 ; 15   |#ifndef _FS_ATTRIBUTES
                            23222 ; 16   |#define _FS_ATTRIBUTES
                            23223 ; 17   |#define READ        1
                            23224 ; 18   |#define WRITE       2
                            23225 ; 19   |#define WRITE_PLUS  3
                            23226 ; 20   |#define APPEND      4
                            23227 ; 21   |#define TRUNCATE    8
                            23228 ; 22   |#define CREATE      16
                            23229 ; 23   |#endif
                            23230 ; 24   |
                            23231 ; 25   |//#ifndef FAT12
                            23232 ; 26   |//#define FAT12   1
                            23233 ; 27   |//#endif
                            23234 ; 28   |//
                            23235 ; 29   |#ifndef FAT16
                            23236 ; 30   |#define FAT16   2
                            23237 ; 31   |#endif
                            23238 ; 32   |
                            23239 ; 33   |#define MEM_SPACE_P 0x100000
                            23240 ; 34   |#define MEM_SPACE_Y 0x400000
                            23241 ; 35   |#define MEM_SPACE_X 0x800000
                            23242 ; 36   |
                            23243 ; 37   |#define FILE_SYS_MODE_READ  0
                            23244 ; 38   |#define FILE_SYS_MODE_WRITE 1
                            23245 ; 39   | 
                            23246 ; 40   |#define ATTR_READ_ONLY      0x01
                            23247 ; 41   |#define ATTR_HIDDEN         0x02
                            23248 ; 42   |#define ATTR_SYSTEM         0x04
                            23249 ; 43   |#define ATTR_VOLUME_ID      0x08
                            23250 ; 44   |#define ATTR_DIRECTORY      0x10
                            23251 ; 45   |#define ATTR_ARCHIVE        0x20
                            23252 ; 46   |#define ATTR_LONG_NAME      ATTR_READ_ONLY|ATTR_HIDDEN|ATTR_SYSTEM|ATTR_VOLUME_ID
                            23253 ; 47   |
                            23254 ; 48   |#define SEEK_SET           -1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 385

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23255 ; 49   |#define SEEK_CUR            0
                            23256 ; 50   |#define SEEK_END            1
                            23257 ; 51   |
                            23258 ; 52   |#define DEVICE_INSTALLED              (WORD)(0)
                            23259 ; 53   |#define DEVICE_NOT_FOUND              (WORD)(2)
                            23260 ; 54   |#define INVALID_FILESYSTEM                        (WORD)(3)
                            23261 ; 55   |#define DEVICE_INVALID                (WORD)(-1)
                            23262 ; 56   |#define DEVICE_ERROR_WRITE_PROTECTED  (WORD)(-2)
                            23263 ; 57   |
                            23264 ; 58   |#define MEDIA_SIZE_TOTAL_SECTORS    0
                            23265 ; 59   |#define MEDIA_SIZE_TOTAL_BYTES      1
                            23266 ; 60   |#define MEDIA_SIZE_BYTES_PER_SECTOR 2
                            23267 ; 61   |#define MEDIA_SIZE_IN_MEGABYTES     3     
                            23268 ; 62   |
                            23269 ; 63   |#define READ_TYPE_NORMAL            0
                            23270 ; 64   |#define READ_TYPE_FAT               1
                            23271 ; 65   |#define READ_TYPE_RAW               2
                            23272 ; 66   |
                            23273 ; 67   |
                            23274 ; 68   |#ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            23275 ; 69   |    #define WRITE_TYPE_RANDOM                   0
                            23276 ; 70   |    #define WRITE_TYPE_SEQ_FIRST                1
                            23277 ; 71   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            23278 ; 72   |    #define WRITE_TYPE_RESET_CLEAN_UP           3
                            23279 ; 73   |    #define WRITE_TYPE_PARTIAL_SEQ_FIRST        4
                            23280 ; 74   |    #define WRITE_TYPE_PARTIAL_SEQ_NEXT         5
                            23281 ; 75   |    #define WRITE_TYPE_PARTIAL_SEQ_LAST         6
                            23282 ; 76   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            23283 ; 77   |        #define WRITE_TYPE_RANDOM_RAW               7
                            23284 ; 78   |        #define WRITE_TYPE_SEQ_FIRST_RAW            8
                            23285 ; 79   |        #define WRITE_TYPE_SEQ_NEXT_RAW             9
                            23286 ; 80   |        #define WRITE_TYPE_PARTIAL_SEQ_FIRST_RAW    10
                            23287 ; 81   |        #define WRITE_TYPE_PARTIAL_SEQ_NEXT_RAW     11
                            23288 ; 82   |        #define WRITE_TYPE_PARTIAL_SEQ_LAST_RAW     12
                            23289 ; 83   |    #endif
                            23290 ; 84   |#else
                            23291 ; 85   |    #define WRITE_TYPE_RANDOM                   0
                            23292 ; 86   |    #define WRITE_TYPE_SEQ_FIRST                1
                            23293 ; 87   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            23294 ; 88   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            23295 ; 89   |        #define WRITE_TYPE_RANDOM_RAW               3
                            23296 ; 90   |        #define WRITE_TYPE_SEQ_FIRST_RAW            4
                            23297 ; 91   |        #define WRITE_TYPE_SEQ_NEXT_RAW             5
                            23298 ; 92   |    #endif
                            23299 ; 93   |#endif
                            23300 ; 94   |    #define WRITE_TYPE_UNDEFINED 0xFFFFFF
                            23301 ; 95   |
                            23302 ; 96   |
                            23303 ; 97   |#ifndef MAX_FILENAME_LENGTH
                            23304 ; 98   |#define MAX_FILENAME_LENGTH 256
                            23305 ; 99   |#endif
                            23306 ; 100  |
                            23307 ; 101  |typedef struct {
                            23308 ; 102  |    WORD wNumberOfZones;
                            23309 ; 103  |    WORD wSizeInMegaBytes;
                            23310 ; 104  |} SMARTMEDIA_CHIP_INFO;
                            23311 ; 105  |
                            23312 ; 106  |typedef struct {
                            23313 ; 107  |    WORD wBootIdentification;
                            23314 ; 108  |    WORD wStartHeadNumber;
                            23315 ; 109  |    WORD wStartSectorNumber;
                            23316 ; 110  |    WORD wStartCylinderNumber;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 386

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23317 ; 111  |    WORD wSystemIdentification;
                            23318 ; 112  |    WORD wEndHeadNumber;
                            23319 ; 113  |    WORD wEndSectorNumber;
                            23320 ; 114  |    WORD wEndCylinderNumber;
                            23321 ; 115  |    WORD wStartLogicalSectorNumberHigh;
                            23322 ; 116  |    WORD wStartLogicalSectorNumberLow;
                            23323 ; 117  |    WORD wPartitionSizeHigh;
                            23324 ; 118  |    WORD wPartitionSizeLow;
                            23325 ; 119  |} SMARTMEDIA_PARTITION_TABLE;
                            23326 ; 120  |
                            23327 ; 121  |typedef struct {
                            23328 ; 122  |    WORD wWord0;
                            23329 ; 123  |    WORD wWord1;
                            23330 ; 124  |    WORD wWord2;
                            23331 ; 125  |} SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME;
                            23332 ; 126  |
                            23333 ; 127  |typedef struct {
                            23334 ; 128  |    WORD wWord0;
                            23335 ; 129  |    WORD wWord1;
                            23336 ; 130  |} SMARTMEDIA_CIS_IDI_PRODUCT_NAME;
                            23337 ; 131  |
                            23338 ; 132  |typedef struct {
                            23339 ; 133  |    WORD wWord0;
                            23340 ; 134  |    WORD wWord1;
                            23341 ; 135  |} SMARTMEDIA_CIS_IDI_PRODUCT_VERSION;
                            23342 ; 136  |
                            23343 ; 137  |typedef struct {
                            23344 ; 138  |    WORD wWord0;
                            23345 ; 139  |    WORD wWord1;
                            23346 ; 140  |    WORD wWord2;
                            23347 ; 141  |    WORD wWord3;
                            23348 ; 142  |} SMARTMEDIA_CIS_IDI_SERIAL_NUMBER;
                            23349 ; 143  |
                            23350 ; 144  |typedef struct {
                            23351 ; 145  |    WORD wWord0;
                            23352 ; 146  |} SMARTMEDIA_CIS_IDI_MODEL_NUMBER;
                            23353 ; 147  |
                            23354 ; 148  |typedef struct {
                            23355 ; 149  |    SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME ManufacturerName;
                            23356 ; 150  |    SMARTMEDIA_CIS_IDI_PRODUCT_NAME ProductName;
                            23357 ; 151  |    SMARTMEDIA_CIS_IDI_PRODUCT_VERSION ProductVersion;
                            23358 ; 152  |    SMARTMEDIA_CIS_IDI_SERIAL_NUMBER SerialNumber;
                            23359 ; 153  |    SMARTMEDIA_CIS_IDI_MODEL_NUMBER ModelNumber;
                            23360 ; 154  |} SMARTMEDIA_CIS_IDI_TABLE;
                            23361 ; 155  |   
                            23362 ; 156  |typedef struct {
                            23363 ; 157  |    WORD wPageSizeInBytes;
                            23364 ; 158  |    WORD wRedundantAreaSizeInBytes;
                            23365 ; 159  |    WORD wNumberOfPagesPerBlock;
                            23366 ; 160  |    WORD wNumberOfBlocksPerZone;
                            23367 ; 161  |    WORD wNumberOfZonesInMedia;
                            23368 ; 162  |    WORD wMediaSizeInMBytes;
                            23369 ; 163  |    SMARTMEDIA_PARTITION_TABLE * pPartitionTable;
                            23370 ; 164  |    SMARTMEDIA_CIS_IDI_TABLE * pCisIdiTable;
                            23371 ; 165  |    WORD wMediaFlagStatus;
                            23372 ; 166  |    WORD wNumberOfBlocksToTheCisIdiBlock;
                            23373 ; 167  |    WORD wTotalNumberOfPhysicalBlocks;
                            23374 ; 168  |    WORD wNumberOfSystemBlocks;
                            23375 ; 169  |} SMARTMEDIA_ENTRY_TABLE;
                            23376 ; 170  |
                            23377 ; 171  |typedef struct {
                            23378 ; 172  |    WORD wDevice;        
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 387

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23379 ; 173  |    WORD wDirtyBlockFlag;
                            23380 ; 174  |    WORD wCleanTailFlag; 
                            23381 ; 175  |    WORD wLogDOSPage;    
                            23382 ; 176  |    WORD wSrcLogBlock;   
                            23383 ; 177  |    WORD wSrcPhyBlock;   
                            23384 ; 178  |    WORD wDestPhyBlock;  
                            23385 ; 179  |    WORD wStartSrcPage;  
                            23386 ; 180  |    WORD wStartDestPage; 
                            23387 ; 181  |    WORD wPagesToCopy;   
                            23388 ; 182  |    WORD wReplaceBuff;   
                            23389 ; 183  |    WORD wReplaceRdnt;
                            23390 ; 184  |    #ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            23391 ; 185  |        WORD wFirstCount;
                            23392 ; 186  |        WORD wNextCount;
                            23393 ; 187  |        WORD wLastCount;
                            23394 ; 188  |    #endif
                            23395 ; 189  |} SMARTMEDIA_FWPPS_TABLE;
                            23396 ; 190  |
                            23397 ; 191  |typedef struct {
                            23398 ; 192  |    WORD wWord0;
                            23399 ; 193  |    WORD wWord1;
                            23400 ; 194  |    WORD wWord2;
                            23401 ; 195  |    WORD wWord3;
                            23402 ; 196  |} DIRECTORY_NAME;
                            23403 ; 197  |
                            23404 ; 198  |typedef struct {
                            23405 ; 199  |    WORD wWord0;
                            23406 ; 200  |    WORD wWord1;
                            23407 ; 201  |} DIRECTORY_EXTENSION;
                            23408 ; 202  |
                            23409 ; 203  |typedef struct {
                            23410 ; 204  |    WORD wWord0;
                            23411 ; 205  |    WORD wWord1;
                            23412 ; 206  |} DIRECTORY_SIZE;
                            23413 ; 207  |
                            23414 ; 208  |typedef struct {
                            23415 ; 209  |    DIRECTORY_NAME Name;
                            23416 ; 210  |    DIRECTORY_EXTENSION Extension;
                            23417 ; 211  |    WORD wAttribute;
                            23418 ; 212  |    WORD wReserved[4];
                            23419 ; 213  |    WORD wCreationTime;
                            23420 ; 214  |    WORD wCreationData;
                            23421 ; 215  |    WORD wFirstCluster;
                            23422 ; 216  |    DIRECTORY_SIZE Size;
                            23423 ; 217  |    WORD wCurrentCluster;
                            23424 ; 218  |    WORD wPointer;
                            23425 ; 219  |    WORD wRecord;
                            23426 ; 220  |    WORD wRd;
                            23427 ; 221  |} DIRECTORY_FILE_CONTROL_BLOCK;
                            23428 ; 222  |
                            23429 ; 223  |// TODO:  clean this up.  There are two versions.
                            23430 ; 224  |struct FCB
                            23431 ; 225  |{
                            23432 ; 226  |    _packed BYTE m_szFileName[9];       //0-2
                            23433 ; 227  |    int     m_wReserved;                //3
                            23434 ; 228  |    _packed BYTE m_szExt[4];            //4-5
                            23435 ; 229  |    int     m_wAttributes;              //6
                            23436 ; 230  |    int     m_wReserved2[4];            //7,8,9,a
                            23437 ; 231  |    int     m_wTimeofCreation;          //b
                            23438 ; 232  |    int     m_wDateofCreation;          //c
                            23439 ; 233  |    int     m_wFirstCluster;            //d
                            23440 ; 234  |    int     m_wFileSizeHigh;            //e
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 388

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23441 ; 235  |    int     m_wFileSizeLow;             //f
                            23442 ; 236  |};
                            23443 ; 237  |
                            23444 ; 238  |
                            23445 ; 239  |typedef struct {
                            23446 ; 240  |    WORD wFirstClusterCurrentDirectory;
                            23447 ; 241  |    WORD wFirstClusterParentDirectory;
                            23448 ; 242  |    WORD wAbsSectorCurrentlyCached;
                            23449 ; 243  |    WORD wCurrentRelativeSector;
                            23450 ; 244  |    WORD wNumberOfSectors;
                            23451 ; 245  |    WORD wCurrentRecordLoadedInDcb;
                            23452 ; 246  |    WORD wBufferedRecord;
                            23453 ; 247  |    WORD wMaxNumberRecordsCurrentDirectory;
                            23454 ; 248  |    WORD * pwPointerToBuffer;
                            23455 ; 249  |    WORD * pwPointerToPath;
                            23456 ; 250  |    DIRECTORY_FILE_CONTROL_BLOCK * pDirFcb;
                            23457 ; 251  |} DIRECTORY_CONTROL_BLOCK;
                            23458 ; 252  |
                            23459 ; 253  |typedef struct {
                            23460 ; 254  |    WORD wWord0;
                            23461 ; 255  |    WORD wWord1;
                            23462 ; 256  |    WORD wWord2;
                            23463 ; 257  |    WORD wWord3;
                            23464 ; 258  |} FILE_NAME;
                            23465 ; 259  |
                            23466 ; 260  |typedef struct {
                            23467 ; 261  |    WORD wWord0;
                            23468 ; 262  |    WORD wWord1;
                            23469 ; 263  |} FILE_EXTENSION;
                            23470 ; 264  |
                            23471 ; 265  |typedef struct {
                            23472 ; 266  |    WORD wWord0;
                            23473 ; 267  |    WORD wWord1;
                            23474 ; 268  |} FILE_SIZE;
                            23475 ; 269  |
                            23476 ; 270  |typedef union {
                            23477 ; 271  |    struct {
                            23478 ; 272  |        int Read        :1;
                            23479 ; 273  |        int Write       :1;
                            23480 ; 274  |        int Append      :1;
                            23481 ; 275  |        int Truncate    :1;
                            23482 ; 276  |        int Create      :1;
                            23483 ; 277  |        int Rsrv        :3;
                            23484 ; 278  |        int Mode        :8;
                            23485 ; 279  |        int Device      :8;
                            23486 ; 280  |    } B;
                            23487 ; 281  |    int I;
                            23488 ; 282  |} FILE_FLAGS;
                            23489 ; 283  |
                            23490 ; 284  |typedef struct {
                            23491 ; 285  |    WORD wWord0;
                            23492 ; 286  |    WORD wWord1;
                            23493 ; 287  |} FILE_BYTE_CURRENT;
                            23494 ; 288  |
                            23495 ; 289  |typedef struct {
                            23496 ; 290  |    FILE_NAME Name;
                            23497 ; 291  |    FILE_EXTENSION Extension;
                            23498 ; 292  |    WORD wAttributes;
                            23499 ; 293  |    WORD wReserved[4];
                            23500 ; 294  |    WORD wCreationTime;
                            23501 ; 295  |    WORD wCreationData;
                            23502 ; 296  |    WORD wFirstCluster;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 389

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23503 ; 297  |    FILE_SIZE Size;
                            23504 ; 298  |    WORD wCurrentCluster;
                            23505 ; 299  |    WORD wPointer;
                            23506 ; 300  |    WORD wRecord;
                            23507 ; 301  |    WORD wRd;
                            23508 ; 302  |    FILE_FLAGS Flags;
                            23509 ; 303  |    FILE_BYTE_CURRENT FcbByteCurrent;
                            23510 ; 304  |    WORD wFcbFlagEndOfCx;
                            23511 ; 305  |} FILE_CONTROL_BLOCK;    
                            23512 ; 306  |
                            23513 ; 307  |typedef struct {
                            23514 ; 308  |    WORD wWord0;
                            23515 ; 309  |    WORD wWord1;
                            23516 ; 310  |    WORD wWord2;
                            23517 ; 311  |    WORD wWord3;
                            23518 ; 312  |} VOLUME_LABEL;
                            23519 ; 313  |
                            23520 ; 314  |typedef struct {
                            23521 ; 315  |    WORD wFATPhysicalBlock1;
                            23522 ; 316  |    WORD wFATPhysicalBlock2;
                            23523 ; 317  |    WORD wFATPhysicalBlock3;
                            23524 ; 318  |    WORD wFATPhysicalBlock4;
                            23525 ; 319  |} FAT_PHYSICAL_BLOCK_LIST;
                            23526 ; 320  |
                            23527 ; 321  |typedef struct {
                            23528 ; 322  |    WORD wFATSectorInCache;
                            23529 ; 323  |    WORD wLastClusterFree;
                            23530 ; 324  |    WORD wNumberOfUsedClusters;
                            23531 ; 325  |    WORD wNumberOfFreeClusters;
                            23532 ; 326  |    WORD wNumberOfBadClusters;
                            23533 ; 327  |    WORD wNumberOfReservedClusters;
                            23534 ; 328  |    WORD wControl;
                            23535 ; 329  |    WORD * pwSectorCache;
                            23536 ; 330  |    FAT_PHYSICAL_BLOCK_LIST FATPhysicalLocationList;
                            23537 ; 331  |} FAT_TABLE;
                            23538 ; 332  |
                            23539 ; 333  |typedef struct {
                            23540 ; 334  |    WORD wStateMediaTable;
                            23541 ; 335  |    WORD wTypeFs;
                            23542 ; 336  |    WORD wBytesPerSector;
                            23543 ; 337  |    WORD wSectorsPerCluster;
                            23544 ; 338  |    WORD wNumberOfReservedSectors;
                            23545 ; 339  |    WORD wMaximumNumberOfFATs;
                            23546 ; 340  |    WORD wMaxRootDirectoryEntries;
                            23547 ; 341  |    WORD wTotalSectors;
                            23548 ; 342  |    WORD wNumberOfFATSectors;
                            23549 ; 343  |    WORD wNumberOfSectorsPerTrack;
                            23550 ; 344  |    WORD wNumberOfHeads;
                            23551 ; 345  |    WORD wNumberOfHiddenSectorsMSB;
                            23552 ; 346  |    WORD wNumberOfHiddenSectorsLSB;
                            23553 ; 347  |    WORD wTotalSectors32MSB;
                            23554 ; 348  |    WORD wTotalSectors32LSB;
                            23555 ; 349  |    WORD wDriverNumber;
                            23556 ; 350  |    WORD wExtendedBootSignature;
                            23557 ; 351  |    WORD wVolumeIDMSB;
                            23558 ; 352  |    WORD wVolumeIDLSB;
                            23559 ; 353  |    VOLUME_LABEL VolumeLabel;
                            23560 ; 354  |    WORD * pwWriteBuffer;
                            23561 ; 355  |    WORD wPrimaryFATRelativeSector;
                            23562 ; 356  |    WORD wSecondaryFATRelativeSector;
                            23563 ; 357  |    WORD wRootDirectoryRelativeSector;
                            23564 ; 358  |    WORD wFirstSectorNumberDataZone;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 390

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23565 ; 359  |    WORD wMaxNumberOfFATEntries;
                            23566 ; 360  |    WORD wRootDirectorySizeInSectors;
                            23567 ; 361  |    WORD wDataAreaSizeInSectors;
                            23568 ; 362  |} MEDIA_TABLE;
                            23569 ; 363  |
                            23570 ; 364  |typedef struct {
                            23571 ; 365  |    MEDIA_TABLE * pMediaTable;
                            23572 ; 366  |    DIRECTORY_CONTROL_BLOCK * pDirectoryControlBlock;
                            23573 ; 367  |    FAT_TABLE * pFATTable;
                            23574 ; 368  |} DEVICE_CONTROL_TABLE;
                            23575 ; 369  |    
                            23576 ; 370  |typedef struct {
                            23577 ; 371  |    WORD dwTotalSizeInMegaBytes;        // dwTotalSizeInMegaBytes is limited
                            23578 ; 372  |                                        //  to 2-bytes for compatibility with
                            23579 ; 373  |                                        //  older host drivers.
                            23580 ; 374  |    DWORD dwTotalNumberOfSectors;
                            23581 ; 375  |    DWORD dwTotalNumberOfBytes;
                            23582 ; 376  |    WORD wSectorSizeInBytes;
                            23583 ; 377  |} MEDIA_SIZE;
                            23584 ; 378  |
                            23585 ; 379  |typedef struct {
                            23586 ; 380  |    BOOL    bInstalled;
                            23587 ; 381  |    INT     iPbsSectorOffset;   // from the beginning of the data drive 
                            23588 ; 382  |    DWORD   dwSize;
                            23589 ; 383  |} DATA_DRIVE_PBS_LOC;
                            23590 ; 384  |extern  INT _reentrant FSFileOpen(_packed BYTE *fname,INT attribute, INT DeviceNumber);
                            23591 ; 385  |extern  INT _reentrant FSFastOpen(DWORD Key, INT attribute);
                            23592 ; 386  |extern  INT FSFileDelete(_packed BYTE *fname,INT DeviceNumber);
                            23593 ; 387  |extern  INT FSFileCreate(_packed BYTE *fname,INT DeviceNumber);
                            23594 ; 388  |extern  INT _reentrant FSChangeDir(_packed BYTE *dirname,INT DeviceNumber);
                            23595 ; 389  |extern  INT _reentrant FSCreateDir(_packed BYTE *dirname,INT DeviceNumber);
                            23596 ; 390  |extern  INT _reentrant FSDeleteDir(_packed BYTE *dirname,INT DeviceNumber);
                            23597 ; 391  |extern  INT _reentrant FSFileAppend(_packed BYTE *fname,INT DeviceNumber);
                            23598 ; 392  |extern  INT _reentrant FSFileRead(INT BytestoRead, INT Handle, INT memory_type, INT modulo
                                  , WORD *buffer);
                            23599 ; 393  |extern  INT _reentrant FSFileWrite(INT wNumberBytes, INT Handle, INT memory_type, INT iMod
                                  ulo, WORD *buffer);
                            23600 ; 394  |extern  INT _reentrant FSFileClose(INT Handle);
                            23601 ; 395  |extern  LONG _reentrant FSFileSize(INT HandleNumber);
                            23602 ; 396  |extern  LONG  FSSize(INT DeviceNum, INT TYPE);   
                            23603 ; 397  |extern  INT FSFreeClusters(INT Device);
                            23604 ; 398  |extern  INT BytesPerCluster(INT Device);
                            23605 ; 399  |
                            23606 ; 400  |
                            23607 ; 401  |
                            23608 ; 402  |//extern  INT FSFileCreate(_packed BYTE *pbFileName, BYTE bDevice);
                            23609 ; 403  |//extern  INT FSFileDelete(_packed BYTE *pbFileName, BYTE bDevice);
                            23610 ; 404  |extern  INT FSFileRename(_packed BYTE *pbCurFilename, _packed BYTE *pbNewFilename, BYTE bD
                                  evice);
                            23611 ; 405  |//extern  INT _reentrant FSFileAttribute(_packed BYTE *pbFilename, WORD wAttributes, BYTE 
                                  bDevice);
                            23612 ; 406  |//extern  INT FSFileAppend(_packed BYTE *pbFileName, BYTE bDevice);
                            23613 ; 407  |//extern  INT FSFileOpen(_packed BYTE *pbFileName, WORD wAttributes, BYTE bDevice);
                            23614 ; 408  |//extern  INT FSFileClose(INT bHandle);
                            23615 ; 409  |//extern  INT FSFileRead(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WOR
                                  D *pwBuffer);
                            23616 ; 410  |//extern  INT FSFileWrite(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WO
                                  RD *pwBuffer);
                            23617 ; 411  |extern  INT _reentrant fseek( INT handle , LONG offset, INT iOrigin );
                            23618 ; 412  |extern  INT _reentrant FSFileEof(INT Handle);
                            23619 ; 413  |extern INT _reentrant FSFileAttribute(INT Attributes, _packed BYTE *fname, INT DeviceNumbe
                                  r);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 391

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23620 ; 414  |extern INT _reentrant FSFileAttributeClear(INT Attributes, _packed BYTE *fname, INT Device
                                  Number);
                            23621 ; 415  |//extern  LONG FSFileSize(INT bHandle);
                            23622 ; 416  |extern _asmfunc INT FSPresent(BYTE bDevice);
                            23623 ; 417  |extern _asmfunc INT FSType(BYTE bDevice);
                            23624 ; 418  |//extern LONG FSSize(WORD wDevice, WORD wReturnType);
                            23625 ; 419  |//extern INT FSChangeDir(_packed BYTE *pbDirName, BYTE bDevice);
                            23626 ; 420  |//extern INT FSCreateDir(_packed BYTE *pbDirName, BYTE bDevice);
                            23627 ; 421  |//extern INT FSDeleteDir(_packed BYTE *pbDirName, BYTE bDevice);
                            23628 ; 422  |extern _asmfunc void SysLoadFATWrite(void);
                            23629 ; 423  |extern _asmfunc INT SysUnLoadFATWrite(void);
                            23630 ; 424  |extern LONG _reentrant ftell(INT iHandle);
                            23631 ; 425  |extern _asmfunc struct FCB * ReadDirectory(int iDevice, int iEntry);
                            23632 ; 426  |
                            23633 ; 427  |#endif
                            23634 
                            23636 
                            23637 ; 18   |#include "fserror.h"
                            23638 
                            23640 
                            23641 ; 1    |#define                 FS_SUCCESS                                      0
                            23642 ; 2    |#define         NOT_WRITE_MODE              0
                            23643 ; 3    |
                            23644 ; 4    |#define                 FILESYSTEM_NOT_FOUND            -32767  // 0xFFFF8001
                            23645 ; 5    |
                            23646 ; 6    |#define         FS_HANDLE_NOT_ACTIVE        -16384  // 0xFFFFC000
                            23647 ; 7    |#define         FS_MAX_HANDLES_EXCEEDED     -16385  // 0xFFFFBFFF
                            23648 ; 8    |#define         FS_NO_FREE_HANDLE           -16386  // 0xFFFFBFFE
                            23649 ; 9    |#define         FSEEK_FAILED                -16387  // 0xFFFFBFFD
                            23650 ; 10   |#define         INVALID_MODE                -16388  // 0xFFFFBFFC
                            23651 ; 11   |#define         NOSPACE_IN_ROOTDIRECTORY    -16389  // 0xFFFFBFFB
                            23652 ; 12   |#define         FS_EOF                      -16390  // 0xFFFFBFFA
                            23653 ; 13   |#define         SECTOR_FULL_OF_RECORD       -16391  // 0xFFFFBFF9
                            23654 ; 14   |#define         NO_FREE_CLUSTER             -16392  // 0xFFFFBFF8
                            23655 ; 15   |#define         FILE_FOUND                  -16393  // 0xFFFFBFF7
                            23656 ; 16   |#define         FILE_NOT_FOUND              -16394  // 0xFFFFBFF6
                            23657 ; 17   |#define         FILE_WRITE_FAILED           -16395  // 0xFFFFBFF5
                            23658 ; 18   |#define         DIRECTORY_IS_NOT_WRITABLE       -16396  // 0xFFFFBFF4
                            23659 ; 19   |#define         CACHE_BUF_RELEASE_ERR       -16397  // 0xFFFFBFF3
                            23660 ; 20   |#define         DIR_NOT_EMPTY                           -16398  // 0xFFFFBFF2
                            23661 ; 21   |#define         FILE_OPEN                       -16399  // 0xFFFFBFF1
                            23662 ; 22   |#define         FILE_DELETE_FAILED          -16400  // 0xFFFFBFF0
                            23663 ; 23   |#define         DUPLICATE_FILE_NAME         -16401  // 0xFFFFBFEF
                            23664 ; 24   |#define         INVALID_DIR_PATH            -16402  // 0xFFFFBFEE
                            23665 ; 25   |#define         CHANGEPATH_NOT_POSSIBLE     -16403  // 0xFFFFBFED
                            23666 ; 26   |#define         FS_MAX_DEVICES_EXCEEDED     -16404  // 0xFFFFBFEC
                            23667 ; 27   |#define         MEDIA_TYPE_NOT_SUPPORTED    -16405  // 0xFFFFBFEB
                            23668 ; 28   |#define         MODE_NOT_SUPPORTED          -16406  // 0xFFFFBFEA
                            23669 ; 29   |#define         INVALID_CLUSTER_NO          -16407  // 0xFFFFBFE9
                            23670 ; 30   |#define         CANNOT_DELETE_CWD           -16408  // 0xFFFFBFE8
                            23671 ; 31   |#define         CURRENT_WORK_DIR            -16409  // 0xFFFFBFE7
                            23672 ; 32   |#define         DIR_NOT_REMOVABLE           -16410  // 0xFFFFBFE6
                            23673 ; 33   |#define         INVALID_RECORD_NUMBER       -16411  // 0xFFFFBFE5
                            23674 ; 34   |#define                 LONG_FILE_NAME                          -16412  // 0xFFFFBFE4
                            23675 ; 35   |#define                 NO_MATCHING_RECORD                      -16413  // 0xFFFFBFE3
                            23676 ; 36   |#define                 NOT_VALID_SECTOR                        -16414  // 0xFFFFBFE2
                            23677 ; 37   |#define                 DEVICE_NOT_SUPPORTED            -16415  // 0xFFFFBFE1
                            23678 ; 38   |#define         FS_ERROR                                        -16416  // 0xFFFFBEE0
                            23679 ; 39   |#define                 READSECTOR_FAIL                         -16417  // 0xFFFFBFDF
                            23680 ; 40   |#define                 DEVICE_NOT_ACTIVE                       -16418  // 0xFFFFBFDE
                            23681 ; 41   |#define                 ILLEGAL_FILENAME_CHARA          -16419  // 0xFFFFBFDD
                            23682 ; 42   |#define                 MEDIAREAD_FAILED                        -16420  // 0xFFFFBFDC
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 392

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23683 ; 43   |#define                 MEDIAWRITE_FAILED                       -16421  // 0xFFFFBFDB
                            23684 ; 44   |#define                 CANNOT_OPEN_DIRECTORY           -16422  // 0xFFFFBFDA
                            23685 ; 45   |#define         VOLUMELABEL_NOT_FOUND           -16423
                            23686 ; 46   |
                            23687 ; 47   |
                            23688 ; 48   |
                            23689 ; 49   |
                            23690 
                            23692 
                            23693 ; 19   |#include "FileSpec.h"
                            23694 
                            23696 
                            23697 ; 1    |#ifndef _FILESPEC_H_
                            23698 ; 2    |#define _FILESPEC_H_
                            23699 ; 3    |#include  "fstypes.h"
                            23700 ; 4    |#define MAX_FILESNAME   13
                            23701 ; 5    |
                            23702 ; 6    |typedef struct {
                            23703 ; 7    |    INT     gCurrentRecord;
                            23704 ; 8    |    INT     DirAttribute;
                            23705 ; 9    |    _packed char    FileName[9];
                            23706 ; 10   |    _packed char    FileExtension[4];
                            23707 ; 11   |}FILESPEC;
                            23708 ; 12   |
                            23709 ; 13   |typedef struct {
                            23710 ; 14   |    INT attrib;
                            23711 ; 15   |        LONG FileSize;
                            23712 ; 16   |    int  device;
                            23713 ; 17   |    INT startrecord;
                            23714 ; 18   |    _packed char name[MAX_FILESNAME];
                            23715 ; 19   |        LONG Key;
                            23716 ; 20   |}Finddata;
                            23717 ; 21   |#endif
                            23718 ; 22   |
                            23719 
                            23721 
                            23722 ; 20   |#include "playlist.h"
                            23723 
                            23725 
                            23726 ; 1    |#ifndef PLAYLIST_H
                            23727 ; 2    |#define PLAYLIST_H
                            23728 ; 3    |
                            23729 ; 4    |#include "types.h"
                            23730 ; 5    |
                            23731 ; 6    |typedef struct {
                            23732 ; 7    |    WORD    m_wTrack;                       
                            23733 ; 8    |    WORD    m_wDeviceID;
                            23734 ; 9    |    WORD    m_wBufferLength;            //this is in BYTES, not WORDS!
                            23735 ; 10   |    _packed BYTE *m_pFilename;
                            23736 ; 11   |} SONGFILEINFO;
                            23737 ; 12   |
                            23738 ; 13   |#define PLAYLIST_SUCCESS                                0
                            23739 ; 14   |#define PLAYLIST_FILE_ERROR                             1
                            23740 ; 15   |#define PLAYLIST_END_OF_LIST                    2
                            23741 ; 16   |#define PLAYLIST_TRACK_NOT_FOUND                3
                            23742 ; 17   |#define PLAYLIST_DIR_NOT_EMPTY          4 
                            23743 ; 18   |#define PLAYLIST_REBUILD                5
                            23744 ; 19   |#define PLAYLIST_LAST_RETCODE                   5               //The value should always 
                                  be the same as the last RETCODE
                            23745 ; 20   |
                            23746 ; 21   |
                            23747 ; 22   |#ifdef  USE_PLAYLIST1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 393

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23748 ; 23   |RETCODE ChangeDIRtoFileEntryDir(struct FileEntry *pCurrentEntry, _packed BYTE * buffer);
                            23749 ; 24   |#endif
                            23750 ; 25   |RETCODE _reentrant Playlist_LFNGetFileName(int,int,UCS3*);                      //UCS3 is 
                                  actually typdef WORD
                            23751 ; 26   |RETCODE _reentrant Playlist_MarkCurrentSongPlayed(int,int,int*);
                            23752 ; 27   |RETCODE _reentrant Playlist_GetCurrentSongFileInfo(int, int, int*);
                            23753 ; 28   |RETCODE _reentrant Playlist_GetNextSongFileInfo(int, int , int*);
                            23754 ; 29   |RETCODE _reentrant Playlist_GetPreviousSongFileInfo(int,int,int*);
                            23755 ; 30   |#ifdef USE_PLAYLIST1
                            23756 ; 31   |_reentrant INT Playlist_LocateEntryFromName(INT,INT,INT*);
                            23757 ; 32   |#endif
                            23758 ; 33   |
                            23759 ; 34   |#endif 
                            23760 
                            23762 
                            23763 ; 21   |#include "syscoder.h"
                            23764 
                            23766 
                            23767 ; 1    |//;///////////////////////////////////////////////////////////////////////////////
                            23768 ; 2    |//; Copyright(C) SigmaTel, Inc. 2000-2001
                            23769 ; 3    |//;
                            23770 ; 4    |//; Filename: syscoder.xref
                            23771 ; 5    |//; Description: Global refs from syscoder.asm
                            23772 ; 6    |//;///////////////////////////////////////////////////////////////////////////////
                            23773 ; 7    |
                            23774 ; 8    |#ifndef SYSCODER_XREF_C
                            23775 ; 9    |#define SYSCODER_XREF_C
                            23776 ; 10   |
                            23777 ; 11   |typedef struct {
                            23778 ; 12   |    WORD wMinutes;
                            23779 ; 13   |    WORD wSeconds;
                            23780 ; 14   |}SONGTIME;
                            23781 ; 15   |
                            23782 ; 16   |// Functions  
                            23783 ; 17   |extern _fract       _Y g_frSongSecondsPerByte;
                            23784 ; 18   |extern unsigned int _Y g_wSongCurrentMinutes;
                            23785 ; 19   |extern unsigned int _Y g_wSongCurrentSeconds;
                            23786 ; 20   |extern unsigned int _Y g_wSongTotalMinutes;
                            23787 ; 21   |extern unsigned int _Y g_wSongTotalSeconds;
                            23788 ; 22   |extern unsigned int _Y g_wSongRemainMinutes; 
                            23789 ; 23   |extern unsigned int _Y g_wSongRemainSeconds;
                            23790 ; 24   |extern unsigned int _Y g_wCurrentSongNumber;
                            23791 ; 25   |extern unsigned int _Y g_wTotalSongCount;
                            23792 ; 26   |
                            23793 ; 27   |extern unsigned int _Y g_wAccumulatedSecs;    // Added for mp3 VBR support.
                            23794 ; 28   |extern unsigned int _Y g_wAccumulatedMSecs;
                            23795 
                            23800 
                            23801 ; 29   |
                            23802 ; 30   |extern _asmfunc SONGTIME DecGetCurrentTime(void);
                            23803 ; 31   |extern _asmfunc DWORD DecGetSongPos(void);
                            23804 ; 32   |extern _asmfunc RETCODE DecSetSongPos(DWORD);
                            23805 ; 33   |extern _asmfunc void DecSetSongPosZero(void);
                            23806 ; 34   |extern _asmfunc void DecSetSongPosEnd(void);
                            23807 ; 35   |extern _asmfunc void DecClearSongTime(void);
                            23808 ; 36   |extern _asmfunc void SysSetDecoderResource(INT);
                            23809 ; 37   |
                            23810 ; 38   |#endif // SYSCODER_XREF
                            23811 ; 39   |
                            23812 ; 40   |
                            23813 ; 41   |
                            23814 ; 42   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 394

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23815 
                            23817 
                            23818 ; 22   |//#include "..\..\msgmodules\software\musiclib\ghdr\musiclib_ghdr.h"
                            23819 ; 23   |#include "musiclib_ghdr.h"
                            23820 
                            23822 
                            23823 ; 1    |#ifndef MUSICLIB_GHDR_H
                            23824 ; 2    |#define MUSICLIB_GHDR_H
                            23825 ; 3    |
                            23826 ; 4    |#ifdef __cplusplus
                            23827 ; 5    |extern "C" {
                            23828 ; 6    |#endif
                            23829 ; 7    |
                            23830 ; 8    |/*========================================================================================
                                  ==========
                            23831 ; 9    |
                            23832 ; 10   |                                        General Description
                            23833 ; 11   |
                            23834 ; 12   |==========================================================================================
                                  ==========
                            23835 ; 13   |
                            23836 ; 14   |                               Sigmatel Inc Confidential Proprietary
                            23837 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                            23838 ; 16   |
                            23839 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                            23840 ; 18   |
                            23841 ; 19   |PRODUCT NAMES: All
                            23842 ; 20   |
                            23843 ; 21   |GENERAL DESCRIPTION:
                            23844 ; 22   |
                            23845 ; 23   |    General description of this grouping of functions.
                            23846 ; 24   |
                            23847 ; 25   |Portability: All
                            23848 ; 26   |
                            23849 ; 27   |
                            23850 ; 28   |Revision History:
                            23851 ; 29   |
                            23852 ; 30   |                         Modification        Tracking
                            23853 ; 31   |Author                       Date             Number           Description of Changes
                            23854 ; 32   |---------------------    ------------        ----------        ---------------------------
                                  ----------
                            23855 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of change
                                  s made
                            23856 ; 34   |
                            23857 ; 35   |
                            23858 ; 36   |==========================================================================================
                                  ==========
                            23859 ; 37   |                                            DESCRIPTION
                            23860 ; 38   |==========================================================================================
                                  ==========
                            23861 ; 39   |
                            23862 ; 40   |GLOBAL FUNCTIONS:
                            23863 ; 41   |    MF_global_func_name()
                            23864 ; 42   |
                            23865 ; 43   |TRACEABILITY MATRIX:
                            23866 ; 44   |    None
                            23867 ; 45   |
                            23868 ; 46   |==========================================================================================
                                  ========*/
                            23869 ; 47   |
                            23870 ; 48   |/*========================================================================================
                                  ==========
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 395

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23871 ; 49   |                                                                Conditional Compilation Di
                                  rectives
                            23872 ; 50   |==========================================================================================
                                  ========*/
                            23873 ; 51   |#ifdef WIN32
                            23874 ; 52   |#define _PC_SIMULATION_
                            23875 ; 53   |#else
                            23876 ; 54   |#define _RUNNING_IN_EMBEDDED_
                            23877 ; 55   |#endif  // WIN32
                            23878 ; 56   |
                            23879 ; 57   |#if 1
                            23880 ; 58   |#define _NEWMUSIC_      /* install new music list */
                            23881 ; 59   |#endif
                            23882 ; 60   |
                            23883 ; 61   |#if 1
                            23884 ; 62   |#define _AUDIBLE_       /* install audible list */
                            23885 ; 63   |#endif
                            23886 ; 64   |
                            23887 ; 65   |#if 1
                            23888 ; 66   |#define _ONTHEGO_       /* install on the go list */
                            23889 ; 67   |#endif
                            23890 ; 68   |
                            23891 ; 69   |#ifdef PL3_FB
                            23892 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                            23893 ; 71   |#endif
                            23894 ; 72   |
                            23895 ; 73   |#if 1
                            23896 ; 74   |#define _SUPPORT_2000_SONGS_
                            23897 ; 75   |#endif
                            23898 ; 76   |
                            23899 ; 77   |/*========================================================================================
                                  ==========
                            23900 ; 78   |                                           INCLUDE FILES
                            23901 ; 79   |==========================================================================================
                                  ========*/
                            23902 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
                            23903 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                            23904 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                            23905 ; 83   |#define OEM_SEEK_END    SEEK_END
                            23906 ; 84   |#else
                            23907 ; 85   |#define _X
                            23908 ; 86   |#define _Y
                            23909 ; 87   |#define _packed
                            23910 ; 88   |
                            23911 ; 89   |#define _asmfunc
                            23912 ; 90   |#define _reentrant
                            23913 ; 91   |
                            23914 ; 92   |#define OEM_SEEK_CUR    1
                            23915 ; 93   |#define OEM_SEEK_SET    0
                            23916 ; 94   |#define OEM_SEEK_END    2
                            23917 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                            23918 ; 96   |
                            23919 ; 97   |#include "types.h"
                            23920 ; 98   |#include "exec.h"
                            23921 ; 99   |#include "messages.h"
                            23922 ; 100  |#include "project.h"
                            23923 ; 101  |
                            23924 ; 102  |/*========================================================================================
                                  ==========
                            23925 ; 103  |                                             CONSTANTS
                            23926 ; 104  |==========================================================================================
                                  ========*/
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 396

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23927 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            23928 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            23929 ; 107  |Artistname                              1:0
                            23930 ; 108  |Albumname                               3:2
                            23931 ; 109  |Genrename                               5:4
                            23932 ; 110  |Songname                                7:6
                            23933 ; 111  |----------------------------------------------------------
                            23934 ; 112  |    Value (2 bits)                      Meanings
                            23935 ; 113  |    0                                   RAW and All ASCII
                            23936 ; 114  |    1                                   Uni-code
                            23937 ; 115  |    2                                   Mixed, non-unicode
                            23938 ; 116  |
                            23939 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            23940 ; 118  |*/
                            23941 ; 119  |#define BITMASK_ARTIST  (0x03)
                            23942 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            23943 ; 121  |#define BITMASK_GENRE   (0x30)
                            23944 ; 122  |#define BITMASK_SONG    (0xC0)
                            23945 ; 123  |
                            23946 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            23947 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            23948 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            23949 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            23950 ; 128  |
                            23951 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            23952 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            23953 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            23954 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            23955 ; 133  |
                            23956 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            23957 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            23958 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            23959 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            23960 ; 138  |
                            23961 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            23962 ; 140  |
                            23963 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            23964 ; 142  |
                            23965 ; 143  |#define INDEX_EOF       0xFFF
                            23966 ; 144  |#ifdef _FOLDER_BROWSE_
                            23967 ; 145  |#define INDEX_ROOT  0xffe
                            23968 ; 146  |#define UNKNOWN_RECORD  0xfff
                            23969 ; 147  |#endif  // _FOLDER_BROWSE_
                            23970 ; 148  |
                            23971 ; 149  |/* Constant for item_type */
                            23972 ; 150  |#define         ITEM_ARTIST                     0
                            23973 ; 151  |#define         ITEM_ALBUM                      1
                            23974 ; 152  |#define         ITEM_GENRE                      2
                            23975 ; 153  |#define         ITEM_TRACK                      3
                            23976 ; 154  |#define         ITEM_YEAR                       4
                            23977 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            23978 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            23979 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            23980 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            23981 ; 159  |#ifdef _NEWMUSIC_
                            23982 ; 160  |#define         ITEM_1DAY                       10
                            23983 ; 161  |#define         ITEM_1WEEK                      11
                            23984 ; 162  |#define         ITEM_1MONTH                     12
                            23985 ; 163  |#endif
                            23986 ; 164  |#ifdef _AUDIBLE_
                            23987 ; 165  |#define         ITEM_AUDIBLE            13
                            23988 ; 166  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 397

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23989 ; 167  |#define         ITEM_ON_THE_GO          14
                            23990 ; 168  |
                            23991 ; 169  |#define         ITEM_VOICE                      15
                            23992 ; 170  |#define         ITEM_FMREC                      16
                            23993 ; 171  |#define         ITEM_PHOTO                      17
                            23994 ; 172  |#ifdef _FOLDER_BROWSE_
                            23995 ; 173  |#define         ITEM_INTERNAL           18
                            23996 ; 174  |#define         ITEM_EXTERNAL       19
                            23997 ; 175  |#endif  // _FOLDER_BROWSE_
                            23998 ; 176  |#define     ITEM_UNKNOWN        0xff
                            23999 ; 177  |
                            24000 ; 178  |/*
                            24001 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_inf
                                  o, int16 option);
                            24002 ; 180  |option input.
                            24003 ; 181  |*/
                            24004 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            24005 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
                            24006 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            24007 ; 185  |#ifdef _FOLDER_BROWSE_
                            24008 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            24009 ; 187  |#endif  // _FOLDER_BROWSE_
                            24010 ; 188  |
                            24011 ; 189  |/* Constant for key action */
                            24012 ; 190  |#define         ACTION_OK                               0               /* Press OK button
                                   */
                            24013 ; 191  |#define         ACTION_BACK                             1               /* Press BACK butt
                                  on */
                            24014 ; 192  |#define         ACTION_UP                               2               /* Press UP button
                                   */
                            24015 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN butt
                                  on */
                            24016 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            24017 ; 195  |#define         ACTION_MENU                             5               /* Back the browsi
                                  ng tree to root */
                            24018 ; 196  |
                            24019 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            24020 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            24021 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            24022 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            24023 ; 201  |
                            24024 ; 202  |#define         NO_SD                                   0
                            24025 ; 203  |#define         HAS_SD                                  1
                            24026 ; 204  |
                            24027 ; 205  |#define         PLAY_NORMAL                             0
                            24028 ; 206  |#define         PLAY_SHUFFLE                    1
                            24029 ; 207  |
                            24030 ; 208  |#define     PLAY_REPEAT_OFF         0
                            24031 ; 209  |#define     PLAY_REPEAT_ON          1
                            24032 ; 210  |
                            24033 ; 211  |#define     PLAY_SELECT_FLASH       0
                            24034 ; 212  |#define     PLAY_SELECT_SD          1
                            24035 ; 213  |
                            24036 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            24037 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            24038 ; 216  |
                            24039 ; 217  |#define         ON_THE_GO_EXIST                 0
                            24040 ; 218  |#define         ON_THE_GO_FULL                  1
                            24041 ; 219  |#define         ON_THE_GO_FREE                  2
                            24042 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            24043 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            24044 ; 222  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 398

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24045 ; 223  |#define         REC_VOICE_TYPE                  0
                            24046 ; 224  |#define         REC_FMREC_TYPE                  1
                            24047 ; 225  |#define         REC_PHOTO_TYPE                  2
                            24048 ; 226  |#define         VOICE_FILE_ADD                  0
                            24049 ; 227  |#define         VOICE_FILE_DEL                  1
                            24050 ; 228  |
                            24051 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            24052 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            24053 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            24054 ; 232  |flash or external SD card */
                            24055 ; 233  |#ifdef _SUPPORT_2000_SONGS_
                            24056 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            24057 ; 235  |#else
                            24058 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            24059 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            24060 ; 238  |
                            24061 ; 239  |/* number of byte in one DSP word */
                            24062 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
                            24063 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            24064 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            24065 ; 243  |are 10 level directory structure */
                            24066 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            24067 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            24068 ; 246  |
                            24069 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            24070 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            24071 ; 249  |/* number of songs in each new music list */
                            24072 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            24073 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            24074 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            24075 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            24076 ; 254  |/* number of songs in the on-the-fly list */
                            24077 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            24078 ; 256  |/* number of files audible list */
                            24079 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            24080 ; 258  |
                            24081 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            24082 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            24083 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            24084 ; 262  |
                            24085 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            24086 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            24087 ; 265  |#ifdef _FOLDER_BROWSE_
                            24088 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            24089 ; 267  |#else
                            24090 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            24091 ; 269  |#endif  // _FOLDER_BROWSE_
                            24092 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            24093 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            24094 ; 272  |
                            24095 ; 273  |#ifndef _MAX_DIR_DEPTH
                            24096 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            24097 ; 275  |#endif  // _MAX_DIR_DEPTH
                            24098 ; 276  |
                            24099 ; 277  |/*========================================================================================
                                  ==========*/
                            24100 ; 278  |
                            24101 ; 279  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 399

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24102 ; 280  |/*========================================================================================
                                  ==========
                            24103 ; 281  |                                               MACROS
                            24104 ; 282  |==========================================================================================
                                  ========*/
                            24105 ; 283  |
                            24106 ; 284  |/*========================================================================================
                                  ==========
                            24107 ; 285  |                                               ENUMS
                            24108 ; 286  |==========================================================================================
                                  ========*/
                            24109 ; 287  |#define NUM_OF_MEDIA                            (2)
                            24110 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            24111 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            24112 ; 290  |/*========================================================================================
                                  ==========
                            24113 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
                            24114 ; 292  |==========================================================================================
                                  ========*/
                            24115 ; 293  |
                            24116 ; 294  |typedef char    int8;
                            24117 ; 295  |typedef short   int16;
                            24118 ; 296  |typedef int     int24;
                            24119 ; 297  |typedef long    int32;
                            24120 ; 298  |
                            24121 ; 299  |typedef int     intx;
                            24122 ; 300  |
                            24123 ; 301  |typedef unsigned char   uint8;
                            24124 ; 302  |typedef unsigned short  uint16;
                            24125 ; 303  |typedef unsigned int    uint24;
                            24126 ; 304  |typedef unsigned long   uint32;
                            24127 ; 305  |
                            24128 ; 306  |/*
                            24129 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode form
                                  at.
                            24130 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            24131 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            24132 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            24133 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            24134 ; 312  |*/
                            24135 ; 313  |/*
                            24136 ; 314  |path_name[] _must_have_data_:
                            24137 ; 315  |path_name[] = (Max. 120 Characters);
                            24138 ; 316  |year range:
                            24139 ; 317  |year = 0x000000-0xFFFFFF;
                            24140 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            24141 ; 319  |Unknown track number:
                            24142 ; 320  |track_number = 0x7FFFFF;
                            24143 ; 321  |unicode refer to above #define BITMASK_*
                            24144 ; 322  |*/
                            24145 ; 323  |/*
                            24146 ; 324  |Interface of UI and Music Library
                            24147 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            24148 ; 326  |
                            24149 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            24150 ; 328  |
                            24151 ; 329  |3) UI to Music Library variable passing length definition:
                            24152 ; 330  |        All ASCII Characters:
                            24153 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            24154 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            24155 ; 333  |        Unicode Characters:
                            24156 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 400

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24157 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            24158 ; 336  |
                            24159 ; 337  |4) UI input data to Music Library in two formats.
                            24160 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            24161 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            24162 ; 340  |
                            24163 ; 341  |5) UI calling function:
                            24164 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            24165 ; 343  |        int16 option definition:
                            24166 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            24167 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            24168 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            24169 ; 347  |
                            24170 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
                            24171 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_l
                                  ist separately.
                            24172 ; 350  |
                            24173 ; 351  |6) Modification Date:
                            24174 ; 352  |        uint24 g_file_time:
                            24175 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            24176 ; 354  |*/
                            24177 ; 355  |
                            24178 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            24179 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            24180 ; 358  |typedef struct _ram_song_info {
                            24181 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            24182 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            24183 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            24184 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            24185 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            24186 ; 364  |    uint32 g_songFastKey;
                            24187 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            24188 ; 366  |        uint24 year;
                            24189 ; 367  |        uint24 track_number;
                            24190 ; 368  |        uint8 unicode;
                            24191 ; 369  |} RAM_SONG_INFO_T;
                            24192 ; 370  |
                            24193 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            24194 ; 372  |typedef struct _flash_group_name {
                            24195 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            24196 ; 374  |        uint8 unicode;
                            24197 ; 375  |} FLASH_GROUP_NAME_T;
                            24198 ; 376  |
                            24199 ; 377  |// struct to store directories information passed from UI
                            24200 ; 378  |#ifdef _FOLDER_BROWSE_
                            24201 ; 379  |typedef struct _ml_DirInfo {
                            24202 ; 380  |        uint24  u8Unicode : 8;
                            24203 ; 381  |        uint24  u12DirDepth : 12;
                            24204 ; 382  |        uint24  u4Added : 4;            
                            24205 ; 383  |        INT     iDirRecord;
                            24206 ; 384  |        DWORD   dwFastKey;
                            24207 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            24208 ; 386  |} ML_DIRINFO_T;
                            24209 ; 387  |#endif  // _FOLDER_BROWSE_
                            24210 ; 388  |
                            24211 ; 389  |/*========================================================================================
                                  ==========
                            24212 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
                            24213 ; 391  |==========================================================================================
                                  ========*/
                            24214 ; 392  |extern uint24   IsPlayOnTheGo;
                            24215 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 401

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24216 ; 394  |extern uint24   merge_id_list_flash[];
                            24217 ; 395  |extern uint24   merge_id_list_sd[];
                            24218 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            24219 ; 397  |#ifdef _FOLDER_BROWSE_
                            24220 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            24221 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            24222 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            24223 ; 401  |#endif  // _FOLDER_BROWSE_
                            24224 ; 402  |extern INT _X    *sec_temp_buf_X;
                            24225 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 =
                                   repeat on/off(0=off/1=on) */
                            24226 ; 404  |
                            24227 ; 405  |/*========================================================================================
                                  ==========
                            24228 ; 406  |                                        FUNCTION PROTOTYPES
                            24229 ; 407  |==========================================================================================
                                  ========*/
                            24230 ; 408  |
                            24231 ; 409  |///////////////////////////////////////////////////////////////////////
                            24232 ; 410  |//! \brief
                            24233 ; 411  |//!
                            24234 ; 412  |//! \fntype Function
                            24235 ; 413  |//!
                            24236 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            24237 ; 415  |//! Call only once before inserting items. Call once for each media.
                            24238 ; 416  |//!
                            24239 ; 417  |//! \param[in]  none
                            24240 ; 418  |//!
                            24241 ; 419  |//! \return
                            24242 ; 420  |//!
                            24243 ; 421  |///////////////////////////////////////////////////////////////////////
                            24244 ; 422  |void ML_InitLibraryParameter(void);
                            24245 ; 423  |
                            24246 ; 424  |///////////////////////////////////////////////////////////////////////
                            24247 ; 425  |//! \brief
                            24248 ; 426  |//!
                            24249 ; 427  |//! \fntype Function
                            24250 ; 428  |//!
                            24251 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            24252 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            24253 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each son
                                  g,
                            24254 ; 432  |//! the song information is recorded in music library.
                            24255 ; 433  |//!
                            24256 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            24257 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passe
                                  d from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            24258 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav f
                                  ormat file.
                            24259 ; 437  |//!
                            24260 ; 438  |//! \return
                            24261 ; 439  |//!
                            24262 ; 440  |///////////////////////////////////////////////////////////////////////
                            24263 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            24264 ; 442  |
                            24265 ; 443  |///////////////////////////////////////////////////////////////////////
                            24266 ; 444  |//! \brief
                            24267 ; 445  |//!
                            24268 ; 446  |//! \fntype Function
                            24269 ; 447  |//!
                            24270 ; 448  |//! \param[in]
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 402

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24271 ; 449  |//!
                            24272 ; 450  |//! \return
                            24273 ; 451  |//!
                            24274 ; 452  |///////////////////////////////////////////////////////////////////////
                            24275 ; 453  |#ifdef _FOLDER_BROWSE_
                            24276 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int1
                                  6 i16Option);
                            24277 ; 455  |#endif  // _FOLDER_BROWSE_
                            24278 ; 456  |
                            24279 ; 457  |///////////////////////////////////////////////////////////////////////
                            24280 ; 458  |//! \brief
                            24281 ; 459  |//!
                            24282 ; 460  |//! \fntype Function
                            24283 ; 461  |//!
                            24284 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            24285 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            24286 ; 464  |//! music library for that particular media.
                            24287 ; 465  |//!
                            24288 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            24289 ; 467  |//!
                            24290 ; 468  |//! \return
                            24291 ; 469  |//!
                            24292 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            24293 ; 471  |//!         function.
                            24294 ; 472  |///////////////////////////////////////////////////////////////////////
                            24295 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            24296 ; 474  |
                            24297 ; 475  |///////////////////////////////////////////////////////////////////////
                            24298 ; 476  |//! \brief
                            24299 ; 477  |//!
                            24300 ; 478  |//! \fntype Function
                            24301 ; 479  |//!
                            24302 ; 480  |//! \param[in]
                            24303 ; 481  |//!
                            24304 ; 482  |//! \return
                            24305 ; 483  |//!
                            24306 ; 484  |///////////////////////////////////////////////////////////////////////
                            24307 ; 485  |#ifdef _NEWMUSIC_
                            24308 ; 486  |void ML_UpdateNewMusic(void);
                            24309 ; 487  |#endif
                            24310 ; 488  |
                            24311 ; 489  |///////////////////////////////////////////////////////////////////////
                            24312 ; 490  |//! \brief
                            24313 ; 491  |//!
                            24314 ; 492  |//! \fntype Function
                            24315 ; 493  |//!
                            24316 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            24317 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            24318 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            24319 ; 497  |//!
                            24320 ; 498  |//! \param[in]  none
                            24321 ; 499  |//!
                            24322 ; 500  |//! \return
                            24323 ; 501  |//!
                            24324 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            24325 ; 503  |//!         must be called before calling any other music library functions.
                            24326 ; 504  |///////////////////////////////////////////////////////////////////////
                            24327 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            24328 ; 506  |
                            24329 ; 507  |///////////////////////////////////////////////////////////////////////
                            24330 ; 508  |//! \brief
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 403

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24331 ; 509  |//!
                            24332 ; 510  |//! \fntype Function
                            24333 ; 511  |//!
                            24334 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            24335 ; 513  |//! library operation.
                            24336 ; 514  |//! Two system files (music.lib and music.sec) is created.
                            24337 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file
                                   and the
                            24338 ; 516  |//! music.sec file do not exist.
                            24339 ; 517  |//!
                            24340 ; 518  |//! \param[in]  none
                            24341 ; 519  |//!
                            24342 ; 520  |//! \return
                            24343 ; 521  |//!
                            24344 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            24345 ; 523  |//!         must be called before calling any other music library functions.
                            24346 ; 524  |///////////////////////////////////////////////////////////////////////
                            24347 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            24348 ; 526  |
                            24349 ; 527  |///////////////////////////////////////////////////////////////////////
                            24350 ; 528  |//! \brief
                            24351 ; 529  |//!
                            24352 ; 530  |//! \fntype Function
                            24353 ; 531  |//!
                            24354 ; 532  |//! Preload the list, prepare for renew.
                            24355 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            24356 ; 534  |//! structure in RAM.
                            24357 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            24358 ; 536  |//! in RAM.
                            24359 ; 537  |//!
                            24360 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            24361 ; 539  |//!
                            24362 ; 540  |//! \return
                            24363 ; 541  |//!
                            24364 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            24365 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            24366 ; 544  |///////////////////////////////////////////////////////////////////////
                            24367 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            24368 ; 546  |
                            24369 ; 547  |///////////////////////////////////////////////////////////////////////
                            24370 ; 548  |//! \brief
                            24371 ; 549  |//!
                            24372 ; 550  |//! \fntype Function
                            24373 ; 551  |//!
                            24374 ; 552  |//! Save the list to flash memory.
                            24375 ; 553  |//!
                            24376 ; 554  |//! \param[in]
                            24377 ; 555  |//!
                            24378 ; 556  |//! \return
                            24379 ; 557  |//!
                            24380 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            24381 ; 559  |//!         changed by the user.
                            24382 ; 560  |///////////////////////////////////////////////////////////////////////
                            24383 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            24384 ; 562  |
                            24385 ; 563  |///////////////////////////////////////////////////////////////////////
                            24386 ; 564  |//! \brief
                            24387 ; 565  |//!
                            24388 ; 566  |//! \fntype Function
                            24389 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            24390 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in
                                   the
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 404

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24391 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the l
                                  ist.
                            24392 ; 570  |//! Otherwise the song is deleted.
                            24393 ; 571  |//!
                            24394 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            24395 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            24396 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            24397 ; 575  |//!
                            24398 ; 576  |//! \return
                            24399 ; 577  |//!
                            24400 ; 578  |///////////////////////////////////////////////////////////////////////
                            24401 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            24402 ; 580  |
                            24403 ; 581  |///////////////////////////////////////////////////////////////////////
                            24404 ; 582  |//! \brief
                            24405 ; 583  |//!
                            24406 ; 584  |//! \fntype Function
                            24407 ; 585  |//!
                            24408 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            24409 ; 587  |//! in the ML_UpdateOnTheGo().
                            24410 ; 588  |//!
                            24411 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            24412 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDE
                                  X_EOF (song will be deleted)
                            24413 ; 591  |//!
                            24414 ; 592  |//! \return
                            24415 ; 593  |//!
                            24416 ; 594  |///////////////////////////////////////////////////////////////////////
                            24417 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            24418 ; 596  |
                            24419 ; 597  |///////////////////////////////////////////////////////////////////////
                            24420 ; 598  |//! \brief
                            24421 ; 599  |//!
                            24422 ; 600  |//! \fntype Function
                            24423 ; 601  |//!
                            24424 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            24425 ; 603  |//!
                            24426 ; 604  |//! \param[in]  none
                            24427 ; 605  |//!
                            24428 ; 606  |//! \return
                            24429 ; 607  |//!
                            24430 ; 608  |///////////////////////////////////////////////////////////////////////
                            24431 ; 609  |void ML_UpdateOnTheGo(void);
                            24432 ; 610  |
                            24433 ; 611  |///////////////////////////////////////////////////////////////////////
                            24434 ; 612  |//! \brief
                            24435 ; 613  |//!
                            24436 ; 614  |//! \fntype Function
                            24437 ; 615  |//!
                            24438 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            24439 ; 617  |//! Call only once before inserting items. Call once for each media.
                            24440 ; 618  |//!
                            24441 ; 619  |//! \param[in]  none
                            24442 ; 620  |//!
                            24443 ; 621  |//! \return
                            24444 ; 622  |//!
                            24445 ; 623  |///////////////////////////////////////////////////////////////////////
                            24446 ; 624  |void ML_InitVoiceParameter(void);
                            24447 ; 625  |
                            24448 ; 626  |///////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 405

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24449 ; 627  |//! \brief
                            24450 ; 628  |//!
                            24451 ; 629  |//! \fntype Function
                            24452 ; 630  |//!
                            24453 ; 631  |//! \param[in]
                            24454 ; 632  |//!
                            24455 ; 633  |//! \return
                            24456 ; 634  |//!
                            24457 ; 635  |///////////////////////////////////////////////////////////////////////
                            24458 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            24459 ; 637  |
                            24460 ; 638  |///////////////////////////////////////////////////////////////////////
                            24461 ; 639  |//! \brief
                            24462 ; 640  |//!
                            24463 ; 641  |//! \fntype Function
                            24464 ; 642  |//!
                            24465 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            24466 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names
                                  .
                            24467 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            24468 ; 646  |//!
                            24469 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            24470 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed f
                                  rom UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            24471 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            24472 ; 650  |//!
                            24473 ; 651  |//! \return
                            24474 ; 652  |//!
                            24475 ; 653  |///////////////////////////////////////////////////////////////////////
                            24476 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            24477 ; 655  |
                            24478 ; 656  |///////////////////////////////////////////////////////////////////////
                            24479 ; 657  |//! \brief
                            24480 ; 658  |//!
                            24481 ; 659  |//! \fntype Function
                            24482 ; 660  |//!
                            24483 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            24484 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice buildi
                                  ng
                            24485 ; 663  |//! of music library for that particular media.
                            24486 ; 664  |//!
                            24487 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            24488 ; 666  |//!
                            24489 ; 667  |//! \return
                            24490 ; 668  |//!
                            24491 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            24492 ; 670  |//!         function.
                            24493 ; 671  |///////////////////////////////////////////////////////////////////////
                            24494 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            24495 ; 673  |
                            24496 ; 674  |///////////////////////////////////////////////////////////////////////
                            24497 ; 675  |//! \brief
                            24498 ; 676  |//!
                            24499 ; 677  |//! \fntype Function
                            24500 ; 678  |//!
                            24501 ; 679  |//! Called by UI, the merge the music library tables album,
                            24502 ; 680  |//! artist, genre, song and year.
                            24503 ; 681  |//!
                            24504 ; 682  |//! \param[in]  none
                            24505 ; 683  |//!
                            24506 ; 684  |//! \return
                            24507 ; 685  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 406

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24508 ; 686  |///////////////////////////////////////////////////////////////////////
                            24509 ; 687  |void ML_MergeLibraryTables(void);
                            24510 ; 688  |
                            24511 ; 689  |///////////////////////////////////////////////////////////////////////
                            24512 ; 690  |//! \brief
                            24513 ; 691  |//!
                            24514 ; 692  |//! \fntype Function
                            24515 ; 693  |//!
                            24516 ; 694  |//! Called by UI, the merge the music library tables album,
                            24517 ; 695  |//! artist, genre, song and year.
                            24518 ; 696  |//!
                            24519 ; 697  |//! \param[in]  none
                            24520 ; 698  |//!
                            24521 ; 699  |//! \return
                            24522 ; 700  |//!
                            24523 ; 701  |///////////////////////////////////////////////////////////////////////
                            24524 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            24525 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            24526 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            24527 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            24528 ; 706  |
                            24529 ; 707  |///////////////////////////////////////////////////////////////////////
                            24530 ; 708  |//! \brief
                            24531 ; 709  |//!
                            24532 ; 710  |//! \fntype Function
                            24533 ; 711  |//!
                            24534 ; 712  |//! \param[in]
                            24535 ; 713  |//!
                            24536 ; 714  |//! \return
                            24537 ; 715  |//!
                            24538 ; 716  |///////////////////////////////////////////////////////////////////////
                            24539 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            24540 ; 718  |
                            24541 ; 719  |/*========================================================================================
                                  ========*/
                            24542 ; 720  |
                            24543 ; 721  |// Siukoon 2005-02-28
                            24544 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            24545 ; 723  |#ifdef _SUPPORT_2000_SONGS_
                            24546 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            24547 ; 725  |#else
                            24548 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            24549 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            24550 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            24551 ; 729  |#define WORD_PER_SECTOR             (171)
                            24552 ; 730  |#define BYTE_PER_SECTOR             (512)
                            24553 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            24554 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PE
                                  R_SECTOR)
                            24555 ; 733  |
                            24556 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            24557 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            24558 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_B
                                  YTE_PER_SECTOR)
                            24559 ; 737  |
                            24560 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            24561 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            24562 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            24563 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            24564 ; 742  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 407

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24565 ; 743  |/////////////////////
                            24566 ; 744  |
                            24567 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
                            24568 ; 746  |
                            24569 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            24570 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            24571 ; 749  |#else
                            24572 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            24573 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            24574 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                                  
                            24575 ; 753  |
                            24576 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            24577 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            24578 ; 756  |
                            24579 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            24580 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            24581 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            24582 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            24583 ; 761  |#else
                            24584 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            24585 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            24586 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            24587 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            24588 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            24589 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            24590 ; 768  |
                            24591 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            24592 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            24593 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            24594 ; 772  |#else
                            24595 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG
                                  _PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            24596 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            24597 ; 775  |
                            24598 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            24599 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SI
                                  ZE_IN_BYTE)
                            24600 ; 778  |
                            24601 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            24602 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            24603 ; 781  |
                            24604 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            24605 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            24606 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            24607 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            24608 ; 786  |#else
                            24609 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            24610 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            24611 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            24612 ; 790  |
                            24613 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            24614 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6
                                  )
                            24615 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            24616 ; 794  |#else
                            24617 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            24618 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            24619 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            24620 ; 798  |
                            24621 ; 799  |#ifdef __cplusplus
                            24622 ; 800  |}
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 408

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24623 ; 801  |#endif
                            24624 ; 802  |
                            24625 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            24626 
                            24628 
                            24629 ; 24   |
                            24630 ; 25   |///////////////Extern FAT32 functions/////////////////////////////////
                            24631 ; 26   |extern _reentrant INT Chdir(_packed char *filepath);
                            24632 ; 27   |extern _reentrant INT FindFirst(Finddata *_finddata,_packed char *FileName);
                            24633 ; 28   |extern _reentrant INT FindNext(INT HandleNumber,Finddata *_finddata);
                            24634 ; 29   |extern _reentrant INT Fclose(INT HandleNumber);
                            24635 ; 30   |extern _reentrant INT GetShortfilename(LONG Key,INT *Buffer);
                            24636 ; 31   |extern _reentrant LONG GetRootdirkey(INT DeviceNumber);
                            24637 ; 32   |extern _reentrant INT FastOpen(LONG Key,_packed char *mode);
                            24638 ; 33   |extern _reentrant INT ConstructLongFileName(INT HandleNumber, INT RecordNumber, INT *LFNBu
                                  ffer);
                            24639 ; 34   |extern _reentrant INT GetCWDHandle(void);
                            24640 ; 35   |extern INT DriveLetter[];
                            24641 ; 36   |// for building longfilename
                            24642 ; 37   |extern DWORD g_dwFastKey;
                            24643 ; 38   |extern int g_iRecordNum;
                            24644 ; 39   |extern _packed BYTE DirPath[];
                            24645 ; 40   |extern _packed BYTE g_CurrentSongName[MAX_FILENAME_LENGTH];
                            24646 ; 41   |extern DWORD g_FileKey;
                            24647 ; 42   |                        
                            24648 ; 43   |
                            24649 ; 44   |//////////////////////////////////////////////////////////////////////
                            24650 ; 45   |int g_iPlaylistRepeat = PLAYLIST_REPEAT_OFF;
                            24651 
                            24652 
Y:0000                      24653         org     y,".ydataplaylist3",init:
                            24654 Fg_iPlaylistRepeat:
Y:0000 000000               24655         dc      $000000
                            24658 
                            24659 ; 46   |int g_bPlaylistShuffle = FALSE;
                            24660 
                            24661 Fg_bPlaylistShuffle:
Y:0001 000000               24662         dc      $000000
                            24665 
                            24666 ; 47   |int g_bPlaylistShuffleUpdate = FALSE;
                            24667 
                            24668 Fg_bPlaylistShuffleUpdate:
Y:0002 000000               24669         dc      $000000
                            24672 
                            24673 ; 48   |int g_iTotalTracks=0;   //total number of songs in current playset.
                            24674 
                            24675 Fg_iTotalTracks:
Y:0003 000000               24676         dc      $000000
                            24679 
                            24680 ; 49   |int g_iPlaySet=PLAYSET_MUSIC;
                            24681 
                            24682 Fg_iPlaySet:
Y:0004 000000               24683         dc      $000000
                            24686 
                            24687 ; 50   |int ML_UseCache = 0;
                            24688 
                            24689 FML_UseCache:
Y:0005 000000               24690         dc      $000000
                            24693 
                            24694 ; 51   |_packed BYTE g_shortname[MAX_FILESNAME];
                            24695 ; 52   |extern RAM_SONG_INFO_T song_info;
                            24696 ; 53   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 409

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24697 ; 54   |DWORD dStart, dEnd, dDiff;      //for timing measurements
                            24698 ; 55   |//////////////////////////////////////////////////////
                            24699 ; 56   |//
                            24700 ; 57   |//>  Name:          INT _reentrant Playlist_SetPlaySet(INT iPlayset, INT unused, INT *pUnu
                                  sed)
                            24701 ; 58   |//
                            24702 ; 59   |//   Type:          Function
                            24703 ; 60   |//
                            24704 ; 61   |//   Description:   Returns whatever is input by the user
                            24705 ; 62   |//
                            24706 ; 63   |//   Inputs:        INT     iPlayset    The new playset
                            24707 ; 64   |//                  INT     bResetBookmark - TRUE when stop is pressed twice to reset the 
                                  bookmark
                            24708 ; 65   |//
                            24709 ; 66   |//   Outputs:       INT     iPlayset
                            24710 ; 67   |//
                            24711 ; 68   |//   Notes:         This function is degenerated in playlist3
                            24712 ; 69   |//<
                            24713 ; 70   |//////////////////////////////////////////////////////
                            24714 ; 71   |INT _reentrant Playlist_SetPlaySet(INT iPlayset, INT bResetBookmark, INT *pUnused)
                            24715 ; 72   |//////////////////////////////////////////////////////
                            24716 ; 73   |{
                            24717 
P:0000                      24718         org     p,".ptextplaylist3":
                            24725 FPlaylist_SetPlaySet:
                            24732 
                            24733 ; 74   |        return iPlayset;
                            24734 ; 75   |}
                            24735 
P:0000 00000C         4    424737         rts
                            24742 
                            24743 ; 76   |
                            24744 ; 77   |//////////////////////////////////////////////////////
                            24745 ; 78   |//
                            24746 ; 79   |//>  Name:          void _reentrant Playlist_ResetPlayset(void)
                            24747 ; 80   |//
                            24748 ; 81   |//   Type:          Function
                            24749 ; 82   |//
                            24750 ; 83   |//   Description:   Shuffles the play queue
                            24751 ; 84   |//
                            24752 ; 85   |//   Inputs:        none
                            24753 ; 86   |//
                            24754 ; 87   |//   Outputs:       none
                            24755 ; 88   |//
                            24756 ; 89   |//   Notes:         Do nothing in playlist3
                            24757 ; 90   |//<
                            24758 ; 91   |//////////////////////////////////////////////////////
                            24759 ; 92   |void _reentrant Playlist_ResetPlayset(){
                            24760 
                            24765 FPlaylist_ResetPlayset:
                            24766 
                            24767 ; 93   |        return;
                            24768 ; 94   |}
                            24769 
P:0001 00000C         4    824771         rts
                            24773 
                            24774 ; 95   |
                            24775 ; 96   |//////////////////////////////////////////////////////
                            24776 ; 97   |//
                            24777 ; 98   |//>  Name:          RETCODE _reentrant Playlist_MarkCurrentSongPlayed(int iIgnored1,int iI
                                  gnored2,int *pIgnored)
                            24778 ; 99   |//
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 410

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24779 ; 100  |//   Type:          Function
                            24780 ; 101  |//
                            24781 ; 102  |//   Description:   required function that marks the current song played
                            24782 ; 103  |//
                            24783 ; 104  |//   Inputs:        none
                            24784 ; 105  |//
                            24785 ; 106  |//   Outputs:       none
                            24786 ; 107  |//
                            24787 ; 108  |//   Notes:         This function is degenerated in playlist3
                            24788 ; 109  |//<
                            24789 ; 110  |//////////////////////////////////////////////////////
                            24790 ; 111  |RETCODE _reentrant Playlist_MarkCurrentSongPlayed(int iIgnored1, int iIgnored2, int *pIgno
                                  red)
                            24791 ; 112  |{
                            24792 
                            24797 FPlaylist_MarkCurrentSongPlayed:
                            24804 
                            24805 ; 113  |    return PLAYLIST_SUCCESS;
                            24806 
P:0002 200013         2   1024808         clr     a   
                            24810 
                            24811 ; 114  |}
                            24812 
P:0003 00000C         4   1424814         rts
                            24818 
                            24819 ; 115  |
                            24820 ; 116  |//////////////////////////////////////////////////////
                            24821 ; 117  |//
                            24822 ; 118  |//>  Name:          RETCODE _reentrant Playlist_GetNextSongFileInfo(INT iMode, INT iUnused
                                  , SONGFILEINFO*SongInfo)
                            24823 ; 119  |//
                            24824 ; 120  |//   Type:          Function
                            24825 ; 121  |//
                            24826 ; 122  |//   Description:   Gets the song file info  (this is a required entry point)
                            24827 ; 123  |//
                            24828 ; 124  |//   Inputs:        SONGFILEINFO *      SongInfo        the pointer to the structure passe
                                  d in by the PlayerLibrary.
                            24829 ; 125  |//                                                      the PlayerLibrary must initialize 
                                  some parts of the structure:
                            24830 ; 126  |//                                                      m_wBufferLength and m_pFilename
                            24831 ; 127  |//
                            24832 ; 128  |//   Outputs:       none
                            24833 ; 129  |//
                            24834 ; 130  |//   Notes:         This function is degenerated in playlist3
                            24835 ; 131  |//<
                            24836 ; 132  |//////////////////////////////////////////////////////
                            24837 ; 133  |RETCODE _reentrant Playlist_GetNextSongFileInfo(INT iMode, INT iUnused, INT*pPtr)
                            24838 ; 134  |{
                            24839 
                            24844 FPlaylist_GetNextSongFileInfo:
                            24851 
                            24852 ; 135  |        return PLAYLIST_SUCCESS;
                            24853 
P:0004 200013         2   1624855         clr     a   
                            24857 
                            24858 ; 136  |}
                            24859 
P:0005 00000C         4   2024861         rts
                            24865 
                            24866 ; 137  |
                            24867 ; 138  |//////////////////////////////////////////////////////
                            24868 ; 139  |//
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 411

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24869 ; 140  |//>  Name:          RETCODE _reentrant Playlist_GetCurrentSongFileInfo(int,int,SONGFILEINF
                                  O*SongInfo)
                            24870 ; 141  |//
                            24871 ; 142  |//   Type:          Function
                            24872 ; 143  |//
                            24873 ; 144  |//   Description:   Gets the song file info  (this is a required entry point)
                            24874 ; 145  |//
                            24875 ; 146  |//   Inputs:        SONGFILEINFO *      SongInfo        the pointer to the structure passe
                                  d in by the PlayerLibrary.
                            24876 ; 147  |//                                                      the PlayerLibrary must initialize 
                                  some parts of the structure:
                            24877 ; 148  |//                                                      m_wBufferLength and m_pFilename
                            24878 ; 149  |//
                            24879 ; 150  |//   Outputs:       none
                            24880 ; 151  |//
                            24881 ; 152  |//   Notes:         This function is degenerated in playlist3
                            24882 ; 153  |//<
                            24883 ; 154  |//////////////////////////////////////////////////////
                            24884 ; 155  |RETCODE _reentrant Playlist_GetCurrentSongFileInfo(INT iUnused1, INT iUnused2, INT *pPtr)
                            24885 ; 156  |{
                            24886 
                            24891 FPlaylist_GetCurrentSongFileInfo:
                            24898 
                            24899 ; 157  |        return PLAYLIST_SUCCESS;
                            24900 
P:0006 200013         2   2224902         clr     a   
                            24904 
                            24905 ; 158  |}
                            24906 
P:0007 00000C         4   2624908         rts
                            24912 
                            24913 ; 159  |
                            24914 ; 160  |//////////////////////////////////////////////////////
                            24915 ; 161  |//
                            24916 ; 162  |//>  Name:          RETCODE _reentrant Playlist_GetPreviousSongFileInfo(int,int,SONGFILEIN
                                  FO*SongInfo)
                            24917 ; 163  |//
                            24918 ; 164  |//   Type:          Function
                            24919 ; 165  |//
                            24920 ; 166  |//   Description:   Gets the song file info  (this is a required entry point)
                            24921 ; 167  |//
                            24922 ; 168  |//   Inputs:        SONGFILEINFO *      SongInfo        the pointer to the structure passe
                                  d in by the PlayerLibrary.
                            24923 ; 169  |//                                                      the PlayerLibrary must initialize 
                                  some parts of the structure:
                            24924 ; 170  |//                                                      m_wBufferLength and m_pFilename
                            24925 ; 171  |//
                            24926 ; 172  |//   Outputs:       none
                            24927 ; 173  |//
                            24928 ; 174  |//   Notes:         This function is degenerated in playlist3
                            24929 ; 175  |//<
                            24930 ; 176  |//////////////////////////////////////////////////////
                            24931 ; 177  |RETCODE _reentrant Playlist_GetPreviousSongFileInfo(INT iUnused1, INT iUnused2, INT *pPtr)
                                  
                            24932 ; 178  |{
                            24933 
                            24938 FPlaylist_GetPreviousSongFileInfo:
                            24945 
                            24946 ; 179  |        return PLAYLIST_SUCCESS;
                            24947 
P:0008 200013         2   2824949         clr     a   
                            24951 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 412

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24952 ; 180  |}
                            24953 
P:0009 00000C         4   3224955         rts
                            24959 
                            24960 ; 181  |
                            24961 ; 182  |_reentrant RETCODE Playlist_GetLFN(INT iEntryType,INT pEntry,INT* pName){
                            24962 
                            24967 FPlaylist_GetLFN:
P:000A 055F7C         2   3424968         movec   ssh,y:(r7)+
P:000B 3F1600         2   3624971         move    #22,n7
P:000C 000000         2   3824972         nop
P:000D 204F00         2   4024973         move    (r7)+n7
                            24993 
                            24994 ; 183  |        _packed BYTE sFileSpec[SFN_LENGTH];
                            24995 ; 184  |        Finddata finddata;
                            24996 ; 185  |        int find_handle ;
                            24997 ; 186  |        int iDirHandle;
                            24998 ; 187  |        int i;
                            24999 ; 188  |        WORD iStrLen;
                            25000 ; 189  |        RETCODE rtn = PLAYLIST_TRACK_NOT_FOUND;
                            25001 
P:000E 57F400 000003  3   4325003         move    #>3,b
P:0010 77F400 FFFFFC  3   4625005         move    #-4,n7
P:0012 000000         2   4825006         nop
P:0013 5F6F00         4   5225007         move    b,y:(r7+n7)
                            25010 
                            25011 ; 190  |
                            25012 ; 191  |        sFileSpec[0] = 0;
                            25013 
P:0014 20001B         2   5425015         clr     b   
P:0015 77F400 FFFFF6  3   5725016         move    #-10,n7
P:0017 000000         2   5925017         nop
P:0018 5D6F00         4   6325018         move    b1,y:(r7+n7)
                            25019 
                            25020 ; 192  |        packed_strcpy((_packed BYTE *)pName,g_CurrentSongName);
                            25021 
P:0019 77F400 FFFFFB  3   6625023         move    #-5,n7
P:001B 000000         2   6825024         nop
P:001C 686F00         4   7225025         move    r0,y:(r7+n7)
P:001D 77F400 FFFFFD  3   7525028         move    #-3,n7
P:001F 000000         2   7725029         nop
P:0020 686F00         4   8125030         move    r0,y:(r7+n7)
P:0021 64F400 rrrrrr  3   8425031         move    #Fg_CurrentSongName,r4
P:0023 0BF080 rrrrrr  6   9025032         jsr     packed_strcpy
P:0025 77F400 FFFFFD  3   9325035         move    #-3,n7
P:0027 000000         2   9525036         nop
P:0028 68EF00         4   9925037         move    y:(r7+n7),r0
                            25038 
                            25039 ; 193  |        iStrLen= packed_strlen((_packed BYTE *)pName);
                            25040 
P:0029 0BF080 rrrrrr  6  10525042         jsr     packed_strlen
P:002B 200009         2  10725043         tfr     a,b
                            25045 
                            25046 ; 194  |        while(iStrLen--)
                            25047 
P:002C 0AF080 rrrrrr  6  11325049         jmp     L6
                            25050 
                            25051 ; 195  |        {
                            25052 ; 196  |            if(packed_get((_packed BYTE *)pName,iStrLen)=='/')
                            25053 
                            25055 L3:
P:002E 77F400 FFFFFE  3  11625058         move    #-2,n7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 413

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0030 000000         2  11825059         nop
P:0031 5C6F00         4  12225060         move    a1,y:(r7+n7)
P:0032 77F400 FFFFFD  3  12525063         move    #-3,n7
P:0034 000000         2  12725064         nop
P:0035 68EF00         4  13125065         move    y:(r7+n7),r0
P:0036 218E00         2  13325066         move    a1,a
P:0037 0BF080 rrrrrr  6  13925067         jsr     packed_get
P:0039 77F400 FFFFFE  3  14225068         move    #-2,n7
P:003B 000000         2  14425069         nop
P:003C 5FEF00         4  14825070         move    y:(r7+n7),b
P:003D 44F400 00002F  3  15125073         move    #>47,x0
P:003F 200045         2  15325074         cmp     x0,a
P:0040 0AF0A2 rrrrrr  6  15925075         jne     L6
                            25076 
                            25077 ; 197  |                {
                            25078 ; 198  |                for (i = 0; i < SFN_LENGTH; i++)
                            25079 
P:0042 270000         2  16125081         move    #0,y1
P:0043 46F400 000001  3  16425085         move    #>1,y0
                            25086 
                            25087 ; 199  |                                packed_set(sFileSpec,i,packed_get((_packed BYTE *)pName,iS
                                  trLen+1+i));
                            25088 
P:0045 77F400 FFFFFE  3  16725090 L4:     move    #-2,n7
P:0047 000000         2  16925091         nop
P:0048 5FEF00         4  17325092         move    y:(r7+n7),b
P:0049 045FA0         2  17525093         movec   m0,n7
P:004A 000000         2  17725094         nop
P:004B 4F6F00         4  18125095         move    y1,y:(r7+n7)
P:004C 200078         2  18325096         add     y1,b
P:004D 200058         2  18525099         add     y0,b
P:004E 21AE00         2  18725100         move    b1,a
P:004F 77F400 FFFFFD  3  19025101         move    #-3,n7
P:0051 000000         2  19225102         nop
P:0052 68EF00         4  19625103         move    y:(r7+n7),r0
P:0053 0BF080 rrrrrr  6  20225104         jsr     packed_get
P:0055 218F00         2  20425105         move    a1,b
P:0056 77F400 FFFFF6  3  20725106         move    #-10,n7
P:0058 000000         2  20925107         nop
P:0059 044F10         4  21325108         lua     (r7)+n7,r0
P:005A 045FA0         2  21525109         movec   m0,n7
P:005B 000000         2  21725110         nop
P:005C 5EEF00         4  22125111         move    y:(r7+n7),a
P:005D 0BF080 rrrrrr  6  22725114         jsr     packed_set
P:005F 045FA0         2  22925118         movec   m0,n7
P:0060 000000         2  23125119         nop
P:0061 5FEF00         4  23525120         move    y:(r7+n7),b
P:0062 46F400 000001  3  23825121         move    #>1,y0
P:0064 200058         2  24025122         add     y0,b
P:0065 21A700         2  24225125         move    b1,y1
P:0066 200079         2  24425128         tfr     y1,b
P:0067 45F400 00000D  3  24725129         move    #>13,x1
P:0069 20006D         2  24925130         cmp     x1,b
P:006A 0AF0A9 rrrrrr  6  25525131         jlt     L4
                            25132 
                            25133 ; 200  |                        packed_set((_packed BYTE *)pName,iStrLen+1,0);
                            25134 
P:006C 77F400 FFFFFE  3  25825136         move    #-2,n7
P:006E 000000         2  26025137         nop
P:006F 5EEF00         4  26425138         move    y:(r7+n7),a
P:0070 200050         2  26625139         add     y0,a
P:0071 20001B         2  26825143         clr     b   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 414

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0072 77F400 FFFFFD  3  27125144         move    #-3,n7
P:0074 000000         2  27325145         nop
P:0075 68EF00         4  27725146         move    y:(r7+n7),r0
P:0076 218E00         2  27925147         move    a1,a
P:0077 0BF080 rrrrrr  6  28525148         jsr     packed_set
                            25150 
                            25151 ; 201  |                        break;
                            25152 
P:0079 0AF080 rrrrrr  6  29125154         jmp     L7
                            25156 L6:
P:007B 21A600         2  29325158         move    b1,y0
P:007C 56F400 000001  3  29625161         move    #>1,a
P:007E 20001C         2  29825162         sub     a,b
P:007F 21AE00         2  30025165         move    b1,a
P:0080 200059         2  30225168         tfr     y0,b
P:0081 2B0000         2  30425169         move    #0,b2
P:0082 20000B         2  30625170         tst     b
P:0083 0AF0A2 rrrrrr  6  31225171         jne     L3
                            25172 
                            25173 ; 202  |                }
                            25174 ; 203  |        }
                            25175 
P:0085 77F400 FFFFFB  3  31525177 L7:     move    #-5,n7
P:0087 000000         2  31725178         nop
P:0088 68EF00         4  32125179         move    y:(r7+n7),r0
                            25182 
                            25183 ; 204  |
                            25184 ; 205  |        Chdir((_packed char *)pName);
                            25185 
P:0089 0BF080 rrrrrr  6  32725187         jsr     FChdir
                            25191 
                            25192 ; 206  |        iDirHandle = GetCWDHandle();
                            25193 
P:008B 0BF080 rrrrrr  6  33325195         jsr     FGetCWDHandle
P:008D 77F400 FFFFFD  3  33625196         move    #-3,n7
P:008F 000000         2  33825197         nop
P:0090 5E6F00         4  34225198         move    a,y:(r7+n7)
                            25200 
                            25201 ; 207  |        _memset(&finddata,0,sizeof(finddata));
                            25202 
P:0091 77F400 FFFFEA  3  34525204         move    #-22,n7
P:0093 000000         2  34725205         nop
P:0094 044F12         4  35125206         lua     (r7)+n7,r2
P:0095 225000         2  35325207         move    r2,r0
P:0096 20001B         2  35525208         clr     b   
P:0097 060C80 rrrrrr  6  36125209         do      #12,L10
P:0099 5F5A00         2  36325211         move    b,y:(r2)+
P:009A 000000         2  36525212         nop
                         (4)25213 L10:
                            25215 
                            25216 ; 208  |        finddata.device = 0;
                            25217 
P:009B 77F400 FFFFED  3  36825219         move    #-19,n7
P:009D 000000         2  37025220         nop
P:009E 5D6F00         4  37425221         move    b1,y:(r7+n7)
                            25222 
                            25223 ; 209  |        finddata.startrecord = 0;//start at the 0th record.
                            25224 
P:009F 77F400 FFFFEE  3  37725226         move    #-18,n7
P:00A1 000000         2  37925227         nop
P:00A2 5D6F00         4  38325228         move    b1,y:(r7+n7)
                            25229 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 415

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25230 ; 210  |        find_handle = FindFirst(&finddata,(_packed char*) sFileSpec);
                            25231 
P:00A3 77F400 FFFFF6  3  38625233         move    #-10,n7
P:00A5 000000         2  38825234         nop
P:00A6 044F14         4  39225235         lua     (r7)+n7,r4
P:00A7 0BF080 rrrrrr  6  39825236         jsr     FFindFirst
                            25238 
                            25239 ; 211  |        if( find_handle > 0 )
                            25240 
P:00A9 77F400 FFFFFE  3  40125242         move    #-2,n7
P:00AB 000000         2  40325243         nop
P:00AC 5E6F00         4  40725244         move    a,y:(r7+n7)
P:00AD 200003         2  40925245         tst     a
P:00AE 0AF0AF rrrrrr  6  41525248         jle     L9
                            25249 
                            25250 ; 212  |        {
                            25251 ; 213  |                if (ConstructLongFileName(iDirHandle, finddata.startrecord - 1, pName ) > 
                                  0)
                            25252 
P:00B0 77F400 FFFFEE  3  41825254         move    #-18,n7
P:00B2 000000         2  42025255         nop
P:00B3 5FEF00         4  42425256         move    y:(r7+n7),b
P:00B4 46F400 000001  3  42725257         move    #>1,y0
P:00B6 20005C         2  42925258         sub     y0,b
P:00B7 77F400 FFFFFD  3  43225259         move    #-3,n7
P:00B9 000000         2  43425260         nop
P:00BA 5EEF00         4  43825261         move    y:(r7+n7),a
P:00BB 77F400 FFFFFB  3  44125262         move    #-5,n7
P:00BD 000000         2  44325263         nop
P:00BE 68EF00         4  44725264         move    y:(r7+n7),r0
P:00BF 0BF080 rrrrrr  6  45325265         jsr     FConstructLongFileName
P:00C1 200003         2  45525269         tst     a
P:00C2 0AF0AF rrrrrr  6  46125270         jle     L8
                            25271 
                            25272 ; 214  |                        rtn = PLAYLIST_SUCCESS;
                            25273 
P:00C4 270000         2  46325275         move    #0,y1
P:00C5 77F400 FFFFFC  3  46625278         move    #-4,n7
P:00C7 000000         2  46825279         nop
P:00C8 4F6F00         4  47225280         move    y1,y:(r7+n7)
                            25283 
                            25284 ; 215  |                Fclose(iDirHandle);
                            25285 
P:00C9 77F400 FFFFFD  3  47525287 L8:     move    #-3,n7
P:00CB 000000         2  47725288         nop
P:00CC 5EEF00         4  48125289         move    y:(r7+n7),a
P:00CD 0BF080 rrrrrr  6  48725290         jsr     FFclose
                            25294 
                            25295 ; 216  |                Fclose(find_handle);
                            25296 
P:00CF 77F400 FFFFFE  3  49025298         move    #-2,n7
P:00D1 000000         2  49225299         nop
P:00D2 5EEF00         4  49625300         move    y:(r7+n7),a
P:00D3 0BF080 rrrrrr  6  50225301         jsr     FFclose
                            25305 
                            25306 ; 217  |        }
                            25307 ; 218  |
                            25308 ; 219  |        return rtn;
                            25309 
P:00D5 77F400 FFFFFC  3  50525311 L9:     move    #-4,n7
P:00D7 000000         2  50725312         nop
P:00D8 5EEF00         4  51125313         move    y:(r7+n7),a
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 416

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25316 
                            25317 ; 220  |}
                            25318 
P:00D9 77F400 FFFFE9  3  51425320         move    #-23,n7
P:00DB 000000         2  51625321         nop
P:00DC 05EF7C         4  52025322         movec   y:(r7+n7),ssh
P:00DD 204F00         2  52225324         move    (r7)+n7
P:00DE 00000C         4  52625326         rts
                            25329 
                            25330 ; 221  |_reentrant RETCODE Fast_Playlist_GetLFN(INT iEntryType,INT pEntry,INT* pName){
                            25331 
                            25336 FFast_Playlist_GetLFN:
P:00DF 055F7C         2  52825337         movec   ssh,y:(r7)+
P:00E0 3F1600         2  53025340         move    #22,n7
P:00E1 000000         2  53225341         nop
P:00E2 204F00         2  53425342         move    (r7)+n7
                            25362 
                            25363 ; 222  |        _packed BYTE sFileSpec[SFN_LENGTH];
                            25364 ; 223  |        Finddata finddata;
                            25365 ; 224  |        int find_handle ;
                            25366 ; 225  |        int iDirHandle;
                            25367 ; 226  |        int i;
                            25368 ; 227  |        WORD iStrLen;
                            25369 ; 228  |        RETCODE rtn = PLAYLIST_TRACK_NOT_FOUND;
                            25370 
P:00E3 57F400 000003  3  53725372         move    #>3,b
P:00E5 77F400 FFFFFC  3  54025374         move    #-4,n7
P:00E7 000000         2  54225375         nop
P:00E8 5F6F00         4  54625376         move    b,y:(r7+n7)
                            25379 
                            25380 ; 229  |
                            25381 ; 230  |        sFileSpec[0] = 0;
                            25382 
P:00E9 20001B         2  54825384         clr     b   
P:00EA 77F400 FFFFF6  3  55125385         move    #-10,n7
P:00EC 000000         2  55325386         nop
P:00ED 5D6F00         4  55725387         move    b1,y:(r7+n7)
                            25388 
                            25389 ; 231  |        packed_strcpy((_packed BYTE *)pName,g_CurrentSongName);
                            25390 
P:00EE 77F400 FFFFFB  3  56025392         move    #-5,n7
P:00F0 000000         2  56225393         nop
P:00F1 686F00         4  56625394         move    r0,y:(r7+n7)
P:00F2 77F400 FFFFFD  3  56925397         move    #-3,n7
P:00F4 000000         2  57125398         nop
P:00F5 686F00         4  57525399         move    r0,y:(r7+n7)
P:00F6 64F400 rrrrrr  3  57825400         move    #Fg_CurrentSongName,r4
P:00F8 0BF080 rrrrrr  6  58425401         jsr     packed_strcpy
P:00FA 77F400 FFFFFD  3  58725404         move    #-3,n7
P:00FC 000000         2  58925405         nop
P:00FD 68EF00         4  59325406         move    y:(r7+n7),r0
                            25407 
                            25408 ; 232  |        iStrLen= packed_strlen((_packed BYTE *)pName);
                            25409 
P:00FE 0BF080 rrrrrr  6  59925411         jsr     packed_strlen
P:0100 200009         2  60125412         tfr     a,b
                            25414 
                            25415 ; 233  |        while(iStrLen--)
                            25416 
P:0101 0AF080 rrrrrr  6  60725418         jmp     L14
                            25419 
                            25420 ; 234  |        {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 417

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25421 ; 235  |            if(packed_get((_packed BYTE *)pName,iStrLen)=='/')
                            25422 
                            25424 L11:
P:0103 77F400 FFFFFE  3  61025427         move    #-2,n7
P:0105 000000         2  61225428         nop
P:0106 5C6F00         4  61625429         move    a1,y:(r7+n7)
P:0107 77F400 FFFFFD  3  61925432         move    #-3,n7
P:0109 000000         2  62125433         nop
P:010A 68EF00         4  62525434         move    y:(r7+n7),r0
P:010B 218E00         2  62725435         move    a1,a
P:010C 0BF080 rrrrrr  6  63325436         jsr     packed_get
P:010E 77F400 FFFFFE  3  63625437         move    #-2,n7
P:0110 000000         2  63825438         nop
P:0111 5FEF00         4  64225439         move    y:(r7+n7),b
P:0112 44F400 00002F  3  64525442         move    #>47,x0
P:0114 200045         2  64725443         cmp     x0,a
P:0115 0AF0A2 rrrrrr  6  65325444         jne     L14
                            25445 
                            25446 ; 236  |                {
                            25447 ; 237  |                for (i = 0; i < SFN_LENGTH; i++)
                            25448 
P:0117 270000         2  65525450         move    #0,y1
P:0118 46F400 000001  3  65825454         move    #>1,y0
                            25455 
                            25456 ; 238  |                                packed_set(sFileSpec,i,packed_get((_packed BYTE *)pName,iS
                                  trLen+1+i));
                            25457 
P:011A 77F400 FFFFFE  3  66125459 L12:    move    #-2,n7
P:011C 000000         2  66325460         nop
P:011D 5FEF00         4  66725461         move    y:(r7+n7),b
P:011E 045FA0         2  66925462         movec   m0,n7
P:011F 000000         2  67125463         nop
P:0120 4F6F00         4  67525464         move    y1,y:(r7+n7)
P:0121 200078         2  67725465         add     y1,b
P:0122 200058         2  67925468         add     y0,b
P:0123 21AE00         2  68125469         move    b1,a
P:0124 77F400 FFFFFD  3  68425470         move    #-3,n7
P:0126 000000         2  68625471         nop
P:0127 68EF00         4  69025472         move    y:(r7+n7),r0
P:0128 0BF080 rrrrrr  6  69625473         jsr     packed_get
P:012A 218F00         2  69825474         move    a1,b
P:012B 77F400 FFFFF6  3  70125475         move    #-10,n7
P:012D 000000         2  70325476         nop
P:012E 044F10         4  70725477         lua     (r7)+n7,r0
P:012F 045FA0         2  70925478         movec   m0,n7
P:0130 000000         2  71125479         nop
P:0131 5EEF00         4  71525480         move    y:(r7+n7),a
P:0132 0BF080 rrrrrr  6  72125483         jsr     packed_set
P:0134 045FA0         2  72325487         movec   m0,n7
P:0135 000000         2  72525488         nop
P:0136 5FEF00         4  72925489         move    y:(r7+n7),b
P:0137 46F400 000001  3  73225490         move    #>1,y0
P:0139 200058         2  73425491         add     y0,b
P:013A 21A700         2  73625494         move    b1,y1
P:013B 200079         2  73825497         tfr     y1,b
P:013C 45F400 00000D  3  74125498         move    #>13,x1
P:013E 20006D         2  74325499         cmp     x1,b
P:013F 0AF0A9 rrrrrr  6  74925500         jlt     L12
                            25501 
                            25502 ; 239  |                        packed_set((_packed BYTE *)pName,iStrLen+1,0);
                            25503 
P:0141 77F400 FFFFFE  3  75225505         move    #-2,n7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 418

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0143 000000         2  75425506         nop
P:0144 5EEF00         4  75825507         move    y:(r7+n7),a
P:0145 200050         2  76025508         add     y0,a
P:0146 20001B         2  76225512         clr     b   
P:0147 77F400 FFFFFD  3  76525513         move    #-3,n7
P:0149 000000         2  76725514         nop
P:014A 68EF00         4  77125515         move    y:(r7+n7),r0
P:014B 218E00         2  77325516         move    a1,a
P:014C 0BF080 rrrrrr  6  77925517         jsr     packed_set
                            25519 
                            25520 ; 240  |                        break;
                            25521 
P:014E 0AF080 rrrrrr  6  78525523         jmp     L15
                            25525 L14:
P:0150 21A600         2  78725527         move    b1,y0
P:0151 56F400 000001  3  79025530         move    #>1,a
P:0153 20001C         2  79225531         sub     a,b
P:0154 21AE00         2  79425534         move    b1,a
P:0155 200059         2  79625537         tfr     y0,b
P:0156 2B0000         2  79825538         move    #0,b2
P:0157 20000B         2  80025539         tst     b
P:0158 0AF0A2 rrrrrr  6  80625540         jne     L11
                            25541 
                            25542 ; 241  |                }
                            25543 ; 242  |        }
                            25544 
P:015A 77F400 FFFFFB  3  80925546 L15:    move    #-5,n7
P:015C 000000         2  81125547         nop
P:015D 68EF00         4  81525548         move    y:(r7+n7),r0
                            25551 
                            25552 ; 243  |
                            25553 ; 244  |        Chdir((_packed char *)pName);
                            25554 
P:015E 0BF080 rrrrrr  6  82125556         jsr     FChdir
                            25560 
                            25561 ; 245  |        iDirHandle = GetCWDHandle();
                            25562 
P:0160 0BF080 rrrrrr  6  82725564         jsr     FGetCWDHandle
P:0162 77F400 FFFFFD  3  83025565         move    #-3,n7
P:0164 000000         2  83225566         nop
P:0165 5E6F00         4  83625567         move    a,y:(r7+n7)
                            25569 
                            25570 ; 246  |        _memset(&finddata,0,sizeof(finddata));
                            25571 
P:0166 77F400 FFFFEA  3  83925573         move    #-22,n7
P:0168 000000         2  84125574         nop
P:0169 044F12         4  84525575         lua     (r7)+n7,r2
P:016A 225000         2  84725576         move    r2,r0
P:016B 20001B         2  84925577         clr     b   
P:016C 060C80 rrrrrr  6  85525578         do      #12,L18
P:016E 5F5A00         2  85725580         move    b,y:(r2)+
P:016F 000000         2  85925581         nop
                         (4)25582 L18:
                            25584 
                            25585 ; 247  |        finddata.device = 0;
                            25586 
P:0170 77F400 FFFFED  3  86225588         move    #-19,n7
P:0172 000000         2  86425589         nop
P:0173 5D6F00         4  86825590         move    b1,y:(r7+n7)
                            25591 
                            25592 ; 248  |        finddata.startrecord = 0;//start at the 0th record.
                            25593 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 419

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0174 77F400 FFFFEE  3  87125595         move    #-18,n7
P:0176 000000         2  87325596         nop
P:0177 5D6F00         4  87725597         move    b1,y:(r7+n7)
                            25598 
                            25599 ; 249  |        find_handle = FindFirst(&finddata,(_packed char*) sFileSpec);
                            25600 
P:0178 77F400 FFFFF6  3  88025602         move    #-10,n7
P:017A 000000         2  88225603         nop
P:017B 044F14         4  88625604         lua     (r7)+n7,r4
P:017C 0BF080 rrrrrr  6  89225605         jsr     FFindFirst
                            25607 
                            25608 ; 250  |        if( find_handle > 0 )
                            25609 
P:017E 77F400 FFFFFE  3  89525611         move    #-2,n7
P:0180 000000         2  89725612         nop
P:0181 5E6F00         4  90125613         move    a,y:(r7+n7)
P:0182 200003         2  90325614         tst     a
P:0183 0AF0AF rrrrrr  6  90925617         jle     L17
                            25618 
                            25619 ; 251  |        {
                            25620 ; 252  |                g_FileKey = finddata.Key;
                            25621 
P:0185 77F400 FFFFF4  3  91225623         move    #-12,n7
P:0187 205F00         2  91425624         move    (r7)+
P:0188 4FEF00         4  91825626         move    y:(r7+n7),y1
P:0189 205700         2  92025627         move    (r7)-
P:018A 4EEF00         4  92425629         move    y:(r7+n7),y0
P:018B 4F7000 rrrrrr  3  92725630         move    y1,y:Fg_FileKey+1
P:018D 4E7000 rrrrrr  3  93025631         move    y0,y:Fg_FileKey
                            25632 
                            25633 ; 253  |                song_info.g_songFastKey=g_FileKey;
                            25634 
P:018F 5FF000 rrrrrr  3  93325636         move    y:Fg_FileKey+1,b
P:0191 59F000 rrrrrr  3  93625637         move    y:Fg_FileKey,b0
P:0193 5D7000 rrrrrr  3  93925638         move    b1,y:Fsong_info+204
P:0195 597000 rrrrrr  3  94225639         move    b0,y:Fsong_info+203
                            25640 
                            25641 ; 254  |        packed_strcpy((_packed BYTE *)g_shortname, (_packed BYTE *)finddata.name);
                            25642 
P:0197 77F400 FFFFEF  3  94525644         move    #-17,n7
P:0199 000000         2  94725645         nop
P:019A 044F14         4  95125646         lua     (r7)+n7,r4
P:019B 60F400 rrrrrr  3  95425647         move    #Fg_shortname,r0
P:019D 0BF080 rrrrrr  6  96025648         jsr     packed_strcpy
                            25649 
                            25650 ; 255  |
                            25651 ; 256  |                if (ConstructLongFileName(iDirHandle, finddata.startrecord - 1, pName ) > 
                                  0)
                            25652 
P:019F 77F400 FFFFEE  3  96325654         move    #-18,n7
P:01A1 000000         2  96525655         nop
P:01A2 5FEF00         4  96925656         move    y:(r7+n7),b
P:01A3 46F400 000001  3  97225657         move    #>1,y0
P:01A5 20005C         2  97425658         sub     y0,b
P:01A6 77F400 FFFFFD  3  97725659         move    #-3,n7
P:01A8 000000         2  97925660         nop
P:01A9 5EEF00         4  98325661         move    y:(r7+n7),a
P:01AA 77F400 FFFFFB  3  98625662         move    #-5,n7
P:01AC 000000         2  98825663         nop
P:01AD 68EF00         4  99225664         move    y:(r7+n7),r0
P:01AE 0BF080 rrrrrr  6  99825665         jsr     FConstructLongFileName
P:01B0 200003         2 100025669         tst     a
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 420

M:ADDR CODE           CYCLES LINE SOURCELINE
P:01B1 0AF0AF rrrrrr  6 100625670         jle     L16
                            25671 
                            25672 ; 257  |                        rtn = PLAYLIST_SUCCESS;
                            25673 
P:01B3 270000         2 100825675         move    #0,y1
P:01B4 77F400 FFFFFC  3 101125678         move    #-4,n7
P:01B6 000000         2 101325679         nop
P:01B7 4F6F00         4 101725680         move    y1,y:(r7+n7)
                            25683 
                            25684 ; 258  |                Fclose(iDirHandle);
                            25685 
P:01B8 77F400 FFFFFD  3 102025687 L16:    move    #-3,n7
P:01BA 000000         2 102225688         nop
P:01BB 5EEF00         4 102625689         move    y:(r7+n7),a
P:01BC 0BF080 rrrrrr  6 103225690         jsr     FFclose
                            25694 
                            25695 ; 259  |                Fclose(find_handle);
                            25696 
P:01BE 77F400 FFFFFE  3 103525698         move    #-2,n7
P:01C0 000000         2 103725699         nop
P:01C1 5EEF00         4 104125700         move    y:(r7+n7),a
P:01C2 0BF080 rrrrrr  6 104725701         jsr     FFclose
                            25705 
                            25706 ; 260  |        }
                            25707 ; 261  |
                            25708 ; 262  |        return rtn;
                            25709 
P:01C4 77F400 FFFFFC  3 105025711 L17:    move    #-4,n7
P:01C6 000000         2 105225712         nop
P:01C7 5EEF00         4 105625713         move    y:(r7+n7),a
                            25716 
                            25717 ; 263  |}
                            25718 
P:01C8 77F400 FFFFE9  3 105925720         move    #-23,n7
P:01CA 000000         2 106125721         nop
P:01CB 05EF7C         4 106525722         movec   y:(r7+n7),ssh
P:01CC 204F00         2 106725724         move    (r7)+n7
P:01CD 00000C         4 107125726         rts
                            25729 
                            25730 ; 264  |
                            25731 ; 265  |_reentrant INT Playlist_LocateEntryFromName(INT iUnused1, INT iUnused2, INT* pPtr){
                            25732 
                            25737 FPlaylist_LocateEntryFromName:
                            25744 
                            25745 ; 266  |        return 0;
                            25746 
P:01CE 200013         2 107325748         clr     a   
                            25750 
                            25751 ; 267  |}
                            25752 
P:01CF 00000C         4 107725754         rts
                            25758 
                            25759 ; 268  |_reentrant INT Playlist_LocateDirEntryFromName(INT iUnused1, INT iUnused2, INT* pPtr){
                            25760 
                            25765 FPlaylist_LocateDirEntryFromName:
                            25772 
                            25773 ; 269  |        return 0;
                            25774 
P:01D0 200013         2 107925776         clr     a   
                            25778 
                            25779 ; 270  |}
                            25780 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 421

M:ADDR CODE           CYCLES LINE SOURCELINE
P:01D1 00000C         4 108325782         rts
                            25786 
                            25787 ; 271  |
                            25788 ; 272  |_reentrant RETCODE Playlist_LocateFileEntryFromName(INT iUnused1, INT iUnused2, INT* pPtr)
                                  {
                            25789 
                            25794 FPlaylist_LocateFileEntryFromName:
                            25801 
                            25802 ; 273  |        return 0;
                            25803 
P:01D2 200013         2 108525805         clr     a   
                            25807 
                            25808 ; 274  |}
                            25809 
P:01D3 00000C         4 108925811         rts
                            25815 
                            25816 ; 275  |//////////////////////////////////////////////////////
                            25817 ; 276  |//
                            25818 ; 277  |//>  Name:          RETCODE _reentrant Playlist_Initialize(void)
                            25819 ; 278  |//
                            25820 ; 279  |//   Type:          Function
                            25821 ; 280  |//
                            25822 ; 281  |//   Description:
                            25823 ; 282  |//
                            25824 ; 283  |//   Inputs:        none
                            25825 ; 284  |//
                            25826 ; 285  |//   Outputs:       Music library rebuilt and PLAYLIST_SUCCESS
                            25827 ; 286  |//
                            25828 ; 287  |//   Notes:         This should ideally be in playlist3init.c. But, leaving it here
                            25829 ; 288  |//                      since other codebanks call this using RSRC_PLAYLIST_CODEBANK
                            25830 ; 289  |//<
                            25831 ; 290  |//////////////////////////////////////////////////////
                            25832 ; 291  |RETCODE _reentrant Playlist_Initialize(int a, int b, int *c)
                            25833 ; 292  |{
                            25834 
                            25839 FPlaylist_Initialize:
P:01D4 055F7C         2 109125840         movec   ssh,y:(r7)+
                            25849 
                            25850 ; 293  |        a;b;c;
                            25851 ; 294  |        g_iTotalFiles = 0;      //debug purposes;
                            25852 
P:01D5 200013         2 109325854         clr     a   
P:01D6 5E7000 rrrrrr  3 109625855         move    a,y:Fg_iTotalFiles
                            25857 
                            25858 ; 295  |        g_iTotalDir = 0;
                            25859 
P:01D8 5E7000 rrrrrr  3 109925861         move    a,y:Fg_iTotalDir
                            25862 
                            25863 ; 296  |
                            25864 ; 297  |        // Set up the environment for rebuilding music library on Flash and SD, if availab
                                  le
                            25865 ; 298  |        SysCallFunction(RSRC_PLAYLIST2INIT_CODEBANK,Playlist_BuildMusicLib,0,0,0);
                            25866 
P:01DA 200009         2 110125868         tfr     a,b
P:01DB 340000         2 110325870         move    #0,r4
P:01DC 240000         2 110525871         move    #0,x0
P:01DD 56F400 0001E9  3 110825872         move    #489,a
P:01DF 60F400 rrrrrr  3 111125873         move    #FPlaylist_BuildMusicLib,r0
P:01E1 0BF080 rrrrrr  6 111725874         jsr     SysCallFunction
                            25876 
                            25877 ; 299  |
                            25878 ; 300  |        return PLAYLIST_SUCCESS;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 422

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25879 
P:01E3 200013         2 111925881         clr     a   
                            25882 
                            25883 ; 301  |}
                            25884 
P:01E4 05FF7C         4 112325886         movec   y:-(r7),ssh
P:01E5 000000         2 112525889         nop
P:01E6 00000C         4 112925890         rts
                            25893 
                            25896 
Y:0000                      25897         org     y,".ybssplaylist3",bss:
                            25898 Fg_shortname:
Y:0000                      25899         ds      5
   |   RESERVED                   
Y:0004
                            25905 FdStart:
Y:0005                      25906         ds      2
   |   RESERVED                   
Y:0006
Y:0007                      25914 FdEnd:  ds      2
   |   RESERVED                   
Y:0008
Y:0009                      25920 FdDiff: ds      2
   |   RESERVED                   
Y:000A
                            25932 
                            25933         extern  SysCallFunction, packed_get, packed_set, packed_strcpy
                            25934         extern  packed_strlen, FChdir, FConstructLongFileName, FFclose
                            25935         extern  FFindFirst, FGetCWDHandle, FPlaylist_BuildMusicLib
                            25936         extern  y:Fg_CurrentSongName, y:Fg_FileKey, y:Fg_iTotalDir
                            25937         extern  y:Fg_iTotalFiles, y:Fsong_info
                            25938 
                            25939         global  FFast_Playlist_GetLFN, FML_UseCache
                            25940         global  FPlaylist_GetCurrentSongFileInfo, FPlaylist_GetLFN
                            25941         global  FPlaylist_GetNextSongFileInfo
                            25942         global  FPlaylist_GetPreviousSongFileInfo, FPlaylist_Initialize
                            25943         global  FPlaylist_LocateDirEntryFromName
                            25944         global  FPlaylist_LocateEntryFromName
                            25945         global  FPlaylist_LocateFileEntryFromName
                            25946         global  FPlaylist_MarkCurrentSongPlayed, FPlaylist_ResetPlayset
                            25947         global  FPlaylist_SetPlaySet, FdDiff, FdEnd, FdStart
                            25948         global  Fg_bPlaylistShuffle, Fg_bPlaylistShuffleUpdate
                            25949         global  Fg_iPlaySet, Fg_iPlaylistRepeat, Fg_iTotalTracks
                            25950         global  Fg_shortname
                            25951 
                            25952         local   L3, L4, L6, L7, L8, L9, L10, L11, L12, L14, L15, L16, L17
                            25953         local   L18
                            25954 
                            25955         calls   "Fast_Playlist_GetLFN", "Chdir", "ConstructLongFileName"
                            25956         calls   "Fast_Playlist_GetLFN", "Fclose", "FindFirst"
                            25957         calls   "Fast_Playlist_GetLFN", "GetCWDHandle", "packed_get"
                            25958         calls   "Fast_Playlist_GetLFN", "packed_set", "packed_strcpy"
                            25959         calls   "Fast_Playlist_GetLFN", "packed_strlen"
                            25960         calls   "Playlist_GetLFN", "Chdir", "ConstructLongFileName"
                            25961         calls   "Playlist_GetLFN", "Fclose", "FindFirst", "GetCWDHandle"
                            25962         calls   "Playlist_GetLFN", "packed_get", "packed_set"
                            25963         calls   "Playlist_GetLFN", "packed_strcpy", "packed_strlen"
                            25964         calls   "Playlist_Initialize", "SysCallFunction"
                            25965 
