

================================================================
== Vitis HLS Report for 'Res_layer0_1'
================================================================
* Date:           Thu Sep 14 04:21:16 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      778|      778|  2.591 us|  2.591 us|  778|  778|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j13   |      776|      776|        10|          1|          1|   768|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       36|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    32|     5088|     3168|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|     1566|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    32|     6654|     3276|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |                Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U15176  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U15177  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U15178  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U15179  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U15180  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U15181  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U15182  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U15183  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U15184  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U15185  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U15186  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U15187  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U15188  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U15189  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U15190  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U15191  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    +---------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                |        0|  32| 5088| 3168|    0|
    +---------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j13_4_fu_203_p2                   |         +|   0|  0|  17|          10|           1|
    |ap_condition_507                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln272_fu_197_p2              |      icmp|   0|  0|  11|          10|          10|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  36|          24|          16|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j13_3   |   9|          2|   10|         20|
    |inp_res0_blk_n           |   9|          2|    1|          2|
    |j13_fu_102               |   9|          2|   10|         20|
    |outp_ds0_blk_n           |   9|          2|    1|          2|
    |outp_res0_blk_n          |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   26|         52|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_10_reg_1116                   |  32|   0|   32|          0|
    |add_11_reg_1121                   |  32|   0|   32|          0|
    |add_12_reg_1126                   |  32|   0|   32|          0|
    |add_13_reg_1131                   |  32|   0|   32|          0|
    |add_14_reg_1141                   |  32|   0|   32|          0|
    |add_2_reg_1076                    |  32|   0|   32|          0|
    |add_3_reg_1081                    |  32|   0|   32|          0|
    |add_4_reg_1086                    |  32|   0|   32|          0|
    |add_5_reg_1091                    |  32|   0|   32|          0|
    |add_6_reg_1096                    |  32|   0|   32|          0|
    |add_7_reg_1101                    |  32|   0|   32|          0|
    |add_8_reg_1106                    |  32|   0|   32|          0|
    |add_9_reg_1111                    |  32|   0|   32|          0|
    |add_s_reg_1136                    |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |j13_fu_102                        |  10|   0|   10|          0|
    |outp_data_pack_data_17_reg_1071   |  32|   0|   32|          0|
    |outp_data_pack_data_reg_1066      |  32|   0|   32|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |tmp_36_reg_771                    |  32|   0|   32|          0|
    |tmp_37_reg_776                    |  32|   0|   32|          0|
    |tmp_38_reg_781                    |  32|   0|   32|          0|
    |tmp_39_reg_786                    |  32|   0|   32|          0|
    |tmp_40_reg_791                    |  32|   0|   32|          0|
    |tmp_41_reg_796                    |  32|   0|   32|          0|
    |tmp_42_reg_801                    |  32|   0|   32|          0|
    |tmp_43_reg_806                    |  32|   0|   32|          0|
    |tmp_44_reg_811                    |  32|   0|   32|          0|
    |tmp_45_reg_816                    |  32|   0|   32|          0|
    |tmp_46_reg_821                    |  32|   0|   32|          0|
    |tmp_47_reg_841                    |  32|   0|   32|          0|
    |tmp_48_reg_846                    |  32|   0|   32|          0|
    |tmp_49_reg_851                    |  32|   0|   32|          0|
    |tmp_50_reg_856                    |  32|   0|   32|          0|
    |tmp_51_reg_861                    |  32|   0|   32|          0|
    |tmp_52_reg_866                    |  32|   0|   32|          0|
    |tmp_53_reg_871                    |  32|   0|   32|          0|
    |tmp_54_reg_876                    |  32|   0|   32|          0|
    |tmp_55_reg_881                    |  32|   0|   32|          0|
    |tmp_56_reg_886                    |  32|   0|   32|          0|
    |tmp_57_reg_891                    |  32|   0|   32|          0|
    |tmp_58_reg_896                    |  32|   0|   32|          0|
    |tmp_59_reg_901                    |  32|   0|   32|          0|
    |tmp_reg_761                       |  32|   0|   32|          0|
    |tmp_s_reg_766                     |  32|   0|   32|          0|
    |trunc_ln145_17_reg_756            |  32|   0|   32|          0|
    |trunc_ln145_18_reg_831            |  32|   0|   32|          0|
    |trunc_ln145_19_reg_836            |  32|   0|   32|          0|
    |trunc_ln145_2_reg_826             |  32|   0|   32|          0|
    |trunc_ln145_reg_746               |  32|   0|   32|          0|
    |trunc_ln145_s_reg_751             |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1566|   0| 1566|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  Res_layer0.1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  Res_layer0.1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  Res_layer0.1|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|  Res_layer0.1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  Res_layer0.1|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  Res_layer0.1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  Res_layer0.1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  Res_layer0.1|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|  Res_layer0.1|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|  Res_layer0.1|  return value|
|outp_ds0_dout             |   in|  512|     ap_fifo|      outp_ds0|       pointer|
|outp_ds0_num_data_valid   |   in|    3|     ap_fifo|      outp_ds0|       pointer|
|outp_ds0_fifo_cap         |   in|    3|     ap_fifo|      outp_ds0|       pointer|
|outp_ds0_empty_n          |   in|    1|     ap_fifo|      outp_ds0|       pointer|
|outp_ds0_read             |  out|    1|     ap_fifo|      outp_ds0|       pointer|
|inp_res0_dout             |   in|  512|     ap_fifo|      inp_res0|       pointer|
|inp_res0_num_data_valid   |   in|   11|     ap_fifo|      inp_res0|       pointer|
|inp_res0_fifo_cap         |   in|   11|     ap_fifo|      inp_res0|       pointer|
|inp_res0_empty_n          |   in|    1|     ap_fifo|      inp_res0|       pointer|
|inp_res0_read             |  out|    1|     ap_fifo|      inp_res0|       pointer|
|outp_res0_din             |  out|  512|     ap_fifo|     outp_res0|       pointer|
|outp_res0_num_data_valid  |   in|    3|     ap_fifo|     outp_res0|       pointer|
|outp_res0_fifo_cap        |   in|    3|     ap_fifo|     outp_res0|       pointer|
|outp_res0_full_n          |   in|    1|     ap_fifo|     outp_res0|       pointer|
|outp_res0_write           |  out|    1|     ap_fifo|     outp_res0|       pointer|
+--------------------------+-----+-----+------------+--------------+--------------+

