<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.4 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
system_stub.twr -v 30 -l 30 system_stub_routed.ncd system_stub.pcf

</twCmdLine><twDesign>system_stub_routed.ncd</twDesign><twDesignPath>system_stub_routed.ncd</twDesignPath><twPCF>system_stub.pcf</twPCF><twPcfPath>system_stub.pcf</twPcfPath><twDevInfo arch="zynq" pkg="clg484"><twDevName>xc7z020</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>ADVANCED 1.04 2012-12-04</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_2 = PERIOD TIMEGRP &quot;clk_fpga_2&quot; 200 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.800</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_2 = PERIOD TIMEGRP &quot;clk_fpga_2&quot; 200 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKIN1" logResource="system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="system_i/processing_system7_0_FCLK_CLK2"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKIN1" logResource="system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="system_i/processing_system7_0_FCLK_CLK2"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="3.751" period="5.000" constraintValue="5.000" deviceLimit="1.249" freqLimit="800.641" physResource="system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKIN1" logResource="system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="system_i/processing_system7_0_FCLK_CLK2"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="5.486" period="6.735" constraintValue="6.735" deviceLimit="1.249" freqLimit="800.641" physResource="system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0" logResource="system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0" locationPin="MMCME2_ADV_X0Y0.CLKOUT0" clockNet="system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/mmcm_clk_s"/><twPinLimit anchorID="12" type="MINPERIOD" name="Tmmcmper_CLKFBOUT(Foutmax)" slack="53.751" period="55.000" constraintValue="55.000" deviceLimit="1.249" freqLimit="800.641" physResource="system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKFBOUT" logResource="system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKFBOUT" locationPin="MMCME2_ADV_X0Y0.CLKFBOUT" clockNet="system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/mmcm_fb_clk_s"/><twPinLimit anchorID="13" type="MAXPERIOD" name="Tmmcmper_CLKIN(Finmin)" slack="95.000" period="5.000" constraintValue="5.000" deviceLimit="100.000" freqLimit="10.000" physResource="system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKIN1" logResource="system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="system_i/processing_system7_0_FCLK_CLK2"/><twPinLimit anchorID="14" type="MAXPERIOD" name="Tmmcmper_CLKFBOUT(Foutmin)" slack="158.360" period="55.000" constraintValue="55.000" deviceLimit="213.360" freqLimit="4.687" physResource="system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKFBOUT" logResource="system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKFBOUT" locationPin="MMCME2_ADV_X0Y0.CLKFBOUT" clockNet="system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/mmcm_fb_clk_s"/><twPinLimit anchorID="15" type="MAXPERIOD" name="Tmmcmper_CLKOUT(Foutmin)" slack="206.625" period="6.735" constraintValue="6.735" deviceLimit="213.360" freqLimit="4.687" physResource="system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0" logResource="system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0" locationPin="MMCME2_ADV_X0Y0.CLKOUT0" clockNet="system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/mmcm_clk_s"/></twPinLimitRpt></twConst><twConst anchorID="16" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_1 = PERIOD TIMEGRP &quot;clk_fpga_1&quot; 200 MHz HIGH 50%;</twConstName><twItemCnt>35039</twItemCnt><twErrCntSetup>18</twErrCntSetup><twErrCntEndPt>18</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6907</twEndPtCnt><twPathErrCnt>33</twPathErrCnt><twMinPer>5.213</twMinPer></twConstHead><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.213</twSlack><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twSrc><twDest BELType="RAM">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>4.895</twTotPathDel><twClkSkew dest = "1.382" src = "1.665">0.283</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twSrc><twDest BELType='RAM'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X52Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/N188</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y121.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEBWEU4</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>3.535</twRouteDel><twTotDel>4.895</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.213</twSlack><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twSrc><twDest BELType="RAM">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>4.895</twTotPathDel><twClkSkew dest = "1.382" src = "1.665">0.283</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twSrc><twDest BELType='RAM'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X52Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/N188</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y121.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEBWEL7</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>3.535</twRouteDel><twTotDel>4.895</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.213</twSlack><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twSrc><twDest BELType="RAM">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>4.895</twTotPathDel><twClkSkew dest = "1.382" src = "1.665">0.283</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twSrc><twDest BELType='RAM'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X52Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/N188</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y121.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEBWEL3</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>3.535</twRouteDel><twTotDel>4.895</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.167</twSlack><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twSrc><twDest BELType="RAM">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>4.849</twTotPathDel><twClkSkew dest = "1.382" src = "1.665">0.283</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twSrc><twDest BELType='RAM'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X52Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/N188</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y121.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEBWEU0</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>3.489</twRouteDel><twTotDel>4.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.113</twSlack><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5</twSrc><twDest BELType="RAM">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>4.790</twTotPathDel><twClkSkew dest = "1.382" src = "1.670">0.288</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5</twSrc><twDest BELType='RAM'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X53Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X53Y117.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y121.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/N188</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y121.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEBWEU4</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>3.430</twRouteDel><twTotDel>4.790</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.113</twSlack><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5</twSrc><twDest BELType="RAM">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>4.790</twTotPathDel><twClkSkew dest = "1.382" src = "1.670">0.288</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5</twSrc><twDest BELType='RAM'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X53Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X53Y117.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y121.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/N188</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y121.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEBWEL3</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>3.430</twRouteDel><twTotDel>4.790</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.113</twSlack><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5</twSrc><twDest BELType="RAM">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>4.790</twTotPathDel><twClkSkew dest = "1.382" src = "1.670">0.288</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5</twSrc><twDest BELType='RAM'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X53Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X53Y117.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y121.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/N188</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y121.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEBWEL7</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>3.430</twRouteDel><twTotDel>4.790</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.090</twSlack><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i</twSrc><twDest BELType="RAM">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>4.695</twTotPathDel><twClkSkew dest = "1.382" src = "1.742">0.360</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i</twSrc><twDest BELType='RAM'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X67Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X67Y120.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y121.B4</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.sig_mm2s_prmry_resetn</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEBWEL7</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.236</twLogDel><twRouteDel>3.459</twRouteDel><twTotDel>4.695</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.090</twSlack><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i</twSrc><twDest BELType="RAM">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>4.695</twTotPathDel><twClkSkew dest = "1.382" src = "1.742">0.360</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i</twSrc><twDest BELType='RAM'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X67Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X67Y120.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y121.B4</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.sig_mm2s_prmry_resetn</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEBWEL3</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.236</twLogDel><twRouteDel>3.459</twRouteDel><twTotDel>4.695</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.090</twSlack><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i</twSrc><twDest BELType="RAM">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>4.695</twTotPathDel><twClkSkew dest = "1.382" src = "1.742">0.360</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i</twSrc><twDest BELType='RAM'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X67Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X67Y120.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y121.B4</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.sig_mm2s_prmry_resetn</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEBWEU4</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.236</twLogDel><twRouteDel>3.459</twRouteDel><twTotDel>4.695</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.078</twSlack><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twSrc><twDest BELType="RAM">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>4.760</twTotPathDel><twClkSkew dest = "1.382" src = "1.665">0.283</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twSrc><twDest BELType='RAM'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X52Y121.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y121.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.711</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/N188</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y121.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEBWEL3</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>3.400</twRouteDel><twTotDel>4.760</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.078</twSlack><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twSrc><twDest BELType="RAM">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>4.760</twTotPathDel><twClkSkew dest = "1.382" src = "1.665">0.283</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twSrc><twDest BELType='RAM'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X52Y121.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y121.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.711</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/N188</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y121.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEBWEU4</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>3.400</twRouteDel><twTotDel>4.760</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.078</twSlack><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twSrc><twDest BELType="RAM">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>4.760</twTotPathDel><twClkSkew dest = "1.382" src = "1.665">0.283</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twSrc><twDest BELType='RAM'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X52Y121.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y121.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.711</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/N188</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y121.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEBWEL7</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>3.400</twRouteDel><twTotDel>4.760</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.071</twSlack><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twSrc><twDest BELType="RAM">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>4.753</twTotPathDel><twClkSkew dest = "1.382" src = "1.665">0.283</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twSrc><twDest BELType='RAM'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X52Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/N188</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y121.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEBWEL1</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>3.393</twRouteDel><twTotDel>4.753</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.071</twSlack><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twSrc><twDest BELType="RAM">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>4.753</twTotPathDel><twClkSkew dest = "1.382" src = "1.665">0.283</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twSrc><twDest BELType='RAM'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X52Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/N188</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y121.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEBWEL0</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>3.393</twRouteDel><twTotDel>4.753</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.071</twSlack><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twSrc><twDest BELType="RAM">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>4.753</twTotPathDel><twClkSkew dest = "1.382" src = "1.665">0.283</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twSrc><twDest BELType='RAM'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X52Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/N188</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y121.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEBWEU5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>3.393</twRouteDel><twTotDel>4.753</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.071</twSlack><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twSrc><twDest BELType="RAM">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>4.753</twTotPathDel><twClkSkew dest = "1.382" src = "1.665">0.283</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twSrc><twDest BELType='RAM'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X52Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/N188</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y121.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEBWEU3</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>3.393</twRouteDel><twTotDel>4.753</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.071</twSlack><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twSrc><twDest BELType="RAM">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>4.753</twTotPathDel><twClkSkew dest = "1.382" src = "1.665">0.283</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twSrc><twDest BELType='RAM'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X52Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/N188</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y121.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEBWEU2</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>3.393</twRouteDel><twTotDel>4.753</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.071</twSlack><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twSrc><twDest BELType="RAM">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>4.753</twTotPathDel><twClkSkew dest = "1.382" src = "1.665">0.283</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twSrc><twDest BELType='RAM'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X52Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/N188</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y121.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEBWEU7</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>3.393</twRouteDel><twTotDel>4.753</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.071</twSlack><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twSrc><twDest BELType="RAM">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>4.753</twTotPathDel><twClkSkew dest = "1.382" src = "1.665">0.283</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twSrc><twDest BELType='RAM'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X52Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/N188</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y121.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEBWEL6</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>3.393</twRouteDel><twTotDel>4.753</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.071</twSlack><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twSrc><twDest BELType="RAM">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>4.753</twTotPathDel><twClkSkew dest = "1.382" src = "1.665">0.283</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twSrc><twDest BELType='RAM'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X52Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/N188</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y121.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEBWEL5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>3.393</twRouteDel><twTotDel>4.753</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.071</twSlack><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twSrc><twDest BELType="RAM">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>4.753</twTotPathDel><twClkSkew dest = "1.382" src = "1.665">0.283</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twSrc><twDest BELType='RAM'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X52Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/N188</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y121.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEBWEL4</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>3.393</twRouteDel><twTotDel>4.753</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.071</twSlack><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twSrc><twDest BELType="RAM">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>4.753</twTotPathDel><twClkSkew dest = "1.382" src = "1.665">0.283</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twSrc><twDest BELType='RAM'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X52Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/N188</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y121.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEBWEL2</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>3.393</twRouteDel><twTotDel>4.753</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.071</twSlack><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twSrc><twDest BELType="RAM">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>4.753</twTotPathDel><twClkSkew dest = "1.382" src = "1.665">0.283</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twSrc><twDest BELType='RAM'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X52Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/N188</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y121.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEBWEU1</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>3.393</twRouteDel><twTotDel>4.753</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.071</twSlack><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twSrc><twDest BELType="RAM">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>4.753</twTotPathDel><twClkSkew dest = "1.382" src = "1.665">0.283</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twSrc><twDest BELType='RAM'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X52Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/N188</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y121.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEBWEU6</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>3.393</twRouteDel><twTotDel>4.753</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.067</twSlack><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5</twSrc><twDest BELType="RAM">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>4.744</twTotPathDel><twClkSkew dest = "1.382" src = "1.670">0.288</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5</twSrc><twDest BELType='RAM'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X53Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X53Y117.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y121.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/N188</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y121.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEBWEU0</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>3.384</twRouteDel><twTotDel>4.744</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.044</twSlack><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i</twSrc><twDest BELType="RAM">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>4.649</twTotPathDel><twClkSkew dest = "1.382" src = "1.742">0.360</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i</twSrc><twDest BELType='RAM'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X67Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X67Y120.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y121.B4</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.sig_mm2s_prmry_resetn</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEBWEU0</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.236</twLogDel><twRouteDel>3.413</twRouteDel><twTotDel>4.649</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.036</twSlack><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twSrc><twDest BELType="RAM">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>4.695</twTotPathDel><twClkSkew dest = "1.382" src = "1.688">0.306</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twSrc><twDest BELType='RAM'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X46Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X46Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y121.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.223</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEBWEU4</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.298</twLogDel><twRouteDel>3.397</twRouteDel><twTotDel>4.695</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.036</twSlack><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twSrc><twDest BELType="RAM">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>4.695</twTotPathDel><twClkSkew dest = "1.382" src = "1.688">0.306</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twSrc><twDest BELType='RAM'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X46Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X46Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y121.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.223</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEBWEL3</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.298</twLogDel><twRouteDel>3.397</twRouteDel><twTotDel>4.695</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.036</twSlack><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twSrc><twDest BELType="RAM">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>4.695</twTotPathDel><twClkSkew dest = "1.382" src = "1.688">0.306</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twSrc><twDest BELType='RAM'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X46Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X46Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y121.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.223</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEBWEL7</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.298</twLogDel><twRouteDel>3.397</twRouteDel><twTotDel>4.695</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="77"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_1 = PERIOD TIMEGRP &quot;clk_fpga_1&quot; 200 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="78" type="MINPERIOD" name="Trper_CLKA" slack="2.056" period="5.000" constraintValue="5.000" deviceLimit="2.944" freqLimit="339.674" physResource="system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X2Y23.CLKARDCLKL" clockNet="system_i/processing_system7_0_FCLK_CLK1"/><twPinLimit anchorID="79" type="MINPERIOD" name="Trper_CLKA" slack="2.056" period="5.000" constraintValue="5.000" deviceLimit="2.944" freqLimit="339.674" physResource="system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU" logResource="system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X2Y23.CLKARDCLKU" clockNet="system_i/processing_system7_0_FCLK_CLK1"/><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKB" slack="2.056" period="5.000" constraintValue="5.000" deviceLimit="2.944" freqLimit="339.674" physResource="system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X2Y23.CLKBWRCLKL" clockNet="system_i/processing_system7_0_FCLK_CLK1"/><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLKB" slack="2.056" period="5.000" constraintValue="5.000" deviceLimit="2.944" freqLimit="339.674" physResource="system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU" logResource="system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU" locationPin="RAMB36_X2Y23.CLKBWRCLKU" clockNet="system_i/processing_system7_0_FCLK_CLK1"/><twPinLimit anchorID="82" type="MINPERIOD" name="Trper_CLKA" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X2Y18.CLKARDCLKL" clockNet="system_i/processing_system7_0_FCLK_CLK1"/><twPinLimit anchorID="83" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X2Y18.CLKBWRCLKL" clockNet="system_i/processing_system7_0_FCLK_CLK1"/><twPinLimit anchorID="84" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram/CLKBWRCLKL" logResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram/CLKBWRCLKL" locationPin="RAMB36_X2Y16.CLKBWRCLKL" clockNet="system_i/processing_system7_0_FCLK_CLK1"/><twPinLimit anchorID="85" type="MINLOWPULSE" name="Tmpw" slack="3.040" period="5.000" constraintValue="2.500" deviceLimit="0.980" physResource="system_i/axi_hdmi_hp_S_ARBURST[1]/CLK" logResource="system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK" locationPin="SLICE_X30Y137.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK1"/><twPinLimit anchorID="86" type="MINHIGHPULSE" name="Tmpw" slack="3.040" period="5.000" constraintValue="2.500" deviceLimit="0.980" physResource="system_i/axi_hdmi_hp_S_ARBURST[1]/CLK" logResource="system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK" locationPin="SLICE_X30Y137.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK1"/><twPinLimit anchorID="87" type="MINLOWPULSE" name="Tmpw" slack="3.040" period="5.000" constraintValue="2.500" deviceLimit="0.980" physResource="system_i/axi_hdmi_hp_S_ARBURST[1]/CLK" logResource="system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK" locationPin="SLICE_X30Y137.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK1"/><twPinLimit anchorID="88" type="MINHIGHPULSE" name="Tmpw" slack="3.040" period="5.000" constraintValue="2.500" deviceLimit="0.980" physResource="system_i/axi_hdmi_hp_S_ARBURST[1]/CLK" logResource="system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK" locationPin="SLICE_X30Y137.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK1"/><twPinLimit anchorID="89" type="MINLOWPULSE" name="Tmpw" slack="3.040" period="5.000" constraintValue="2.500" deviceLimit="0.980" physResource="system_i/axi_hdmi_hp_S_ARSIZE[2]/CLK" logResource="system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK" locationPin="SLICE_X30Y142.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK1"/><twPinLimit anchorID="90" type="MINHIGHPULSE" name="Tmpw" slack="3.040" period="5.000" constraintValue="2.500" deviceLimit="0.980" physResource="system_i/axi_hdmi_hp_S_ARSIZE[2]/CLK" logResource="system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK" locationPin="SLICE_X30Y142.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK1"/><twPinLimit anchorID="91" type="MINLOWPULSE" name="Tmpw" slack="3.040" period="5.000" constraintValue="2.500" deviceLimit="0.980" physResource="system_i/axi_hdmi_hp_S_ARSIZE[2]/CLK" logResource="system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK" locationPin="SLICE_X30Y142.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK1"/><twPinLimit anchorID="92" type="MINHIGHPULSE" name="Tmpw" slack="3.040" period="5.000" constraintValue="2.500" deviceLimit="0.980" physResource="system_i/axi_hdmi_hp_S_ARSIZE[2]/CLK" logResource="system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK" locationPin="SLICE_X30Y142.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK1"/><twPinLimit anchorID="93" type="MINLOWPULSE" name="Tmpw" slack="3.040" period="5.000" constraintValue="2.500" deviceLimit="0.980" physResource="system_i/axi_hdmi_hp_S_ARSIZE[2]/CLK" logResource="system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK" locationPin="SLICE_X30Y142.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK1"/><twPinLimit anchorID="94" type="MINHIGHPULSE" name="Tmpw" slack="3.040" period="5.000" constraintValue="2.500" deviceLimit="0.980" physResource="system_i/axi_hdmi_hp_S_ARSIZE[2]/CLK" logResource="system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK" locationPin="SLICE_X30Y142.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK1"/><twPinLimit anchorID="95" type="MINLOWPULSE" name="Tmpw" slack="3.040" period="5.000" constraintValue="2.500" deviceLimit="0.980" physResource="system_i/axi_hdmi_hp_S_ARADDR[19]/CLK" logResource="system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK" locationPin="SLICE_X42Y141.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK1"/><twPinLimit anchorID="96" type="MINHIGHPULSE" name="Tmpw" slack="3.040" period="5.000" constraintValue="2.500" deviceLimit="0.980" physResource="system_i/axi_hdmi_hp_S_ARADDR[19]/CLK" logResource="system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK" locationPin="SLICE_X42Y141.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK1"/><twPinLimit anchorID="97" type="MINLOWPULSE" name="Tmpw" slack="3.040" period="5.000" constraintValue="2.500" deviceLimit="0.980" physResource="system_i/axi_hdmi_hp_S_ARADDR[19]/CLK" logResource="system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK" locationPin="SLICE_X42Y141.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK1"/><twPinLimit anchorID="98" type="MINHIGHPULSE" name="Tmpw" slack="3.040" period="5.000" constraintValue="2.500" deviceLimit="0.980" physResource="system_i/axi_hdmi_hp_S_ARADDR[19]/CLK" logResource="system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK" locationPin="SLICE_X42Y141.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK1"/><twPinLimit anchorID="99" type="MINLOWPULSE" name="Tmpw" slack="3.040" period="5.000" constraintValue="2.500" deviceLimit="0.980" physResource="system_i/axi_hdmi_hp_S_ARADDR[19]/CLK" logResource="system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK" locationPin="SLICE_X42Y141.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK1"/><twPinLimit anchorID="100" type="MINHIGHPULSE" name="Tmpw" slack="3.040" period="5.000" constraintValue="2.500" deviceLimit="0.980" physResource="system_i/axi_hdmi_hp_S_ARADDR[19]/CLK" logResource="system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK" locationPin="SLICE_X42Y141.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK1"/><twPinLimit anchorID="101" type="MINLOWPULSE" name="Tmpw" slack="3.040" period="5.000" constraintValue="2.500" deviceLimit="0.980" physResource="system_i/axi_hdmi_hp_S_ARADDR[19]/CLK" logResource="system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK" locationPin="SLICE_X42Y141.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK1"/><twPinLimit anchorID="102" type="MINHIGHPULSE" name="Tmpw" slack="3.040" period="5.000" constraintValue="2.500" deviceLimit="0.980" physResource="system_i/axi_hdmi_hp_S_ARADDR[19]/CLK" logResource="system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK" locationPin="SLICE_X42Y141.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK1"/><twPinLimit anchorID="103" type="MINLOWPULSE" name="Tmpw" slack="3.040" period="5.000" constraintValue="2.500" deviceLimit="0.980" physResource="system_i/axi_hdmi_hp_S_ARLEN[7]/CLK" logResource="system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK" locationPin="SLICE_X42Y147.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK1"/><twPinLimit anchorID="104" type="MINHIGHPULSE" name="Tmpw" slack="3.040" period="5.000" constraintValue="2.500" deviceLimit="0.980" physResource="system_i/axi_hdmi_hp_S_ARLEN[7]/CLK" logResource="system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK" locationPin="SLICE_X42Y147.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK1"/><twPinLimit anchorID="105" type="MINLOWPULSE" name="Tmpw" slack="3.040" period="5.000" constraintValue="2.500" deviceLimit="0.980" physResource="system_i/axi_hdmi_hp_S_ARLEN[7]/CLK" logResource="system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK" locationPin="SLICE_X42Y147.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK1"/><twPinLimit anchorID="106" type="MINHIGHPULSE" name="Tmpw" slack="3.040" period="5.000" constraintValue="2.500" deviceLimit="0.980" physResource="system_i/axi_hdmi_hp_S_ARLEN[7]/CLK" logResource="system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK" locationPin="SLICE_X42Y147.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK1"/><twPinLimit anchorID="107" type="MINLOWPULSE" name="Tmpw" slack="3.040" period="5.000" constraintValue="2.500" deviceLimit="0.980" physResource="system_i/axi_hdmi_hp_S_ARLEN[7]/CLK" logResource="system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK" locationPin="SLICE_X42Y147.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK1"/></twPinLimitRpt></twConst><twConst anchorID="108" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>301949</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6890</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.921</twMinPer></twConstHead><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.079</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twTotPathDel>9.785</twTotPathDel><twClkSkew dest = "1.414" src = "1.515">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X33Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X33Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y46.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.184</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y46.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N131</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;3_G_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N113</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;11_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N113</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y40.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y40.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y40.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;3</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twBEL></twPathDel><twLogDel>1.788</twLogDel><twRouteDel>7.997</twRouteDel><twTotDel>9.785</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.110</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twTotPathDel>9.754</twTotPathDel><twClkSkew dest = "1.414" src = "1.515">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X33Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X33Y47.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y46.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.160</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y46.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N131</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;3_F</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N113</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;11_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N113</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y40.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y40.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y40.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;3</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twBEL></twPathDel><twLogDel>1.781</twLogDel><twRouteDel>7.973</twRouteDel><twTotDel>9.754</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.139</twSlack><twSrc BELType="FF">system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twSrc><twDest BELType="FF">system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_2</twDest><twTotPathDel>9.762</twTotPathDel><twClkSkew dest = "0.852" src = "0.916">0.064</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twSrc><twDest BELType='FF'>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X13Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X13Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.353</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;1</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;2_F</twBEL><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[15]</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y15.B1</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">1.596</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y15.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[0]</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Mmux_up_rwce_s110</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y17.B3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o&lt;31&gt;111</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o&lt;31&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y14.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_19_o</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y14.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/_n00778</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y12.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/_n00778</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y12.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_clkgen_0/N41</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y12.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;3&gt;4</twBEL><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_2</twBEL></twPathDel><twLogDel>1.828</twLogDel><twRouteDel>7.934</twRouteDel><twTotDel>9.762</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.139</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twTotPathDel>9.725</twTotPathDel><twClkSkew dest = "1.414" src = "1.515">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X33Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X33Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y46.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.184</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y46.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N131</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;3_G_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N113</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;11_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N113</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y40.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_17_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y40.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y40.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N117</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twBEL></twPathDel><twLogDel>1.790</twLogDel><twRouteDel>7.935</twRouteDel><twTotDel>9.725</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.165</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twTotPathDel>9.814</twTotPathDel><twClkSkew dest = "0.831" src = "0.817">-0.014</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X50Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X50Y44.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y40.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y40.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[24]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y45.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N113</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;11_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N113</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y40.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y40.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y40.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;3</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twBEL></twPathDel><twLogDel>1.843</twLogDel><twRouteDel>7.971</twRouteDel><twTotDel>9.814</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.170</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twTotPathDel>9.694</twTotPathDel><twClkSkew dest = "1.414" src = "1.515">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X33Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X33Y47.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y46.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.160</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y46.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N131</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;3_F</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N113</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;11_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N113</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y40.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_17_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y40.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y40.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N117</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twBEL></twPathDel><twLogDel>1.783</twLogDel><twRouteDel>7.911</twRouteDel><twTotDel>9.694</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.198</twSlack><twSrc BELType="FF">system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twSrc><twDest BELType="FF">system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_2</twDest><twTotPathDel>9.703</twTotPathDel><twClkSkew dest = "0.852" src = "0.916">0.064</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twSrc><twDest BELType='FF'>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X13Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X13Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.353</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;1</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;2_F</twBEL><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[15]</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y22.D4</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[26]</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Mmux_up_rwce_s191</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.135</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[26]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o&lt;31&gt;111</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o&lt;31&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y14.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_19_o</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y14.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/_n00778</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y12.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/_n00778</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y12.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_clkgen_0/N41</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y12.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;3&gt;4</twBEL><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_2</twBEL></twPathDel><twLogDel>1.828</twLogDel><twRouteDel>7.875</twRouteDel><twTotDel>9.703</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.200</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twTotPathDel>9.664</twTotPathDel><twClkSkew dest = "1.414" src = "1.515">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X33Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X33Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y46.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.184</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y46.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N131</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;3_G_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y45.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.332</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N109</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;11_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N109</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_31_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_31_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y40.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_31_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;2&gt;3</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y40.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y40.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N117</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twBEL></twPathDel><twLogDel>1.790</twLogDel><twRouteDel>7.874</twRouteDel><twTotDel>9.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.207</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twTotPathDel>9.657</twTotPathDel><twClkSkew dest = "1.414" src = "1.515">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X33Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X33Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y48.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;3</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4_G_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y45.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N113</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;11_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N113</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y40.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y40.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y40.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;3</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twBEL></twPathDel><twLogDel>1.788</twLogDel><twRouteDel>7.869</twRouteDel><twTotDel>9.657</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.225</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twTotPathDel>9.754</twTotPathDel><twClkSkew dest = "0.831" src = "0.817">-0.014</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X50Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X50Y44.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y40.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y40.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[24]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y45.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N113</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;11_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N113</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y40.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_17_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y40.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y40.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N117</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twBEL></twPathDel><twLogDel>1.845</twLogDel><twRouteDel>7.909</twRouteDel><twTotDel>9.754</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.229</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twTotPathDel>9.635</twTotPathDel><twClkSkew dest = "1.414" src = "1.515">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X33Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X33Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y46.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.184</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y46.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N131</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;3_G_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.368</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/IP2Bus_RdAck</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s321</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y45.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.146</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N109</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;11_SW7</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N115</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y40.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y40.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y40.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;3</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twBEL></twPathDel><twLogDel>1.788</twLogDel><twRouteDel>7.847</twRouteDel><twTotDel>9.635</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.231</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twTotPathDel>9.633</twTotPathDel><twClkSkew dest = "1.414" src = "1.515">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X33Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X33Y47.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y46.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.160</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y46.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N131</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;3_F</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y45.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.332</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N109</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;11_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N109</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_31_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_31_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y40.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_31_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;2&gt;3</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y40.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y40.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N117</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twBEL></twPathDel><twLogDel>1.783</twLogDel><twRouteDel>7.850</twRouteDel><twTotDel>9.633</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.243</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twTotPathDel>9.622</twTotPathDel><twClkSkew dest = "1.414" src = "1.514">0.100</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X43Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X43Y47.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y47.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y47.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>system_i/axi_hdmi_gp_M_RDATA[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;1_F</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y45.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N113</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;11_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N113</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y40.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y40.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y40.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;3</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twBEL></twPathDel><twLogDel>1.784</twLogDel><twRouteDel>7.838</twRouteDel><twTotDel>9.622</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.247</twSlack><twSrc BELType="FF">system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twSrc><twDest BELType="FF">system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_2</twDest><twTotPathDel>9.654</twTotPathDel><twClkSkew dest = "0.852" src = "0.916">0.064</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twSrc><twDest BELType='FF'>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X13Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X13Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.353</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;1</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;2_F</twBEL><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[15]</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/N57</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Mmux_up_rwce_s61</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;11</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;113</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y20.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_9_o</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_9_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.016</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/_n00778</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y12.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/_n00778</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y12.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_clkgen_0/N41</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y12.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;3&gt;4</twBEL><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_2</twBEL></twPathDel><twLogDel>1.828</twLogDel><twRouteDel>7.826</twRouteDel><twTotDel>9.654</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.252</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twTotPathDel>9.615</twTotPathDel><twClkSkew dest = "1.414" src = "1.512">0.098</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X32Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X32Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y44.D1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y44.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;1</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;2_F</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N113</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;11_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N113</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y40.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y40.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y40.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;3</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twBEL></twPathDel><twLogDel>1.843</twLogDel><twRouteDel>7.772</twRouteDel><twTotDel>9.615</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.260</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twTotPathDel>9.604</twTotPathDel><twClkSkew dest = "1.414" src = "1.515">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X33Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X33Y47.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y46.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.160</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y46.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N131</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;3_F</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.368</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/IP2Bus_RdAck</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s321</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y45.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.146</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N109</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;11_SW7</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N115</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y40.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y40.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y40.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;3</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twBEL></twPathDel><twLogDel>1.781</twLogDel><twRouteDel>7.823</twRouteDel><twTotDel>9.604</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.267</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twTotPathDel>9.597</twTotPathDel><twClkSkew dest = "1.414" src = "1.515">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X33Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X33Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y48.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;3</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4_G_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y45.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N113</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;11_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N113</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y40.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_17_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y40.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y40.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N117</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twBEL></twPathDel><twLogDel>1.790</twLogDel><twRouteDel>7.807</twRouteDel><twTotDel>9.597</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.274</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_26</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twTotPathDel>9.704</twTotPathDel><twClkSkew dest = "0.831" src = "0.818">-0.013</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_26</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X50Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X50Y49.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_26</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_26</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y46.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N131</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;3_F</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N113</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;11_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N113</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y40.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y40.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y40.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;3</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twBEL></twPathDel><twLogDel>1.843</twLogDel><twRouteDel>7.861</twRouteDel><twTotDel>9.704</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.285</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twTotPathDel>9.579</twTotPathDel><twClkSkew dest = "1.414" src = "1.515">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X33Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X33Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y47.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y47.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>system_i/axi_hdmi_gp_M_RDATA[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;1_G_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y45.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N113</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;11_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N113</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y40.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y40.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y40.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;3</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twBEL></twPathDel><twLogDel>1.790</twLogDel><twRouteDel>7.789</twRouteDel><twTotDel>9.579</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.286</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twTotPathDel>9.693</twTotPathDel><twClkSkew dest = "0.831" src = "0.817">-0.014</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X50Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X50Y44.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y40.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y40.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[24]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y45.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y45.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.332</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N109</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;11_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N109</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_31_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_31_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y40.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_31_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;2&gt;3</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y40.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y40.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N117</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twBEL></twPathDel><twLogDel>1.845</twLogDel><twRouteDel>7.848</twRouteDel><twTotDel>9.693</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.288</twSlack><twSrc BELType="FF">system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twSrc><twDest BELType="FF">system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_3</twDest><twTotPathDel>9.614</twTotPathDel><twClkSkew dest = "0.853" src = "0.916">0.063</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twSrc><twDest BELType='FF'>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_3</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X13Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X13Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.353</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;1</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;2_F</twBEL><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[15]</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y15.D4</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">1.796</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[10]</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Mmux_up_rwce_s25</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y15.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_17_o</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_10_o&lt;31&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y15.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_10_o&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_18_o</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_18_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y11.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.281</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_18_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/N12</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;2&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y11.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/axi_clkgen_0/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/N12</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;2&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y11.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;2&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y11.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr[3]</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;2&gt;4</twBEL><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_3</twBEL></twPathDel><twLogDel>1.783</twLogDel><twRouteDel>7.831</twRouteDel><twTotDel>9.614</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.303</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twTotPathDel>9.562</twTotPathDel><twClkSkew dest = "1.414" src = "1.514">0.100</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X43Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X43Y47.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y47.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y47.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>system_i/axi_hdmi_gp_M_RDATA[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;1_F</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y45.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N113</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;11_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N113</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y40.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_17_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y40.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y40.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N117</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>7.776</twRouteDel><twTotDel>9.562</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.307</twSlack><twSrc BELType="FF">system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twSrc><twDest BELType="FF">system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_2</twDest><twTotPathDel>9.594</twTotPathDel><twClkSkew dest = "0.852" src = "0.916">0.064</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twSrc><twDest BELType='FF'>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X13Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X13Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.353</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;1</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;2_F</twBEL><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[15]</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y17.C6</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y17.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o&lt;31&gt;111</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o&lt;31&gt;1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y12.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.388</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o&lt;31&gt;111</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr[4]</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y12.C6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;1&gt;1</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_36_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y14.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_36_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/_n00778</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y12.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/_n00778</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y12.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_clkgen_0/N41</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y12.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;3&gt;4</twBEL><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_2</twBEL></twPathDel><twLogDel>1.828</twLogDel><twRouteDel>7.766</twRouteDel><twTotDel>9.594</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.310</twSlack><twSrc BELType="FF">system_i/axi_hdmi_gp/axi_hdmi_gp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/up_vdma_unf_m1</twDest><twTotPathDel>9.496</twTotPathDel><twClkSkew dest = "1.597" src = "1.756">0.159</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_gp/axi_hdmi_gp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/up_vdma_unf_m1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X16Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_hdmi_gp_M_ARESETN[3]</twComp><twBEL>system_i/axi_hdmi_gp/axi_hdmi_gp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y48.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.415</twDelInfo><twComp>system_i/axi_hdmi_gp_M_ARESETN[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_Resetn_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y68.SR</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">7.034</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y68.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/up_vdma_unf_m1</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/up_vdma_unf_m1</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>8.449</twRouteDel><twTotDel>9.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.312</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twTotPathDel>9.555</twTotPathDel><twClkSkew dest = "1.414" src = "1.512">0.098</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X32Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X32Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y44.D1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y44.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;1</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;2_F</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N113</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;11_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N113</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y40.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_17_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y40.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y40.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N117</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twBEL></twPathDel><twLogDel>1.845</twLogDel><twRouteDel>7.710</twRouteDel><twTotDel>9.555</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.314</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_23</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twTotPathDel>9.664</twTotPathDel><twClkSkew dest = "0.831" src = "0.818">-0.013</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_23</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X50Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X50Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_26</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y48.D1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.153</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_23</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y48.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;3</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4_F</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y45.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N113</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;11_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N113</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y40.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y40.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y40.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;3</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twBEL></twPathDel><twLogDel>1.843</twLogDel><twRouteDel>7.821</twRouteDel><twTotDel>9.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.315</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twTotPathDel>9.664</twTotPathDel><twClkSkew dest = "0.831" src = "0.817">-0.014</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X50Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X50Y44.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y40.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y40.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[24]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y45.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.368</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/IP2Bus_RdAck</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s321</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y45.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.146</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N109</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;11_SW7</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N115</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y40.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y40.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y40.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;3</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twBEL></twPathDel><twLogDel>1.843</twLogDel><twRouteDel>7.821</twRouteDel><twTotDel>9.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.321</twSlack><twSrc BELType="FF">system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twSrc><twDest BELType="FF">system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_2</twDest><twTotPathDel>9.580</twTotPathDel><twClkSkew dest = "0.852" src = "0.916">0.064</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twSrc><twDest BELType='FF'>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X13Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X13Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.353</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;1</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;2_F</twBEL><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[15]</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y15.D4</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">1.796</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[10]</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Mmux_up_rwce_s25</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y15.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_17_o</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_10_o&lt;31&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_10_o&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/_n00777_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y14.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>system_i/axi_clkgen_0/N51</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/_n00778</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y12.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/_n00778</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y12.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_clkgen_0/N41</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y12.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;3&gt;4</twBEL><twBEL>system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_2</twBEL></twPathDel><twLogDel>1.828</twLogDel><twRouteDel>7.752</twRouteDel><twTotDel>9.580</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.325</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twTotPathDel>9.542</twTotPathDel><twClkSkew dest = "1.414" src = "1.512">0.098</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X32Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X32Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y39.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N85</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o&lt;31&gt;1_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N67</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N85</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o&lt;31&gt;1_SW0_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y46.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.478</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N241</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N101</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o&lt;31&gt;1_SW01</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.331</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N109</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;11_SW7</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N115</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y40.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y40.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y40.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;3</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twBEL></twPathDel><twLogDel>1.667</twLogDel><twRouteDel>7.875</twRouteDel><twTotDel>9.542</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.325</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2</twDest><twTotPathDel>9.539</twTotPathDel><twClkSkew dest = "1.414" src = "1.515">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X33Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X33Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y46.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.184</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y46.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N131</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;3_G_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N113</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;11_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/N113</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y43.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.007</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[4]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00835</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y40.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00835</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;3&gt;4</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2</twBEL></twPathDel><twLogDel>1.788</twLogDel><twRouteDel>7.751</twRouteDel><twTotDel>9.539</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="169"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="170" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK" locationPin="SLICE_X0Y33.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="171" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK" locationPin="SLICE_X0Y33.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="172" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK" locationPin="SLICE_X0Y33.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="173" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK" locationPin="SLICE_X0Y33.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="174" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB/CLK" locationPin="SLICE_X0Y33.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="175" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB/CLK" locationPin="SLICE_X0Y33.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="176" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1/CLK" locationPin="SLICE_X0Y33.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="177" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1/CLK" locationPin="SLICE_X0Y33.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="178" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC/CLK" locationPin="SLICE_X0Y33.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="179" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC/CLK" locationPin="SLICE_X0Y33.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="180" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD/CLK" locationPin="SLICE_X0Y33.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="181" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD/CLK" locationPin="SLICE_X0Y33.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="182" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1/CLK" locationPin="SLICE_X0Y33.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="183" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1/CLK" locationPin="SLICE_X0Y33.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="184" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK" locationPin="SLICE_X4Y32.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="185" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK" locationPin="SLICE_X4Y32.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="186" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK" locationPin="SLICE_X4Y32.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="187" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK" locationPin="SLICE_X4Y32.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="188" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB/CLK" locationPin="SLICE_X4Y32.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="189" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB/CLK" locationPin="SLICE_X4Y32.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="190" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1/CLK" locationPin="SLICE_X4Y32.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="191" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1/CLK" locationPin="SLICE_X4Y32.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="192" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC/CLK" locationPin="SLICE_X4Y32.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="193" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC/CLK" locationPin="SLICE_X4Y32.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="194" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD/CLK" locationPin="SLICE_X4Y32.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="195" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD/CLK" locationPin="SLICE_X4Y32.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="196" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1/CLK" locationPin="SLICE_X4Y32.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="197" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1/CLK" locationPin="SLICE_X4Y32.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="198" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1[3]/CLK" logResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM/DP/CLK" locationPin="SLICE_X38Y149.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="199" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1[3]/CLK" logResource="system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM/DP/CLK" locationPin="SLICE_X38Y149.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/></twPinLimitRpt></twConst><twConst anchorID="200" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi_hdmi_gp_reset_resync_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="201"><twUnconstPath anchorID="202" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.072</twTotDel><twSrc BELType="FF">system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.992</twDel><twSUTime>0.045</twSUTime><twTotPathDel>1.037</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X8Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y49.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y49.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>0.474</twRouteDel><twTotDel>1.037</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>54.3</twPctLog><twPctRoute>45.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="203"><twUnconstPath anchorID="204" twDataPathType="twDataPathMaxDelay" ><twTotDel>0.913</twTotDel><twSrc BELType="FF">system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.850</twDel><twSUTime>0.028</twSUTime><twTotPathDel>0.878</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X8Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y49.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.332</twDelInfo><twComp>system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y49.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>0.332</twRouteDel><twTotDel>0.878</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>62.2</twPctLog><twPctRoute>37.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="205" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi_vdma_0_cdc_tig_v_path&quot; TIG;</twConstName><twItemCnt>1140</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>386</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="206"><twUnconstPath anchorID="207" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.410</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_18</twDest><twDel>7.165</twDel><twSUTime>0.093</twSUTime><twTotPathDel>7.258</twTotPathDel><twClkSkew dest = "2.828" src = "2.945">0.117</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_18</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X47Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.B2</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">3.563</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y116.C3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.657</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y116.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i[19]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;18&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y110.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.241</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[18]</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y110.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[18]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;18&gt;3</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_18</twBEL></twPathDel><twLogDel>0.797</twLogDel><twRouteDel>6.461</twRouteDel><twTotDel>7.258</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="208"><twUnconstPath anchorID="209" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.406</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_19</twDest><twDel>7.159</twDel><twSUTime>0.095</twSUTime><twTotPathDel>7.254</twTotPathDel><twClkSkew dest = "2.828" src = "2.945">0.117</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_19</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X47Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.B2</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">3.563</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y117.A3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.650</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1[27]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y110.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.242</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y110.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[18]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;19&gt;3</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_19</twBEL></twPathDel><twLogDel>0.799</twLogDel><twRouteDel>6.455</twRouteDel><twTotDel>7.254</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="210"><twUnconstPath anchorID="211" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.322</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_18</twDest><twDel>7.077</twDel><twSUTime>0.093</twSUTime><twTotPathDel>7.170</twTotPathDel><twClkSkew dest = "2.828" src = "2.945">0.117</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_18</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X47Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X47Y96.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.826</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>system_i/axi_vdma_0/N77</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y116.C3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.657</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y116.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i[19]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;18&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y110.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.241</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[18]</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y110.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[18]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;18&gt;3</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_18</twBEL></twPathDel><twLogDel>1.157</twLogDel><twRouteDel>6.013</twRouteDel><twTotDel>7.170</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="212"><twUnconstPath anchorID="213" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.318</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_19</twDest><twDel>7.071</twDel><twSUTime>0.095</twSUTime><twTotPathDel>7.166</twTotPathDel><twClkSkew dest = "2.828" src = "2.945">0.117</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_19</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X47Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X47Y96.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.826</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>system_i/axi_vdma_0/N77</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y117.A3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.650</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1[27]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y110.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.242</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y110.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[18]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;19&gt;3</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_19</twBEL></twPathDel><twLogDel>1.159</twLogDel><twRouteDel>6.007</twRouteDel><twTotDel>7.166</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="214"><twUnconstPath anchorID="215" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.307</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_21</twDest><twDel>7.110</twDel><twSUTime>0.047</twSUTime><twTotPathDel>7.157</twTotPathDel><twClkSkew dest = "2.830" src = "2.945">0.115</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_21</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X47Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.B2</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">3.563</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y116.D3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.652</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y116.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i[19]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y108.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[21]</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y108.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[20]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;21&gt;3</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_21</twBEL></twPathDel><twLogDel>0.751</twLogDel><twRouteDel>6.406</twRouteDel><twTotDel>7.157</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="216"><twUnconstPath anchorID="217" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.304</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31</twDest><twDel>7.054</twDel><twSUTime>0.095</twSUTime><twTotPathDel>7.149</twTotPathDel><twClkSkew dest = "2.825" src = "2.945">0.120</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X47Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.B2</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">3.563</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y116.C1</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">2.290</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y116.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y116.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;31&gt;3</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>6.117</twRouteDel><twTotDel>7.149</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="218"><twUnconstPath anchorID="219" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.219</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_21</twDest><twDel>7.022</twDel><twSUTime>0.047</twSUTime><twTotPathDel>7.069</twTotPathDel><twClkSkew dest = "2.830" src = "2.945">0.115</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_21</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X47Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X47Y96.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.826</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>system_i/axi_vdma_0/N77</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y116.D3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.652</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y116.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i[19]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y108.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[21]</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y108.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[20]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;21&gt;3</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_21</twBEL></twPathDel><twLogDel>1.111</twLogDel><twRouteDel>5.958</twRouteDel><twTotDel>7.069</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="220"><twUnconstPath anchorID="221" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.216</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31</twDest><twDel>6.966</twDel><twSUTime>0.095</twSUTime><twTotPathDel>7.061</twTotPathDel><twClkSkew dest = "2.825" src = "2.945">0.120</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X47Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X47Y96.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.826</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>system_i/axi_vdma_0/N77</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y116.C1</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">2.290</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y116.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y116.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;31&gt;3</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31</twBEL></twPathDel><twLogDel>1.392</twLogDel><twRouteDel>5.669</twRouteDel><twTotDel>7.061</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="222"><twUnconstPath anchorID="223" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.159</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31</twDest><twDel>6.909</twDel><twSUTime>0.095</twSUTime><twTotPathDel>7.004</twTotPathDel><twClkSkew dest = "2.825" src = "2.945">0.120</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X47Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.B2</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">3.563</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y116.A6</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.643</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i[31]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y116.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.999</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y116.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;31&gt;3</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31</twBEL></twPathDel><twLogDel>0.799</twLogDel><twRouteDel>6.205</twRouteDel><twTotDel>7.004</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="224"><twUnconstPath anchorID="225" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.153</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_22</twDest><twDel>6.909</twDel><twSUTime>0.093</twSUTime><twTotPathDel>7.002</twTotPathDel><twClkSkew dest = "2.829" src = "2.945">0.116</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_22</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X47Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.B2</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">3.563</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y116.A2</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.656</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i[23]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;22&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y109.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[22]</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y109.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[22]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;22&gt;3</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_22</twBEL></twPathDel><twLogDel>0.797</twLogDel><twRouteDel>6.205</twRouteDel><twTotDel>7.002</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="226"><twUnconstPath anchorID="227" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.127</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_15</twDest><twDel>6.713</twDel><twSUTime>0.093</twSUTime><twTotPathDel>6.806</twTotPathDel><twClkSkew dest = "2.659" src = "2.945">0.286</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_15</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X47Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X47Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.B2</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">3.563</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y98.C3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">2.570</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y98.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[15]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;15&gt;4</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_15</twBEL></twPathDel><twLogDel>0.673</twLogDel><twRouteDel>6.133</twRouteDel><twTotDel>6.806</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>9.9</twPctLog><twPctRoute>90.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="228"><twUnconstPath anchorID="229" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.089</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29</twDest><twDel>6.841</twDel><twSUTime>0.093</twSUTime><twTotPathDel>6.934</twTotPathDel><twClkSkew dest = "2.825" src = "2.945">0.120</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X47Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.B2</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">3.563</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y117.B2</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[29]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;29&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y116.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[29]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y116.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;29&gt;3</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29</twBEL></twPathDel><twLogDel>0.797</twLogDel><twRouteDel>6.137</twRouteDel><twTotDel>6.934</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="230"><twUnconstPath anchorID="231" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.071</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31</twDest><twDel>6.821</twDel><twSUTime>0.095</twSUTime><twTotPathDel>6.916</twTotPathDel><twClkSkew dest = "2.825" src = "2.945">0.120</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X47Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X47Y96.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.826</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>system_i/axi_vdma_0/N77</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y116.A6</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.643</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i[31]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y116.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.999</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y116.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;31&gt;3</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31</twBEL></twPathDel><twLogDel>1.159</twLogDel><twRouteDel>5.757</twRouteDel><twTotDel>6.916</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="232"><twUnconstPath anchorID="233" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.065</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_22</twDest><twDel>6.821</twDel><twSUTime>0.093</twSUTime><twTotPathDel>6.914</twTotPathDel><twClkSkew dest = "2.829" src = "2.945">0.116</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_22</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X47Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X47Y96.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.826</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>system_i/axi_vdma_0/N77</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y116.A2</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.656</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i[23]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;22&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y109.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[22]</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y109.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[22]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;22&gt;3</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_22</twBEL></twPathDel><twLogDel>1.157</twLogDel><twRouteDel>5.757</twRouteDel><twTotDel>6.914</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="234"><twUnconstPath anchorID="235" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.039</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_15</twDest><twDel>6.625</twDel><twSUTime>0.093</twSUTime><twTotPathDel>6.718</twTotPathDel><twClkSkew dest = "2.659" src = "2.945">0.286</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_15</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X47Y96.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.826</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>system_i/axi_vdma_0/N77</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y98.C3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">2.570</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y98.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[15]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;15&gt;4</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_15</twBEL></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>5.685</twRouteDel><twTotDel>6.718</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="236"><twUnconstPath anchorID="237" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.001</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29</twDest><twDel>6.753</twDel><twSUTime>0.093</twSUTime><twTotPathDel>6.846</twTotPathDel><twClkSkew dest = "2.825" src = "2.945">0.120</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X47Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X47Y96.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.826</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>system_i/axi_vdma_0/N77</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y117.B2</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[29]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;29&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y116.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[29]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y116.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;29&gt;3</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29</twBEL></twPathDel><twLogDel>1.157</twLogDel><twRouteDel>5.689</twRouteDel><twTotDel>6.846</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="238"><twUnconstPath anchorID="239" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.982</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_17</twDest><twDel>6.736</twDel><twSUTime>0.095</twSUTime><twTotPathDel>6.831</twTotPathDel><twClkSkew dest = "2.829" src = "2.945">0.116</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_17</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X47Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.B2</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">3.563</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y108.C1</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.972</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y108.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[16]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;17&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y108.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;17&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y108.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[16]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;17&gt;3</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_17</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>5.799</twRouteDel><twTotDel>6.831</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="240"><twUnconstPath anchorID="241" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.956</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30</twDest><twDel>6.708</twDel><twSUTime>0.093</twSUTime><twTotPathDel>6.801</twTotPathDel><twClkSkew dest = "2.825" src = "2.945">0.120</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X47Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.B2</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">3.563</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y116.C1</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">2.290</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y116.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;30&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y116.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;30&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y116.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;30&gt;3</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30</twBEL></twPathDel><twLogDel>0.797</twLogDel><twRouteDel>6.004</twRouteDel><twTotDel>6.801</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="242"><twUnconstPath anchorID="243" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.944</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_14</twDest><twDel>6.528</twDel><twSUTime>0.095</twSUTime><twTotPathDel>6.623</twTotPathDel><twClkSkew dest = "2.659" src = "2.945">0.286</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X47Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X47Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.B2</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">3.563</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y98.A3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">2.385</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y98.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[15]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;14&gt;4</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_14</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>5.948</twRouteDel><twTotDel>6.623</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>10.2</twPctLog><twPctRoute>89.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="244"><twUnconstPath anchorID="245" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.918</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29</twDest><twDel>6.670</twDel><twSUTime>0.093</twSUTime><twTotPathDel>6.763</twTotPathDel><twClkSkew dest = "2.825" src = "2.945">0.120</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X47Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.B2</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">3.563</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y116.D5</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">2.038</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y116.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;29&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y116.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;29&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y116.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;29&gt;3</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29</twBEL></twPathDel><twLogDel>0.998</twLogDel><twRouteDel>5.765</twRouteDel><twTotDel>6.763</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="246"><twUnconstPath anchorID="247" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.912</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_18</twDest><twDel>6.667</twDel><twSUTime>0.093</twSUTime><twTotPathDel>6.760</twTotPathDel><twClkSkew dest = "2.828" src = "2.945">0.117</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_18</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X47Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X47Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.416</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>system_i/axi_vdma_0/N77</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y116.C3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.657</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y116.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i[19]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;18&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y110.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.241</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[18]</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y110.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[18]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;18&gt;3</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_18</twBEL></twPathDel><twLogDel>1.157</twLogDel><twRouteDel>5.603</twRouteDel><twTotDel>6.760</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="248"><twUnconstPath anchorID="249" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.908</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_19</twDest><twDel>6.661</twDel><twSUTime>0.095</twSUTime><twTotPathDel>6.756</twTotPathDel><twClkSkew dest = "2.828" src = "2.945">0.117</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_19</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X47Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X47Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.416</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>system_i/axi_vdma_0/N77</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y117.A3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.650</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1[27]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y110.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.242</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y110.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[18]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;19&gt;3</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_19</twBEL></twPathDel><twLogDel>1.159</twLogDel><twRouteDel>5.597</twRouteDel><twTotDel>6.756</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="250"><twUnconstPath anchorID="251" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.896</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_12</twDest><twDel>6.528</twDel><twSUTime>0.047</twSUTime><twTotPathDel>6.575</twTotPathDel><twClkSkew dest = "2.659" src = "2.945">0.286</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X47Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X47Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.B2</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">3.563</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y97.A2</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">2.385</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y97.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[13]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0338&lt;12&gt;4</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_12</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>5.948</twRouteDel><twTotDel>6.575</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="252"><twUnconstPath anchorID="253" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.894</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_17</twDest><twDel>6.648</twDel><twSUTime>0.095</twSUTime><twTotPathDel>6.743</twTotPathDel><twClkSkew dest = "2.829" src = "2.945">0.116</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_17</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X47Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X47Y96.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.826</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>system_i/axi_vdma_0/N77</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y108.C1</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.972</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y108.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[16]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;17&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y108.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;17&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y108.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[16]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;17&gt;3</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_17</twBEL></twPathDel><twLogDel>1.392</twLogDel><twRouteDel>5.351</twRouteDel><twTotDel>6.743</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="254"><twUnconstPath anchorID="255" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.871</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_13</twDest><twDel>6.505</twDel><twSUTime>0.045</twSUTime><twTotPathDel>6.550</twTotPathDel><twClkSkew dest = "2.659" src = "2.945">0.286</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X47Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X47Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.B2</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">3.563</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y97.C4</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">2.362</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y97.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[13]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;13&gt;4</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_13</twBEL></twPathDel><twLogDel>0.625</twLogDel><twRouteDel>5.925</twRouteDel><twTotDel>6.550</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="256"><twUnconstPath anchorID="257" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.868</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30</twDest><twDel>6.620</twDel><twSUTime>0.093</twSUTime><twTotPathDel>6.713</twTotPathDel><twClkSkew dest = "2.825" src = "2.945">0.120</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X47Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X47Y96.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.826</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>system_i/axi_vdma_0/N77</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y116.C1</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">2.290</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y116.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;30&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y116.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;30&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y116.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;30&gt;3</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30</twBEL></twPathDel><twLogDel>1.157</twLogDel><twRouteDel>5.556</twRouteDel><twTotDel>6.713</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="258"><twUnconstPath anchorID="259" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.856</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_14</twDest><twDel>6.440</twDel><twSUTime>0.095</twSUTime><twTotPathDel>6.535</twTotPathDel><twClkSkew dest = "2.659" src = "2.945">0.286</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X47Y96.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.826</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>system_i/axi_vdma_0/N77</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y98.A3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">2.385</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y98.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[15]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;14&gt;4</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_14</twBEL></twPathDel><twLogDel>1.035</twLogDel><twRouteDel>5.500</twRouteDel><twTotDel>6.535</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="260"><twUnconstPath anchorID="261" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.830</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29</twDest><twDel>6.582</twDel><twSUTime>0.093</twSUTime><twTotPathDel>6.675</twTotPathDel><twClkSkew dest = "2.825" src = "2.945">0.120</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X47Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X47Y96.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.826</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>system_i/axi_vdma_0/N77</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y116.D5</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">2.038</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y116.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;29&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y116.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;29&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y116.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;29&gt;3</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29</twBEL></twPathDel><twLogDel>1.358</twLogDel><twRouteDel>5.317</twRouteDel><twTotDel>6.675</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="262"><twUnconstPath anchorID="263" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.828</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_19</twDest><twDel>6.581</twDel><twSUTime>0.095</twSUTime><twTotPathDel>6.676</twTotPathDel><twClkSkew dest = "2.828" src = "2.945">0.117</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_19</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X47Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.B2</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">3.563</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y110.C1</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.802</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y110.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[18]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;19&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y110.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;19&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y110.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[18]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;19&gt;3</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_19</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>5.644</twRouteDel><twTotDel>6.676</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="264"><twUnconstPath anchorID="265" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.819</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_23</twDest><twDel>6.573</twDel><twSUTime>0.095</twSUTime><twTotPathDel>6.668</twTotPathDel><twClkSkew dest = "2.829" src = "2.945">0.116</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_23</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X47Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.B2</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">3.563</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y109.C1</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.809</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y109.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[22]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;23&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y109.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;23&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y109.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[22]</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;23&gt;3</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_23</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>5.636</twRouteDel><twTotDel>6.668</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="266" twConstType="PATHBLOCK" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi_vdma_0_cdc_from_2_cdc_to_path&quot; TIG;</twConstName><twItemCnt>17</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>17</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="267"><twUnconstPath anchorID="268" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.125</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to</twDest><twDel>2.712</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.759</twTotPathDel><twClkSkew dest = "2.657" src = "2.988">0.331</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X30Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y93.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.194</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/mm2s_hrd_resetn</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.565</twLogDel><twRouteDel>2.194</twRouteDel><twTotDel>2.759</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="269"><twUnconstPath anchorID="270" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.569</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to</twDest><twDel>2.304</twDel><twSUTime>0.075</twSUTime><twTotPathDel>2.379</twTotPathDel><twClkSkew dest = "0.746" src = "0.901">0.155</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X89Y102.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y121.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.848</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_150_o_MUX_589_o11</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.531</twLogDel><twRouteDel>1.848</twRouteDel><twTotDel>2.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="271"><twUnconstPath anchorID="272" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.221</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to</twDest><twDel>2.087</twDel><twSUTime>0.092</twSUTime><twTotPathDel>2.179</twTotPathDel><twClkSkew dest = "0.170" src = "0.177">0.007</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X82Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X82Y123.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y105.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.432</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y105.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_631_o_MUX_704_o11</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.747</twLogDel><twRouteDel>1.432</twRouteDel><twTotDel>2.179</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="273"><twUnconstPath anchorID="274" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.168</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to</twDest><twDel>1.958</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.053</twTotPathDel><twClkSkew dest = "0.820" src = "0.900">0.080</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X89Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_SOF_I/s_valid_d1</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.502</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y128.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_150_o_MUX_589_o11</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.551</twLogDel><twRouteDel>1.502</twRouteDel><twTotDel>2.053</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="275"><twUnconstPath anchorID="276" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.667</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to</twDest><twDel>1.535</twDel><twSUTime>0.074</twSUTime><twTotPathDel>1.609</twTotPathDel><twClkSkew dest = "0.171" src = "0.194">0.023</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X86Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y100.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y100.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d2</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_631_o_MUX_704_o11</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.017</twRouteDel><twTotDel>1.609</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="277"><twUnconstPath anchorID="278" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.649</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to</twDest><twDel>1.221</twDel><twSUTime>0.081</twSUTime><twTotPathDel>1.302</twTotPathDel><twClkSkew dest = "3.037" src = "3.349">0.312</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X112Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X112Y109.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/lite_min_assert_sftrst</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y109.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y109.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.730</twLogDel><twRouteDel>0.572</twRouteDel><twTotDel>1.302</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>56.1</twPctLog><twPctRoute>43.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="279"><twUnconstPath anchorID="280" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.620</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to</twDest><twDel>1.310</twDel><twSUTime>0.040</twSUTime><twTotPathDel>1.350</twTotPathDel><twClkSkew dest = "3.033" src = "3.268">0.235</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X103Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X103Y111.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y111.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y111.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.040</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.634</twLogDel><twRouteDel>0.716</twRouteDel><twTotDel>1.350</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>47.0</twPctLog><twPctRoute>53.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="281"><twUnconstPath anchorID="282" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.618</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to</twDest><twDel>1.461</twDel><twSUTime>0.095</twSUTime><twTotPathDel>1.556</twTotPathDel><twClkSkew dest = "0.169" src = "0.196">0.027</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X88Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X88Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y107.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y107.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_620_o_MUX_701_o11</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.551</twLogDel><twRouteDel>1.005</twRouteDel><twTotDel>1.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="283"><twUnconstPath anchorID="284" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.569</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to</twDest><twDel>1.473</twDel><twSUTime>0.067</twSUTime><twTotPathDel>1.540</twTotPathDel><twClkSkew dest = "0.893" src = "0.887">-0.006</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X82Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X82Y119.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y112.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y112.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.722</twLogDel><twRouteDel>0.818</twRouteDel><twTotDel>1.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>46.9</twPctLog><twPctRoute>53.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="285"><twUnconstPath anchorID="286" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.534</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to</twDest><twDel>1.228</twDel><twSUTime>0.040</twSUTime><twTotPathDel>1.268</twTotPathDel><twClkSkew dest = "3.038" src = "3.269">0.231</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X104Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X104Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y108.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y108.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.040</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>0.710</twRouteDel><twTotDel>1.268</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="287"><twUnconstPath anchorID="288" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.506</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to</twDest><twDel>1.448</twDel><twSUTime>0.040</twSUTime><twTotPathDel>1.488</twTotPathDel><twClkSkew dest = "0.978" src = "0.961">-0.017</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X104Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X104Y109.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y104.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y104.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.040</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>0.799</twRouteDel><twTotDel>1.488</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="289"><twUnconstPath anchorID="290" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.368</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to</twDest><twDel>1.230</twDel><twSUTime>0.075</twSUTime><twTotPathDel>1.305</twTotPathDel><twClkSkew dest = "0.168" src = "0.196">0.028</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X93Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X93Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y109.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y109.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d2</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_620_o_MUX_701_o11</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.531</twLogDel><twRouteDel>0.774</twRouteDel><twTotDel>1.305</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="291"><twUnconstPath anchorID="292" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.368</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to</twDest><twDel>1.238</twDel><twSUTime>0.075</twSUTime><twTotPathDel>1.313</twTotPathDel><twClkSkew dest = "0.170" src = "0.190">0.020</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X87Y114.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y106.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y106.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d2</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_631_o_MUX_704_o11</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.531</twLogDel><twRouteDel>0.782</twRouteDel><twTotDel>1.313</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="293"><twUnconstPath anchorID="294" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.325</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to</twDest><twDel>0.991</twDel><twSUTime>0.013</twSUTime><twTotPathDel>1.004</twTotPathDel><twClkSkew dest = "2.657" src = "2.943">0.286</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X42Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y91.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y91.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.013</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.531</twLogDel><twRouteDel>0.473</twRouteDel><twTotDel>1.004</twTotDel><twDestClk twEdge ="twRising">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="295"><twUnconstPath anchorID="296" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.321</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to</twDest><twDel>1.161</twDel><twSUTime>0.103</twSUTime><twTotPathDel>1.264</twTotPathDel><twClkSkew dest = "0.153" src = "0.175">0.022</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X96Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X96Y106.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y106.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y106.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11</twBEL><twBEL>system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.621</twLogDel><twRouteDel>0.643</twRouteDel><twTotDel>1.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="297"><twUnconstPath anchorID="298" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.313</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to</twDest><twDel>1.262</twDel><twSUTime>0.031</twSUTime><twTotPathDel>1.293</twTotPathDel><twClkSkew dest = "0.975" src = "0.960">-0.015</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X103Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X103Y111.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y105.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y105.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.487</twLogDel><twRouteDel>0.806</twRouteDel><twTotDel>1.293</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="299"><twUnconstPath anchorID="300" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.256</twTotDel><twSrc BELType="FF">system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from</twSrc><twDest BELType="FF">system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to</twDest><twDel>1.085</twDel><twSUTime>0.067</twSUTime><twTotPathDel>1.152</twTotPathDel><twClkSkew dest = "0.975" src = "1.044">0.069</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from</twSrc><twDest BELType='FF'>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X113Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X113Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/axis_min_assert_sftrst</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y104.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y104.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to</twComp><twBEL>system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.523</twLogDel><twRouteDel>0.629</twRouteDel><twTotDel>1.152</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="301" twConstType="PATHBLOCK" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi_hdmi_hp_reset_resync_path&quot; TIG;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="302"><twUnconstPath anchorID="303" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.373</twTotDel><twSrc BELType="FF">system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_0</twSrc><twDest BELType="FF">system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_1</twDest><twDel>1.257</twDel><twSUTime>0.081</twSUTime><twTotPathDel>1.338</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_0</twSrc><twDest BELType='FF'>system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X31Y148.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync[2]</twComp><twBEL>system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y148.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y148.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync[2]</twComp><twBEL>system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.537</twLogDel><twRouteDel>0.801</twRouteDel><twTotDel>1.338</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="304"><twUnconstPath anchorID="305" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.092</twTotDel><twSrc BELType="FF">system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_0</twSrc><twDest BELType="FF">system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_1</twDest><twDel>0.976</twDel><twSUTime>0.081</twSUTime><twTotPathDel>1.057</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_0</twSrc><twDest BELType='FF'>system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X29Y148.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync[2]</twComp><twBEL>system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y148.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y148.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync[2]</twComp><twBEL>system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.537</twLogDel><twRouteDel>0.520</twRouteDel><twTotDel>1.057</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="306"><twUnconstPath anchorID="307" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.025</twTotDel><twSrc BELType="FF">system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_1</twSrc><twDest BELType="FF">system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_2</twDest><twDel>0.929</twDel><twSUTime>0.061</twSUTime><twTotPathDel>0.990</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_1</twSrc><twDest BELType='FF'>system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X29Y148.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync[2]</twComp><twBEL>system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y148.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y148.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync[2]</twComp><twBEL>system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.517</twLogDel><twRouteDel>0.473</twRouteDel><twTotDel>0.990</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="308"><twUnconstPath anchorID="309" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.025</twTotDel><twSrc BELType="FF">system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_1</twSrc><twDest BELType="FF">system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_2</twDest><twDel>0.929</twDel><twSUTime>0.061</twSUTime><twTotPathDel>0.990</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_1</twSrc><twDest BELType='FF'>system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK1</twSrcClk><twPathDel><twSite>SLICE_X31Y148.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync[2]</twComp><twBEL>system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y148.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y148.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync[2]</twComp><twBEL>system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.517</twLogDel><twRouteDel>0.473</twRouteDel><twTotDel>0.990</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/processing_system7_0_FCLK_CLK1</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="310" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_system_i_axi_clkgen_0_axi_clkgen_0_USER_LOGIC_I_i_clkgen_mmcm_clk_s =         PERIOD TIMEGRP         &quot;system_i_axi_clkgen_0_axi_clkgen_0_USER_LOGIC_I_i_clkgen_mmcm_clk_s&quot;         TS_clk_fpga_2 * 0.742424242 HIGH 50%;</twConstName><twItemCnt>43725</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4719</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.308</twMinPer></twConstHead><twPathRpt anchorID="311"><twConstPath anchorID="312" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.426</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7</twDest><twTotPathDel>5.984</twTotPathDel><twClkSkew dest = "1.541" src = "1.727">0.186</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.267" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X61Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_clkgen_0_clk</twSrcClk><twPathDel><twSite>SLICE_X61Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y53.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut&lt;9&gt;_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y54.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y55.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lut&lt;7&gt;</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7</twBEL></twPathDel><twLogDel>3.025</twLogDel><twRouteDel>2.959</twRouteDel><twTotDel>5.984</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">system_i/axi_clkgen_0_clk</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="313"><twConstPath anchorID="314" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.426</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6</twDest><twTotPathDel>5.984</twTotPathDel><twClkSkew dest = "1.541" src = "1.727">0.186</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.267" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X61Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_clkgen_0_clk</twSrcClk><twPathDel><twSite>SLICE_X61Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y53.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut&lt;9&gt;_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y54.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y55.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lut&lt;7&gt;</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6</twBEL></twPathDel><twLogDel>3.025</twLogDel><twRouteDel>2.959</twRouteDel><twTotDel>5.984</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">system_i/axi_clkgen_0_clk</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="315"><twConstPath anchorID="316" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.426</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5</twDest><twTotPathDel>5.984</twTotPathDel><twClkSkew dest = "1.541" src = "1.727">0.186</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.267" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X61Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_clkgen_0_clk</twSrcClk><twPathDel><twSite>SLICE_X61Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y53.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut&lt;9&gt;_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y54.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y55.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lut&lt;7&gt;</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5</twBEL></twPathDel><twLogDel>3.025</twLogDel><twRouteDel>2.959</twRouteDel><twTotDel>5.984</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">system_i/axi_clkgen_0_clk</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="317"><twConstPath anchorID="318" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.426</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4</twDest><twTotPathDel>5.984</twTotPathDel><twClkSkew dest = "1.541" src = "1.727">0.186</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.267" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X61Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_clkgen_0_clk</twSrcClk><twPathDel><twSite>SLICE_X61Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y53.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut&lt;9&gt;_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y54.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y55.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lut&lt;7&gt;</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4</twBEL></twPathDel><twLogDel>3.025</twLogDel><twRouteDel>2.959</twRouteDel><twTotDel>5.984</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">system_i/axi_clkgen_0_clk</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="319"><twConstPath anchorID="320" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.430</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5</twDest><twTotPathDel>6.106</twTotPathDel><twClkSkew dest = "0.831" src = "0.891">0.060</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.267" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X62Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_clkgen_0_clk</twSrcClk><twPathDel><twSite>SLICE_X62Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y58.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;1&gt;_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y61.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y63.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y63.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut&lt;7&gt;</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5</twBEL></twPathDel><twLogDel>3.315</twLogDel><twRouteDel>2.791</twRouteDel><twTotDel>6.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">system_i/axi_clkgen_0_clk</twDestClk><twPctLog>54.3</twPctLog><twPctRoute>45.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="321"><twConstPath anchorID="322" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.430</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7</twDest><twTotPathDel>6.106</twTotPathDel><twClkSkew dest = "0.831" src = "0.891">0.060</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.267" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X62Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_clkgen_0_clk</twSrcClk><twPathDel><twSite>SLICE_X62Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y58.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;1&gt;_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y61.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y63.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y63.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut&lt;7&gt;</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7</twBEL></twPathDel><twLogDel>3.315</twLogDel><twRouteDel>2.791</twRouteDel><twTotDel>6.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">system_i/axi_clkgen_0_clk</twDestClk><twPctLog>54.3</twPctLog><twPctRoute>45.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="323"><twConstPath anchorID="324" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.430</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6</twDest><twTotPathDel>6.106</twTotPathDel><twClkSkew dest = "0.831" src = "0.891">0.060</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.267" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X62Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_clkgen_0_clk</twSrcClk><twPathDel><twSite>SLICE_X62Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y58.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;1&gt;_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y61.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y63.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y63.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut&lt;7&gt;</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6</twBEL></twPathDel><twLogDel>3.315</twLogDel><twRouteDel>2.791</twRouteDel><twTotDel>6.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">system_i/axi_clkgen_0_clk</twDestClk><twPctLog>54.3</twPctLog><twPctRoute>45.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="325"><twConstPath anchorID="326" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.430</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4</twDest><twTotPathDel>6.106</twTotPathDel><twClkSkew dest = "0.831" src = "0.891">0.060</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.267" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X62Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_clkgen_0_clk</twSrcClk><twPathDel><twSite>SLICE_X62Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y58.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;1&gt;_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y61.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y63.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y63.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut&lt;7&gt;</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4</twBEL></twPathDel><twLogDel>3.315</twLogDel><twRouteDel>2.791</twRouteDel><twTotDel>6.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">system_i/axi_clkgen_0_clk</twDestClk><twPctLog>54.3</twPctLog><twPctRoute>45.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="327"><twConstPath anchorID="328" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.440</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7</twDest><twTotPathDel>5.970</twTotPathDel><twClkSkew dest = "1.541" src = "1.727">0.186</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.267" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X61Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_clkgen_0_clk</twSrcClk><twPathDel><twSite>SLICE_X61Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y53.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut&lt;9&gt;_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y54.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y55.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y55.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lut&lt;7&gt;</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7</twBEL></twPathDel><twLogDel>3.103</twLogDel><twRouteDel>2.867</twRouteDel><twTotDel>5.970</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">system_i/axi_clkgen_0_clk</twDestClk><twPctLog>52.0</twPctLog><twPctRoute>48.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="329"><twConstPath anchorID="330" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.440</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6</twDest><twTotPathDel>5.970</twTotPathDel><twClkSkew dest = "1.541" src = "1.727">0.186</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.267" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X61Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_clkgen_0_clk</twSrcClk><twPathDel><twSite>SLICE_X61Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y53.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut&lt;9&gt;_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y54.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y55.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y55.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lut&lt;7&gt;</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6</twBEL></twPathDel><twLogDel>3.103</twLogDel><twRouteDel>2.867</twRouteDel><twTotDel>5.970</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">system_i/axi_clkgen_0_clk</twDestClk><twPctLog>52.0</twPctLog><twPctRoute>48.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="331"><twConstPath anchorID="332" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.440</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5</twDest><twTotPathDel>5.970</twTotPathDel><twClkSkew dest = "1.541" src = "1.727">0.186</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.267" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X61Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_clkgen_0_clk</twSrcClk><twPathDel><twSite>SLICE_X61Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y53.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut&lt;9&gt;_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y54.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y55.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y55.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lut&lt;7&gt;</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5</twBEL></twPathDel><twLogDel>3.103</twLogDel><twRouteDel>2.867</twRouteDel><twTotDel>5.970</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">system_i/axi_clkgen_0_clk</twDestClk><twPctLog>52.0</twPctLog><twPctRoute>48.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="333"><twConstPath anchorID="334" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.440</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4</twDest><twTotPathDel>5.970</twTotPathDel><twClkSkew dest = "1.541" src = "1.727">0.186</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.267" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X61Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_clkgen_0_clk</twSrcClk><twPathDel><twSite>SLICE_X61Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y53.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut&lt;9&gt;_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y54.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y55.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y55.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lut&lt;7&gt;</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4</twBEL></twPathDel><twLogDel>3.103</twLogDel><twRouteDel>2.867</twRouteDel><twTotDel>5.970</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">system_i/axi_clkgen_0_clk</twDestClk><twPctLog>52.0</twPctLog><twPctRoute>48.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="335"><twConstPath anchorID="336" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.449</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4</twDest><twTotPathDel>5.961</twTotPathDel><twClkSkew dest = "1.541" src = "1.727">0.186</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.267" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X61Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_clkgen_0_clk</twSrcClk><twPathDel><twSite>SLICE_X61Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y53.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut&lt;9&gt;_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y54.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y55.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lutdi7</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4</twBEL></twPathDel><twLogDel>3.002</twLogDel><twRouteDel>2.959</twRouteDel><twTotDel>5.961</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">system_i/axi_clkgen_0_clk</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="337"><twConstPath anchorID="338" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.449</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7</twDest><twTotPathDel>5.961</twTotPathDel><twClkSkew dest = "1.541" src = "1.727">0.186</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.267" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X61Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_clkgen_0_clk</twSrcClk><twPathDel><twSite>SLICE_X61Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y53.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut&lt;9&gt;_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y54.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y55.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lutdi7</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7</twBEL></twPathDel><twLogDel>3.002</twLogDel><twRouteDel>2.959</twRouteDel><twTotDel>5.961</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">system_i/axi_clkgen_0_clk</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="339"><twConstPath anchorID="340" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.449</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6</twDest><twTotPathDel>5.961</twTotPathDel><twClkSkew dest = "1.541" src = "1.727">0.186</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.267" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X61Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_clkgen_0_clk</twSrcClk><twPathDel><twSite>SLICE_X61Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y53.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut&lt;9&gt;_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y54.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y55.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lutdi7</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6</twBEL></twPathDel><twLogDel>3.002</twLogDel><twRouteDel>2.959</twRouteDel><twTotDel>5.961</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">system_i/axi_clkgen_0_clk</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="341"><twConstPath anchorID="342" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.449</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5</twDest><twTotPathDel>5.961</twTotPathDel><twClkSkew dest = "1.541" src = "1.727">0.186</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.267" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X61Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_clkgen_0_clk</twSrcClk><twPathDel><twSite>SLICE_X61Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y53.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut&lt;9&gt;_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y54.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y55.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lutdi7</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5</twBEL></twPathDel><twLogDel>3.002</twLogDel><twRouteDel>2.959</twRouteDel><twTotDel>5.961</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">system_i/axi_clkgen_0_clk</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="343"><twConstPath anchorID="344" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.453</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7</twDest><twTotPathDel>6.083</twTotPathDel><twClkSkew dest = "0.831" src = "0.891">0.060</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.267" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X62Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_clkgen_0_clk</twSrcClk><twPathDel><twSite>SLICE_X62Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y58.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;1&gt;_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y61.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y63.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y63.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lutdi7</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7</twBEL></twPathDel><twLogDel>3.292</twLogDel><twRouteDel>2.791</twRouteDel><twTotDel>6.083</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">system_i/axi_clkgen_0_clk</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="345"><twConstPath anchorID="346" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.453</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6</twDest><twTotPathDel>6.083</twTotPathDel><twClkSkew dest = "0.831" src = "0.891">0.060</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.267" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X62Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_clkgen_0_clk</twSrcClk><twPathDel><twSite>SLICE_X62Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y58.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;1&gt;_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y61.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y63.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y63.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lutdi7</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6</twBEL></twPathDel><twLogDel>3.292</twLogDel><twRouteDel>2.791</twRouteDel><twTotDel>6.083</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">system_i/axi_clkgen_0_clk</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="347"><twConstPath anchorID="348" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.453</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5</twDest><twTotPathDel>6.083</twTotPathDel><twClkSkew dest = "0.831" src = "0.891">0.060</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.267" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X62Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_clkgen_0_clk</twSrcClk><twPathDel><twSite>SLICE_X62Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y58.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;1&gt;_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y61.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y63.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y63.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lutdi7</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5</twBEL></twPathDel><twLogDel>3.292</twLogDel><twRouteDel>2.791</twRouteDel><twTotDel>6.083</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">system_i/axi_clkgen_0_clk</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="349"><twConstPath anchorID="350" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.453</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4</twDest><twTotPathDel>6.083</twTotPathDel><twClkSkew dest = "0.831" src = "0.891">0.060</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.267" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X62Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_clkgen_0_clk</twSrcClk><twPathDel><twSite>SLICE_X62Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y58.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;1&gt;_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y61.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y63.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y63.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lutdi7</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4</twBEL></twPathDel><twLogDel>3.292</twLogDel><twRouteDel>2.791</twRouteDel><twTotDel>6.083</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">system_i/axi_clkgen_0_clk</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="351"><twConstPath anchorID="352" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.454</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4</twDest><twTotPathDel>6.082</twTotPathDel><twClkSkew dest = "0.831" src = "0.891">0.060</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.267" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X62Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_clkgen_0_clk</twSrcClk><twPathDel><twSite>SLICE_X62Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y58.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;1&gt;_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y60.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y63.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y63.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut&lt;5&gt;</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4</twBEL></twPathDel><twLogDel>3.428</twLogDel><twRouteDel>2.654</twRouteDel><twTotDel>6.082</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">system_i/axi_clkgen_0_clk</twDestClk><twPctLog>56.4</twPctLog><twPctRoute>43.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="353"><twConstPath anchorID="354" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.454</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7</twDest><twTotPathDel>6.082</twTotPathDel><twClkSkew dest = "0.831" src = "0.891">0.060</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.267" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X62Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_clkgen_0_clk</twSrcClk><twPathDel><twSite>SLICE_X62Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y58.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;1&gt;_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y60.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y63.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y63.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut&lt;5&gt;</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7</twBEL></twPathDel><twLogDel>3.428</twLogDel><twRouteDel>2.654</twRouteDel><twTotDel>6.082</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">system_i/axi_clkgen_0_clk</twDestClk><twPctLog>56.4</twPctLog><twPctRoute>43.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="355"><twConstPath anchorID="356" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.454</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6</twDest><twTotPathDel>6.082</twTotPathDel><twClkSkew dest = "0.831" src = "0.891">0.060</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.267" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X62Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_clkgen_0_clk</twSrcClk><twPathDel><twSite>SLICE_X62Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y58.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;1&gt;_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y60.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y63.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y63.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut&lt;5&gt;</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6</twBEL></twPathDel><twLogDel>3.428</twLogDel><twRouteDel>2.654</twRouteDel><twTotDel>6.082</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">system_i/axi_clkgen_0_clk</twDestClk><twPctLog>56.4</twPctLog><twPctRoute>43.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="357"><twConstPath anchorID="358" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.454</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5</twDest><twTotPathDel>6.082</twTotPathDel><twClkSkew dest = "0.831" src = "0.891">0.060</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.267" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X62Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_clkgen_0_clk</twSrcClk><twPathDel><twSite>SLICE_X62Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y58.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;1&gt;_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y60.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y63.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y63.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut&lt;5&gt;</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5</twBEL></twPathDel><twLogDel>3.428</twLogDel><twRouteDel>2.654</twRouteDel><twTotDel>6.082</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">system_i/axi_clkgen_0_clk</twDestClk><twPctLog>56.4</twPctLog><twPctRoute>43.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="359"><twConstPath anchorID="360" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.473</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_10</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4</twDest><twTotPathDel>5.937</twTotPathDel><twClkSkew dest = "1.541" src = "1.727">0.186</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.267" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_10</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X61Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_clkgen_0_clk</twSrcClk><twPathDel><twSite>SLICE_X61Y44.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y53.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y53.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut&lt;10&gt;_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y54.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y55.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lut&lt;7&gt;</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4</twBEL></twPathDel><twLogDel>2.873</twLogDel><twRouteDel>3.064</twRouteDel><twTotDel>5.937</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">system_i/axi_clkgen_0_clk</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="361"><twConstPath anchorID="362" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.473</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_10</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6</twDest><twTotPathDel>5.937</twTotPathDel><twClkSkew dest = "1.541" src = "1.727">0.186</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.267" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_10</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X61Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_clkgen_0_clk</twSrcClk><twPathDel><twSite>SLICE_X61Y44.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y53.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y53.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut&lt;10&gt;_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y54.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y55.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lut&lt;7&gt;</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6</twBEL></twPathDel><twLogDel>2.873</twLogDel><twRouteDel>3.064</twRouteDel><twTotDel>5.937</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">system_i/axi_clkgen_0_clk</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="363"><twConstPath anchorID="364" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.473</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_10</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7</twDest><twTotPathDel>5.937</twTotPathDel><twClkSkew dest = "1.541" src = "1.727">0.186</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.267" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_10</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X61Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_clkgen_0_clk</twSrcClk><twPathDel><twSite>SLICE_X61Y44.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y53.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y53.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut&lt;10&gt;_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y54.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y55.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lut&lt;7&gt;</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7</twBEL></twPathDel><twLogDel>2.873</twLogDel><twRouteDel>3.064</twRouteDel><twTotDel>5.937</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">system_i/axi_clkgen_0_clk</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="365"><twConstPath anchorID="366" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.473</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_10</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5</twDest><twTotPathDel>5.937</twTotPathDel><twClkSkew dest = "1.541" src = "1.727">0.186</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.267" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_10</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X61Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_clkgen_0_clk</twSrcClk><twPathDel><twSite>SLICE_X61Y44.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y53.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y53.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut&lt;10&gt;_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y54.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y55.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lut&lt;7&gt;</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5</twBEL></twPathDel><twLogDel>2.873</twLogDel><twRouteDel>3.064</twRouteDel><twTotDel>5.937</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">system_i/axi_clkgen_0_clk</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="367"><twConstPath anchorID="368" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.484</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6</twDest><twTotPathDel>5.926</twTotPathDel><twClkSkew dest = "1.541" src = "1.727">0.186</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.267" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X61Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_clkgen_0_clk</twSrcClk><twPathDel><twSite>SLICE_X61Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y53.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut&lt;9&gt;_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y55.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lut&lt;5&gt;</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6</twBEL></twPathDel><twLogDel>3.029</twLogDel><twRouteDel>2.897</twRouteDel><twTotDel>5.926</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">system_i/axi_clkgen_0_clk</twDestClk><twPctLog>51.1</twPctLog><twPctRoute>48.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="369"><twConstPath anchorID="370" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.484</twSlack><twSrc BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twSrc><twDest BELType="FF">system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7</twDest><twTotPathDel>5.926</twTotPathDel><twClkSkew dest = "1.541" src = "1.727">0.186</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.267" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twSrc><twDest BELType='FF'>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X61Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_clkgen_0_clk</twSrcClk><twPathDel><twSite>SLICE_X61Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y53.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut&lt;9&gt;_INV_0</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y55.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lut&lt;5&gt;</twBEL><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]</twComp><twBEL>system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7</twBEL></twPathDel><twLogDel>3.029</twLogDel><twRouteDel>2.897</twRouteDel><twTotDel>5.926</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">system_i/axi_clkgen_0_clk</twDestClk><twPctLog>51.1</twPctLog><twPctRoute>48.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="371"><twPinLimitBanner>Component Switching Limit Checks: TS_system_i_axi_clkgen_0_axi_clkgen_0_USER_LOGIC_I_i_clkgen_mmcm_clk_s =
        PERIOD TIMEGRP
        &quot;system_i_axi_clkgen_0_axi_clkgen_0_USER_LOGIC_I_i_clkgen_mmcm_clk_s&quot;
        TS_clk_fpga_2 * 0.742424242 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="372" type="MINPERIOD" name="Trper_CLKA" slack="4.158" period="6.734" constraintValue="6.734" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram/CLKARDCLKL" logResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram/CLKARDCLKL" locationPin="RAMB36_X2Y16.CLKARDCLKL" clockNet="system_i/axi_clkgen_0_clk"/><twPinLimit anchorID="373" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="4.579" period="6.734" constraintValue="6.734" deviceLimit="2.155" freqLimit="464.037" physResource="system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_buf/I0" logResource="system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_buf/I0" locationPin="BUFGCTRL_X0Y1.I0" clockNet="system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/mmcm_clk_s"/><twPinLimit anchorID="374" type="MINLOWPULSE" name="Tmpw" slack="4.774" period="6.734" constraintValue="3.367" deviceLimit="0.980" physResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_cp_en_m3/CLK" logResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mshreg_hdmi_up_cp_en_m2/CLK" locationPin="SLICE_X50Y66.CLK" clockNet="system_i/axi_clkgen_0_clk"/><twPinLimit anchorID="375" type="MINHIGHPULSE" name="Tmpw" slack="4.774" period="6.734" constraintValue="3.367" deviceLimit="0.980" physResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_cp_en_m3/CLK" logResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mshreg_hdmi_up_cp_en_m2/CLK" locationPin="SLICE_X50Y66.CLK" clockNet="system_i/axi_clkgen_0_clk"/><twPinLimit anchorID="376" type="MINLOWPULSE" name="Tmpw" slack="4.774" period="6.734" constraintValue="3.367" deviceLimit="0.980" physResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_data_sel_2d/CLK" logResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mshreg_hdmi_data_sel_2d/CLK" locationPin="SLICE_X50Y82.CLK" clockNet="system_i/axi_clkgen_0_clk"/><twPinLimit anchorID="377" type="MINHIGHPULSE" name="Tmpw" slack="4.774" period="6.734" constraintValue="3.367" deviceLimit="0.980" physResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_data_sel_2d/CLK" logResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mshreg_hdmi_data_sel_2d/CLK" locationPin="SLICE_X50Y82.CLK" clockNet="system_i/axi_clkgen_0_clk"/><twPinLimit anchorID="378" type="MINLOWPULSE" name="Tmpw" slack="4.774" period="6.734" constraintValue="3.367" deviceLimit="0.980" physResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[12]/CLK" logResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_9/CLK" locationPin="SLICE_X66Y7.CLK" clockNet="system_i/axi_clkgen_0_clk"/><twPinLimit anchorID="379" type="MINHIGHPULSE" name="Tmpw" slack="4.774" period="6.734" constraintValue="3.367" deviceLimit="0.980" physResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[12]/CLK" logResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_9/CLK" locationPin="SLICE_X66Y7.CLK" clockNet="system_i/axi_clkgen_0_clk"/><twPinLimit anchorID="380" type="MINLOWPULSE" name="Tmpw" slack="4.774" period="6.734" constraintValue="3.367" deviceLimit="0.980" physResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[12]/CLK" logResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_10/CLK" locationPin="SLICE_X66Y7.CLK" clockNet="system_i/axi_clkgen_0_clk"/><twPinLimit anchorID="381" type="MINHIGHPULSE" name="Tmpw" slack="4.774" period="6.734" constraintValue="3.367" deviceLimit="0.980" physResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[12]/CLK" logResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_10/CLK" locationPin="SLICE_X66Y7.CLK" clockNet="system_i/axi_clkgen_0_clk"/><twPinLimit anchorID="382" type="MINLOWPULSE" name="Tmpw" slack="4.774" period="6.734" constraintValue="3.367" deviceLimit="0.980" physResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[12]/CLK" logResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_11/CLK" locationPin="SLICE_X66Y7.CLK" clockNet="system_i/axi_clkgen_0_clk"/><twPinLimit anchorID="383" type="MINHIGHPULSE" name="Tmpw" slack="4.774" period="6.734" constraintValue="3.367" deviceLimit="0.980" physResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[12]/CLK" logResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_11/CLK" locationPin="SLICE_X66Y7.CLK" clockNet="system_i/axi_clkgen_0_clk"/><twPinLimit anchorID="384" type="MINLOWPULSE" name="Tmpw" slack="4.774" period="6.734" constraintValue="3.367" deviceLimit="0.980" physResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[12]/CLK" logResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_12/CLK" locationPin="SLICE_X66Y7.CLK" clockNet="system_i/axi_clkgen_0_clk"/><twPinLimit anchorID="385" type="MINHIGHPULSE" name="Tmpw" slack="4.774" period="6.734" constraintValue="3.367" deviceLimit="0.980" physResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[12]/CLK" logResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_12/CLK" locationPin="SLICE_X66Y7.CLK" clockNet="system_i/axi_clkgen_0_clk"/><twPinLimit anchorID="386" type="MINLOWPULSE" name="Tmpw" slack="4.774" period="6.734" constraintValue="3.367" deviceLimit="0.980" physResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[16]/CLK" logResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_13/CLK" locationPin="SLICE_X66Y11.CLK" clockNet="system_i/axi_clkgen_0_clk"/><twPinLimit anchorID="387" type="MINHIGHPULSE" name="Tmpw" slack="4.774" period="6.734" constraintValue="3.367" deviceLimit="0.980" physResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[16]/CLK" logResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_13/CLK" locationPin="SLICE_X66Y11.CLK" clockNet="system_i/axi_clkgen_0_clk"/><twPinLimit anchorID="388" type="MINLOWPULSE" name="Tmpw" slack="4.774" period="6.734" constraintValue="3.367" deviceLimit="0.980" physResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[16]/CLK" logResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_14/CLK" locationPin="SLICE_X66Y11.CLK" clockNet="system_i/axi_clkgen_0_clk"/><twPinLimit anchorID="389" type="MINHIGHPULSE" name="Tmpw" slack="4.774" period="6.734" constraintValue="3.367" deviceLimit="0.980" physResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[16]/CLK" logResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_14/CLK" locationPin="SLICE_X66Y11.CLK" clockNet="system_i/axi_clkgen_0_clk"/><twPinLimit anchorID="390" type="MINLOWPULSE" name="Tmpw" slack="4.774" period="6.734" constraintValue="3.367" deviceLimit="0.980" physResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[16]/CLK" logResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_15/CLK" locationPin="SLICE_X66Y11.CLK" clockNet="system_i/axi_clkgen_0_clk"/><twPinLimit anchorID="391" type="MINHIGHPULSE" name="Tmpw" slack="4.774" period="6.734" constraintValue="3.367" deviceLimit="0.980" physResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[16]/CLK" logResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_15/CLK" locationPin="SLICE_X66Y11.CLK" clockNet="system_i/axi_clkgen_0_clk"/><twPinLimit anchorID="392" type="MINLOWPULSE" name="Tmpw" slack="4.774" period="6.734" constraintValue="3.367" deviceLimit="0.980" physResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[16]/CLK" logResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_16/CLK" locationPin="SLICE_X66Y11.CLK" clockNet="system_i/axi_clkgen_0_clk"/><twPinLimit anchorID="393" type="MINHIGHPULSE" name="Tmpw" slack="4.774" period="6.734" constraintValue="3.367" deviceLimit="0.980" physResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[16]/CLK" logResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_16/CLK" locationPin="SLICE_X66Y11.CLK" clockNet="system_i/axi_clkgen_0_clk"/><twPinLimit anchorID="394" type="MINLOWPULSE" name="Tmpw" slack="4.774" period="6.734" constraintValue="3.367" deviceLimit="0.980" physResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[23]/CLK" logResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_17/CLK" locationPin="SLICE_X66Y13.CLK" clockNet="system_i/axi_clkgen_0_clk"/><twPinLimit anchorID="395" type="MINHIGHPULSE" name="Tmpw" slack="4.774" period="6.734" constraintValue="3.367" deviceLimit="0.980" physResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[23]/CLK" logResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_17/CLK" locationPin="SLICE_X66Y13.CLK" clockNet="system_i/axi_clkgen_0_clk"/><twPinLimit anchorID="396" type="MINLOWPULSE" name="Tmpw" slack="4.774" period="6.734" constraintValue="3.367" deviceLimit="0.980" physResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[23]/CLK" logResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_18/CLK" locationPin="SLICE_X66Y13.CLK" clockNet="system_i/axi_clkgen_0_clk"/><twPinLimit anchorID="397" type="MINHIGHPULSE" name="Tmpw" slack="4.774" period="6.734" constraintValue="3.367" deviceLimit="0.980" physResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[23]/CLK" logResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_18/CLK" locationPin="SLICE_X66Y13.CLK" clockNet="system_i/axi_clkgen_0_clk"/><twPinLimit anchorID="398" type="MINLOWPULSE" name="Tmpw" slack="4.774" period="6.734" constraintValue="3.367" deviceLimit="0.980" physResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[23]/CLK" logResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_19/CLK" locationPin="SLICE_X66Y13.CLK" clockNet="system_i/axi_clkgen_0_clk"/><twPinLimit anchorID="399" type="MINHIGHPULSE" name="Tmpw" slack="4.774" period="6.734" constraintValue="3.367" deviceLimit="0.980" physResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[23]/CLK" logResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_19/CLK" locationPin="SLICE_X66Y13.CLK" clockNet="system_i/axi_clkgen_0_clk"/><twPinLimit anchorID="400" type="MINLOWPULSE" name="Tmpw" slack="4.774" period="6.734" constraintValue="3.367" deviceLimit="0.980" physResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[23]/CLK" logResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_23/CLK" locationPin="SLICE_X66Y13.CLK" clockNet="system_i/axi_clkgen_0_clk"/><twPinLimit anchorID="401" type="MINHIGHPULSE" name="Tmpw" slack="4.774" period="6.734" constraintValue="3.367" deviceLimit="0.980" physResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[23]/CLK" logResource="system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_23/CLK" locationPin="SLICE_X66Y13.CLK" clockNet="system_i/axi_clkgen_0_clk"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="402"><twConstRollup name="TS_clk_fpga_2" fullName="TS_clk_fpga_2 = PERIOD TIMEGRP &quot;clk_fpga_2&quot; 200 MHz HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="2.800" actualRollup="4.683" errors="0" errorRollup="0" items="0" itemsRollup="43725"/><twConstRollup name="TS_system_i_axi_clkgen_0_axi_clkgen_0_USER_LOGIC_I_i_clkgen_mmcm_clk_s" fullName="TS_system_i_axi_clkgen_0_axi_clkgen_0_USER_LOGIC_I_i_clkgen_mmcm_clk_s =         PERIOD TIMEGRP         &quot;system_i_axi_clkgen_0_axi_clkgen_0_USER_LOGIC_I_i_clkgen_mmcm_clk_s&quot;         TS_clk_fpga_2 * 0.742424242 HIGH 50%;" type="child" depth="1" requirement="6.735" prefType="period" actual="6.308" actualRollup="N/A" errors="0" errorRollup="0" items="43725" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="403">1</twUnmetConstCnt><twDataSheet anchorID="404" twNameLen="15"><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="405"><twErrCnt>18</twErrCnt><twScore>1682</twScore><twSetupScore>1682</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>381876</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>22344</twConnCnt></twConstCov><twStats anchorID="406"><twMinPer>9.921</twMinPer><twFootnote number="1" /><twMaxFreq>100.796</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri May 24 10:22:58 2013 </twTimestamp></twFoot><twClientInfo anchorID="407"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 676 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
