$date
	Tue Jul 16 15:24:37 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module main_tb $end
$var wire 4 ! reg_out4 [3:0] $end
$var wire 4 " reg_out3 [3:0] $end
$var wire 4 # reg_out2 [3:0] $end
$var wire 4 $ reg_out1 [3:0] $end
$var wire 1 % qbar3_ui $end
$var wire 1 & qbar2_ui $end
$var wire 1 ' qbar1_ui $end
$var wire 1 ( q3_ui $end
$var wire 1 ) q2_ui $end
$var wire 1 * q1_ui $end
$var wire 5 + out [4:0] $end
$var wire 2 , mode_out [1:0] $end
$var reg 1 - rst_ui $end
$var reg 1 . sel $end
$var reg 1 / t $end
$var reg 10 0 x [9:0] $end
$scope module dmx $end
$var wire 1 1 Press_in $end
$var wire 1 . select $end
$var reg 2 2 Mode_out [1:0] $end
$upscope $end
$scope module enc $end
$var wire 10 3 D_in [9:0] $end
$var reg 5 4 BCD_out [4:0] $end
$upscope $end
$scope module input_array $end
$var wire 1 - clear $end
$var wire 4 5 reg_in1 [3:0] $end
$var wire 4 6 reg_in2 [3:0] $end
$var wire 4 7 reg_in3 [3:0] $end
$var wire 4 8 reg_in4 [3:0] $end
$var wire 2 9 reg_mode [1:0] $end
$var wire 4 : reg_out4 [3:0] $end
$var wire 4 ; reg_out3 [3:0] $end
$var wire 4 < reg_out2 [3:0] $end
$var wire 4 = reg_out1 [3:0] $end
$var wire 1 % clk4 $end
$var wire 1 & clk3 $end
$var wire 1 ( clk2 $end
$var wire 1 ) clk1 $end
$scope module reg1 $end
$var wire 4 > reg_in [3:0] $end
$var wire 2 ? reg_mode [1:0] $end
$var wire 1 - reset $end
$var wire 1 ) clock $end
$var reg 4 @ reg_out [3:0] $end
$upscope $end
$scope module reg2 $end
$var wire 4 A reg_in [3:0] $end
$var wire 2 B reg_mode [1:0] $end
$var wire 1 - reset $end
$var wire 1 ( clock $end
$var reg 4 C reg_out [3:0] $end
$upscope $end
$scope module reg3 $end
$var wire 4 D reg_in [3:0] $end
$var wire 2 E reg_mode [1:0] $end
$var wire 1 - reset $end
$var wire 1 & clock $end
$var reg 4 F reg_out [3:0] $end
$upscope $end
$scope module reg4 $end
$var wire 4 G reg_in [3:0] $end
$var wire 2 H reg_mode [1:0] $end
$var wire 1 - reset $end
$var wire 1 % clock $end
$var reg 4 I reg_out [3:0] $end
$upscope $end
$upscope $end
$scope module input_t_ff $end
$var wire 1 J clk $end
$var wire 1 * q1 $end
$var wire 1 ' qbar1 $end
$var wire 1 - rst $end
$var wire 1 / t $end
$var wire 1 K t1_qbar $end
$var wire 1 L t1_q $end
$var wire 1 % qbar3 $end
$var wire 1 & qbar2 $end
$var wire 1 ( q3 $end
$var wire 1 ) q2 $end
$scope module t1 $end
$var wire 1 J clk $end
$var wire 1 K qbar $end
$var wire 1 - rst $end
$var wire 1 / t $end
$var reg 1 L q $end
$upscope $end
$scope module t2 $end
$var wire 1 L clk $end
$var wire 1 & qbar $end
$var wire 1 - rst $end
$var wire 1 / t $end
$var reg 1 ) q $end
$upscope $end
$scope module t3 $end
$var wire 1 K clk $end
$var wire 1 % qbar $end
$var wire 1 - rst $end
$var wire 1 / t $end
$var reg 1 ( q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0L
1K
0J
b0 I
b11 H
b0 G
b0 F
b11 E
b0 D
b0 C
b11 B
b0 A
b0 @
b11 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b11 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
01
b0 0
0/
0.
1-
b0 ,
b0 +
0*
0)
0(
1'
1&
1%
b0 $
b0 #
b0 "
b0 !
$end
#1
1/
#2
0-
#7
b10 $
b10 =
b10 @
0&
1)
0'
0K
1*
1L
1J
b1 ,
b1 2
b10 8
b10 G
b10 7
b10 D
b10 6
b10 A
b10 5
b10 >
11
b10010 +
b10010 4
b100 0
b100 3
#12
0J
b0 ,
b0 2
b0 8
b0 G
b0 7
b0 D
b0 6
b0 A
b0 5
b0 >
01
b0 +
b0 4
b0 0
b0 3
#17
b1 #
b1 <
b1 C
0%
1(
1'
1K
0*
0L
1J
b1 ,
b1 2
b1 8
b1 G
b1 7
b1 D
b1 6
b1 A
b1 5
b1 >
11
b10001 +
b10001 4
b10 0
b10 3
#22
0J
b0 ,
b0 2
b0 8
b0 G
b0 7
b0 D
b0 6
b0 A
b0 5
b0 >
01
b0 +
b0 4
b0 0
b0 3
#27
b1001 "
b1001 ;
b1001 F
1&
0)
0'
0K
1*
1L
1J
b1 ,
b1 2
b1001 8
b1001 G
b1001 7
b1001 D
b1001 6
b1001 A
b1001 5
b1001 >
11
b11001 +
b11001 4
b1000000000 0
b1000000000 3
#32
0J
b0 ,
b0 2
b0 8
b0 G
b0 7
b0 D
b0 6
b0 A
b0 5
b0 >
01
b0 +
b0 4
b0 0
b0 3
#37
b111 !
b111 :
b111 I
1%
0(
1'
1K
0*
0L
1J
b1 ,
b1 2
b111 8
b111 G
b111 7
b111 D
b111 6
b111 A
b111 5
b111 >
11
b10111 +
b10111 4
b10000000 0
b10000000 3
#42
0J
b0 ,
b0 2
b0 8
b0 G
b0 7
b0 D
b0 6
b0 A
b0 5
b0 >
01
b0 +
b0 4
b0 0
b0 3
#47
b0 !
b0 :
b0 I
b0 "
b0 ;
b0 F
b0 #
b0 <
b0 C
b0 $
b0 =
b0 @
1-
#52
0-
#57
b101 $
b101 =
b101 @
0&
1)
0'
0K
1*
1L
1J
b1 ,
b1 2
b101 8
b101 G
b101 7
b101 D
b101 6
b101 A
b101 5
b101 >
11
b10101 +
b10101 4
b100000 0
b100000 3
#62
0J
b0 ,
b0 2
b0 8
b0 G
b0 7
b0 D
b0 6
b0 A
b0 5
b0 >
01
b0 +
b0 4
b0 0
b0 3
#82
