// Seed: 2177179371
module module_0 (
    output supply0 id_0
);
  wor id_2, id_3;
  id_4 :
  assert property (@(1'd0 or posedge 1) id_2 !== 1) module_0 = id_3 + 1;
  wire id_5;
  assign id_0 = -1;
  assign module_1.type_9 = 0;
  id_6(
      -1, {|1 == 1'd0}
  );
  wire id_7;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    output tri id_2,
    input tri id_3,
    output uwire id_4,
    input tri0 id_5,
    input wand id_6,
    input tri0 id_7
);
  assign id_2 = id_6;
  module_0 modCall_1 (id_2);
endmodule
