// Seed: 1879694287
module module_0 (
    output tri  id_0,
    input  wand id_1,
    input  wire id_2
);
  wire id_4;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output tri id_2,
    input uwire id_3,
    output wand id_4,
    input wire id_5,
    output logic id_6,
    output wire id_7,
    input supply1 id_8,
    output tri0 id_9,
    input wor id_10,
    input tri1 id_11,
    output uwire id_12,
    output wand id_13,
    output tri1 id_14,
    output supply0 id_15,
    input logic id_16,
    output tri1 id_17
);
  initial begin
    id_6 <= id_16#(
        .id_1 (1),
        .id_10(1),
        .id_1 (1)
    );
  end
  module_0(
      id_4, id_11, id_0
  );
endmodule
