# AlexNet_Pure_Verilog
This is my Thesis 

<span style="font-size: 120 px;">**Overview:**</span>
This project aims to design a hardware computation unit for a Convolutional Neural Network (CNN) and implement the full AlexNet network for handwritten digit recognition. The computation unit includes a convolutional unit, max pooling, fully connected layers, and ReLU and Softmax activation functions.

<span style="font-size: 120 px;">**Features**</span>  
-Using 3-level hierachy memory to store partial sum temporary data.

-A dataflow called "Weight stationary" based on Processing Element to reuse data.

-Implement sofftmax function by using LUT.

<span style="font-size: 120 px;">**The arrchitecture of system**</span>

![Alexnet](https://github.com/user-attachments/assets/217ba784-ff45-45c2-9401-352cfee7cb0e)

<span style="font-size: 120 px;">**The arrchitecture of CONV layer**</span>

<img src = "https://github.com/user-attachments/assets/a7e5367d-7715-4ac7-9faf-83966dfac30a" alt = "tool" width = "600"/>

