--------------------------------------------------------------------------------
Release 10.1.03 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

D:\Xilinx10.1\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml ddr2_sdram ddr2_sdram.ncd
-o ddr2_sdram.twr ddr2_sdram.pcf

Design file:              ddr2_sdram.ncd
Physical constraint file: ddr2_sdram.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.62 2008-08-19, STEPPING level 0)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY 
   FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO
           TIMEGRP "RAMS" TS_SYS_CLK 
   * 4; ignored during timing analysis.
INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more 
   information see the TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.532ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.371ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.835ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.835ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.835ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 3.75 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK_200 = PERIOD TIMEGRP "SYS_CLK_200" 5 ns HIGH 50%;

 25 paths analyzed, 25 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   1.759ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" 
TO TIMEGRP "FFS"         TS_SYS_CLK * 4;

 384 paths analyzed, 384 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.234ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP 
"TNM_RDEN_SEL_MUX" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;

 128 paths analyzed, 128 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.799ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_SYS_CLK * 4;

 167 paths analyzed, 167 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.877ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "RAMS" TS_SYS_CLK * 4;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO 
TIMEGRP "FFS"         TS_SYS_CLK * 4;

 40 paths analyzed, 40 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.442ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO 
TIMEGRP "FFS"         TS_SYS_CLK * 4;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.966ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP 
"TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.116ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP 
"TNM_DQS_FLOPS"         1.9 ns;

 128 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.882ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ddr2_infrastructure_dcm_clk0 = PERIOD TIMEGRP         
"u_ddr2_infrastructure_dcm_clk0" TS_SYS_CLK HIGH 50%;

 5180 paths analyzed, 3347 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   3.747ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ddr2_infrastructure_dcm_clk90 = PERIOD TIMEGRP         
"u_ddr2_infrastructure_dcm_clk90" TS_SYS_CLK PHASE 0.938 ns HIGH 50%;

 648 paths analyzed, 641 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   3.702ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ddr2_infrastructure_dcm_clkdiv0 = PERIOD TIMEGRP        
 "u_ddr2_infrastructure_dcm_clkdiv0" TS_SYS_CLK * 2 HIGH 50%;

 15222 paths analyzed, 3834 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   7.457ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_TO_J = MAXDELAY FROM TIMEGRP "J_CLK" TO TIMEGRP "J_CLK" 
30 ns;

 7272 paths analyzed, 386 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  11.587ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.727ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.890ns.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK                     |      3.750ns|          N/A|      3.747ns|            0|            0|            0|        21779|
| TS_MC_RD_DATA_SEL             |     15.000ns|      6.234ns|          N/A|            0|            0|          384|            0|
| TS_MC_RDEN_SEL_MUX            |     15.000ns|      4.799ns|          N/A|            0|            0|          128|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |     15.000ns|      4.877ns|          N/A|            0|            0|          167|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |     15.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_MC_GATE_DLY                |     15.000ns|      2.442ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |     15.000ns|      1.966ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |     15.000ns|      2.116ns|          N/A|            0|            0|            5|            0|
| TS_u_ddr2_infrastructure_dcm_c|      3.750ns|      3.747ns|          N/A|            0|            0|         5180|            0|
| lk0                           |             |             |             |             |             |             |             |
| TS_u_ddr2_infrastructure_dcm_c|      3.750ns|      3.702ns|          N/A|            0|            0|          648|            0|
| lk90                          |             |             |             |             |             |             |             |
| TS_u_ddr2_infrastructure_dcm_c|      7.500ns|      7.457ns|          N/A|            0|            0|        15222|            0|
| lkdiv0                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk200_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk200_n       |    1.759|         |         |         |
clk200_p       |    1.759|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk200_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk200_n       |    1.759|         |         |         |
clk200_p       |    1.759|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<0>    |         |    1.821|         |    1.845|
ddr2_dqs_n<0>  |         |    1.821|         |    1.845|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<1>    |         |    1.698|         |    1.722|
ddr2_dqs_n<1>  |         |    1.698|         |    1.722|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<2>    |         |    1.827|         |    1.851|
ddr2_dqs_n<2>  |         |    1.827|         |    1.851|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<3>    |         |    1.788|         |    1.812|
ddr2_dqs_n<3>  |         |    1.788|         |    1.812|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<4>    |         |    1.821|         |    1.845|
ddr2_dqs_n<4>  |         |    1.821|         |    1.845|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<5>    |         |    1.858|         |    1.882|
ddr2_dqs_n<5>  |         |    1.858|         |    1.882|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<6>    |         |    1.814|         |    1.838|
ddr2_dqs_n<6>  |         |    1.814|         |    1.838|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<7>    |         |    1.834|         |    1.858|
ddr2_dqs_n<7>  |         |    1.834|         |    1.858|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<0>    |         |    1.821|         |    1.845|
ddr2_dqs_n<0>  |         |    1.821|         |    1.845|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<1>    |         |    1.698|         |    1.722|
ddr2_dqs_n<1>  |         |    1.698|         |    1.722|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<2>    |         |    1.827|         |    1.851|
ddr2_dqs_n<2>  |         |    1.827|         |    1.851|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<3>    |         |    1.788|         |    1.812|
ddr2_dqs_n<3>  |         |    1.788|         |    1.812|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<4>    |         |    1.821|         |    1.845|
ddr2_dqs_n<4>  |         |    1.821|         |    1.845|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<5>    |         |    1.858|         |    1.882|
ddr2_dqs_n<5>  |         |    1.858|         |    1.882|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<6>    |         |    1.814|         |    1.838|
ddr2_dqs_n<6>  |         |    1.814|         |    1.838|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<7>    |         |    1.834|         |    1.858|
ddr2_dqs_n<7>  |         |    1.834|         |    1.858|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n      |    7.457|    1.754|    4.221|    3.702|
sys_clk_p      |    7.457|    1.754|    4.221|    3.702|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n      |    7.457|    1.754|    4.221|    3.702|
sys_clk_p      |    7.457|    1.754|    4.221|    3.702|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 29223 paths, 16 nets, and 14221 connections

Design statistics:
   Minimum period:  11.587ns   (Maximum frequency:  86.304MHz)
   Maximum path delay from/to any node:  11.587ns
   Maximum net delay:   0.838ns


Analysis completed Fri Oct 24 11:37:13 2008 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



