{"vcs1":{"timestamp_begin":1751079676.797134782, "rt":0.33, "ut":0.21, "st":0.06}}
{"vcselab":{"timestamp_begin":1751079677.198052194, "rt":0.21, "ut":0.13, "st":0.05}}
{"link":{"timestamp_begin":1751079677.460342855, "rt":0.09, "ut":0.05, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1751079676.474720795}
{"VCS_COMP_START_TIME": 1751079676.474720795}
{"VCS_COMP_END_TIME": 1751079677.805370726}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/10ps"}
{"vcs1": {"peak_mem": 2909757}}
{"stitch_vcselab": {"peak_mem": 2909797}}
