ARM GAS  /tmp/ccQdviDL.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 2
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"hal_rtc_lld.c"
  13              		.text
  14              		.section	.text._getsize,"ax",%progbits
  15              		.align	1
  16              		.p2align 4,,15
  17              		.arch armv7e-m
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu fpv4-sp-d16
  22              		.type	_getsize, %function
  23              	_getsize:
  24              		@ args = 0, pretend = 0, frame = 0
  25              		@ frame_needed = 0, uses_anonymous_args = 0
  26              		@ link register save eliminated.
  27 0000 5020     		movs	r0, #80
  28 0002 7047     		bx	lr
  29              		.size	_getsize, .-_getsize
  30              		.section	.text._read,"ax",%progbits
  31              		.align	1
  32              		.p2align 4,,15
  33              		.syntax unified
  34              		.thumb
  35              		.thumb_func
  36              		.fpu fpv4-sp-d16
  37              		.type	_read, %function
  38              	_read:
  39              		@ args = 0, pretend = 0, frame = 0
  40              		@ frame_needed = 0, uses_anonymous_args = 0
  41 0000 4068     		ldr	r0, [r0, #4]
  42 0002 BAB1     		cbz	r2, .L11
  43 0004 00B5     		push	{lr}
  44 0006 03EB020C 		add	ip, r3, r2
  45 000a 00F1500E 		add	lr, r0, #80
  46 000e C91A     		subs	r1, r1, r3
  47 0010 1846     		mov	r0, r3
  48              	.L5:
  49 0012 4318     		adds	r3, r0, r1
  50 0014 23F00302 		bic	r2, r3, #3
  51 0018 03F00303 		and	r3, r3, #3
  52 001c 5EF80220 		ldr	r2, [lr, r2]
  53 0020 DB00     		lsls	r3, r3, #3
  54 0022 22FA03F3 		lsr	r3, r2, r3
  55 0026 00F8013B 		strb	r3, [r0], #1
  56 002a 6045     		cmp	r0, ip
  57 002c F1D1     		bne	.L5
ARM GAS  /tmp/ccQdviDL.s 			page 2


  58 002e 0020     		movs	r0, #0
  59 0030 5DF804FB 		ldr	pc, [sp], #4
  60              	.L11:
  61 0034 0020     		movs	r0, #0
  62 0036 7047     		bx	lr
  63              		.size	_read, .-_read
  64              		.section	.text._write,"ax",%progbits
  65              		.align	1
  66              		.p2align 4,,15
  67              		.syntax unified
  68              		.thumb
  69              		.thumb_func
  70              		.fpu fpv4-sp-d16
  71              		.type	_write, %function
  72              	_write:
  73              		@ args = 0, pretend = 0, frame = 0
  74              		@ frame_needed = 0, uses_anonymous_args = 0
  75 0000 4068     		ldr	r0, [r0, #4]
  76 0002 EAB1     		cbz	r2, .L22
  77 0004 F0B5     		push	{r4, r5, r6, r7, lr}
  78 0006 00F1500E 		add	lr, r0, #80
  79 000a 9C18     		adds	r4, r3, r2
  80 000c 1846     		mov	r0, r3
  81 000e CD1A     		subs	r5, r1, r3
  82 0010 FF26     		movs	r6, #255
  83              	.L16:
  84 0012 4319     		adds	r3, r0, r5
  85 0014 23F0030C 		bic	ip, r3, #3
  86 0018 03F00303 		and	r3, r3, #3
  87 001c 10F8012B 		ldrb	r2, [r0], #1	@ zero_extendqisi2
  88 0020 5EF80C10 		ldr	r1, [lr, ip]
  89 0024 DB00     		lsls	r3, r3, #3
  90 0026 06FA03F7 		lsl	r7, r6, r3
  91 002a 21EA0701 		bic	r1, r1, r7
  92 002e 02FA03F3 		lsl	r3, r2, r3
  93 0032 0B43     		orrs	r3, r3, r1
  94 0034 A042     		cmp	r0, r4
  95 0036 4EF80C30 		str	r3, [lr, ip]
  96 003a EAD1     		bne	.L16
  97 003c 0020     		movs	r0, #0
  98 003e F0BD     		pop	{r4, r5, r6, r7, pc}
  99              	.L22:
 100 0040 0020     		movs	r0, #0
 101 0042 7047     		bx	lr
 102              		.size	_write, .-_write
 103              		.section	.text.Vector48,"ax",%progbits
 104              		.align	1
 105              		.p2align 4,,15
 106              		.global	Vector48
 107              		.syntax unified
 108              		.thumb
 109              		.thumb_func
 110              		.fpu fpv4-sp-d16
 111              		.type	Vector48, %function
 112              	Vector48:
 113              		@ args = 0, pretend = 0, frame = 0
 114              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccQdviDL.s 			page 3


 115 0000 38B5     		push	{r3, r4, r5, lr}
 116 0002 184C     		ldr	r4, .L50
 117 0004 FFF7FEFF 		bl	__stats_increase_irq
 118 0008 6368     		ldr	r3, [r4, #4]
 119 000a 174A     		ldr	r2, .L50+4
 120 000c DD68     		ldr	r5, [r3, #12]
 121 000e 25F4F041 		bic	r1, r5, #30720
 122 0012 D960     		str	r1, [r3, #12]
 123 0014 4FF40011 		mov	r1, #2097152
 124 0018 5161     		str	r1, [r2, #20]
 125 001a A268     		ldr	r2, [r4, #8]
 126 001c EAB1     		cbz	r2, .L27
 127 001e 9968     		ldr	r1, [r3, #8]
 128 0020 0904     		lsls	r1, r1, #16
 129 0022 0BD5     		bpl	.L28
 130 0024 2B05     		lsls	r3, r5, #20
 131 0026 02D5     		bpl	.L29
 132 0028 0221     		movs	r1, #2
 133 002a 2046     		mov	r0, r4
 134 002c 9047     		blx	r2
 135              	.L29:
 136 002e E804     		lsls	r0, r5, #19
 137 0030 03D5     		bpl	.L49
 138 0032 A368     		ldr	r3, [r4, #8]
 139 0034 0B48     		ldr	r0, .L50
 140 0036 0321     		movs	r1, #3
 141 0038 9847     		blx	r3
 142              	.L49:
 143 003a 6368     		ldr	r3, [r4, #4]
 144              	.L28:
 145 003c 1B6C     		ldr	r3, [r3, #64]
 146 003e 5907     		lsls	r1, r3, #29
 147 0040 0BD5     		bpl	.L27
 148 0042 AA04     		lsls	r2, r5, #18
 149 0044 03D5     		bpl	.L32
 150 0046 A368     		ldr	r3, [r4, #8]
 151 0048 0648     		ldr	r0, .L50
 152 004a 0421     		movs	r1, #4
 153 004c 9847     		blx	r3
 154              	.L32:
 155 004e 6B04     		lsls	r3, r5, #17
 156 0050 03D5     		bpl	.L27
 157 0052 A368     		ldr	r3, [r4, #8]
 158 0054 0348     		ldr	r0, .L50
 159 0056 0521     		movs	r1, #5
 160 0058 9847     		blx	r3
 161              	.L27:
 162 005a BDE83840 		pop	{r3, r4, r5, lr}
 163 005e FFF7FEBF 		b	__port_irq_epilogue
 164              	.L51:
 165 0062 00BF     		.align	2
 166              	.L50:
 167 0064 00000000 		.word	.LANCHOR0
 168 0068 003C0140 		.word	1073822720
 169              		.size	Vector48, .-Vector48
 170              		.section	.text.Vector4C,"ax",%progbits
 171              		.align	1
ARM GAS  /tmp/ccQdviDL.s 			page 4


 172              		.p2align 4,,15
 173              		.global	Vector4C
 174              		.syntax unified
 175              		.thumb
 176              		.thumb_func
 177              		.fpu fpv4-sp-d16
 178              		.type	Vector4C, %function
 179              	Vector4C:
 180              		@ args = 0, pretend = 0, frame = 0
 181              		@ frame_needed = 0, uses_anonymous_args = 0
 182 0000 10B5     		push	{r4, lr}
 183 0002 FFF7FEFF 		bl	__stats_increase_irq
 184 0006 0B48     		ldr	r0, .L64
 185 0008 0B49     		ldr	r1, .L64+4
 186 000a 4368     		ldr	r3, [r0, #4]
 187 000c DA68     		ldr	r2, [r3, #12]
 188 000e 22F48064 		bic	r4, r2, #1024
 189 0012 DC60     		str	r4, [r3, #12]
 190 0014 4FF48004 		mov	r4, #4194304
 191 0018 4C61     		str	r4, [r1, #20]
 192 001a 8468     		ldr	r4, [r0, #8]
 193 001c 34B1     		cbz	r4, .L53
 194 001e 9B68     		ldr	r3, [r3, #8]
 195 0020 5904     		lsls	r1, r3, #17
 196 0022 03D5     		bpl	.L53
 197 0024 5305     		lsls	r3, r2, #21
 198 0026 01D5     		bpl	.L53
 199 0028 0721     		movs	r1, #7
 200 002a A047     		blx	r4
 201              	.L53:
 202 002c BDE81040 		pop	{r4, lr}
 203 0030 FFF7FEBF 		b	__port_irq_epilogue
 204              	.L65:
 205              		.align	2
 206              	.L64:
 207 0034 00000000 		.word	.LANCHOR0
 208 0038 003C0140 		.word	1073822720
 209              		.size	Vector4C, .-Vector4C
 210              		.section	.text.VectorE4,"ax",%progbits
 211              		.align	1
 212              		.p2align 4,,15
 213              		.global	VectorE4
 214              		.syntax unified
 215              		.thumb
 216              		.thumb_func
 217              		.fpu fpv4-sp-d16
 218              		.type	VectorE4, %function
 219              	VectorE4:
 220              		@ args = 0, pretend = 0, frame = 0
 221              		@ frame_needed = 0, uses_anonymous_args = 0
 222 0000 70B5     		push	{r4, r5, r6, lr}
 223 0002 114C     		ldr	r4, .L84
 224 0004 FFF7FEFF 		bl	__stats_increase_irq
 225 0008 6368     		ldr	r3, [r4, #4]
 226 000a 104A     		ldr	r2, .L84+4
 227 000c DD68     		ldr	r5, [r3, #12]
 228 000e 25F44071 		bic	r1, r5, #768
ARM GAS  /tmp/ccQdviDL.s 			page 5


 229 0012 D960     		str	r1, [r3, #12]
 230 0014 4FF40031 		mov	r1, #131072
 231 0018 5161     		str	r1, [r2, #20]
 232 001a A268     		ldr	r2, [r4, #8]
 233 001c 7AB1     		cbz	r2, .L68
 234 001e 9E68     		ldr	r6, [r3, #8]
 235 0020 F004     		lsls	r0, r6, #19
 236 0022 04D5     		bpl	.L69
 237 0024 E905     		lsls	r1, r5, #23
 238 0026 02D5     		bpl	.L69
 239 0028 0021     		movs	r1, #0
 240 002a 2046     		mov	r0, r4
 241 002c 9047     		blx	r2
 242              	.L69:
 243 002e B204     		lsls	r2, r6, #18
 244 0030 05D5     		bpl	.L68
 245 0032 AB05     		lsls	r3, r5, #22
 246 0034 03D5     		bpl	.L68
 247 0036 A368     		ldr	r3, [r4, #8]
 248 0038 0348     		ldr	r0, .L84
 249 003a 0121     		movs	r1, #1
 250 003c 9847     		blx	r3
 251              	.L68:
 252 003e BDE87040 		pop	{r4, r5, r6, lr}
 253 0042 FFF7FEBF 		b	__port_irq_epilogue
 254              	.L85:
 255 0046 00BF     		.align	2
 256              	.L84:
 257 0048 00000000 		.word	.LANCHOR0
 258 004c 003C0140 		.word	1073822720
 259              		.size	VectorE4, .-VectorE4
 260              		.section	.text.rtc_lld_init,"ax",%progbits
 261              		.align	1
 262              		.p2align 4,,15
 263              		.global	rtc_lld_init
 264              		.syntax unified
 265              		.thumb
 266              		.thumb_func
 267              		.fpu fpv4-sp-d16
 268              		.type	rtc_lld_init, %function
 269              	rtc_lld_init:
 270              		@ args = 0, pretend = 0, frame = 0
 271              		@ frame_needed = 0, uses_anonymous_args = 0
 272 0000 10B5     		push	{r4, lr}
 273 0002 1D4C     		ldr	r4, .L94
 274 0004 2046     		mov	r0, r4
 275 0006 FFF7FEFF 		bl	rtcObjectInit
 276 000a 1C4B     		ldr	r3, .L94+4
 277 000c 5322     		movs	r2, #83
 278 000e CA21     		movs	r1, #202
 279 0010 5962     		str	r1, [r3, #36]
 280 0012 5A62     		str	r2, [r3, #36]
 281 0014 DA68     		ldr	r2, [r3, #12]
 282 0016 6360     		str	r3, [r4, #4]
 283 0018 12F0100F 		tst	r2, #16
 284 001c DA68     		ldr	r2, [r3, #12]
 285 001e 17D0     		beq	.L93
ARM GAS  /tmp/ccQdviDL.s 			page 6


 286 0020 22F02002 		bic	r2, r2, #32
 287 0024 DA60     		str	r2, [r3, #12]
 288              	.L89:
 289 0026 0023     		movs	r3, #0
 290 0028 0121     		movs	r1, #1
 291 002a 4FF4C400 		mov	r0, #6422528
 292 002e A360     		str	r3, [r4, #8]
 293 0030 FFF7FEFF 		bl	extiEnableGroup1
 294 0034 0F21     		movs	r1, #15
 295 0036 0220     		movs	r0, #2
 296 0038 FFF7FEFF 		bl	nvicEnableVector
 297 003c 0F21     		movs	r1, #15
 298 003e 0320     		movs	r0, #3
 299 0040 FFF7FEFF 		bl	nvicEnableVector
 300 0044 BDE81040 		pop	{r4, lr}
 301 0048 0F21     		movs	r1, #15
 302 004a 2920     		movs	r0, #41
 303 004c FFF7FEBF 		b	nvicEnableVector
 304              	.L93:
 305 0050 42F08002 		orr	r2, r2, #128
 306 0054 DA60     		str	r2, [r3, #12]
 307              	.L88:
 308 0056 DA68     		ldr	r2, [r3, #12]
 309 0058 5206     		lsls	r2, r2, #25
 310 005a FCD5     		bpl	.L88
 311 005c 084A     		ldr	r2, .L94+8
 312 005e 0021     		movs	r1, #0
 313 0060 8020     		movs	r0, #128
 314 0062 9960     		str	r1, [r3, #8]
 315 0064 1964     		str	r1, [r3, #64]
 316 0066 D860     		str	r0, [r3, #12]
 317 0068 1A61     		str	r2, [r3, #16]
 318 006a 1A61     		str	r2, [r3, #16]
 319 006c DA68     		ldr	r2, [r3, #12]
 320 006e 22F08002 		bic	r2, r2, #128
 321 0072 DA60     		str	r2, [r3, #12]
 322 0074 D7E7     		b	.L89
 323              	.L95:
 324 0076 00BF     		.align	2
 325              	.L94:
 326 0078 00000000 		.word	.LANCHOR0
 327 007c 00280040 		.word	1073752064
 328 0080 FF031F00 		.word	2032639
 329              		.size	rtc_lld_init, .-rtc_lld_init
 330              		.section	.text.rtc_lld_set_time,"ax",%progbits
 331              		.align	1
 332              		.p2align 4,,15
 333              		.global	rtc_lld_set_time
 334              		.syntax unified
 335              		.thumb
 336              		.thumb_func
 337              		.fpu fpv4-sp-d16
 338              		.type	rtc_lld_set_time, %function
 339              	rtc_lld_set_time:
 340              		@ args = 0, pretend = 0, frame = 8
 341              		@ frame_needed = 0, uses_anonymous_args = 0
 342 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
ARM GAS  /tmp/ccQdviDL.s 			page 7


 343 0004 4B68     		ldr	r3, [r1, #4]
 344 0006 484A     		ldr	r2, .L101
 345 0008 484C     		ldr	r4, .L101+4
 346 000a C3F31A0C 		ubfx	ip, r3, #0, #27
 347 000e 83B0     		sub	sp, sp, #12
 348 0010 A2FB0C3C 		umull	r3, ip, r2, ip
 349 0014 4FEA9C1C 		lsr	ip, ip, #6
 350 0018 4A78     		ldrb	r2, [r1, #1]	@ zero_extendqisi2
 351 001a 0090     		str	r0, [sp]
 352 001c A4FB0C36 		umull	r3, r6, r4, ip
 353 0020 4348     		ldr	r0, .L101+8
 354 0022 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 355 0024 F608     		lsrs	r6, r6, #3
 356 0026 02F00F08 		and	r8, r2, #15
 357 002a 5209     		lsrs	r2, r2, #5
 358 002c 0192     		str	r2, [sp, #4]
 359 002e A0FB0652 		umull	r5, r2, r0, r6
 360 0032 9208     		lsrs	r2, r2, #2
 361 0034 A4FB025E 		umull	r5, lr, r4, r2
 362 0038 A4FB085A 		umull	r5, r10, r4, r8
 363 003c 4FEADE0E 		lsr	lr, lr, #3
 364 0040 0F46     		mov	r7, r1
 365 0042 8978     		ldrb	r1, [r1, #2]	@ zero_extendqisi2
 366 0044 A0FB0E50 		umull	r5, r0, r0, lr
 367 0048 4FEADA0A 		lsr	r10, r10, #3
 368 004c A4FB0395 		umull	r9, r5, r4, r3
 369 0050 ED08     		lsrs	r5, r5, #3
 370 0052 0AEB8A09 		add	r9, r10, r10, lsl #2
 371 0056 01F01F01 		and	r1, r1, #31
 372 005a A8EB4908 		sub	r8, r8, r9, lsl #1
 373 005e A4FB01B9 		umull	fp, r9, r4, r1
 374 0062 05EB850B 		add	fp, r5, r5, lsl #2
 375 0066 A3EB4B03 		sub	r3, r3, fp, lsl #1
 376 006a 4FEA0828 		lsl	r8, r8, #8
 377 006e 48EA0348 		orr	r8, r8, r3, lsl #16
 378 0072 02EB4203 		add	r3, r2, r2, lsl #1
 379 0076 A6EB4303 		sub	r3, r6, r3, lsl #1
 380 007a 06EB8606 		add	r6, r6, r6, lsl #2
 381 007e ACEB4606 		sub	r6, ip, r6, lsl #1
 382 0082 4FEAD909 		lsr	r9, r9, #3
 383 0086 46EA0313 		orr	r3, r6, r3, lsl #4
 384 008a 09EB8906 		add	r6, r9, r9, lsl #2
 385 008e A1EB4601 		sub	r1, r1, r6, lsl #1
 386 0092 48EA0108 		orr	r8, r8, r1
 387 0096 48EA0A3A 		orr	r10, r8, r10, lsl #12
 388 009a 0199     		ldr	r1, [sp, #4]
 389 009c 4AEA0919 		orr	r9, r10, r9, lsl #4
 390 00a0 49EA4139 		orr	r9, r9, r1, lsl #13
 391 00a4 0EEB8E01 		add	r1, lr, lr, lsl #2
 392 00a8 A2EB4102 		sub	r2, r2, r1, lsl #1
 393 00ac 8008     		lsrs	r0, r0, #2
 394 00ae 43EA0223 		orr	r3, r3, r2, lsl #8
 395 00b2 A4FB0026 		umull	r2, r6, r4, r0
 396 00b6 F108     		lsrs	r1, r6, #3
 397 00b8 00EB4006 		add	r6, r0, r0, lsl #1
 398 00bc AEEB460E 		sub	lr, lr, r6, lsl #1
 399 00c0 01EB8106 		add	r6, r1, r1, lsl #2
ARM GAS  /tmp/ccQdviDL.s 			page 8


 400 00c4 43EA0E3E 		orr	lr, r3, lr, lsl #12
 401 00c8 A0EB4600 		sub	r0, r0, r6, lsl #1
 402 00cc 4EEA0040 		orr	r0, lr, r0, lsl #16
 403 00d0 40EA0156 		orr	r6, r0, r1, lsl #20
 404 00d4 FFF7FEFF 		bl	chSysGetStatusAndLockX
 405 00d8 164B     		ldr	r3, .L101+12
 406 00da A4FB0524 		umull	r2, r4, r4, r5
 407 00de 5A68     		ldr	r2, [r3, #4]
 408 00e0 E408     		lsrs	r4, r4, #3
 409 00e2 D368     		ldr	r3, [r2, #12]
 410 00e4 04EB8404 		add	r4, r4, r4, lsl #2
 411 00e8 A5EB4404 		sub	r4, r5, r4, lsl #1
 412 00ec 43F08003 		orr	r3, r3, #128
 413 00f0 49EA0454 		orr	r4, r9, r4, lsl #20
 414 00f4 D360     		str	r3, [r2, #12]
 415              	.L97:
 416 00f6 D368     		ldr	r3, [r2, #12]
 417 00f8 5B06     		lsls	r3, r3, #25
 418 00fa FCD5     		bpl	.L97
 419 00fc 009B     		ldr	r3, [sp]
 420 00fe 5968     		ldr	r1, [r3, #4]
 421 0100 0E60     		str	r6, [r1]
 422 0102 4C60     		str	r4, [r1, #4]
 423 0104 8B68     		ldr	r3, [r1, #8]
 424 0106 7C78     		ldrb	r4, [r7, #1]	@ zero_extendqisi2
 425 0108 23F48023 		bic	r3, r3, #262144
 426 010c C4F30014 		ubfx	r4, r4, #4, #1
 427 0110 43EA8443 		orr	r3, r3, r4, lsl #18
 428 0114 8B60     		str	r3, [r1, #8]
 429 0116 D368     		ldr	r3, [r2, #12]
 430 0118 23F08003 		bic	r3, r3, #128
 431 011c D360     		str	r3, [r2, #12]
 432 011e 03B0     		add	sp, sp, #12
 433              		@ sp needed
 434 0120 BDE8F04F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 435 0124 FFF7FEBF 		b	chSysRestoreStatusX
 436              	.L102:
 437              		.align	2
 438              	.L101:
 439 0128 D34D6210 		.word	274877907
 440 012c CDCCCCCC 		.word	-858993459
 441 0130 ABAAAAAA 		.word	-1431655765
 442 0134 00000000 		.word	.LANCHOR0
 443              		.size	rtc_lld_set_time, .-rtc_lld_set_time
 444              		.section	.text.rtc_lld_get_time,"ax",%progbits
 445              		.align	1
 446              		.p2align 4,,15
 447              		.global	rtc_lld_get_time
 448              		.syntax unified
 449              		.thumb
 450              		.thumb_func
 451              		.fpu fpv4-sp-d16
 452              		.type	rtc_lld_get_time, %function
 453              	rtc_lld_get_time:
 454              		@ args = 0, pretend = 0, frame = 0
 455              		@ frame_needed = 0, uses_anonymous_args = 0
 456 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
ARM GAS  /tmp/ccQdviDL.s 			page 9


 457 0004 0446     		mov	r4, r0
 458 0006 0F46     		mov	r7, r1
 459 0008 FFF7FEFF 		bl	chSysGetStatusAndLockX
 460 000c 6368     		ldr	r3, [r4, #4]
 461              	.L104:
 462 000e DA68     		ldr	r2, [r3, #12]
 463 0010 9206     		lsls	r2, r2, #26
 464 0012 FCD5     		bpl	.L104
 465 0014 D3F82880 		ldr	r8, [r3, #40]
 466              	.L105:
 467 0018 1D68     		ldr	r5, [r3]
 468 001a 5C68     		ldr	r4, [r3, #4]
 469 001c 9E68     		ldr	r6, [r3, #8]
 470 001e 9A6A     		ldr	r2, [r3, #40]
 471 0020 9045     		cmp	r8, r2
 472 0022 F9D1     		bne	.L105
 473 0024 DA68     		ldr	r2, [r3, #12]
 474 0026 22F02002 		bic	r2, r2, #32
 475 002a DA60     		str	r2, [r3, #12]
 476 002c FFF7FEFF 		bl	chSysRestoreStatusX
 477 0030 304A     		ldr	r2, .L110
 478 0032 3149     		ldr	r1, .L110+4
 479 0034 DFF8C8C0 		ldr	ip, .L110+12
 480 0038 C5F30343 		ubfx	r3, r5, #16, #4
 481 003c 02FB03F3 		mul	r3, r2, r3
 482 0040 C5F30152 		ubfx	r2, r5, #20, #2
 483 0044 01FB0233 		mla	r3, r1, r2, r3
 484 0048 05F00F00 		and	r0, r5, #15
 485 004c C4F30352 		ubfx	r2, r4, #20, #4
 486 0050 4FF47A71 		mov	r1, #1000
 487 0054 01FB0030 		mla	r0, r1, r0, r3
 488 0058 02EB8202 		add	r2, r2, r2, lsl #2
 489 005c C4F30343 		ubfx	r3, r4, #16, #4
 490 0060 03EB4202 		add	r2, r3, r2, lsl #1
 491 0064 3A70     		strb	r2, [r7]
 492 0066 C4F30032 		ubfx	r2, r4, #12, #1
 493 006a 02EB8201 		add	r1, r2, r2, lsl #2
 494 006e C5F30232 		ubfx	r2, r5, #12, #3
 495 0072 0CFB0200 		mla	r0, ip, r2, r0
 496 0076 C4F30322 		ubfx	r2, r4, #8, #4
 497 007a 02EB4102 		add	r2, r2, r1, lsl #1
 498 007e B609     		lsrs	r6, r6, #6
 499 0080 02F00F02 		and	r2, r2, #15
 500 0084 06F48056 		and	r6, r6, #4096
 501 0088 46EA0226 		orr	r6, r6, r2, lsl #8
 502 008c C5F30321 		ubfx	r1, r5, #8, #4
 503 0090 C5F30212 		ubfx	r2, r5, #4, #3
 504 0094 4EF66025 		movw	r5, #60000
 505 0098 05FB0105 		mla	r5, r5, r1, r0
 506 009c C4F30110 		ubfx	r0, r4, #4, #2
 507 00a0 3968     		ldr	r1, [r7]
 508 00a2 164B     		ldr	r3, .L110+8
 509 00a4 00EB800C 		add	ip, r0, r0, lsl #2
 510 00a8 04F00F00 		and	r0, r4, #15
 511 00ac 00EB4C00 		add	r0, r0, ip, lsl #1
 512 00b0 04F46044 		and	r4, r4, #57344
 513 00b4 3443     		orrs	r4, r4, r6
ARM GAS  /tmp/ccQdviDL.s 			page 10


 514 00b6 21F4FF11 		bic	r1, r1, #2088960
 515 00ba 00F01F06 		and	r6, r0, #31
 516 00be 21F4F851 		bic	r1, r1, #7936
 517 00c2 44EA0644 		orr	r4, r4, r6, lsl #16
 518 00c6 0C43     		orrs	r4, r4, r1
 519 00c8 03FB08F3 		mul	r3, r3, r8
 520 00cc 42F21071 		movw	r1, #10000
 521 00d0 01FB0255 		mla	r5, r1, r2, r5
 522 00d4 03F57923 		add	r3, r3, #1019904
 523 00d8 7A68     		ldr	r2, [r7, #4]
 524 00da 3C60     		str	r4, [r7]
 525 00dc 03F61843 		addw	r3, r3, #3096
 526 00e0 25F07845 		bic	r5, r5, #-134217728
 527 00e4 05EB9323 		add	r3, r5, r3, lsr #10
 528 00e8 63F31A02 		bfi	r2, r3, #0, #27
 529 00ec 7A60     		str	r2, [r7, #4]
 530 00ee BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 531              	.L111:
 532 00f2 00BF     		.align	2
 533              	.L110:
 534 00f4 80EE3600 		.word	3600000
 535 00f8 00512502 		.word	36000000
 536 00fc 18FCFFFF 		.word	-1000
 537 0100 C0270900 		.word	600000
 538              		.size	rtc_lld_get_time, .-rtc_lld_get_time
 539              		.section	.text.rtc_lld_set_alarm,"ax",%progbits
 540              		.align	1
 541              		.p2align 4,,15
 542              		.global	rtc_lld_set_alarm
 543              		.syntax unified
 544              		.thumb
 545              		.thumb_func
 546              		.fpu fpv4-sp-d16
 547              		.type	rtc_lld_set_alarm, %function
 548              	rtc_lld_set_alarm:
 549              		@ args = 0, pretend = 0, frame = 0
 550              		@ frame_needed = 0, uses_anonymous_args = 0
 551 0000 70B5     		push	{r4, r5, r6, lr}
 552 0002 0E46     		mov	r6, r1
 553 0004 0546     		mov	r5, r0
 554 0006 1446     		mov	r4, r2
 555 0008 FFF7FEFF 		bl	chSysGetStatusAndLockX
 556 000c BEB9     		cbnz	r6, .L113
 557 000e 002C     		cmp	r4, #0
 558 0010 2CD0     		beq	.L114
 559 0012 6968     		ldr	r1, [r5, #4]
 560 0014 8B68     		ldr	r3, [r1, #8]
 561 0016 23F48073 		bic	r3, r3, #256
 562 001a 8B60     		str	r3, [r1, #8]
 563              	.L115:
 564 001c CB68     		ldr	r3, [r1, #12]
 565 001e DA07     		lsls	r2, r3, #31
 566 0020 FCD5     		bpl	.L115
 567 0022 2368     		ldr	r3, [r4]
 568 0024 CB61     		str	r3, [r1, #28]
 569 0026 8B68     		ldr	r3, [r1, #8]
 570 0028 43F48073 		orr	r3, r3, #256
ARM GAS  /tmp/ccQdviDL.s 			page 11


 571 002c 8B60     		str	r3, [r1, #8]
 572 002e 8B68     		ldr	r3, [r1, #8]
 573 0030 43F48053 		orr	r3, r3, #4096
 574 0034 BDE87040 		pop	{r4, r5, r6, lr}
 575 0038 8B60     		str	r3, [r1, #8]
 576 003a FFF7FEBF 		b	chSysRestoreStatusX
 577              	.L113:
 578 003e 14B3     		cbz	r4, .L117
 579 0040 6968     		ldr	r1, [r5, #4]
 580 0042 8B68     		ldr	r3, [r1, #8]
 581 0044 23F40073 		bic	r3, r3, #512
 582 0048 8B60     		str	r3, [r1, #8]
 583              	.L118:
 584 004a CB68     		ldr	r3, [r1, #12]
 585 004c 9B07     		lsls	r3, r3, #30
 586 004e FCD5     		bpl	.L118
 587 0050 2368     		ldr	r3, [r4]
 588 0052 0B62     		str	r3, [r1, #32]
 589 0054 8B68     		ldr	r3, [r1, #8]
 590 0056 43F40073 		orr	r3, r3, #512
 591 005a 8B60     		str	r3, [r1, #8]
 592 005c 8B68     		ldr	r3, [r1, #8]
 593 005e 43F40053 		orr	r3, r3, #8192
 594 0062 BDE87040 		pop	{r4, r5, r6, lr}
 595 0066 8B60     		str	r3, [r1, #8]
 596 0068 FFF7FEBF 		b	chSysRestoreStatusX
 597              	.L114:
 598 006c 6B68     		ldr	r3, [r5, #4]
 599 006e 9A68     		ldr	r2, [r3, #8]
 600 0070 22F48052 		bic	r2, r2, #4096
 601 0074 9A60     		str	r2, [r3, #8]
 602 0076 9A68     		ldr	r2, [r3, #8]
 603 0078 22F48072 		bic	r2, r2, #256
 604 007c BDE87040 		pop	{r4, r5, r6, lr}
 605 0080 9A60     		str	r2, [r3, #8]
 606 0082 FFF7FEBF 		b	chSysRestoreStatusX
 607              	.L117:
 608 0086 6B68     		ldr	r3, [r5, #4]
 609 0088 9A68     		ldr	r2, [r3, #8]
 610 008a 22F40052 		bic	r2, r2, #8192
 611 008e 9A60     		str	r2, [r3, #8]
 612 0090 9A68     		ldr	r2, [r3, #8]
 613 0092 22F40072 		bic	r2, r2, #512
 614 0096 BDE87040 		pop	{r4, r5, r6, lr}
 615 009a 9A60     		str	r2, [r3, #8]
 616 009c FFF7FEBF 		b	chSysRestoreStatusX
 617              		.size	rtc_lld_set_alarm, .-rtc_lld_set_alarm
 618              		.section	.text.rtc_lld_get_alarm,"ax",%progbits
 619              		.align	1
 620              		.p2align 4,,15
 621              		.global	rtc_lld_get_alarm
 622              		.syntax unified
 623              		.thumb
 624              		.thumb_func
 625              		.fpu fpv4-sp-d16
 626              		.type	rtc_lld_get_alarm, %function
 627              	rtc_lld_get_alarm:
ARM GAS  /tmp/ccQdviDL.s 			page 12


 628              		@ args = 0, pretend = 0, frame = 0
 629              		@ frame_needed = 0, uses_anonymous_args = 0
 630              		@ link register save eliminated.
 631 0000 4368     		ldr	r3, [r0, #4]
 632 0002 11B9     		cbnz	r1, .L125
 633 0004 DB69     		ldr	r3, [r3, #28]
 634 0006 1360     		str	r3, [r2]
 635 0008 7047     		bx	lr
 636              	.L125:
 637 000a 1B6A     		ldr	r3, [r3, #32]
 638 000c 1360     		str	r3, [r2]
 639 000e 7047     		bx	lr
 640              		.size	rtc_lld_get_alarm, .-rtc_lld_get_alarm
 641              		.section	.text.rtc_lld_set_callback,"ax",%progbits
 642              		.align	1
 643              		.p2align 4,,15
 644              		.global	rtc_lld_set_callback
 645              		.syntax unified
 646              		.thumb
 647              		.thumb_func
 648              		.fpu fpv4-sp-d16
 649              		.type	rtc_lld_set_callback, %function
 650              	rtc_lld_set_callback:
 651              		@ args = 0, pretend = 0, frame = 0
 652              		@ frame_needed = 0, uses_anonymous_args = 0
 653              		@ link register save eliminated.
 654 0000 8160     		str	r1, [r0, #8]
 655 0002 7047     		bx	lr
 656              		.size	rtc_lld_set_callback, .-rtc_lld_set_callback
 657              		.section	.text.rtcSTM32SetPeriodicWakeup,"ax",%progbits
 658              		.align	1
 659              		.p2align 4,,15
 660              		.global	rtcSTM32SetPeriodicWakeup
 661              		.syntax unified
 662              		.thumb
 663              		.thumb_func
 664              		.fpu fpv4-sp-d16
 665              		.type	rtcSTM32SetPeriodicWakeup, %function
 666              	rtcSTM32SetPeriodicWakeup:
 667              		@ args = 0, pretend = 0, frame = 0
 668              		@ frame_needed = 0, uses_anonymous_args = 0
 669 0000 38B5     		push	{r3, r4, r5, lr}
 670 0002 0546     		mov	r5, r0
 671 0004 0C46     		mov	r4, r1
 672 0006 FFF7FEFF 		bl	chSysGetStatusAndLockX
 673 000a 6B68     		ldr	r3, [r5, #4]
 674 000c 9A68     		ldr	r2, [r3, #8]
 675 000e 22F48062 		bic	r2, r2, #1024
 676 0012 9A60     		str	r2, [r3, #8]
 677 0014 9A68     		ldr	r2, [r3, #8]
 678 0016 22F48042 		bic	r2, r2, #16384
 679 001a 9A60     		str	r2, [r3, #8]
 680 001c B4B1     		cbz	r4, .L131
 681              	.L130:
 682 001e DA68     		ldr	r2, [r3, #12]
 683 0020 5207     		lsls	r2, r2, #29
 684 0022 FCD5     		bpl	.L130
ARM GAS  /tmp/ccQdviDL.s 			page 13


 685 0024 2268     		ldr	r2, [r4]
 686 0026 91B2     		uxth	r1, r2
 687 0028 5961     		str	r1, [r3, #20]
 688 002a 9968     		ldr	r1, [r3, #8]
 689 002c 21F00701 		bic	r1, r1, #7
 690 0030 9960     		str	r1, [r3, #8]
 691 0032 9968     		ldr	r1, [r3, #8]
 692 0034 C2F30242 		ubfx	r2, r2, #16, #3
 693 0038 0A43     		orrs	r2, r2, r1
 694 003a 9A60     		str	r2, [r3, #8]
 695 003c 9A68     		ldr	r2, [r3, #8]
 696 003e 42F48042 		orr	r2, r2, #16384
 697 0042 9A60     		str	r2, [r3, #8]
 698 0044 9A68     		ldr	r2, [r3, #8]
 699 0046 42F48062 		orr	r2, r2, #1024
 700 004a 9A60     		str	r2, [r3, #8]
 701              	.L131:
 702 004c BDE83840 		pop	{r3, r4, r5, lr}
 703 0050 FFF7FEBF 		b	chSysRestoreStatusX
 704              		.size	rtcSTM32SetPeriodicWakeup, .-rtcSTM32SetPeriodicWakeup
 705              		.section	.text.rtcSTM32GetPeriodicWakeup,"ax",%progbits
 706              		.align	1
 707              		.p2align 4,,15
 708              		.global	rtcSTM32GetPeriodicWakeup
 709              		.syntax unified
 710              		.thumb
 711              		.thumb_func
 712              		.fpu fpv4-sp-d16
 713              		.type	rtcSTM32GetPeriodicWakeup, %function
 714              	rtcSTM32GetPeriodicWakeup:
 715              		@ args = 0, pretend = 0, frame = 0
 716              		@ frame_needed = 0, uses_anonymous_args = 0
 717 0000 38B5     		push	{r3, r4, r5, lr}
 718 0002 0546     		mov	r5, r0
 719 0004 0C46     		mov	r4, r1
 720 0006 FFF7FEFF 		bl	chSysGetStatusAndLockX
 721 000a 6A68     		ldr	r2, [r5, #4]
 722 000c 5169     		ldr	r1, [r2, #20]
 723 000e 9368     		ldr	r3, [r2, #8]
 724 0010 1B04     		lsls	r3, r3, #16
 725 0012 03F4E023 		and	r3, r3, #458752
 726 0016 0B43     		orrs	r3, r3, r1
 727 0018 2360     		str	r3, [r4]
 728 001a BDE83840 		pop	{r3, r4, r5, lr}
 729 001e FFF7FEBF 		b	chSysRestoreStatusX
 730              		.size	rtcSTM32GetPeriodicWakeup, .-rtcSTM32GetPeriodicWakeup
 731              		.global	_rtc_lld_vmt
 732              		.global	RTCD1
 733 0022 00BF     		.section	.bss.RTCD1,"aw",%nobits
 734              		.align	2
 735              		.set	.LANCHOR0,. + 0
 736              		.type	RTCD1, %object
 737              		.size	RTCD1, 12
 738              	RTCD1:
 739 0000 00000000 		.space	12
 739      00000000 
 739      00000000 
ARM GAS  /tmp/ccQdviDL.s 			page 14


 740              		.section	.data._rtc_lld_vmt,"aw"
 741              		.align	2
 742              		.type	_rtc_lld_vmt, %object
 743              		.size	_rtc_lld_vmt, 16
 744              	_rtc_lld_vmt:
 745 0000 00000000 		.word	0
 746 0004 00000000 		.word	_getsize
 747 0008 00000000 		.word	_read
 748 000c 00000000 		.word	_write
 749              		.ident	"GCC: (15:10.3-2021.07-4) 10.3.1 20210621 (release)"
ARM GAS  /tmp/ccQdviDL.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 hal_rtc_lld.c
     /tmp/ccQdviDL.s:15     .text._getsize:0000000000000000 $t
     /tmp/ccQdviDL.s:23     .text._getsize:0000000000000000 _getsize
     /tmp/ccQdviDL.s:31     .text._read:0000000000000000 $t
     /tmp/ccQdviDL.s:38     .text._read:0000000000000000 _read
     /tmp/ccQdviDL.s:65     .text._write:0000000000000000 $t
     /tmp/ccQdviDL.s:72     .text._write:0000000000000000 _write
     /tmp/ccQdviDL.s:104    .text.Vector48:0000000000000000 $t
     /tmp/ccQdviDL.s:112    .text.Vector48:0000000000000000 Vector48
     /tmp/ccQdviDL.s:167    .text.Vector48:0000000000000064 $d
     /tmp/ccQdviDL.s:171    .text.Vector4C:0000000000000000 $t
     /tmp/ccQdviDL.s:179    .text.Vector4C:0000000000000000 Vector4C
     /tmp/ccQdviDL.s:207    .text.Vector4C:0000000000000034 $d
     /tmp/ccQdviDL.s:211    .text.VectorE4:0000000000000000 $t
     /tmp/ccQdviDL.s:219    .text.VectorE4:0000000000000000 VectorE4
     /tmp/ccQdviDL.s:257    .text.VectorE4:0000000000000048 $d
     /tmp/ccQdviDL.s:261    .text.rtc_lld_init:0000000000000000 $t
     /tmp/ccQdviDL.s:269    .text.rtc_lld_init:0000000000000000 rtc_lld_init
     /tmp/ccQdviDL.s:326    .text.rtc_lld_init:0000000000000078 $d
     /tmp/ccQdviDL.s:331    .text.rtc_lld_set_time:0000000000000000 $t
     /tmp/ccQdviDL.s:339    .text.rtc_lld_set_time:0000000000000000 rtc_lld_set_time
     /tmp/ccQdviDL.s:439    .text.rtc_lld_set_time:0000000000000128 $d
     /tmp/ccQdviDL.s:445    .text.rtc_lld_get_time:0000000000000000 $t
     /tmp/ccQdviDL.s:453    .text.rtc_lld_get_time:0000000000000000 rtc_lld_get_time
     /tmp/ccQdviDL.s:534    .text.rtc_lld_get_time:00000000000000f4 $d
     /tmp/ccQdviDL.s:540    .text.rtc_lld_set_alarm:0000000000000000 $t
     /tmp/ccQdviDL.s:548    .text.rtc_lld_set_alarm:0000000000000000 rtc_lld_set_alarm
     /tmp/ccQdviDL.s:619    .text.rtc_lld_get_alarm:0000000000000000 $t
     /tmp/ccQdviDL.s:627    .text.rtc_lld_get_alarm:0000000000000000 rtc_lld_get_alarm
     /tmp/ccQdviDL.s:642    .text.rtc_lld_set_callback:0000000000000000 $t
     /tmp/ccQdviDL.s:650    .text.rtc_lld_set_callback:0000000000000000 rtc_lld_set_callback
     /tmp/ccQdviDL.s:658    .text.rtcSTM32SetPeriodicWakeup:0000000000000000 $t
     /tmp/ccQdviDL.s:666    .text.rtcSTM32SetPeriodicWakeup:0000000000000000 rtcSTM32SetPeriodicWakeup
     /tmp/ccQdviDL.s:706    .text.rtcSTM32GetPeriodicWakeup:0000000000000000 $t
     /tmp/ccQdviDL.s:714    .text.rtcSTM32GetPeriodicWakeup:0000000000000000 rtcSTM32GetPeriodicWakeup
     /tmp/ccQdviDL.s:744    .data._rtc_lld_vmt:0000000000000000 _rtc_lld_vmt
     /tmp/ccQdviDL.s:738    .bss.RTCD1:0000000000000000 RTCD1
     /tmp/ccQdviDL.s:734    .bss.RTCD1:0000000000000000 $d
     /tmp/ccQdviDL.s:741    .data._rtc_lld_vmt:0000000000000000 $d

UNDEFINED SYMBOLS
__stats_increase_irq
__port_irq_epilogue
rtcObjectInit
extiEnableGroup1
nvicEnableVector
chSysGetStatusAndLockX
chSysRestoreStatusX
