<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>tvm: tvm::s_tir::transform Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">tvm
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacetvm.html">tvm</a></li><li class="navelem"><a class="el" href="namespacetvm_1_1s__tir.html">s_tir</a></li><li class="navelem"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html">transform</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">tvm::s_tir::transform Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a05f1bec61cbc63cdeebe9e5e2b1271f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a05f1bec61cbc63cdeebe9e5e2b1271f9">CanonicalizeLoop</a> ()</td></tr>
<tr class="memdesc:a05f1bec61cbc63cdeebe9e5e2b1271f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Canonicalize loop to start from zero .  <a href="namespacetvm_1_1s__tir_1_1transform.html#a05f1bec61cbc63cdeebe9e5e2b1271f9">More...</a><br /></td></tr>
<tr class="separator:a05f1bec61cbc63cdeebe9e5e2b1271f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a450da4d39a34a9dc570b8f4830ceab9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a450da4d39a34a9dc570b8f4830ceab9b">LowerCrossThreadReduction</a> ()</td></tr>
<tr class="memdesc:a450da4d39a34a9dc570b8f4830ceab9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower cross-thread reduction from thread bindings to intrinsic function calls.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a450da4d39a34a9dc570b8f4830ceab9b">More...</a><br /></td></tr>
<tr class="separator:a450da4d39a34a9dc570b8f4830ceab9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c3a3c41c574499dee7096bd0e7719d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a1c3a3c41c574499dee7096bd0e7719d8">LowerInitBlock</a> ()</td></tr>
<tr class="memdesc:a1c3a3c41c574499dee7096bd0e7719d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower block init stmt into IfThenElse stmts.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a1c3a3c41c574499dee7096bd0e7719d8">More...</a><br /></td></tr>
<tr class="separator:a1c3a3c41c574499dee7096bd0e7719d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31bee6f59acb6cc5ad81cf6387ab0a56"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a31bee6f59acb6cc5ad81cf6387ab0a56">PlanAndUpdateBufferAllocationLocation</a> ()</td></tr>
<tr class="memdesc:a31bee6f59acb6cc5ad81cf6387ab0a56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Locate the buffer allocation to the exact position (usually is the lca of buffer access). This pass will inject opaque block with alloc_buffers at the allocation site.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a31bee6f59acb6cc5ad81cf6387ab0a56">More...</a><br /></td></tr>
<tr class="separator:a31bee6f59acb6cc5ad81cf6387ab0a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f2797fd9b72e5880270a0f83aa79dc3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a8f2797fd9b72e5880270a0f83aa79dc3">ConvertBlocksToOpaque</a> ()</td></tr>
<tr class="memdesc:a8f2797fd9b72e5880270a0f83aa79dc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Substitute all the block vars with the PrimExprs they are bound to, indicated by the corresponding iter_values in BlockRealize, for opaque blocks by removing all . the iter_values in BlockRealize and iter_vars in Block.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a8f2797fd9b72e5880270a0f83aa79dc3">More...</a><br /></td></tr>
<tr class="separator:a8f2797fd9b72e5880270a0f83aa79dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acff3f0ecba9931aae7bac920fcce7d1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#acff3f0ecba9931aae7bac920fcce7d1b">LiftThreadBinding</a> ()</td></tr>
<tr class="memdesc:acff3f0ecba9931aae7bac920fcce7d1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lift the same thread bindings to their LCA loops.  <a href="namespacetvm_1_1s__tir_1_1transform.html#acff3f0ecba9931aae7bac920fcce7d1b">More...</a><br /></td></tr>
<tr class="separator:acff3f0ecba9931aae7bac920fcce7d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bffbda7a6ffb6f0ad09052399f459a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a0bffbda7a6ffb6f0ad09052399f459a4">CompactBufferAllocation</a> (bool is_strict=true)</td></tr>
<tr class="memdesc:a0bffbda7a6ffb6f0ad09052399f459a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compact the buffer access region by removing the buffer regions that are not accessed, i.e. narrowing the buffer shape and adjust the access region if necessary.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a0bffbda7a6ffb6f0ad09052399f459a4">More...</a><br /></td></tr>
<tr class="separator:a0bffbda7a6ffb6f0ad09052399f459a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6670978eac856100501e6b3b99b4cdaf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a6670978eac856100501e6b3b99b4cdaf">LowerMatchBuffer</a> ()</td></tr>
<tr class="memdesc:a6670978eac856100501e6b3b99b4cdaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remove match buffers inside the block. Also, it will validate the binding.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a6670978eac856100501e6b3b99b4cdaf">More...</a><br /></td></tr>
<tr class="separator:a6670978eac856100501e6b3b99b4cdaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a4d986d5c5beda2b0bb981ca9ce915c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a8a4d986d5c5beda2b0bb981ca9ce915c">InjectPermutedLayout</a> ()</td></tr>
<tr class="memdesc:a8a4d986d5c5beda2b0bb981ca9ce915c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inject permuted layout for shared memory.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a8a4d986d5c5beda2b0bb981ca9ce915c">More...</a><br /></td></tr>
<tr class="separator:a8a4d986d5c5beda2b0bb981ca9ce915c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a0c47b7a7bf9ea241bf12f35c3c24de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a5a0c47b7a7bf9ea241bf12f35c3c24de">TransformMmaBufferLayout</a> ()</td></tr>
<tr class="memdesc:a5a0c47b7a7bf9ea241bf12f35c3c24de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transform Mma scope (m16n8k8.matrixA/B/C) to local scope with layout transformation.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a5a0c47b7a7bf9ea241bf12f35c3c24de">More...</a><br /></td></tr>
<tr class="separator:a5a0c47b7a7bf9ea241bf12f35c3c24de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f9e53e9cb8395f2a1981c50bf4c7854"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a7f9e53e9cb8395f2a1981c50bf4c7854">LowerOpaqueBlock</a> ()</td></tr>
<tr class="memdesc:a7f9e53e9cb8395f2a1981c50bf4c7854"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remove the block to ensure that the TIR can not be scheduled again.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a7f9e53e9cb8395f2a1981c50bf4c7854">More...</a><br /></td></tr>
<tr class="separator:a7f9e53e9cb8395f2a1981c50bf4c7854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae38ddca5cabfa3b17781d9303db22d12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#ae38ddca5cabfa3b17781d9303db22d12">UnifyThreadBinding</a> ()</td></tr>
<tr class="memdesc:ae38ddca5cabfa3b17781d9303db22d12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unify all the thread bindings for "blockIdx.x/y/z", "threadIdx.x/y/z", and "vthread.x/y/z". Before the unification, two vars that are bound to a thread axis (e.g., "threadIdx.x") use different IterVars and variables in their AttrStmts. After the unification, we use a consolidated IterVar and a variable for them.  <a href="namespacetvm_1_1s__tir_1_1transform.html#ae38ddca5cabfa3b17781d9303db22d12">More...</a><br /></td></tr>
<tr class="separator:ae38ddca5cabfa3b17781d9303db22d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49bd59b9e76fcd5ea0b1217ed1e9b9a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a49bd59b9e76fcd5ea0b1217ed1e9b9a6">InjectSoftwarePipeline</a> ()</td></tr>
<tr class="memdesc:a49bd59b9e76fcd5ea0b1217ed1e9b9a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass transforms annotated loops into pipelined ones where producers and consumers are overlapped with the information provided in loop annotations, which enables optimization techniques like prefetching and pipeline parallelism.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a49bd59b9e76fcd5ea0b1217ed1e9b9a6">More...</a><br /></td></tr>
<tr class="separator:a49bd59b9e76fcd5ea0b1217ed1e9b9a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a2473f3c93a19447dd54737b49d675c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a0a2473f3c93a19447dd54737b49d675c">LowerAutoCopy</a> ()</td></tr>
<tr class="memdesc:a0a2473f3c93a19447dd54737b49d675c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Automatically do memory optimizations for auto copy blocks.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a0a2473f3c93a19447dd54737b49d675c">More...</a><br /></td></tr>
<tr class="separator:a0a2473f3c93a19447dd54737b49d675c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7065b57e2467c84f37e403c78babe5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#ab7065b57e2467c84f37e403c78babe5c">ManifestSharedMemoryLocalStage</a> ()</td></tr>
<tr class="memdesc:ab7065b57e2467c84f37e403c78babe5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add the explicit local stage for the shared memory access on GPU.  <a href="namespacetvm_1_1s__tir_1_1transform.html#ab7065b57e2467c84f37e403c78babe5c">More...</a><br /></td></tr>
<tr class="separator:ab7065b57e2467c84f37e403c78babe5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a742da29cff599de7b56a6cbe92ba11f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a742da29cff599de7b56a6cbe92ba11f8">AnnotateIrregularLoop</a> ()</td></tr>
<tr class="memdesc:a742da29cff599de7b56a6cbe92ba11f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Annotate irregular loop mark.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a742da29cff599de7b56a6cbe92ba11f8">More...</a><br /></td></tr>
<tr class="separator:a742da29cff599de7b56a6cbe92ba11f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d9ad51765f625bc3022b200ab682dd9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a6d9ad51765f625bc3022b200ab682dd9">LoopPartition</a> ()</td></tr>
<tr class="memdesc:a6d9ad51765f625bc3022b200ab682dd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">partition loops in the stmt.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a6d9ad51765f625bc3022b200ab682dd9">More...</a><br /></td></tr>
<tr class="separator:a6d9ad51765f625bc3022b200ab682dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2401b7506e08a1b86587cf290a82b8a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a2401b7506e08a1b86587cf290a82b8a9">InjectVirtualThread</a> ()</td></tr>
<tr class="memdesc:a2401b7506e08a1b86587cf290a82b8a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inject virtual thread loops.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a2401b7506e08a1b86587cf290a82b8a9">More...</a><br /></td></tr>
<tr class="separator:a2401b7506e08a1b86587cf290a82b8a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57529a9aa804742e2fe9f4ce99226f52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a57529a9aa804742e2fe9f4ce99226f52">InjectDoubleBuffer</a> ()</td></tr>
<tr class="memdesc:a57529a9aa804742e2fe9f4ce99226f52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inject double buffer statements.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a57529a9aa804742e2fe9f4ce99226f52">More...</a><br /></td></tr>
<tr class="separator:a57529a9aa804742e2fe9f4ce99226f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a037e97d08520c63791ded380c95ebb7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a037e97d08520c63791ded380c95ebb7a">HoistIfThenElse</a> (tvm::ffi::String variant=&quot;&quot;)</td></tr>
<tr class="memdesc:a037e97d08520c63791ded380c95ebb7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hoist loop-invariant IfThenElse nodes to outside the eligible loops.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a037e97d08520c63791ded380c95ebb7a">More...</a><br /></td></tr>
<tr class="separator:a037e97d08520c63791ded380c95ebb7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a314cbfe0162cc1ffb4e392761694191d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a314cbfe0162cc1ffb4e392761694191d">HoistExpression</a> ()</td></tr>
<tr class="memdesc:a314cbfe0162cc1ffb4e392761694191d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hoist loop-invariant expressions to outside the eligible loops.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a314cbfe0162cc1ffb4e392761694191d">More...</a><br /></td></tr>
<tr class="separator:a314cbfe0162cc1ffb4e392761694191d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab655ab1e0af8a741f66ef7c14347fccb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#ab655ab1e0af8a741f66ef7c14347fccb">RenormalizeSplitPattern</a> ()</td></tr>
<tr class="memdesc:ab655ab1e0af8a741f66ef7c14347fccb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Renormalize the split pattern from floordiv(floormod()) to floormod(floordiv()).  <a href="namespacetvm_1_1s__tir_1_1transform.html#ab655ab1e0af8a741f66ef7c14347fccb">More...</a><br /></td></tr>
<tr class="separator:ab655ab1e0af8a741f66ef7c14347fccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaa2770e18b9bf339ae775ee11270dc2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#adaa2770e18b9bf339ae775ee11270dc2">RewriteUnsafeSelect</a> ()</td></tr>
<tr class="memdesc:adaa2770e18b9bf339ae775ee11270dc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect and rewrite unsafe select that contains memory access.  <a href="namespacetvm_1_1s__tir_1_1transform.html#adaa2770e18b9bf339ae775ee11270dc2">More...</a><br /></td></tr>
<tr class="separator:adaa2770e18b9bf339ae775ee11270dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb68d51521f4f1c737b981c692071551"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#acb68d51521f4f1c737b981c692071551">InstrumentBoundCheckers</a> ()</td></tr>
<tr class="memdesc:acb68d51521f4f1c737b981c692071551"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruments bound checkers.  <a href="namespacetvm_1_1s__tir_1_1transform.html#acb68d51521f4f1c737b981c692071551">More...</a><br /></td></tr>
<tr class="separator:acb68d51521f4f1c737b981c692071551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a0be0d50d4d97932c374bd8c13f0aa8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a8a0be0d50d4d97932c374bd8c13f0aa8">InjectPTXLDG32</a> (bool enable_inject=true)</td></tr>
<tr class="memdesc:a8a0be0d50d4d97932c374bd8c13f0aa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rewrite global to local memory copy on CUDA with ldg32 instruction.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a8a0be0d50d4d97932c374bd8c13f0aa8">More...</a><br /></td></tr>
<tr class="separator:a8a0be0d50d4d97932c374bd8c13f0aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a768e4a30e4fffba1c8c768601c01997e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a768e4a30e4fffba1c8c768601c01997e">InstrumentProfileIntrinsics</a> ()</td></tr>
<tr class="memdesc:a768e4a30e4fffba1c8c768601c01997e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert intrinsic calls to instrument function and loop level profiling.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a768e4a30e4fffba1c8c768601c01997e">More...</a><br /></td></tr>
<tr class="separator:a768e4a30e4fffba1c8c768601c01997e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18138c42b071a35675954ba008eb3fe5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a18138c42b071a35675954ba008eb3fe5">LowerVtcmAlloc</a> ()</td></tr>
<tr class="memdesc:a18138c42b071a35675954ba008eb3fe5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower VTCM allocations.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a18138c42b071a35675954ba008eb3fe5">More...</a><br /></td></tr>
<tr class="separator:a18138c42b071a35675954ba008eb3fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8930746842b1a0e8034d481c882eada"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#af8930746842b1a0e8034d481c882eada">ThreadSync</a> (tvm::ffi::String storage_scope)</td></tr>
<tr class="memdesc:af8930746842b1a0e8034d481c882eada"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert sync between parallel read/write of shared buffers.  <a href="namespacetvm_1_1s__tir_1_1transform.html#af8930746842b1a0e8034d481c882eada">More...</a><br /></td></tr>
<tr class="separator:af8930746842b1a0e8034d481c882eada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeefa4cded1a911790ee8d73c2c128e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#afeefa4cded1a911790ee8d73c2c128e6">InferFragment</a> ()</td></tr>
<tr class="memdesc:afeefa4cded1a911790ee8d73c2c128e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Infer the TensorCore fragment information using tensor intrinsics.  <a href="namespacetvm_1_1s__tir_1_1transform.html#afeefa4cded1a911790ee8d73c2c128e6">More...</a><br /></td></tr>
<tr class="separator:afeefa4cded1a911790ee8d73c2c128e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96431fd68a613be6e994d86ce809bfd8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a96431fd68a613be6e994d86ce809bfd8">LowerThreadAllreduce</a> ()</td></tr>
<tr class="memdesc:a96431fd68a613be6e994d86ce809bfd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower cross thread allreduce.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a96431fd68a613be6e994d86ce809bfd8">More...</a><br /></td></tr>
<tr class="separator:a96431fd68a613be6e994d86ce809bfd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a812f1fb1db5263c32ec0aef0e9841821"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a812f1fb1db5263c32ec0aef0e9841821">LowerAsyncDMA</a> ()</td></tr>
<tr class="memdesc:a812f1fb1db5263c32ec0aef0e9841821"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower Async TIR primitives to DMA copy and wait builtins.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a812f1fb1db5263c32ec0aef0e9841821">More...</a><br /></td></tr>
<tr class="separator:a812f1fb1db5263c32ec0aef0e9841821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a661c1e2a859abfecb0e710de31b06937"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a661c1e2a859abfecb0e710de31b06937">InjectPTXAsyncCopy</a> ()</td></tr>
<tr class="memdesc:a661c1e2a859abfecb0e710de31b06937"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rewrite global to shared memory copy on CUDA with asynchronous copy.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a661c1e2a859abfecb0e710de31b06937">More...</a><br /></td></tr>
<tr class="separator:a661c1e2a859abfecb0e710de31b06937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5f770e4509106fa3a94e6f240491425"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#ae5f770e4509106fa3a94e6f240491425">MergeSharedMemoryAllocations</a> ()</td></tr>
<tr class="memdesc:ae5f770e4509106fa3a94e6f240491425"><td class="mdescLeft">&#160;</td><td class="mdescRight">Merge multiple TIR-level shared memory allocations into one.  <a href="namespacetvm_1_1s__tir_1_1transform.html#ae5f770e4509106fa3a94e6f240491425">More...</a><br /></td></tr>
<tr class="separator:ae5f770e4509106fa3a94e6f240491425"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a id="a742da29cff599de7b56a6cbe92ba11f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a742da29cff599de7b56a6cbe92ba11f8">&#9670;&nbsp;</a></span>AnnotateIrregularLoop()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a> tvm::s_tir::transform::AnnotateIrregularLoop </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Annotate irregular loop mark. </p>

</div>
</div>
<a id="a05f1bec61cbc63cdeebe9e5e2b1271f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05f1bec61cbc63cdeebe9e5e2b1271f9">&#9670;&nbsp;</a></span>CanonicalizeLoop()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a> tvm::s_tir::transform::CanonicalizeLoop </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Canonicalize loop to start from zero . </p>
<dl class="section return"><dt>Returns</dt><dd>The pass. </dd></dl>

</div>
</div>
<a id="a0bffbda7a6ffb6f0ad09052399f459a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bffbda7a6ffb6f0ad09052399f459a4">&#9670;&nbsp;</a></span>CompactBufferAllocation()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a> tvm::s_tir::transform::CompactBufferAllocation </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_strict</em> = <code>true</code></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Compact the buffer access region by removing the buffer regions that are not accessed, i.e. narrowing the buffer shape and adjust the access region if necessary. </p>
<p>Before narrowing, <code>B</code> is a <code>[16, 16]</code> buffer, but only a skinny vector <code>B[i, 0:16]</code> is accessed.</p>
<div class="fragment"><div class="line"><span class="keywordflow">for</span> i in range(0, 16):</div>
<div class="line">    with T.sblock():</div>
<div class="line">        B = T.alloc_buffer(16, 16)</div>
<div class="line">        for j in range(0, 16):</div>
<div class="line">            B[i, j] = A[i, j] + 1</div>
<div class="line">        for j in range(0, 16):</div>
<div class="line">            C[i, j] = B[i, j] + 1</div>
</div><!-- fragment --><p>This pass narrows the buffer shape and adjust its accessed region accordingly. In this particular case, because only a <code>1 * 16</code> vector of <code>B</code> is accessed, the pass narrows <code>B</code> to shape <code>[1, 16]</code>, and changes the access to <code>B[i, j]</code> to <code>B[0, j]</code>.</p>
<div class="fragment"><div class="line"><span class="keywordflow">for</span> i in range(0, 16):</div>
<div class="line">    with T.sblock():</div>
<div class="line">        B = T.alloc_buffer(1, 16)</div>
<div class="line">        for j in range(0, 16):</div>
<div class="line">            B[0, j] = A[i, j] + 1</div>
<div class="line">        for j in range(0, 16):</div>
<div class="line">            C[i, j] = B[0, j] + 1</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">is_strict</td><td>ensure the compacted shape always smaller than the original shape. otherwise it allows to grow the shape to match actual accessed buffer regions. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The pass. </dd></dl>

</div>
</div>
<a id="a8f2797fd9b72e5880270a0f83aa79dc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f2797fd9b72e5880270a0f83aa79dc3">&#9670;&nbsp;</a></span>ConvertBlocksToOpaque()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a> tvm::s_tir::transform::ConvertBlocksToOpaque </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Substitute all the block vars with the PrimExprs they are bound to, indicated by the corresponding iter_values in BlockRealize, for opaque blocks by removing all . the iter_values in BlockRealize and iter_vars in Block. </p>
<dl class="section return"><dt>Returns</dt><dd>The pass. </dd></dl>

</div>
</div>
<a id="a314cbfe0162cc1ffb4e392761694191d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a314cbfe0162cc1ffb4e392761694191d">&#9670;&nbsp;</a></span>HoistExpression()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a> tvm::s_tir::transform::HoistExpression </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Hoist loop-invariant expressions to outside the eligible loops. </p>
<p>Can hoist conditionals used in IfThenElse statements and expressions, bindings of variables in Let statements and expressions, or boolean expressions, configurable to enable/disable each hoistable type.</p>
<dl class="section return"><dt>Returns</dt><dd>The pass. </dd></dl>

</div>
</div>
<a id="a037e97d08520c63791ded380c95ebb7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a037e97d08520c63791ded380c95ebb7a">&#9670;&nbsp;</a></span>HoistIfThenElse()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a> tvm::s_tir::transform::HoistIfThenElse </td>
          <td>(</td>
          <td class="paramtype">tvm::ffi::String&#160;</td>
          <td class="paramname"><em>variant</em> = <code>&quot;&quot;</code></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Hoist loop-invariant IfThenElse nodes to outside the eligible loops. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">variant</td><td>The variant of the pass. variant can have any one of following values ["basic", ""(Default)]. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The pass. </dd></dl>

</div>
</div>
<a id="afeefa4cded1a911790ee8d73c2c128e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeefa4cded1a911790ee8d73c2c128e6">&#9670;&nbsp;</a></span>InferFragment()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a> tvm::s_tir::transform::InferFragment </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Infer the TensorCore fragment information using tensor intrinsics. </p>
<dl class="section return"><dt>Returns</dt><dd>The pass. </dd></dl>

</div>
</div>
<a id="a57529a9aa804742e2fe9f4ce99226f52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57529a9aa804742e2fe9f4ce99226f52">&#9670;&nbsp;</a></span>InjectDoubleBuffer()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a> tvm::s_tir::transform::InjectDoubleBuffer </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Inject double buffer statements. </p>
<dl class="section return"><dt>Returns</dt><dd>The pass. </dd></dl>

</div>
</div>
<a id="a8a4d986d5c5beda2b0bb981ca9ce915c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a4d986d5c5beda2b0bb981ca9ce915c">&#9670;&nbsp;</a></span>InjectPermutedLayout()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a> tvm::s_tir::transform::InjectPermutedLayout </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Inject permuted layout for shared memory. </p>
<dl class="section return"><dt>Returns</dt><dd>The pass. </dd></dl>

</div>
</div>
<a id="a661c1e2a859abfecb0e710de31b06937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a661c1e2a859abfecb0e710de31b06937">&#9670;&nbsp;</a></span>InjectPTXAsyncCopy()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a> tvm::s_tir::transform::InjectPTXAsyncCopy </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rewrite global to shared memory copy on CUDA with asynchronous copy. </p>
<dl class="section return"><dt>Returns</dt><dd>The pass. </dd></dl>

</div>
</div>
<a id="a8a0be0d50d4d97932c374bd8c13f0aa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a0be0d50d4d97932c374bd8c13f0aa8">&#9670;&nbsp;</a></span>InjectPTXLDG32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a> tvm::s_tir::transform::InjectPTXLDG32 </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable_inject</em> = <code>true</code></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rewrite global to local memory copy on CUDA with ldg32 instruction. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">enable_inject</td><td>Whether to enable injection. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The pass. </dd></dl>

</div>
</div>
<a id="a49bd59b9e76fcd5ea0b1217ed1e9b9a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49bd59b9e76fcd5ea0b1217ed1e9b9a6">&#9670;&nbsp;</a></span>InjectSoftwarePipeline()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a> tvm::s_tir::transform::InjectSoftwarePipeline </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This pass transforms annotated loops into pipelined ones where producers and consumers are overlapped with the information provided in loop annotations, which enables optimization techniques like prefetching and pipeline parallelism. </p>
<p>The pipeline scope consists of the direct children of the annotated loop (ignoring SBlockRealize, SBlock, SeqStmt), and the number of children is denoted by <code>n</code> in the documentation.</p>
<p>The following annotations are used to guide the loop transformation:</p>
<p>1) Loop annotation <code>software_pipeline_stage</code> defines the pipeline stage. An array of <code>n</code> integers, and each element should be in range [0, max_stage], where max_stage is the maximum (inclusive) stage. 2) Loop annotation <code>software_pipeline_order</code> defines the pipeline order. An array of <code>n</code> integers, a permutation of [0, 1, ..., num_components - 1]; 3) SBlock annotation <code>double_buffer_scope</code> controls certain buffer sizes to allow decoupling of read/write dependency. It's an integer index of the write regions of the block.</p>
<p>Every annotated loop is transformed into a loop with three blocks as its direct children:</p>
<p>1) Prologue block, where components whose stage is less than <code>max_stage</code> is executed;</p>
<p>2) Body block, where all the components are executed;</p>
<p>3) Epilogue block, where only components whose stage is greater than 0 will be executed. The execution order is controlled by the annotation <code>software_pipeline_order</code>, and thus could be different than the original order.</p>
<p>Note: For nested software pipelines, the inner software pipeline will be generated first, which may affect the number of the direct children of the outer loop. In this case, the annotations for the outer software pipeline should include the result of the inner software pipeline, which is the three blocks as discussed above.</p>
<dl class="section return"><dt>Returns</dt><dd>The IR transform pass. </dd></dl>

</div>
</div>
<a id="a2401b7506e08a1b86587cf290a82b8a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2401b7506e08a1b86587cf290a82b8a9">&#9670;&nbsp;</a></span>InjectVirtualThread()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a> tvm::s_tir::transform::InjectVirtualThread </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Inject virtual thread loops. </p>
<dl class="section return"><dt>Returns</dt><dd>The pass. </dd></dl>

</div>
</div>
<a id="acb68d51521f4f1c737b981c692071551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb68d51521f4f1c737b981c692071551">&#9670;&nbsp;</a></span>InstrumentBoundCheckers()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a> tvm::s_tir::transform::InstrumentBoundCheckers </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Instruments bound checkers. </p>
<dl class="section return"><dt>Returns</dt><dd>The pass. </dd></dl>

</div>
</div>
<a id="a768e4a30e4fffba1c8c768601c01997e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a768e4a30e4fffba1c8c768601c01997e">&#9670;&nbsp;</a></span>InstrumentProfileIntrinsics()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a> tvm::s_tir::transform::InstrumentProfileIntrinsics </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Insert intrinsic calls to instrument function and loop level profiling. </p>
<dl class="section return"><dt>Returns</dt><dd>The pass. </dd></dl>

</div>
</div>
<a id="acff3f0ecba9931aae7bac920fcce7d1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acff3f0ecba9931aae7bac920fcce7d1b">&#9670;&nbsp;</a></span>LiftThreadBinding()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a> tvm::s_tir::transform::LiftThreadBinding </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lift the same thread bindings to their LCA loops. </p>
<dl class="section return"><dt>Returns</dt><dd>The pass. </dd></dl>

</div>
</div>
<a id="a6d9ad51765f625bc3022b200ab682dd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d9ad51765f625bc3022b200ab682dd9">&#9670;&nbsp;</a></span>LoopPartition()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a> tvm::s_tir::transform::LoopPartition </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>partition loops in the stmt. </p>
<dl class="section return"><dt>Returns</dt><dd>The pass. </dd></dl>

</div>
</div>
<a id="a812f1fb1db5263c32ec0aef0e9841821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a812f1fb1db5263c32ec0aef0e9841821">&#9670;&nbsp;</a></span>LowerAsyncDMA()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a> tvm::s_tir::transform::LowerAsyncDMA </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lower Async TIR primitives to DMA copy and wait builtins. </p>
<dl class="section return"><dt>Returns</dt><dd>The pass. </dd></dl>

</div>
</div>
<a id="a0a2473f3c93a19447dd54737b49d675c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a2473f3c93a19447dd54737b49d675c">&#9670;&nbsp;</a></span>LowerAutoCopy()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a> tvm::s_tir::transform::LowerAutoCopy </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Automatically do memory optimizations for auto copy blocks. </p>
<dl class="section return"><dt>Returns</dt><dd>The pass. </dd></dl>

</div>
</div>
<a id="a450da4d39a34a9dc570b8f4830ceab9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a450da4d39a34a9dc570b8f4830ceab9b">&#9670;&nbsp;</a></span>LowerCrossThreadReduction()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a> tvm::s_tir::transform::LowerCrossThreadReduction </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lower cross-thread reduction from thread bindings to intrinsic function calls. </p>
<dl class="section return"><dt>Returns</dt><dd>The pass. </dd></dl>

</div>
</div>
<a id="a1c3a3c41c574499dee7096bd0e7719d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c3a3c41c574499dee7096bd0e7719d8">&#9670;&nbsp;</a></span>LowerInitBlock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a> tvm::s_tir::transform::LowerInitBlock </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lower block init stmt into IfThenElse stmts. </p>
<dl class="section return"><dt>Returns</dt><dd>The pass. </dd></dl>

</div>
</div>
<a id="a6670978eac856100501e6b3b99b4cdaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6670978eac856100501e6b3b99b4cdaf">&#9670;&nbsp;</a></span>LowerMatchBuffer()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a> tvm::s_tir::transform::LowerMatchBuffer </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Remove match buffers inside the block. Also, it will validate the binding. </p>
<dl class="section return"><dt>Returns</dt><dd>The pass. </dd></dl>

</div>
</div>
<a id="a7f9e53e9cb8395f2a1981c50bf4c7854"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f9e53e9cb8395f2a1981c50bf4c7854">&#9670;&nbsp;</a></span>LowerOpaqueBlock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a> tvm::s_tir::transform::LowerOpaqueBlock </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Remove the block to ensure that the TIR can not be scheduled again. </p>
<dl class="section return"><dt>Returns</dt><dd>The pass. </dd></dl>

</div>
</div>
<a id="a96431fd68a613be6e994d86ce809bfd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96431fd68a613be6e994d86ce809bfd8">&#9670;&nbsp;</a></span>LowerThreadAllreduce()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a> tvm::s_tir::transform::LowerThreadAllreduce </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lower cross thread allreduce. </p>
<dl class="section return"><dt>Returns</dt><dd>The pass. </dd></dl>

</div>
</div>
<a id="a18138c42b071a35675954ba008eb3fe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18138c42b071a35675954ba008eb3fe5">&#9670;&nbsp;</a></span>LowerVtcmAlloc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a> tvm::s_tir::transform::LowerVtcmAlloc </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lower VTCM allocations. </p>
<dl class="section return"><dt>Returns</dt><dd>The pass. </dd></dl>

</div>
</div>
<a id="ab7065b57e2467c84f37e403c78babe5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7065b57e2467c84f37e403c78babe5c">&#9670;&nbsp;</a></span>ManifestSharedMemoryLocalStage()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a> tvm::s_tir::transform::ManifestSharedMemoryLocalStage </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Add the explicit local stage for the shared memory access on GPU. </p>
<dl class="section return"><dt>Returns</dt><dd>The pass. </dd></dl>

</div>
</div>
<a id="ae5f770e4509106fa3a94e6f240491425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5f770e4509106fa3a94e6f240491425">&#9670;&nbsp;</a></span>MergeSharedMemoryAllocations()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a> tvm::s_tir::transform::MergeSharedMemoryAllocations </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Merge multiple TIR-level shared memory allocations into one. </p>
<dl class="section return"><dt>Returns</dt><dd>The pass. </dd></dl>

</div>
</div>
<a id="a31bee6f59acb6cc5ad81cf6387ab0a56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31bee6f59acb6cc5ad81cf6387ab0a56">&#9670;&nbsp;</a></span>PlanAndUpdateBufferAllocationLocation()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a> tvm::s_tir::transform::PlanAndUpdateBufferAllocationLocation </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Locate the buffer allocation to the exact position (usually is the lca of buffer access). This pass will inject opaque block with alloc_buffers at the allocation site. </p>
<dl class="section return"><dt>Returns</dt><dd>The pass. </dd></dl>

</div>
</div>
<a id="ab655ab1e0af8a741f66ef7c14347fccb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab655ab1e0af8a741f66ef7c14347fccb">&#9670;&nbsp;</a></span>RenormalizeSplitPattern()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a> tvm::s_tir::transform::RenormalizeSplitPattern </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Renormalize the split pattern from floordiv(floormod()) to floormod(floordiv()). </p>
<dl class="section return"><dt>Returns</dt><dd>The pass. </dd></dl>

</div>
</div>
<a id="adaa2770e18b9bf339ae775ee11270dc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaa2770e18b9bf339ae775ee11270dc2">&#9670;&nbsp;</a></span>RewriteUnsafeSelect()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a> tvm::s_tir::transform::RewriteUnsafeSelect </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Detect and rewrite unsafe select that contains memory access. </p>
<dl class="section return"><dt>Returns</dt><dd>The pass. </dd></dl>

</div>
</div>
<a id="af8930746842b1a0e8034d481c882eada"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8930746842b1a0e8034d481c882eada">&#9670;&nbsp;</a></span>ThreadSync()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a> tvm::s_tir::transform::ThreadSync </td>
          <td>(</td>
          <td class="paramtype">tvm::ffi::String&#160;</td>
          <td class="paramname"><em>storage_scope</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Insert sync between parallel read/write of shared buffers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">storage_scope</td><td>The storage scope considered. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The pass. </dd></dl>

</div>
</div>
<a id="a5a0c47b7a7bf9ea241bf12f35c3c24de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a0c47b7a7bf9ea241bf12f35c3c24de">&#9670;&nbsp;</a></span>TransformMmaBufferLayout()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a> tvm::s_tir::transform::TransformMmaBufferLayout </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transform Mma scope (m16n8k8.matrixA/B/C) to local scope with layout transformation. </p>
<dl class="section return"><dt>Returns</dt><dd>The pass. </dd></dl>

</div>
</div>
<a id="ae38ddca5cabfa3b17781d9303db22d12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae38ddca5cabfa3b17781d9303db22d12">&#9670;&nbsp;</a></span>UnifyThreadBinding()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtvm_1_1transform_1_1Pass.html">Pass</a> tvm::s_tir::transform::UnifyThreadBinding </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unify all the thread bindings for "blockIdx.x/y/z", "threadIdx.x/y/z", and "vthread.x/y/z". Before the unification, two vars that are bound to a thread axis (e.g., "threadIdx.x") use different IterVars and variables in their AttrStmts. After the unification, we use a consolidated IterVar and a variable for them. </p>
<dl class="section return"><dt>Returns</dt><dd>The pass. </dd></dl>
<dl class="section note"><dt>Note</dt><dd><code>vthread</code> is a legacy behavior that will be deprecated, though thread bindings of <code>vthread</code> are still also unified in this pass. Please use <code>vthread.x</code>, <code>vthread.y</code> and <code>vthread.z</code> instead. </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
