$date
	Sat Sep 05 22:36:52 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 3 ! Y3 [2:0] $end
$var wire 1 " Y1 $end
$var wire 4 # Q [3:0] $end
$var reg 1 $ A $end
$var reg 1 % A3 $end
$var reg 1 & B $end
$var reg 4 ' D [3:0] $end
$var reg 1 ( clk $end
$var reg 1 ) reset $end
$var reg 1 * set $end
$scope module FF $end
$var wire 4 + D [3:0] $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var wire 1 * set $end
$var wire 4 , Q [3:0] $end
$scope module K0 $end
$var wire 1 - D1 $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var wire 1 * set $end
$var reg 1 . Q1 $end
$upscope $end
$scope module K1 $end
$var wire 1 / D1 $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var wire 1 * set $end
$var reg 1 0 Q1 $end
$upscope $end
$scope module K2 $end
$var wire 1 1 D1 $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var wire 1 * set $end
$var reg 1 2 Q1 $end
$upscope $end
$scope module K3 $end
$var wire 1 3 D1 $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var wire 1 * set $end
$var reg 1 4 Q1 $end
$upscope $end
$upscope $end
$scope module FG $end
$var wire 1 $ A $end
$var wire 1 & B $end
$var wire 1 5 E0 $end
$var wire 1 6 E1 $end
$var wire 1 " Y1 $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var wire 1 * set $end
$var wire 1 7 S1 $end
$var wire 1 8 S0 $end
$scope module C0 $end
$var wire 1 5 D1 $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var wire 1 * set $end
$var reg 1 8 Q1 $end
$upscope $end
$scope module C1 $end
$var wire 1 6 D1 $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var wire 1 * set $end
$var reg 1 7 Q1 $end
$upscope $end
$upscope $end
$scope module FI $end
$var wire 1 % A3 $end
$var wire 1 9 N0 $end
$var wire 1 : N1 $end
$var wire 1 ; N2 $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var wire 1 * set $end
$var wire 3 < Y3 [2:0] $end
$var wire 1 = F2 $end
$var wire 1 > F1 $end
$var wire 1 ? F0 $end
$scope module S00 $end
$var wire 1 9 D1 $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var wire 1 * set $end
$var reg 1 ? Q1 $end
$upscope $end
$scope module S11 $end
$var wire 1 : D1 $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var wire 1 * set $end
$var reg 1 > Q1 $end
$upscope $end
$scope module S22 $end
$var wire 1 ; D1 $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var wire 1 * set $end
$var reg 1 = Q1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x?
x>
x=
bx <
x;
x:
x9
x8
x7
x6
x5
x4
03
x2
01
x0
0/
x.
0-
bx ,
b0 +
0*
0)
0(
b0 '
x&
x%
x$
bx #
x"
bx !
$end
#3
05
0"
1;
0.
00
02
b0 #
b0 ,
04
08
07
b0 !
b0 <
0?
0>
0=
1)
#4
0)
#5
x5
0;
1=
x>
bx !
bx <
x?
x7
1(
#10
0(
#14
1-
1/
11
13
b1111 '
b1111 +
#15
x"
bx !
bx <
1;
1.
10
12
b1111 #
b1111 ,
14
x8
0=
1(
#20
0(
#24
0/
03
b101 '
b101 +
#25
0;
1=
04
b101 #
b101 ,
00
1(
#28
05
0"
1;
0.
b0 #
b0 ,
02
08
07
b0 !
b0 <
0?
0>
0=
1)
#29
0)
#30
0(
#35
x5
0;
1=
x>
bx !
bx <
x?
x7
12
b101 #
b101 ,
1.
1(
#39
0-
1/
01
13
b1010 '
b1010 +
#40
0(
#45
x"
bx !
bx <
1;
0.
10
02
b1010 #
b1010 ,
14
x8
0=
1(
#49
1*
#50
0(
#55
06
0;
1=
1>
b100 !
b100 <
1?
17
18
12
b1111 #
b1111 ,
1.
1(
#59
0*
#60
0(
#65
x6
1;
0.
b1010 #
b1010 ,
02
x8
07
bx !
bx <
x?
x>
0=
1(
#69
1-
0/
03
b1 '
b1 +
#70
0(
#75
0;
1=
x7
04
00
b1 #
b1 ,
1.
1(
#79
0-
1/
11
b110 '
b110 +
#80
0(
#85
bx !
bx <
1;
0.
10
b110 #
b110 ,
12
0=
1(
#90
05
06
0"
0(
0&
0$
#95
0>
b0 !
b0 <
0?
07
08
02
b0 #
b0 ,
00
1(
1)
#100
0(
0)
#105
0;
10
b110 #
b110 ,
12
bx !
bx <
x?
x>
1=
1(
#110
0(
1$
#115
bx !
bx <
1;
0=
1(
#120
16
0(
0$
1&
#125
06
15
0;
17
1=
1(
#130
0(
1$
#135
bx !
bx <
1"
1;
0=
07
18
1(
#140
0(
#145
0;
1=
1(
#150
0(
1%
#155
09
0:
16
05
0"
1;
0=
0>
b0 !
b0 <
0?
08
02
b0 #
b0 ,
00
1(
1)
#160
0(
0)
#165
06
1:
15
b1 !
b1 <
0;
10
b110 #
b110 ,
12
17
1=
1(
#170
0(
#175
1:
b11 !
b11 <
1"
1;
0=
1>
07
18
1(
#180
0(
#185
19
0:
b10 !
b10 <
0;
1=
1(
#190
0(
#195
1;
0=
0>
b110 !
b110 <
1?
1(
#200
0(
#205
1:
b111 !
b111 <
0;
1=
1(
#210
0(
#215
1:
b101 !
b101 <
1;
0=
1>
1(
#220
0(
#225
0:
09
b100 !
b100 <
0;
1=
1(
#230
0(
#235
1;
0=
0>
b0 !
b0 <
0?
1(
#240
0(
#245
1:
b1 !
b1 <
0;
1=
1(
#250
0(
#255
1:
b11 !
b11 <
1;
0=
1>
1(
#260
0:
0(
0%
#265
0:
b1 !
b1 <
0;
0>
1=
1(
#270
0(
#275
1:
19
b0 !
b0 <
1;
0=
1(
#280
0(
#285
0;
b100 !
b100 <
1?
1>
1=
1(
#290
0(
#295
0:
b101 !
b101 <
1;
0=
1(
#300
0(
#305
0:
0;
0>
1=
1(
#310
0(
