diff -Naurw ./arch/arm/boot/dts/stm32mp157a-av96.dts ../kernel-source/arch/arm/boot/dts/stm32mp157a-av96.dts
--- ./arch/arm/boot/dts/stm32mp157a-av96.dts	2020-03-20 15:20:23.395272809 +0100
+++ ../kernel-source/arch/arm/boot/dts/stm32mp157a-av96.dts	2020-03-20 15:18:18.009420888 +0100
@@ -477,7 +477,9 @@
 	status = "okay";
 	/delete-property/dmas;
 	/delete-property/dma-names;
+	clock-frequency = <1000000>;
 
+#if 0
 	ov5640: camera@3c {
 		compatible = "ovti,ov5640";
 		reg = <0x3c>;
@@ -505,6 +507,38 @@
 		};
 	};
 
+#else
+
+	ap1302: camera@3d {
+		compatible = "on,ap1302";
+		reg = <0x3d>;
+		pinctrl-names = "default", "sleep";
+		pinctrl-0 = <&rcc_pins_a>;
+		pinctrl-1 = <&rcc_sleep_pins_a>;
+		clocks = <&rcc CK_MCO1>;
+		clock-names = "xclk";
+		assigned-clocks = <&rcc CK_MCO1>;
+		assigned-clock-parents = <&rcc CK_HSE>;
+		assigned-clock-rates = <24000000>;
+		DOVDD-supply = <&v1v8>;
+		reset-gpios = <&gpioc 3 GPIO_ACTIVE_LOW>;
+		powerdown-gpios = <&gpiod 14 GPIO_ACTIVE_HIGH>;
+		i2csel-gpios = <&gpiof 12 GPIO_ACTIVE_HIGH>;
+		pwrcam-gpios = <&gpiob 5 GPIO_ACTIVE_HIGH>;
+		rotation = <180>;
+		status = "okay";
+
+		port {
+			ap1302_0: endpoint {
+				remote-endpoint = <&mipid02_0>;
+				clock-lanes = <0>;
+				data-lanes = <1 2>;
+				pclk-max-frequency = <77000000>;
+			};
+		};
+	};
+#endif
+
 #if 0
 	wm8994: wm8994@1b {
 		compatible = "wlf,wm8994";
@@ -618,10 +652,17 @@
 			port@0 {
 				reg = <0>;
 
+#if 0
 				mipid02_0: endpoint {
 					data-lanes = <1 2>;
 					remote-endpoint = <&ov5640_0>;
 				};
+#else
+				mipid02_0: endpoint {
+					data-lanes = <1 2>;
+					remote-endpoint = <&ap1302_0>;
+				};
+#endif
 			};
 			port@2 {
 				reg = <2>;
diff -Naurw ./drivers/media/i2c/ap1302.c ../kernel-source/drivers/media/i2c/ap1302.c
--- ./drivers/media/i2c/ap1302.c	1970-01-01 01:00:00.000000000 +0100
+++ ../kernel-source/drivers/media/i2c/ap1302.c	2020-03-20 15:18:29.457589488 +0100
@@ -0,0 +1,3857 @@
+/*
+ * Copyright (C) 2011-2013 Freescale Semiconductor, Inc. All Rights Reserved.
+ * Copyright (C) 2014-2017 Mentor Graphics Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ */
+
+#include <linux/clk.h>
+#include <linux/clk-provider.h>
+#include <linux/clkdev.h>
+#include <linux/ctype.h>
+#include <linux/delay.h>
+#include <linux/device.h>
+#include <linux/gpio/consumer.h>
+#include <linux/i2c.h>
+#include <linux/init.h>
+#include <linux/module.h>
+#include <linux/of_device.h>
+#include <linux/regulator/consumer.h>
+#include <linux/sched/signal.h>
+#include <linux/slab.h>
+#include <linux/types.h>
+#include <linux/firmware.h>
+#include <media/v4l2-async.h>
+#include <media/v4l2-ctrls.h>
+#include <media/v4l2-device.h>
+#include <media/v4l2-event.h>
+#include <media/v4l2-fwnode.h>
+#include <media/v4l2-subdev.h>
+
+
+/* min/typical/max system clock (xclk) frequencies */
+#define AP1302_XCLK_MIN 24000000
+#define AP1302_XCLK_MAX 24000000
+
+#define AP1302_I2C_LINE_MAX     256
+#define AP1302_BOOTDATA_WRAP    0xa000
+
+#define AP1302_DEFAULT_SLAVE_ID 0x3d
+
+#define AP1302_STREAM_AFTER     ( 48 * 1024 )
+
+#define AP1302_REG_CHIP_ID		        0x0000
+#define AP1302_REG_FRAME_CNT	        0x0002
+#define AP1302_REG_MFR    		        0x0004
+
+#define AP1302_REG_OUT0_WIDTH           0x0084
+#define AP1302_REG_OUT0_HEIGHT          0x0086
+#define AP1302_REG_OUT0_FMT             0x0088
+#define AP1302_REG_OUT1_WIDTH           0x0092
+#define AP1302_REG_OUT1_HEIGHT          0x0094
+#define AP1302_REG_OUT1_FMT             0x0096
+#define AP1302_REG_SENSOR_WIDTH         0x00c4
+#define AP1302_REG_SENSOR_HEIGHT        0x00c6
+
+#define AP1302_REG_UPTIME_SEC           0x0E34
+#define AP1302_REG_UPTIME_SEC_FRAC      0x0E38
+
+#define AP1302_REG_BOOTDATA_STAGE       0x6002
+#define AP1302_REG_SYS_START            0x601a
+#define AP1302_REG_BOOTDATA_CHSUM       0x6134
+
+#define AP1302_REG_PREVIEW_W	        0x2000
+#define AP1302_REG_PREVIEW_H	        0x2002
+
+#define AP1302_REG_BOOTDATA_START       0x8000
+#define AP1302_REG_BOOTDATA_WRAP        0xa000
+
+#define AP1302_REG_ADVANCED_BASE        0xf038
+
+#define AP1302_SYS_START_PLL_LOCK       0x8000
+
+#define AP1302_CHIP_VERSION     0x0265
+#define AP1302_CHIP_MFR         0x0006
+
+
+#if 0
+#define AP1302_REG_SYS_RESET02		0x3002
+#define AP1302_REG_SYS_CLOCK_ENABLE02	0x3006
+#define AP1302_REG_SYS_CTRL0		0x3008
+#define AP1302_REG_CHIP_ID		0x300a
+#define AP1302_REG_IO_MIPI_CTRL00	0x300e
+#define AP1302_REG_PAD_OUTPUT_ENABLE01	0x3017
+#define AP1302_REG_PAD_OUTPUT_ENABLE02	0x3018
+#define AP1302_REG_PAD_OUTPUT00		0x3019
+#define AP1302_REG_SYSTEM_CONTROL1	0x302e
+#define AP1302_REG_SC_PLL_CTRL0		0x3034
+#define AP1302_REG_SC_PLL_CTRL1		0x3035
+#define AP1302_REG_SC_PLL_CTRL2		0x3036
+#define AP1302_REG_SC_PLL_CTRL3		0x3037
+#define AP1302_REG_SLAVE_ID		0x3100
+#define AP1302_REG_SCCB_SYS_CTRL1	0x3103
+#define AP1302_REG_SYS_ROOT_DIVIDER	0x3108
+#define AP1302_REG_AWB_R_GAIN		0x3400
+#define AP1302_REG_AWB_G_GAIN		0x3402
+#define AP1302_REG_AWB_B_GAIN		0x3404
+#define AP1302_REG_AWB_MANUAL_CTRL	0x3406
+#define AP1302_REG_AEC_PK_EXPOSURE_HI	0x3500
+#define AP1302_REG_AEC_PK_EXPOSURE_MED	0x3501
+#define AP1302_REG_AEC_PK_EXPOSURE_LO	0x3502
+#define AP1302_REG_AEC_PK_MANUAL	0x3503
+#define AP1302_REG_AEC_PK_REAL_GAIN	0x350a
+#define AP1302_REG_AEC_PK_VTS		0x350c
+#define AP1302_REG_TIMING_DVPHO		0x3808
+#define AP1302_REG_TIMING_DVPVO		0x380a
+#define AP1302_REG_TIMING_HTS		0x380c
+#define AP1302_REG_TIMING_VTS		0x380e
+#define AP1302_REG_TIMING_TC_REG20	0x3820
+#define AP1302_REG_TIMING_TC_REG21	0x3821
+#define AP1302_REG_DVP_PCLK_DIVIDER	0x3824
+#define AP1302_REG_AEC_CTRL00		0x3a00
+#define AP1302_REG_AEC_B50_STEP		0x3a08
+#define AP1302_REG_AEC_B60_STEP		0x3a0a
+#define AP1302_REG_AEC_CTRL0D		0x3a0d
+#define AP1302_REG_AEC_CTRL0E		0x3a0e
+#define AP1302_REG_AEC_CTRL0F		0x3a0f
+#define AP1302_REG_AEC_CTRL10		0x3a10
+#define AP1302_REG_AEC_CTRL11		0x3a11
+#define AP1302_REG_AEC_CTRL1B		0x3a1b
+#define AP1302_REG_AEC_CTRL1E		0x3a1e
+#define AP1302_REG_AEC_CTRL1F		0x3a1f
+#define AP1302_REG_HZ5060_CTRL00	0x3c00
+#define AP1302_REG_HZ5060_CTRL01	0x3c01
+#define AP1302_REG_SIGMADELTA_CTRL0C	0x3c0c
+#define AP1302_REG_FRAME_CTRL01		0x4202
+#define AP1302_REG_FORMAT_CONTROL00	0x4300
+#define AP1302_REG_VFIFO_HSIZE		0x4602
+#define AP1302_REG_VFIFO_VSIZE		0x4604
+#define AP1302_REG_JPG_MODE_SELECT	0x4713
+#define AP1302_REG_POLARITY_CTRL00	0x4740
+#define AP1302_REG_MIPI_CTRL00		0x4800
+#define AP1302_REG_DEBUG_MODE		0x4814
+#define AP1302_REG_ISP_FORMAT_MUX_CTRL	0x501f
+#define AP1302_REG_PRE_ISP_TEST_SET1	0x503d
+#define AP1302_REG_SDE_CTRL0		0x5580
+#define AP1302_REG_SDE_CTRL1		0x5581
+#define AP1302_REG_SDE_CTRL3		0x5583
+#define AP1302_REG_SDE_CTRL4		0x5584
+#define AP1302_REG_SDE_CTRL5		0x5585
+#define AP1302_REG_AVG_READOUT		0x56a1
+
+#define FOCUS_NOT_INITIALIZED		0xFFFF
+
+#endif
+
+enum ap1302_mode_id {
+	AP1302_MODE_VGA_640_480 = 0,
+	AP1302_MODE_720P_1280_720,
+	AP1302_NUM_MODES,
+};
+
+enum ap1302_frame_rate {
+	AP1302_15_FPS = 0,
+	AP1302_30_FPS,
+	AP1302_NUM_FRAMERATES,
+};
+
+enum ap1302_format_mux {
+	AP1302_FMT_MUX_YUV422 = 0,
+	AP1302_FMT_MUX_RGB,
+};
+
+struct ap1302_pixfmt {
+	u32 code;
+	u32 colorspace;
+};
+
+#if 1
+static const struct ap1302_pixfmt ap1302_formats[] = {
+	{ MEDIA_BUS_FMT_RGB565_2X8_LE, V4L2_COLORSPACE_SRGB, },
+	{ MEDIA_BUS_FMT_RGB565_2X8_BE, V4L2_COLORSPACE_SRGB, },
+};
+#else
+static const struct ap1302_pixfmt ap1302_formats[] = {
+	{ MEDIA_BUS_FMT_YUYV8_2X8, V4L2_COLORSPACE_SRGB, },
+	{ MEDIA_BUS_FMT_UYVY8_2X8, V4L2_COLORSPACE_SRGB, },
+};
+#endif
+
+/*
+ * FIXME: remove this when a subdev API becomes available
+ * to set the MIPI CSI-2 virtual channel.
+ */
+static unsigned int virtual_channel;
+module_param(virtual_channel, uint, 0444);
+MODULE_PARM_DESC(virtual_channel,
+		 "MIPI CSI-2 virtual channel (0..3), default 0");
+
+static const int ap1302_framerates[] = {
+	[AP1302_15_FPS] = 15,
+	[AP1302_30_FPS] = 30,
+};
+
+/* regulator supplies */
+static const char * const ap1302_supply_name[] = {
+	"DOVDD", /* Digital I/O (1.8V) supply */
+};
+
+#define AP1302_NUM_SUPPLIES ARRAY_SIZE(ap1302_supply_name)
+
+/*
+ * Image size under 1280 * 960 are SUBSAMPLING
+ * Image size upper 1280 * 960 are SCALING
+ */
+enum ap1302_downsize_mode {
+	SUBSAMPLING,
+	SCALING,
+};
+
+struct reg_value {
+	u16 reg_addr;
+	u8 val;
+	u8 mask;
+	u32 delay_ms;
+};
+
+struct ap1302_mode_info {
+	enum ap1302_mode_id id;
+	enum ap1302_downsize_mode dn_mode;
+	u32 hact;
+	u32 htot;
+	u32 vact;
+	u32 vtot;
+	const struct reg_value *reg_data;
+	u32 reg_data_size;
+};
+
+struct ap1302_ctrls {
+	struct v4l2_ctrl_handler handler;
+	struct {
+		struct v4l2_ctrl *auto_exp;
+		struct v4l2_ctrl *exposure;
+	};
+	struct {
+		struct v4l2_ctrl *auto_wb;
+		struct v4l2_ctrl *blue_balance;
+		struct v4l2_ctrl *red_balance;
+	};
+	struct {
+		struct v4l2_ctrl *auto_gain;
+		struct v4l2_ctrl *gain;
+	};
+	struct v4l2_ctrl *brightness;
+	struct v4l2_ctrl *light_freq;
+	struct v4l2_ctrl *saturation;
+	struct v4l2_ctrl *contrast;
+	struct v4l2_ctrl *hue;
+	struct v4l2_ctrl *test_pattern;
+	struct v4l2_ctrl *hflip;
+	struct v4l2_ctrl *vflip;
+	struct v4l2_ctrl *link_freq;
+};
+
+struct ap1302_dev {
+	struct i2c_client *i2c_client;
+	struct v4l2_subdev sd;
+	struct media_pad pad;
+	struct v4l2_fwnode_endpoint ep; /* the parsed DT endpoint info */
+	struct clk *xclk; /* system clock to AP1302 */
+	u32 xclk_freq;
+
+	struct regulator_bulk_data supplies[AP1302_NUM_SUPPLIES];
+	struct gpio_desc *reset_gpio;
+	struct gpio_desc *pwdn_gpio;
+	struct gpio_desc *i2csel_gpio;
+	struct gpio_desc *pwr_cam_gpio;
+	bool   upside_down;
+
+	/* lock to protect all members below */
+	struct mutex lock;
+
+	int power_count;
+
+	struct v4l2_mbus_framefmt fmt;
+	bool pending_fmt_change;
+
+	const struct ap1302_mode_info *current_mode;
+	const struct ap1302_mode_info *last_mode;
+	enum ap1302_frame_rate current_fr;
+	struct v4l2_fract frame_interval;
+
+	struct ap1302_ctrls ctrls;
+
+	u32 prev_sysclk, prev_hts;
+	u32 ae_low, ae_high, ae_target;
+
+	u8 tmp_buf[ 8196 ];
+	bool pending_mode_change;
+	bool streaming;
+	const struct firmware *fw_sensor;
+	const struct firmware *fw_test;
+};
+
+static inline struct ap1302_dev *to_ap1302_dev(struct v4l2_subdev *sd)
+{
+	return container_of(sd, struct ap1302_dev, sd);
+}
+
+static inline struct v4l2_subdev *ctrl_to_sd(struct v4l2_ctrl *ctrl)
+{
+	return &container_of(ctrl->handler, struct ap1302_dev,
+			     ctrls.handler)->sd;
+}
+
+#if 0
+/*
+ * FIXME: all of these register tables are likely filled with
+ * entries that set the register to their power-on default values,
+ * and which are otherwise not touched by this driver. Those entries
+ * should be identified and removed to speed register load time
+ * over i2c.
+ */
+/* YUV422 UYVY VGA@30fps */
+static const struct reg_value ap1302_init_setting_30fps_VGA[] = {
+	{0x3103, 0x11, 0, 0}, {0x3008, 0x82, 0, 5}, {0x3008, 0x42, 0, 0},
+	{0x3103, 0x03, 0, 0}, {0x3017, 0x00, 0, 0}, {0x3018, 0x00, 0, 0},
+	{0x3630, 0x36, 0, 0},
+	{0x3631, 0x0e, 0, 0}, {0x3632, 0xe2, 0, 0}, {0x3633, 0x12, 0, 0},
+	{0x3621, 0xe0, 0, 0}, {0x3704, 0xa0, 0, 0}, {0x3703, 0x5a, 0, 0},
+	{0x3715, 0x78, 0, 0}, {0x3717, 0x01, 0, 0}, {0x370b, 0x60, 0, 0},
+	{0x3705, 0x1a, 0, 0}, {0x3905, 0x02, 0, 0}, {0x3906, 0x10, 0, 0},
+	{0x3901, 0x0a, 0, 0}, {0x3731, 0x12, 0, 0}, {0x3600, 0x08, 0, 0},
+	{0x3601, 0x33, 0, 0}, {0x302d, 0x60, 0, 0}, {0x3620, 0x52, 0, 0},
+	{0x371b, 0x20, 0, 0}, {0x471c, 0x50, 0, 0}, {0x3a13, 0x43, 0, 0},
+	{0x3a18, 0x00, 0, 0}, {0x3a19, 0xf8, 0, 0}, {0x3635, 0x13, 0, 0},
+	{0x3636, 0x03, 0, 0}, {0x3634, 0x40, 0, 0}, {0x3622, 0x01, 0, 0},
+	{0x3c01, 0xa4, 0, 0}, {0x3c04, 0x28, 0, 0}, {0x3c05, 0x98, 0, 0},
+	{0x3c06, 0x00, 0, 0}, {0x3c07, 0x08, 0, 0}, {0x3c08, 0x00, 0, 0},
+	{0x3c09, 0x1c, 0, 0}, {0x3c0a, 0x9c, 0, 0}, {0x3c0b, 0x40, 0, 0},
+	{0x3820, 0x41, 0, 0}, {0x3821, 0x07, 0, 0}, {0x3814, 0x31, 0, 0},
+	{0x3815, 0x31, 0, 0}, {0x3800, 0x00, 0, 0}, {0x3801, 0x00, 0, 0},
+	{0x3802, 0x00, 0, 0}, {0x3803, 0x04, 0, 0}, {0x3804, 0x0a, 0, 0},
+	{0x3805, 0x3f, 0, 0}, {0x3806, 0x07, 0, 0}, {0x3807, 0x9b, 0, 0},
+	{0x3810, 0x00, 0, 0},
+	{0x3811, 0x10, 0, 0}, {0x3812, 0x00, 0, 0}, {0x3813, 0x06, 0, 0},
+	{0x3618, 0x00, 0, 0}, {0x3612, 0x29, 0, 0}, {0x3708, 0x64, 0, 0},
+	{0x3709, 0x52, 0, 0}, {0x370c, 0x03, 0, 0}, {0x3a02, 0x03, 0, 0},
+	{0x3a03, 0xd8, 0, 0}, {0x3a08, 0x01, 0, 0}, {0x3a09, 0x27, 0, 0},
+	{0x3a0a, 0x00, 0, 0}, {0x3a0b, 0xf6, 0, 0}, {0x3a0e, 0x03, 0, 0},
+	{0x3a0d, 0x04, 0, 0}, {0x3a14, 0x03, 0, 0}, {0x3a15, 0xd8, 0, 0},
+	{0x4001, 0x02, 0, 0}, {0x4004, 0x02, 0, 0}, {0x3000, 0x00, 0, 0},
+	{0x3002, 0x1c, 0, 0}, {0x3004, 0xff, 0, 0}, {0x3006, 0xc3, 0, 0},
+	{0x302e, 0x08, 0, 0}, {0x4300, 0x3f, 0, 0},
+	{0x501f, 0x00, 0, 0}, {0x4407, 0x04, 0, 0},
+	{0x440e, 0x00, 0, 0}, {0x460b, 0x35, 0, 0}, {0x460c, 0x22, 0, 0},
+	{0x4837, 0x0a, 0, 0}, {0x3824, 0x02, 0, 0},
+	{0x5000, 0xa7, 0, 0}, {0x5001, 0xa3, 0, 0}, {0x5180, 0xff, 0, 0},
+	{0x5181, 0xf2, 0, 0}, {0x5182, 0x00, 0, 0}, {0x5183, 0x14, 0, 0},
+	{0x5184, 0x25, 0, 0}, {0x5185, 0x24, 0, 0}, {0x5186, 0x09, 0, 0},
+	{0x5187, 0x09, 0, 0}, {0x5188, 0x09, 0, 0}, {0x5189, 0x88, 0, 0},
+	{0x518a, 0x54, 0, 0}, {0x518b, 0xee, 0, 0}, {0x518c, 0xb2, 0, 0},
+	{0x518d, 0x50, 0, 0}, {0x518e, 0x34, 0, 0}, {0x518f, 0x6b, 0, 0},
+	{0x5190, 0x46, 0, 0}, {0x5191, 0xf8, 0, 0}, {0x5192, 0x04, 0, 0},
+	{0x5193, 0x70, 0, 0}, {0x5194, 0xf0, 0, 0}, {0x5195, 0xf0, 0, 0},
+	{0x5196, 0x03, 0, 0}, {0x5197, 0x01, 0, 0}, {0x5198, 0x04, 0, 0},
+	{0x5199, 0x6c, 0, 0}, {0x519a, 0x04, 0, 0}, {0x519b, 0x00, 0, 0},
+	{0x519c, 0x09, 0, 0}, {0x519d, 0x2b, 0, 0}, {0x519e, 0x38, 0, 0},
+	{0x5381, 0x1e, 0, 0}, {0x5382, 0x5b, 0, 0}, {0x5383, 0x08, 0, 0},
+	{0x5384, 0x0a, 0, 0}, {0x5385, 0x7e, 0, 0}, {0x5386, 0x88, 0, 0},
+	{0x5387, 0x7c, 0, 0}, {0x5388, 0x6c, 0, 0}, {0x5389, 0x10, 0, 0},
+	{0x538a, 0x01, 0, 0}, {0x538b, 0x98, 0, 0}, {0x5300, 0x08, 0, 0},
+	{0x5301, 0x30, 0, 0}, {0x5302, 0x10, 0, 0}, {0x5303, 0x00, 0, 0},
+	{0x5304, 0x08, 0, 0}, {0x5305, 0x30, 0, 0}, {0x5306, 0x08, 0, 0},
+	{0x5307, 0x16, 0, 0}, {0x5309, 0x08, 0, 0}, {0x530a, 0x30, 0, 0},
+	{0x530b, 0x04, 0, 0}, {0x530c, 0x06, 0, 0}, {0x5480, 0x01, 0, 0},
+	{0x5481, 0x08, 0, 0}, {0x5482, 0x14, 0, 0}, {0x5483, 0x28, 0, 0},
+	{0x5484, 0x51, 0, 0}, {0x5485, 0x65, 0, 0}, {0x5486, 0x71, 0, 0},
+	{0x5487, 0x7d, 0, 0}, {0x5488, 0x87, 0, 0}, {0x5489, 0x91, 0, 0},
+	{0x548a, 0x9a, 0, 0}, {0x548b, 0xaa, 0, 0}, {0x548c, 0xb8, 0, 0},
+	{0x548d, 0xcd, 0, 0}, {0x548e, 0xdd, 0, 0}, {0x548f, 0xea, 0, 0},
+	{0x5490, 0x1d, 0, 0}, {0x5580, 0x02, 0, 0}, {0x5583, 0x40, 0, 0},
+	{0x5584, 0x10, 0, 0}, {0x5589, 0x10, 0, 0}, {0x558a, 0x00, 0, 0},
+	{0x558b, 0xf8, 0, 0}, {0x5800, 0x23, 0, 0}, {0x5801, 0x14, 0, 0},
+	{0x5802, 0x0f, 0, 0}, {0x5803, 0x0f, 0, 0}, {0x5804, 0x12, 0, 0},
+	{0x5805, 0x26, 0, 0}, {0x5806, 0x0c, 0, 0}, {0x5807, 0x08, 0, 0},
+	{0x5808, 0x05, 0, 0}, {0x5809, 0x05, 0, 0}, {0x580a, 0x08, 0, 0},
+	{0x580b, 0x0d, 0, 0}, {0x580c, 0x08, 0, 0}, {0x580d, 0x03, 0, 0},
+	{0x580e, 0x00, 0, 0}, {0x580f, 0x00, 0, 0}, {0x5810, 0x03, 0, 0},
+	{0x5811, 0x09, 0, 0}, {0x5812, 0x07, 0, 0}, {0x5813, 0x03, 0, 0},
+	{0x5814, 0x00, 0, 0}, {0x5815, 0x01, 0, 0}, {0x5816, 0x03, 0, 0},
+	{0x5817, 0x08, 0, 0}, {0x5818, 0x0d, 0, 0}, {0x5819, 0x08, 0, 0},
+	{0x581a, 0x05, 0, 0}, {0x581b, 0x06, 0, 0}, {0x581c, 0x08, 0, 0},
+	{0x581d, 0x0e, 0, 0}, {0x581e, 0x29, 0, 0}, {0x581f, 0x17, 0, 0},
+	{0x5820, 0x11, 0, 0}, {0x5821, 0x11, 0, 0}, {0x5822, 0x15, 0, 0},
+	{0x5823, 0x28, 0, 0}, {0x5824, 0x46, 0, 0}, {0x5825, 0x26, 0, 0},
+	{0x5826, 0x08, 0, 0}, {0x5827, 0x26, 0, 0}, {0x5828, 0x64, 0, 0},
+	{0x5829, 0x26, 0, 0}, {0x582a, 0x24, 0, 0}, {0x582b, 0x22, 0, 0},
+	{0x582c, 0x24, 0, 0}, {0x582d, 0x24, 0, 0}, {0x582e, 0x06, 0, 0},
+	{0x582f, 0x22, 0, 0}, {0x5830, 0x40, 0, 0}, {0x5831, 0x42, 0, 0},
+	{0x5832, 0x24, 0, 0}, {0x5833, 0x26, 0, 0}, {0x5834, 0x24, 0, 0},
+	{0x5835, 0x22, 0, 0}, {0x5836, 0x22, 0, 0}, {0x5837, 0x26, 0, 0},
+	{0x5838, 0x44, 0, 0}, {0x5839, 0x24, 0, 0}, {0x583a, 0x26, 0, 0},
+	{0x583b, 0x28, 0, 0}, {0x583c, 0x42, 0, 0}, {0x583d, 0xce, 0, 0},
+	{0x5025, 0x00, 0, 0}, {0x3a0f, 0x30, 0, 0}, {0x3a10, 0x28, 0, 0},
+	{0x3a1b, 0x30, 0, 0}, {0x3a1e, 0x26, 0, 0}, {0x3a11, 0x60, 0, 0},
+	{0x3a1f, 0x14, 0, 0}, {0x3008, 0x02, 0, 0}, {0x3c00, 0x04, 0, 300},
+};
+
+static const struct reg_value ap1302_setting_VGA_640_480[] = {
+	{0x3c07, 0x08, 0, 0},
+	{0x3c09, 0x1c, 0, 0}, {0x3c0a, 0x9c, 0, 0}, {0x3c0b, 0x40, 0, 0},
+	{0x3814, 0x31, 0, 0},
+	{0x3815, 0x31, 0, 0}, {0x3800, 0x00, 0, 0}, {0x3801, 0x00, 0, 0},
+	{0x3802, 0x00, 0, 0}, {0x3803, 0x04, 0, 0}, {0x3804, 0x0a, 0, 0},
+	{0x3805, 0x3f, 0, 0}, {0x3806, 0x07, 0, 0}, {0x3807, 0x9b, 0, 0},
+	{0x3810, 0x00, 0, 0},
+	{0x3811, 0x10, 0, 0}, {0x3812, 0x00, 0, 0}, {0x3813, 0x06, 0, 0},
+	{0x3618, 0x00, 0, 0}, {0x3612, 0x29, 0, 0}, {0x3708, 0x64, 0, 0},
+	{0x3709, 0x52, 0, 0}, {0x370c, 0x03, 0, 0}, {0x3a02, 0x03, 0, 0},
+	{0x3a03, 0xd8, 0, 0}, {0x3a08, 0x01, 0, 0}, {0x3a09, 0x27, 0, 0},
+	{0x3a0a, 0x00, 0, 0}, {0x3a0b, 0xf6, 0, 0}, {0x3a0e, 0x03, 0, 0},
+	{0x3a0d, 0x04, 0, 0}, {0x3a14, 0x03, 0, 0}, {0x3a15, 0xd8, 0, 0},
+	{0x4001, 0x02, 0, 0}, {0x4004, 0x02, 0, 0},
+	{0x4407, 0x04, 0, 0},
+	{0x5001, 0xa3, 0, 0},
+};
+
+static const struct reg_value ap1302_setting_QVGA_320_240[] = {
+	{0x3c07, 0x08, 0, 0},
+	{0x3c09, 0x1c, 0, 0}, {0x3c0a, 0x9c, 0, 0}, {0x3c0b, 0x40, 0, 0},
+	{0x3814, 0x31, 0, 0},
+	{0x3815, 0x31, 0, 0}, {0x3800, 0x00, 0, 0}, {0x3801, 0x00, 0, 0},
+	{0x3802, 0x00, 0, 0}, {0x3803, 0x04, 0, 0}, {0x3804, 0x0a, 0, 0},
+	{0x3805, 0x3f, 0, 0}, {0x3806, 0x07, 0, 0}, {0x3807, 0x9b, 0, 0},
+	{0x3810, 0x00, 0, 0},
+	{0x3811, 0x10, 0, 0}, {0x3812, 0x00, 0, 0}, {0x3813, 0x06, 0, 0},
+	{0x3618, 0x00, 0, 0}, {0x3612, 0x29, 0, 0}, {0x3708, 0x64, 0, 0},
+	{0x3709, 0x52, 0, 0}, {0x370c, 0x03, 0, 0}, {0x3a02, 0x03, 0, 0},
+	{0x3a03, 0xd8, 0, 0}, {0x3a08, 0x01, 0, 0}, {0x3a09, 0x27, 0, 0},
+	{0x3a0a, 0x00, 0, 0}, {0x3a0b, 0xf6, 0, 0}, {0x3a0e, 0x03, 0, 0},
+	{0x3a0d, 0x04, 0, 0}, {0x3a14, 0x03, 0, 0}, {0x3a15, 0xd8, 0, 0},
+	{0x4001, 0x02, 0, 0}, {0x4004, 0x02, 0, 0},
+	{0x4407, 0x04, 0, 0}, {0x5001, 0xa3, 0, 0},
+};
+
+static const struct reg_value ap1302_setting_720P_1280_720[] = {
+	{0x3c07, 0x07, 0, 0},
+	{0x3c09, 0x1c, 0, 0}, {0x3c0a, 0x9c, 0, 0}, {0x3c0b, 0x40, 0, 0},
+	{0x3814, 0x31, 0, 0},
+	{0x3815, 0x31, 0, 0}, {0x3800, 0x00, 0, 0}, {0x3801, 0x00, 0, 0},
+	{0x3802, 0x00, 0, 0}, {0x3803, 0xfa, 0, 0}, {0x3804, 0x0a, 0, 0},
+	{0x3805, 0x3f, 0, 0}, {0x3806, 0x06, 0, 0}, {0x3807, 0xa9, 0, 0},
+	{0x3810, 0x00, 0, 0},
+	{0x3811, 0x10, 0, 0}, {0x3812, 0x00, 0, 0}, {0x3813, 0x04, 0, 0},
+	{0x3618, 0x00, 0, 0}, {0x3612, 0x29, 0, 0}, {0x3708, 0x64, 0, 0},
+	{0x3709, 0x52, 0, 0}, {0x370c, 0x03, 0, 0}, {0x3a02, 0x02, 0, 0},
+	{0x3a03, 0xe4, 0, 0}, {0x3a08, 0x01, 0, 0}, {0x3a09, 0xbc, 0, 0},
+	{0x3a0a, 0x01, 0, 0}, {0x3a0b, 0x72, 0, 0}, {0x3a0e, 0x01, 0, 0},
+	{0x3a0d, 0x02, 0, 0}, {0x3a14, 0x02, 0, 0}, {0x3a15, 0xe4, 0, 0},
+	{0x4001, 0x02, 0, 0}, {0x4004, 0x02, 0, 0},
+	{0x4407, 0x04, 0, 0}, {0x5001, 0xa3, 0, 0},
+};
+
+#endif
+
+#if 0
+
+/* power-on sensor init reg table */
+static const struct ap1302_mode_info ap1302_mode_init_data = {
+	0, SUBSAMPLING, 640, 1896, 480, 984,
+	ap1302_init_setting_30fps_VGA,
+	ARRAY_SIZE(ap1302_init_setting_30fps_VGA),
+};
+
+
+static const struct ap1302_mode_info
+ap1302_mode_data[AP1302_NUM_MODES] = {
+	{AP1302_MODE_VGA_640_480, SUBSAMPLING,
+	 640, 1896, 480, 1080,
+	 ap1302_setting_VGA_640_480,
+	 ARRAY_SIZE(ap1302_setting_VGA_640_480)},
+	{AP1302_MODE_720P_1280_720, SUBSAMPLING,
+	 1280, 1892, 720, 740,
+	 ap1302_setting_720P_1280_720,
+	 ARRAY_SIZE(ap1302_setting_720P_1280_720)},
+};
+
+
+static int ap1302_init_slave_id(struct ap1302_dev *sensor)
+{
+	struct i2c_client *client = sensor->i2c_client;
+	struct i2c_msg msg;
+	u8 buf[3];
+	int ret;
+
+	if (client->addr == AP1302_DEFAULT_SLAVE_ID)
+		return 0;
+
+	buf[0] = AP1302_REG_SLAVE_ID >> 8;
+	buf[1] = AP1302_REG_SLAVE_ID & 0xff;
+	buf[2] = client->addr << 1;
+
+	msg.addr = AP1302_DEFAULT_SLAVE_ID;
+	msg.flags = 0;
+	msg.buf = buf;
+	msg.len = sizeof(buf);
+
+	ret = i2c_transfer(client->adapter, &msg, 1);
+	if (ret < 0) {
+		dev_err(&client->dev, "%s: failed with %d\n", __func__, ret);
+		return ret;
+	}
+
+	return 0;
+}
+#endif
+
+static int ap1302_write_reg(struct ap1302_dev *sensor, u16 reg, u8 val)
+{
+	struct i2c_client *client = sensor->i2c_client;
+	struct i2c_msg msg;
+	u8 buf[3];
+	int ret;
+
+	buf[0] = reg >> 8;
+	buf[1] = reg & 0xff;
+	buf[2] = val;
+
+	msg.addr = client->addr;
+	msg.flags = client->flags;
+	msg.buf = buf;
+	msg.len = sizeof(buf);
+
+	ret = i2c_transfer(client->adapter, &msg, 1);
+	if (ret < 0) {
+		dev_err(&client->dev, "%s: error: reg=%x, val=%x\n",
+			__func__, reg, val);
+		return ret;
+	}
+
+	return 0;
+}
+
+
+static void hex_dump( u8 *p_buf, int len, int start )
+{
+	char line[ 128 ];
+	char word[ 8 ];
+	int cnt;
+
+	while( len > 0 ) {
+		sprintf( line, KERN_ALERT "**** %04x: ", start );
+		for( cnt = 0 ; cnt < 16 ; cnt++ ) {
+			if ( !len )
+				break;
+			len--;
+			start++;
+			sprintf( word, " %02x", *p_buf++ );
+			strcat( line, word );
+		}
+		strcat( line, "\n" );
+		printk( line );
+	}
+} /* hex_dump */
+
+
+static int ap1302_write_buf(struct ap1302_dev *sensor, u8 *p_buf, int len)
+{
+	struct i2c_client *client = sensor->i2c_client;
+	struct i2c_msg msg;
+	int ret, reg_addr;
+
+    /* printk( KERN_ALERT "**** %s %i   len: %i\n", __func__, (int )__LINE__, len );
+	   hex_dump( p_buf, 16, 0 ); */
+
+	reg_addr = ( (u32 )p_buf[ 0 ] << 8 ) + (u32 )p_buf[ 1 ];
+
+	msg.addr = client->addr;
+	msg.flags = client->flags;
+	msg.buf = p_buf;
+	msg.len = len;
+
+	ret = i2c_transfer(client->adapter, &msg, 1);
+	if (ret < 0) {
+		dev_err(&client->dev, "%s: error: addr=%x\n", __func__, reg_addr);
+		return ret;
+	}
+
+	return 0;
+}
+
+static int ap1302_read_buf(struct ap1302_dev *sensor, u16 reg, u8 *p_buf, int len)
+{
+	struct i2c_client *client = sensor->i2c_client;
+	struct i2c_msg msg[2];
+	u8 reg_addr[2];
+	int ret;
+
+	reg_addr[0] = reg >> 8;
+	reg_addr[1] = reg & 0xff;
+
+	msg[0].addr = client->addr;
+	msg[0].flags = client->flags;
+	msg[0].buf = reg_addr;
+	msg[0].len = sizeof(reg_addr);
+
+	msg[1].addr = client->addr;
+	msg[1].flags = client->flags | I2C_M_RD;
+	msg[1].buf = p_buf;
+	msg[1].len = len;
+
+	ret = i2c_transfer(client->adapter, msg, 2);
+	if (ret < 0) {
+		dev_err(&client->dev, "%s: error: reg=%x\n", __func__, reg);
+		return ret;
+	}
+
+	return 0;
+}
+
+static int ap1302_read_reg(struct ap1302_dev *sensor, u16 reg, u8 *val)
+{
+	struct i2c_client *client = sensor->i2c_client;
+	struct i2c_msg msg[2];
+	u8 buf[2];
+	int ret;
+
+	buf[0] = reg >> 8;
+	buf[1] = reg & 0xff;
+
+	msg[0].addr = client->addr;
+	msg[0].flags = client->flags;
+	msg[0].buf = buf;
+	msg[0].len = sizeof(buf);
+
+	msg[1].addr = client->addr;
+	msg[1].flags = client->flags | I2C_M_RD;
+	msg[1].buf = buf;
+	msg[1].len = 1;
+
+	ret = i2c_transfer(client->adapter, msg, 2);
+	if (ret < 0) {
+		dev_err(&client->dev, "%s: error: reg=%x\n",
+			__func__, reg);
+		return ret;
+	}
+
+	*val = buf[0];
+	return 0;
+}
+
+static int ap1302_read_reg16(struct ap1302_dev *sensor, u16 reg, u16 *val)
+{
+	u8 hi, lo;
+	int ret;
+
+	ret = ap1302_read_reg(sensor, reg, &hi);
+	if (ret)
+		return ret;
+	ret = ap1302_read_reg(sensor, reg + 1, &lo);
+	if (ret)
+		return ret;
+
+	*val = ((u16)hi << 8) | (u16)lo;
+	return 0;
+}
+
+static int ap1302_write_reg16(struct ap1302_dev *sensor, u16 reg, u16 val)
+{
+	int ret;
+
+	ret = ap1302_write_reg(sensor, reg, val >> 8);
+	if (ret)
+		return ret;
+
+	return ap1302_write_reg(sensor, reg + 1, val & 0xff);
+}
+
+static int ap1302_mod_reg(struct ap1302_dev *sensor, u16 reg,
+			  u8 mask, u8 val)
+{
+	u8 readval;
+	int ret;
+
+	ret = ap1302_read_reg(sensor, reg, &readval);
+	if (ret)
+		return ret;
+
+	readval &= ~mask;
+	val &= mask;
+	val |= readval;
+
+	return ap1302_write_reg(sensor, reg, val);
+}
+
+/*
+ * After trying the various combinations, reading various
+ * documentations spreaded around the net, and from the various
+ * feedback, the clock tree is probably as follows:
+ *
+ *   +--------------+
+ *   |  Ext. Clock  |
+ *   +-+------------+
+ *     |  +----------+
+ *     +->|   PLL1   | - reg 0x3036, for the multiplier
+ *        +-+--------+ - reg 0x3037, bits 0-3 for the pre-divider
+ *          |  +--------------+
+ *          +->| System Clock |  - reg 0x3035, bits 4-7
+ *             +-+------------+
+ *               |  +--------------+
+ *               +->| MIPI Divider | - reg 0x3035, bits 0-3
+ *               |  +-+------------+
+ *               |    +----------------> MIPI SCLK
+ *               |    +  +-----+
+ *               |    +->| / 2 |-------> MIPI BIT CLK
+ *               |       +-----+
+ *               |  +--------------+
+ *               +->| PLL Root Div | - reg 0x3037, bit 4
+ *                  +-+------------+
+ *                    |  +---------+
+ *                    +->| Bit Div | - reg 0x3035, bits 0-3
+ *                       +-+-------+
+ *                         |  +-------------+
+ *                         +->| SCLK Div    | - reg 0x3108, bits 0-1
+ *                         |  +-+-----------+
+ *                         |    +---------------> SCLK
+ *                         |  +-------------+
+ *                         +->| SCLK 2X Div | - reg 0x3108, bits 2-3
+ *                         |  +-+-----------+
+ *                         |    +---------------> SCLK 2X
+ *                         |  +-------------+
+ *                         +->| PCLK Div    | - reg 0x3108, bits 4-5
+ *                            ++------------+
+ *                             +  +-----------+
+ *                             +->|   P_DIV   | - reg 0x3035, bits 0-3
+ *                                +-----+-----+
+ *                                       +------------> PCLK
+ *
+ * This is deviating from the datasheet at least for the register
+ * 0x3108, since it's said here that the PCLK would be clocked from
+ * the PLL.
+ *
+ * There seems to be also (unverified) constraints:
+ *  - the PLL pre-divider output rate should be in the 4-27MHz range
+ *  - the PLL multiplier output rate should be in the 500-1000MHz range
+ *  - PCLK >= SCLK * 2 in YUV, >= SCLK in Raw or JPEG
+ *
+ * In the two latter cases, these constraints are met since our
+ * factors are hardcoded. If we were to change that, we would need to
+ * take this into account. The only varying parts are the PLL
+ * multiplier and the system clock divider, which are shared between
+ * all these clocks so won't cause any issue.
+ */
+
+/*
+ * This is supposed to be ranging from 1 to 8, but the value is always
+ * set to 3 in the vendor kernels.
+ */
+#define AP1302_PLL_PREDIV	3
+
+#define AP1302_PLL_MULT_MIN	4
+#define AP1302_PLL_MULT_MAX	252
+
+/*
+ * This is supposed to be ranging from 1 to 16, but the value is
+ * always set to either 1 or 2 in the vendor kernels.
+ */
+#define AP1302_SYSDIV_MIN	1
+#define AP1302_SYSDIV_MAX	16
+
+/*
+ * Hardcode these values for scaler and non-scaler modes.
+ * FIXME: to be re-calcualted for 1 data lanes setups
+ */
+#define AP1302_MIPI_DIV_PCLK	2
+#define AP1302_MIPI_DIV_SCLK	1
+
+/*
+ * This is supposed to be ranging from 1 to 2, but the value is always
+ * set to 2 in the vendor kernels.
+ */
+#define AP1302_PLL_ROOT_DIV			2
+#define AP1302_PLL_CTRL3_PLL_ROOT_DIV_2		BIT(4)
+
+/*
+ * We only supports 8-bit formats at the moment
+ */
+#define AP1302_BIT_DIV				2
+#define AP1302_PLL_CTRL0_MIPI_MODE_8BIT		0x08
+
+/*
+ * This is supposed to be ranging from 1 to 8, but the value is always
+ * set to 2 in the vendor kernels.
+ */
+#define AP1302_SCLK_ROOT_DIV	2
+
+/*
+ * This is hardcoded so that the consistency is maintained between SCLK and
+ * SCLK 2x.
+ */
+#define AP1302_SCLK2X_ROOT_DIV (AP1302_SCLK_ROOT_DIV / 2)
+
+/*
+ * This is supposed to be ranging from 1 to 8, but the value is always
+ * set to 1 in the vendor kernels.
+ */
+#define AP1302_PCLK_ROOT_DIV			1
+#define AP1302_PLL_SYS_ROOT_DIVIDER_BYPASS	0x00
+
+#if 0
+
+static unsigned long ap1302_compute_sys_clk(struct ap1302_dev *sensor,
+					    u8 pll_prediv, u8 pll_mult,
+					    u8 sysdiv)
+{
+	unsigned long sysclk = sensor->xclk_freq / pll_prediv * pll_mult;
+
+	/* PLL1 output cannot exceed 1GHz. */
+	if (sysclk / 1000000 > 1000)
+		return 0;
+
+	return sysclk / sysdiv;
+}
+
+static unsigned long ap1302_calc_sys_clk(struct ap1302_dev *sensor,
+					 unsigned long rate,
+					 u8 *pll_prediv, u8 *pll_mult,
+					 u8 *sysdiv)
+{
+	unsigned long best = ~0;
+	u8 best_sysdiv = 1, best_mult = 1;
+	u8 _sysdiv, _pll_mult;
+
+	for (_sysdiv = AP1302_SYSDIV_MIN;
+	     _sysdiv <= AP1302_SYSDIV_MAX;
+	     _sysdiv++) {
+		for (_pll_mult = AP1302_PLL_MULT_MIN;
+		     _pll_mult <= AP1302_PLL_MULT_MAX;
+		     _pll_mult++) {
+			unsigned long _rate;
+
+			/*
+			 * The PLL multiplier cannot be odd if above
+			 * 127.
+			 */
+			if (_pll_mult > 127 && (_pll_mult % 2))
+				continue;
+
+			_rate = ap1302_compute_sys_clk(sensor,
+						       AP1302_PLL_PREDIV,
+						       _pll_mult, _sysdiv);
+
+			/*
+			 * We have reached the maximum allowed PLL1 output,
+			 * increase sysdiv.
+			 */
+			if (!rate)
+				break;
+
+			/*
+			 * Prefer rates above the expected clock rate than
+			 * below, even if that means being less precise.
+			 */
+			if (_rate < rate)
+				continue;
+
+			if (abs(rate - _rate) < abs(rate - best)) {
+				best = _rate;
+				best_sysdiv = _sysdiv;
+				best_mult = _pll_mult;
+			}
+
+			if (_rate == rate)
+				goto out;
+		}
+	}
+
+out:
+	*sysdiv = best_sysdiv;
+	*pll_prediv = AP1302_PLL_PREDIV;
+	*pll_mult = best_mult;
+
+	return best;
+}
+
+/*
+ * ap1302_set_mipi_pclk() - Calculate the clock tree configuration values
+ *			    for the MIPI CSI-2 output.
+ *
+ * @rate: The requested bandwidth per lane in bytes per second.
+ *	  'Bandwidth Per Lane' is calculated as:
+ *	  bpl = HTOT * VTOT * FPS * bpp / num_lanes;
+ *
+ * This function use the requested bandwidth to calculate:
+ * - sample_rate = bpl / (bpp / num_lanes);
+ *	         = bpl / (PLL_RDIV * BIT_DIV * PCLK_DIV * MIPI_DIV / num_lanes);
+ *
+ * - mipi_sclk   = bpl / MIPI_DIV / 2; ( / 2 is for CSI-2 DDR)
+ *
+ * with these fixed parameters:
+ *	PLL_RDIV	= 2;
+ *	BIT_DIVIDER	= 2; (MIPI_BIT_MODE == 8 ? 2 : 2,5);
+ *	PCLK_DIV	= 1;
+ *
+ * The MIPI clock generation differs for modes that use the scaler and modes
+ * that do not. In case the scaler is in use, the MIPI_SCLK generates the MIPI
+ * BIT CLk, and thus:
+ *
+ * - mipi_sclk = bpl / MIPI_DIV / 2;
+ *   MIPI_DIV = 1;
+ *
+ * For modes that do not go through the scaler, the MIPI BIT CLOCK is generated
+ * from the pixel clock, and thus:
+ *
+ * - sample_rate = bpl / (bpp / num_lanes);
+ *	         = bpl / (2 * 2 * 1 * MIPI_DIV / num_lanes);
+ *		 = bpl / (4 * MIPI_DIV / num_lanes);
+ * - MIPI_DIV	 = bpp / (4 * num_lanes);
+ *
+ * FIXME: this have been tested with 16bpp and 2 lanes setup only.
+ * MIPI_DIV is fixed to value 2, but it -might- be changed according to the
+ * above formula for setups with 1 lane or image formats with different bpp.
+ *
+ * FIXME: this deviates from the sensor manual documentation which is quite
+ * thin on the MIPI clock tree generation part.
+ */
+static int ap1302_set_mipi_pclk(struct ap1302_dev *sensor,
+				unsigned long rate)
+{
+	struct i2c_client *client = sensor->i2c_client;
+	const struct ap1302_mode_info *mode = sensor->current_mode;
+	u8 prediv, mult, sysdiv;
+	unsigned long pclk_freq, max_pclk_freq;
+	u8 mipi_div;
+	int ret;
+
+	/*
+	 * 1280x720 is reported to use 'SUBSAMPLING' only,
+	 * but according to the sensor manual it goes through the
+	 * scaler before subsampling.
+	 */
+	if (mode->dn_mode == SCALING ||
+	   (mode->id == AP1302_MODE_720P_1280_720))
+		mipi_div = AP1302_MIPI_DIV_SCLK;
+	else
+		mipi_div = AP1302_MIPI_DIV_PCLK;
+
+	pclk_freq = rate / 16 / mipi_div;
+	pclk_freq = pclk_freq * 2 * /* 2 clocks per pixel */
+		    sensor->ep.bus.mipi_csi2.num_data_lanes;
+	max_pclk_freq = sensor->ep.bus.mipi_csi2.pclk_max_frequency;
+	/* clip rate according to optional maximum pixel clock limit */
+	if (max_pclk_freq && (pclk_freq > max_pclk_freq)) {
+		rate = max_pclk_freq / sensor->ep.bus.mipi_csi2.num_data_lanes
+		       / 2;
+		rate = rate * mipi_div * 16;
+		dev_dbg(&client->dev, "MIPI pixel clock too high (%lu > %lu Hz), reducing rate...\n",
+			pclk_freq, max_pclk_freq);
+	}
+
+	ap1302_calc_sys_clk(sensor, rate, &prediv, &mult, &sysdiv);
+
+	ret = ap1302_mod_reg(sensor, AP1302_REG_SC_PLL_CTRL0,
+			     0x0f, AP1302_PLL_CTRL0_MIPI_MODE_8BIT);
+
+	ret = ap1302_mod_reg(sensor, AP1302_REG_SC_PLL_CTRL1,
+			     0xff, sysdiv << 4 | mipi_div);
+	if (ret)
+		return ret;
+
+	ret = ap1302_mod_reg(sensor, AP1302_REG_SC_PLL_CTRL2, 0xff, mult);
+	if (ret)
+		return ret;
+
+	ret = ap1302_mod_reg(sensor, AP1302_REG_SC_PLL_CTRL3,
+			     0x1f, AP1302_PLL_CTRL3_PLL_ROOT_DIV_2 | prediv);
+	if (ret)
+		return ret;
+
+	return ap1302_mod_reg(sensor, AP1302_REG_SYS_ROOT_DIVIDER,
+			      0x30, AP1302_PLL_SYS_ROOT_DIVIDER_BYPASS);
+}
+
+static unsigned long ap1302_calc_pclk(struct ap1302_dev *sensor,
+				      unsigned long rate,
+				      u8 *pll_prediv, u8 *pll_mult, u8 *sysdiv,
+				      u8 *pll_rdiv, u8 *bit_div, u8 *pclk_div)
+{
+	unsigned long _rate = rate * AP1302_PLL_ROOT_DIV * AP1302_BIT_DIV *
+				AP1302_PCLK_ROOT_DIV;
+
+	_rate = ap1302_calc_sys_clk(sensor, _rate, pll_prediv, pll_mult,
+				    sysdiv);
+	*pll_rdiv = AP1302_PLL_ROOT_DIV;
+	*bit_div = AP1302_BIT_DIV;
+	*pclk_div = AP1302_PCLK_ROOT_DIV;
+
+	return _rate / *pll_rdiv / *bit_div / *pclk_div;
+}
+
+static int ap1302_set_dvp_pclk(struct ap1302_dev *sensor, unsigned long rate)
+{
+	const struct ap1302_mode_info *mode = sensor->current_mode;
+	u8 prediv, mult, sysdiv, pll_rdiv, bit_div, pclk_div;
+	struct i2c_client *client = sensor->i2c_client;
+	unsigned int pclk_freq, max_pclk_freq;
+	u8 dvp_pclk_divider;
+	int ret;
+
+	/*
+	 * 1280x720 and 1024x768 are reported to use 'SUBSAMPLING' only,
+	 * but they seems to go through the scaler before subsampling.
+	 */
+	if (mode->dn_mode == SCALING ||
+	   (mode->id == AP1302_MODE_720P_1280_720) ||
+	   (mode->id == AP1302_MODE_XGA_1024_768))
+		dvp_pclk_divider = 1;
+	else
+		dvp_pclk_divider = 2;
+
+	ret = ap1302_write_reg(sensor, AP1302_REG_DVP_PCLK_DIVIDER,
+			       dvp_pclk_divider);
+	if (ret)
+		return ret;
+	pclk_freq = rate / dvp_pclk_divider;
+	max_pclk_freq = sensor->ep.bus.parallel.pclk_max_frequency;
+
+	/* clip rate according to optional maximum pixel clock limit */
+	if (max_pclk_freq && (pclk_freq > max_pclk_freq)) {
+		rate = max_pclk_freq * dvp_pclk_divider;
+		dev_dbg(&client->dev, "DVP pixel clock too high (%d > %d Hz), reducing rate...\n",
+			pclk_freq, max_pclk_freq);
+	}
+
+	ap1302_calc_pclk(sensor, rate, &prediv, &mult, &sysdiv, &pll_rdiv,
+			 &bit_div, &pclk_div);
+
+	if (bit_div == 2)
+		bit_div = 8;
+
+	ret = ap1302_mod_reg(sensor, AP1302_REG_SC_PLL_CTRL0,
+			     0x0f, bit_div);
+	if (ret)
+		return ret;
+
+	/*
+	 * We need to set sysdiv according to the clock, and to clear
+	 * the MIPI divider.
+	 */
+	ret = ap1302_mod_reg(sensor, AP1302_REG_SC_PLL_CTRL1,
+			     0xff, sysdiv << 4);
+	if (ret)
+		return ret;
+
+	ret = ap1302_mod_reg(sensor, AP1302_REG_SC_PLL_CTRL2,
+			     0xff, mult);
+	if (ret)
+		return ret;
+
+	ret = ap1302_mod_reg(sensor, AP1302_REG_SC_PLL_CTRL3,
+			     0x1f, prediv | ((pll_rdiv - 1) << 4));
+	if (ret)
+		return ret;
+
+	return ap1302_mod_reg(sensor, AP1302_REG_SYS_ROOT_DIVIDER, 0x30,
+			      (ilog2(pclk_div) << 4));
+}
+
+/* set JPEG framing sizes */
+static int ap1302_set_jpeg_timings(struct ap1302_dev *sensor,
+				   const struct ap1302_mode_info *mode)
+{
+	int ret;
+
+	/*
+	 * compression mode 3 timing
+	 *
+	 * Data is transmitted with programmable width (VFIFO_HSIZE).
+	 * No padding done. Last line may have less data. Varying
+	 * number of lines per frame, depending on amount of data.
+	 */
+	ret = ap1302_mod_reg(sensor, AP1302_REG_JPG_MODE_SELECT, 0x7, 0x3);
+	if (ret < 0)
+		return ret;
+
+	ret = ap1302_write_reg16(sensor, AP1302_REG_VFIFO_HSIZE, mode->hact);
+	if (ret < 0)
+		return ret;
+
+	return ap1302_write_reg16(sensor, AP1302_REG_VFIFO_VSIZE, mode->vact);
+}
+
+#endif
+
+#if 0
+
+/* download ap1302 settings to sensor through i2c */
+static int ap1302_load_regs(struct ap1302_dev *sensor,
+			    const struct ap1302_mode_info *mode)
+{
+	const struct reg_value *regs = mode->reg_data;
+	unsigned int i;
+	u32 delay_ms;
+	u16 reg_addr;
+	u8 mask, val;
+	int ret = 0;
+
+	for (i = 0; i < mode->reg_data_size; ++i, ++regs) {
+		delay_ms = regs->delay_ms;
+		reg_addr = regs->reg_addr;
+		val = regs->val;
+		mask = regs->mask;
+
+		if (mask)
+			ret = ap1302_mod_reg(sensor, reg_addr, mask, val);
+		else
+			ret = ap1302_write_reg(sensor, reg_addr, val);
+		if (ret)
+			break;
+
+		if (delay_ms)
+			usleep_range(1000 * delay_ms, 1000 * delay_ms + 100);
+	}
+
+	return ret;
+}
+
+static int ap1302_set_autoexposure(struct ap1302_dev *sensor, bool on)
+{
+	return ap1302_mod_reg(sensor, AP1302_REG_AEC_PK_MANUAL,
+			      BIT(0), on ? 0 : BIT(0));
+}
+
+/* read exposure, in number of line periods */
+static int ap1302_get_exposure(struct ap1302_dev *sensor)
+{
+	int exp, ret;
+	u8 temp;
+
+	ret = ap1302_read_reg(sensor, AP1302_REG_AEC_PK_EXPOSURE_HI, &temp);
+	if (ret)
+		return ret;
+	exp = ((int)temp & 0x0f) << 16;
+	ret = ap1302_read_reg(sensor, AP1302_REG_AEC_PK_EXPOSURE_MED, &temp);
+	if (ret)
+		return ret;
+	exp |= ((int)temp << 8);
+	ret = ap1302_read_reg(sensor, AP1302_REG_AEC_PK_EXPOSURE_LO, &temp);
+	if (ret)
+		return ret;
+	exp |= (int)temp;
+
+	return exp >> 4;
+}
+
+/* write exposure, given number of line periods */
+static int ap1302_set_exposure(struct ap1302_dev *sensor, u32 exposure)
+{
+	int ret;
+
+	exposure <<= 4;
+
+	ret = ap1302_write_reg(sensor,
+			       AP1302_REG_AEC_PK_EXPOSURE_LO,
+			       exposure & 0xff);
+	if (ret)
+		return ret;
+	ret = ap1302_write_reg(sensor,
+			       AP1302_REG_AEC_PK_EXPOSURE_MED,
+			       (exposure >> 8) & 0xff);
+	if (ret)
+		return ret;
+	return ap1302_write_reg(sensor,
+				AP1302_REG_AEC_PK_EXPOSURE_HI,
+				(exposure >> 16) & 0x0f);
+}
+
+static int ap1302_get_gain(struct ap1302_dev *sensor)
+{
+	u16 gain;
+	int ret;
+
+	ret = ap1302_read_reg16(sensor, AP1302_REG_AEC_PK_REAL_GAIN, &gain);
+	if (ret)
+		return ret;
+
+	return gain & 0x3ff;
+}
+
+static int ap1302_set_gain(struct ap1302_dev *sensor, int gain)
+{
+	return ap1302_write_reg16(sensor, AP1302_REG_AEC_PK_REAL_GAIN,
+				  (u16)gain & 0x3ff);
+}
+
+static int ap1302_set_autogain(struct ap1302_dev *sensor, bool on)
+{
+	return ap1302_mod_reg(sensor, AP1302_REG_AEC_PK_MANUAL,
+			      BIT(1), on ? 0 : BIT(1));
+}
+
+static int ap1302_set_stream_dvp(struct ap1302_dev *sensor, bool on)
+{
+	int ret;
+	unsigned int flags = sensor->ep.bus.parallel.flags;
+	u8 pclk_pol = 0;
+	u8 hsync_pol = 0;
+	u8 vsync_pol = 0;
+
+	/*
+	 * Note about parallel port configuration.
+	 *
+	 * When configured in parallel mode, the AP1302 will
+	 * output 10 bits data on DVP data lines [9:0].
+	 * If only 8 bits data are wanted, the 8 bits data lines
+	 * of the camera interface must be physically connected
+	 * on the DVP data lines [9:2].
+	 *
+	 * Control lines polarity can be configured through
+	 * devicetree endpoint control lines properties.
+	 * If no endpoint control lines properties are set,
+	 * polarity will be as below:
+	 * - VSYNC:	active high
+	 * - HREF:	active low
+	 * - PCLK:	active low
+	 */
+
+	if (on) {
+		/*
+		 * configure parallel port control lines polarity
+		 *
+		 * POLARITY CTRL0
+		 * - [5]:	PCLK polarity (0: active low, 1: active high)
+		 * - [1]:	HREF polarity (0: active low, 1: active high)
+		 * - [0]:	VSYNC polarity (mismatch here between
+		 *		datasheet and hardware, 0 is active high
+		 *		and 1 is active low...)
+		 */
+		if (flags & V4L2_MBUS_PCLK_SAMPLE_RISING)
+			pclk_pol = 1;
+		if (flags & V4L2_MBUS_HSYNC_ACTIVE_HIGH)
+			hsync_pol = 1;
+		if (flags & V4L2_MBUS_VSYNC_ACTIVE_LOW)
+			vsync_pol = 1;
+
+		ret = ap1302_write_reg(sensor,
+				       AP1302_REG_POLARITY_CTRL00,
+				       (pclk_pol << 5) |
+				       (hsync_pol << 1) |
+				       vsync_pol);
+
+		if (ret)
+			return ret;
+	}
+
+	/*
+	 * powerdown MIPI TX/RX PHY & disable MIPI
+	 *
+	 * MIPI CONTROL 00
+	 * 4:	 PWDN PHY TX
+	 * 3:	 PWDN PHY RX
+	 * 2:	 MIPI enable
+	 */
+	ret = ap1302_write_reg(sensor,
+			       AP1302_REG_IO_MIPI_CTRL00, on ? 0x18 : 0);
+	if (ret)
+		return ret;
+
+	/*
+	 * enable VSYNC/HREF/PCLK DVP control lines
+	 * & D[9:6] DVP data lines
+	 *
+	 * PAD OUTPUT ENABLE 01
+	 * - 6:		VSYNC output enable
+	 * - 5:		HREF output enable
+	 * - 4:		PCLK output enable
+	 * - [3:0]:	D[9:6] output enable
+	 */
+	ret = ap1302_write_reg(sensor,
+			       AP1302_REG_PAD_OUTPUT_ENABLE01,
+			       on ? 0x7f : 0);
+	if (ret)
+		return ret;
+
+	/*
+	 * enable D[5:0] DVP data lines
+	 *
+	 * PAD OUTPUT ENABLE 02
+	 * - [7:2]:	D[5:0] output enable
+	 */
+	return ap1302_write_reg(sensor,
+				AP1302_REG_PAD_OUTPUT_ENABLE02,
+				on ? 0xfc : 0);
+}
+
+static int ap1302_set_stream_mipi(struct ap1302_dev *sensor, bool on)
+{
+	int ret;
+
+	/*
+	 * Enable/disable the MIPI interface
+	 *
+	 * 0x300e = on ? 0x45 : 0x40
+	 *
+	 * FIXME: the sensor manual (version 2.03) reports
+	 * [7:5] = 000  : 1 data lane mode
+	 * [7:5] = 001  : 2 data lanes mode
+	 * But this settings do not work, while the following ones
+	 * have been validated for 2 data lanes mode.
+	 *
+	 * [7:5] = 010	: 2 data lanes mode
+	 * [4] = 0	: Power up MIPI HS Tx
+	 * [3] = 0	: Power up MIPI LS Rx
+	 * [2] = 1/0	: MIPI interface enable/disable
+	 * [1:0] = 01/00: FIXME: 'debug'
+	 */
+	ret = ap1302_write_reg(sensor, AP1302_REG_IO_MIPI_CTRL00,
+			       on ? 0x45 : 0x40);
+	if (ret)
+		return ret;
+
+	return ap1302_write_reg(sensor, AP1302_REG_FRAME_CTRL01,
+				on ? 0x00 : 0x0f);
+}
+
+static int ap1302_get_sysclk(struct ap1302_dev *sensor)
+{
+	 /* calculate sysclk */
+	u32 xvclk = sensor->xclk_freq / 10000;
+	u32 multiplier, prediv, VCO, sysdiv, pll_rdiv;
+	u32 sclk_rdiv_map[] = {1, 2, 4, 8};
+	u32 bit_div2x = 1, sclk_rdiv, sysclk;
+	u8 temp1, temp2;
+	int ret;
+
+	ret = ap1302_read_reg(sensor, AP1302_REG_SC_PLL_CTRL0, &temp1);
+	if (ret)
+		return ret;
+	temp2 = temp1 & 0x0f;
+	if (temp2 == 8 || temp2 == 10)
+		bit_div2x = temp2 / 2;
+
+	ret = ap1302_read_reg(sensor, AP1302_REG_SC_PLL_CTRL1, &temp1);
+	if (ret)
+		return ret;
+	sysdiv = temp1 >> 4;
+	if (sysdiv == 0)
+		sysdiv = 16;
+
+	ret = ap1302_read_reg(sensor, AP1302_REG_SC_PLL_CTRL2, &temp1);
+	if (ret)
+		return ret;
+	multiplier = temp1;
+
+	ret = ap1302_read_reg(sensor, AP1302_REG_SC_PLL_CTRL3, &temp1);
+	if (ret)
+		return ret;
+	prediv = temp1 & 0x0f;
+	pll_rdiv = ((temp1 >> 4) & 0x01) + 1;
+
+	ret = ap1302_read_reg(sensor, AP1302_REG_SYS_ROOT_DIVIDER, &temp1);
+	if (ret)
+		return ret;
+	temp2 = temp1 & 0x03;
+	sclk_rdiv = sclk_rdiv_map[temp2];
+
+	if (!prediv || !sysdiv || !pll_rdiv || !bit_div2x)
+		return -EINVAL;
+
+	VCO = xvclk * multiplier / prediv;
+
+	sysclk = VCO / sysdiv / pll_rdiv * 2 / bit_div2x / sclk_rdiv;
+
+	return sysclk;
+}
+
+static int ap1302_set_night_mode(struct ap1302_dev *sensor)
+{
+	 /* read HTS from register settings */
+	u8 mode;
+	int ret;
+
+	ret = ap1302_read_reg(sensor, AP1302_REG_AEC_CTRL00, &mode);
+	if (ret)
+		return ret;
+	mode &= 0xfb;
+	return ap1302_write_reg(sensor, AP1302_REG_AEC_CTRL00, mode);
+}
+
+static int ap1302_get_hts(struct ap1302_dev *sensor)
+{
+	/* read HTS from register settings */
+	u16 hts;
+	int ret;
+
+	ret = ap1302_read_reg16(sensor, AP1302_REG_TIMING_HTS, &hts);
+	if (ret)
+		return ret;
+	return hts;
+}
+
+static int ap1302_get_vts(struct ap1302_dev *sensor)
+{
+	u16 vts;
+	int ret;
+
+	ret = ap1302_read_reg16(sensor, AP1302_REG_TIMING_VTS, &vts);
+	if (ret)
+		return ret;
+	return vts;
+}
+
+static int ap1302_set_vts(struct ap1302_dev *sensor, int vts)
+{
+	return ap1302_write_reg16(sensor, AP1302_REG_TIMING_VTS, vts);
+}
+
+static int ap1302_get_light_freq(struct ap1302_dev *sensor)
+{
+	/* get banding filter value */
+	int ret, light_freq = 0;
+	u8 temp, temp1;
+
+	ret = ap1302_read_reg(sensor, AP1302_REG_HZ5060_CTRL01, &temp);
+	if (ret)
+		return ret;
+
+	if (temp & 0x80) {
+		/* manual */
+		ret = ap1302_read_reg(sensor, AP1302_REG_HZ5060_CTRL00,
+				      &temp1);
+		if (ret)
+			return ret;
+		if (temp1 & 0x04) {
+			/* 50Hz */
+			light_freq = 50;
+		} else {
+			/* 60Hz */
+			light_freq = 60;
+		}
+	} else {
+		/* auto */
+		ret = ap1302_read_reg(sensor, AP1302_REG_SIGMADELTA_CTRL0C,
+				      &temp1);
+		if (ret)
+			return ret;
+
+		if (temp1 & 0x01) {
+			/* 50Hz */
+			light_freq = 50;
+		} else {
+			/* 60Hz */
+		}
+	}
+
+	return light_freq;
+}
+
+static int ap1302_set_bandingfilter(struct ap1302_dev *sensor)
+{
+	u32 band_step60, max_band60, band_step50, max_band50, prev_vts;
+	int ret;
+
+	/* read preview PCLK */
+	ret = ap1302_get_sysclk(sensor);
+	if (ret < 0)
+		return ret;
+	if (ret == 0)
+		return -EINVAL;
+	sensor->prev_sysclk = ret;
+	/* read preview HTS */
+	ret = ap1302_get_hts(sensor);
+	if (ret < 0)
+		return ret;
+	if (ret == 0)
+		return -EINVAL;
+	sensor->prev_hts = ret;
+
+	/* read preview VTS */
+	ret = ap1302_get_vts(sensor);
+	if (ret < 0)
+		return ret;
+	prev_vts = ret;
+
+	/* calculate banding filter */
+	/* 60Hz */
+	band_step60 = sensor->prev_sysclk * 100 / sensor->prev_hts * 100 / 120;
+	ret = ap1302_write_reg16(sensor, AP1302_REG_AEC_B60_STEP, band_step60);
+	if (ret)
+		return ret;
+	if (!band_step60)
+		return -EINVAL;
+	max_band60 = (int)((prev_vts - 4) / band_step60);
+	ret = ap1302_write_reg(sensor, AP1302_REG_AEC_CTRL0D, max_band60);
+	if (ret)
+		return ret;
+
+	/* 50Hz */
+	band_step50 = sensor->prev_sysclk * 100 / sensor->prev_hts;
+	ret = ap1302_write_reg16(sensor, AP1302_REG_AEC_B50_STEP, band_step50);
+	if (ret)
+		return ret;
+	if (!band_step50)
+		return -EINVAL;
+	max_band50 = (int)((prev_vts - 4) / band_step50);
+	return ap1302_write_reg(sensor, AP1302_REG_AEC_CTRL0E, max_band50);
+}
+
+static int ap1302_set_ae_target(struct ap1302_dev *sensor, int target)
+{
+	/* stable in high */
+	u32 fast_high, fast_low;
+	int ret;
+
+	sensor->ae_low = target * 23 / 25;	/* 0.92 */
+	sensor->ae_high = target * 27 / 25;	/* 1.08 */
+
+	fast_high = sensor->ae_high << 1;
+	if (fast_high > 255)
+		fast_high = 255;
+
+	fast_low = sensor->ae_low >> 1;
+
+	ret = ap1302_write_reg(sensor, AP1302_REG_AEC_CTRL0F, sensor->ae_high);
+	if (ret)
+		return ret;
+	ret = ap1302_write_reg(sensor, AP1302_REG_AEC_CTRL10, sensor->ae_low);
+	if (ret)
+		return ret;
+	ret = ap1302_write_reg(sensor, AP1302_REG_AEC_CTRL1B, sensor->ae_high);
+	if (ret)
+		return ret;
+	ret = ap1302_write_reg(sensor, AP1302_REG_AEC_CTRL1E, sensor->ae_low);
+	if (ret)
+		return ret;
+	ret = ap1302_write_reg(sensor, AP1302_REG_AEC_CTRL11, fast_high);
+	if (ret)
+		return ret;
+	return ap1302_write_reg(sensor, AP1302_REG_AEC_CTRL1F, fast_low);
+}
+
+static int ap1302_get_binning(struct ap1302_dev *sensor)
+{
+	u8 temp;
+	int ret;
+
+	ret = ap1302_read_reg(sensor, AP1302_REG_TIMING_TC_REG21, &temp);
+	if (ret)
+		return ret;
+
+	return temp & BIT(0);
+}
+
+static int ap1302_set_binning(struct ap1302_dev *sensor, bool enable)
+{
+	int ret;
+
+	/*
+	 * TIMING TC REG21:
+	 * - [0]:	Horizontal binning enable
+	 */
+	ret = ap1302_mod_reg(sensor, AP1302_REG_TIMING_TC_REG21,
+			     BIT(0), enable ? BIT(0) : 0);
+	if (ret)
+		return ret;
+	/*
+	 * TIMING TC REG20:
+	 * - [0]:	Undocumented, but hardcoded init sequences
+	 *		are always setting REG21/REG20 bit 0 to same value...
+	 */
+	return ap1302_mod_reg(sensor, AP1302_REG_TIMING_TC_REG20,
+			      BIT(0), enable ? BIT(0) : 0);
+}
+
+static int ap1302_set_virtual_channel(struct ap1302_dev *sensor)
+{
+	struct i2c_client *client = sensor->i2c_client;
+	u8 temp, channel = virtual_channel;
+	int ret;
+
+	if (channel > 3) {
+		dev_err(&client->dev,
+			"%s: wrong virtual_channel parameter, expected (0..3), got %d\n",
+			__func__, channel);
+		return -EINVAL;
+	}
+
+	ret = ap1302_read_reg(sensor, AP1302_REG_DEBUG_MODE, &temp);
+	if (ret)
+		return ret;
+	temp &= ~(3 << 6);
+	temp |= (channel << 6);
+	return ap1302_write_reg(sensor, AP1302_REG_DEBUG_MODE, temp);
+}
+
+static int ap1302_set_timings(struct ap1302_dev *sensor,
+			      const struct ap1302_mode_info *mode)
+{
+	int ret;
+
+#if 0
+	if (sensor->fmt.code == MEDIA_BUS_FMT_JPEG_1X8) {
+		ret = ap1302_set_jpeg_timings(sensor, mode);
+		if (ret < 0)
+			return ret;
+	}
+#endif
+
+	ret = ap1302_write_reg16(sensor, AP1302_REG_TIMING_DVPHO, mode->hact);
+	if (ret < 0)
+		return ret;
+
+	ret = ap1302_write_reg16(sensor, AP1302_REG_TIMING_DVPVO, mode->vact);
+	if (ret < 0)
+		return ret;
+
+	ret = ap1302_write_reg16(sensor, AP1302_REG_TIMING_HTS, mode->htot);
+	if (ret < 0)
+		return ret;
+
+	ret = ap1302_write_reg16(sensor, AP1302_REG_TIMING_VTS, mode->vtot);
+	if (ret < 0)
+		return ret;
+
+	return 0;
+}
+
+#endif
+
+
+#if 0
+
+static const struct ap1302_mode_info *
+ap1302_find_mode(struct ap1302_dev *sensor, enum ap1302_frame_rate fr,
+		 int width, int height, bool nearest)
+{
+	const struct ap1302_mode_info *mode;
+
+	mode = v4l2_find_nearest_size(ap1302_mode_data,
+				      ARRAY_SIZE(ap1302_mode_data),
+				      hact, vact,
+				      width, height);
+
+	if (!mode ||
+	    (!nearest && (mode->hact != width || mode->vact != height)))
+		return NULL;
+
+	return mode;
+}
+
+/*
+ * sensor changes between scaling and subsampling, go through
+ * exposure calculation
+ */
+static int ap1302_set_mode_exposure_calc(struct ap1302_dev *sensor,
+					 const struct ap1302_mode_info *mode)
+{
+	u32 prev_shutter, prev_gain16;
+	u32 cap_shutter, cap_gain16;
+	u32 cap_sysclk, cap_hts, cap_vts;
+	u32 light_freq, cap_bandfilt, cap_maxband;
+	u32 cap_gain16_shutter;
+	u8 average;
+	int ret;
+
+	if (!mode->reg_data)
+		return -EINVAL;
+
+	/* read preview shutter */
+	ret = ap1302_get_exposure(sensor);
+	if (ret < 0)
+		return ret;
+	prev_shutter = ret;
+	ret = ap1302_get_binning(sensor);
+	if (ret < 0)
+		return ret;
+	if (ret && mode->id != AP1302_MODE_720P_1280_720 &&
+	    mode->id != AP1302_MODE_1080P_1920_1080)
+		prev_shutter *= 2;
+
+	/* read preview gain */
+	ret = ap1302_get_gain(sensor);
+	if (ret < 0)
+		return ret;
+	prev_gain16 = ret;
+
+	/* get average */
+	ret = ap1302_read_reg(sensor, AP1302_REG_AVG_READOUT, &average);
+	if (ret)
+		return ret;
+
+	/* turn off night mode for capture */
+	ret = ap1302_set_night_mode(sensor);
+	if (ret < 0)
+		return ret;
+
+	/* Write capture setting */
+	ret = ap1302_load_regs(sensor, mode);
+	if (ret < 0)
+		return ret;
+
+	/* read capture VTS */
+	ret = ap1302_get_vts(sensor);
+	if (ret < 0)
+		return ret;
+	cap_vts = ret;
+	ret = ap1302_get_hts(sensor);
+	if (ret < 0)
+		return ret;
+	if (ret == 0)
+		return -EINVAL;
+	cap_hts = ret;
+
+	ret = ap1302_get_sysclk(sensor);
+	if (ret < 0)
+		return ret;
+	if (ret == 0)
+		return -EINVAL;
+	cap_sysclk = ret;
+
+	/* calculate capture banding filter */
+	ret = ap1302_get_light_freq(sensor);
+	if (ret < 0)
+		return ret;
+	light_freq = ret;
+
+	if (light_freq == 60) {
+		/* 60Hz */
+		cap_bandfilt = cap_sysclk * 100 / cap_hts * 100 / 120;
+	} else {
+		/* 50Hz */
+		cap_bandfilt = cap_sysclk * 100 / cap_hts;
+	}
+
+	if (!sensor->prev_sysclk) {
+		ret = ap1302_get_sysclk(sensor);
+		if (ret < 0)
+			return ret;
+		if (ret == 0)
+			return -EINVAL;
+		sensor->prev_sysclk = ret;
+	}
+
+	if (!cap_bandfilt)
+		return -EINVAL;
+
+	cap_maxband = (int)((cap_vts - 4) / cap_bandfilt);
+
+	/* calculate capture shutter/gain16 */
+	if (average > sensor->ae_low && average < sensor->ae_high) {
+		/* in stable range */
+		cap_gain16_shutter =
+			prev_gain16 * prev_shutter *
+			cap_sysclk / sensor->prev_sysclk *
+			sensor->prev_hts / cap_hts *
+			sensor->ae_target / average;
+	} else {
+		cap_gain16_shutter =
+			prev_gain16 * prev_shutter *
+			cap_sysclk / sensor->prev_sysclk *
+			sensor->prev_hts / cap_hts;
+	}
+
+	/* gain to shutter */
+	if (cap_gain16_shutter < (cap_bandfilt * 16)) {
+		/* shutter < 1/100 */
+		cap_shutter = cap_gain16_shutter / 16;
+		if (cap_shutter < 1)
+			cap_shutter = 1;
+
+		cap_gain16 = cap_gain16_shutter / cap_shutter;
+		if (cap_gain16 < 16)
+			cap_gain16 = 16;
+	} else {
+		if (cap_gain16_shutter > (cap_bandfilt * cap_maxband * 16)) {
+			/* exposure reach max */
+			cap_shutter = cap_bandfilt * cap_maxband;
+			if (!cap_shutter)
+				return -EINVAL;
+
+			cap_gain16 = cap_gain16_shutter / cap_shutter;
+		} else {
+			/* 1/100 < (cap_shutter = n/100) =< max */
+			cap_shutter =
+				((int)(cap_gain16_shutter / 16 / cap_bandfilt))
+				* cap_bandfilt;
+			if (!cap_shutter)
+				return -EINVAL;
+
+			cap_gain16 = cap_gain16_shutter / cap_shutter;
+		}
+	}
+
+	/* set capture gain */
+	ret = ap1302_set_gain(sensor, cap_gain16);
+	if (ret)
+		return ret;
+
+	/* write capture shutter */
+	if (cap_shutter > (cap_vts - 4)) {
+		cap_vts = cap_shutter + 4;
+		ret = ap1302_set_vts(sensor, cap_vts);
+		if (ret < 0)
+			return ret;
+	}
+
+	/* set exposure */
+	return ap1302_set_exposure(sensor, cap_shutter);
+}
+
+#endif
+
+
+#if 0
+
+/*
+ * if sensor changes inside scaling or subsampling
+ * change mode directly
+ */
+static int ap1302_set_mode_direct(struct ap1302_dev *sensor,
+				  const struct ap1302_mode_info *mode)
+{
+	if (!mode->reg_data)
+		return -EINVAL;
+
+	/* Write capture setting */
+	return ap1302_load_regs(sensor, mode);
+}
+
+static int ap1302_set_mode(struct ap1302_dev *sensor)
+{
+	const struct ap1302_mode_info *mode = sensor->current_mode;
+	const struct ap1302_mode_info *orig_mode = sensor->last_mode;
+	enum ap1302_downsize_mode dn_mode, orig_dn_mode;
+	bool auto_gain = sensor->ctrls.auto_gain->val == 1;
+	bool auto_exp =  sensor->ctrls.auto_exp->val == V4L2_EXPOSURE_AUTO;
+	unsigned long rate;
+	int ret;
+
+	if (!orig_mode)
+		orig_mode = mode;
+
+	dn_mode = mode->dn_mode;
+	orig_dn_mode = orig_mode->dn_mode;
+
+	/* auto gain and exposure must be turned off when changing modes */
+	if (auto_gain) {
+		ret = ap1302_set_autogain(sensor, false);
+		if (ret)
+			return ret;
+	}
+
+	if (auto_exp) {
+		ret = ap1302_set_autoexposure(sensor, false);
+		if (ret)
+			goto restore_auto_gain;
+	}
+
+	/*
+	 * All the formats we support have 16 bits per pixel, seems to require
+	 * the same rate than YUV, so we can just use 16 bpp all the time.
+	 */
+	rate = mode->vtot * mode->htot * 16;
+	rate *= ap1302_framerates[sensor->current_fr];
+	if (sensor->ep.bus_type == V4L2_MBUS_CSI2) {
+		rate = rate / sensor->ep.bus.mipi_csi2.num_data_lanes;
+		ret = ap1302_set_mipi_pclk(sensor, rate);
+	} else {
+		rate = rate / sensor->ep.bus.parallel.bus_width;
+		ret = ap1302_set_dvp_pclk(sensor, rate);
+	}
+
+	if (ret < 0)
+		return 0;
+
+	if ((dn_mode == SUBSAMPLING && orig_dn_mode == SCALING) ||
+	    (dn_mode == SCALING && orig_dn_mode == SUBSAMPLING)) {
+		/*
+		 * change between subsampling and scaling
+		 * go through exposure calculation
+		 */
+		ret = ap1302_set_mode_exposure_calc(sensor, mode);
+	} else {
+		/*
+		 * change inside subsampling or scaling
+		 * download firmware directly
+		 */
+		ret = ap1302_set_mode_direct(sensor, mode);
+	}
+	if (ret < 0)
+		goto restore_auto_exp_gain;
+
+	/* restore auto gain and exposure */
+	if (auto_gain)
+		ap1302_set_autogain(sensor, true);
+	if (auto_exp)
+		ap1302_set_autoexposure(sensor, true);
+
+	ret = ap1302_set_timings(sensor, mode);
+	if (ret < 0)
+		return ret;
+
+	ret = ap1302_set_binning(sensor, dn_mode != SCALING);
+	if (ret < 0)
+		return ret;
+	ret = ap1302_set_ae_target(sensor, sensor->ae_target);
+	if (ret < 0)
+		return ret;
+	ret = ap1302_get_light_freq(sensor);
+	if (ret < 0)
+		return ret;
+	ret = ap1302_set_bandingfilter(sensor);
+	if (ret < 0)
+		return ret;
+	ret = ap1302_set_virtual_channel(sensor);
+	if (ret < 0)
+		return ret;
+
+	sensor->pending_mode_change = false;
+	sensor->last_mode = mode;
+
+	return 0;
+
+restore_auto_exp_gain:
+	if (auto_exp)
+		ap1302_set_autoexposure(sensor, true);
+restore_auto_gain:
+	if (auto_gain)
+		ap1302_set_autogain(sensor, true);
+
+	return ret;
+}
+
+static int ap1302_set_framefmt(struct ap1302_dev *sensor,
+			       struct v4l2_mbus_framefmt *format);
+
+/* restore the last set video mode after chip power-on */
+static int ap1302_restore_mode(struct ap1302_dev *sensor)
+{
+	int ret;
+
+	/* first load the initial register values */
+	ret = ap1302_load_regs(sensor, &ap1302_mode_init_data);
+	if (ret < 0)
+		return ret;
+	sensor->last_mode = &ap1302_mode_init_data;
+
+	ret = ap1302_mod_reg(sensor, AP1302_REG_SYS_ROOT_DIVIDER, 0x3f,
+			     (ilog2(AP1302_SCLK2X_ROOT_DIV) << 2) |
+			     ilog2(AP1302_SCLK_ROOT_DIV));
+	if (ret)
+		return ret;
+
+	/* now restore the last capture mode */
+	ret = ap1302_set_mode(sensor);
+	if (ret < 0)
+		return ret;
+
+	return ap1302_set_framefmt(sensor, &sensor->fmt);
+}
+
+#endif
+
+
+static void ap1302_power(struct ap1302_dev *sensor, bool enable)
+{
+    printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
+	gpiod_set_value_cansleep(sensor->pwdn_gpio, enable ? 0 : 1);
+}
+
+static void ap1302_reset(struct ap1302_dev *sensor)
+{
+	if (!sensor->reset_gpio)
+		return;
+
+	gpiod_set_value_cansleep(sensor->reset_gpio, 0);
+
+    printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
+	/* camera power cycle */
+	ap1302_power(sensor, false);
+	usleep_range(5000, 10000);
+	ap1302_power(sensor, true);
+	usleep_range(5000, 10000);
+
+	gpiod_set_value_cansleep(sensor->reset_gpio, 1);
+	usleep_range(1000, 2000);
+
+	gpiod_set_value_cansleep(sensor->reset_gpio, 0);
+	usleep_range(20000, 25000);
+}
+
+static int ap1302_set_power_on(struct ap1302_dev *sensor)
+{
+	struct i2c_client *client = sensor->i2c_client;
+	int ret;
+
+    printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
+	ret = clk_prepare_enable(sensor->xclk);
+	if (ret) {
+		dev_err(&client->dev, "%s: failed to enable clock\n",
+			__func__);
+		return ret;
+	}
+
+	ret = regulator_bulk_enable(AP1302_NUM_SUPPLIES,
+				    sensor->supplies);
+	if (ret) {
+		dev_err(&client->dev, "%s: failed to enable regulators\n",
+			__func__);
+		goto xclk_off;
+	}
+
+	ap1302_reset(sensor);
+	ap1302_power(sensor, true);
+
+	return 0;
+
+xclk_off:
+	clk_disable_unprepare(sensor->xclk);
+	return ret;
+}
+
+static void ap1302_set_power_off(struct ap1302_dev *sensor)
+{
+	ap1302_power(sensor, false);
+	regulator_bulk_disable(AP1302_NUM_SUPPLIES, sensor->supplies);
+	clk_disable_unprepare(sensor->xclk);
+}
+
+
+static const s64 link_freq_menu_items[] = {
+	160000000,
+};
+
+
+static const char * const test_pattern_menu[] = {
+	"Disabled",
+	"Enabled",
+};
+
+
+#if 0
+
+static int ap1302_set_power(struct ap1302_dev *sensor, bool on)
+{
+	int ret = 0;
+
+	if (on) {
+		ret = ap1302_set_power_on(sensor);
+		if (ret)
+			return ret;
+
+		ret = ap1302_restore_mode(sensor);
+		if (ret)
+			goto power_off;
+
+		/* We're done here for DVP bus, while CSI-2 needs setup. */
+		if (sensor->ep.bus_type != V4L2_MBUS_CSI2)
+			return 0;
+
+		/*
+		 * Power up MIPI HS Tx and LS Rx; 2 data lanes mode
+		 *
+		 * 0x300e = 0x40
+		 * [7:5] = 010	: 2 data lanes mode (see FIXME note in
+		 *		  "ap1302_set_stream_mipi()")
+		 * [4] = 0	: Power up MIPI HS Tx
+		 * [3] = 0	: Power up MIPI LS Rx
+		 * [2] = 0	: MIPI interface disabled
+		 */
+		ret = ap1302_write_reg(sensor,
+				       AP1302_REG_IO_MIPI_CTRL00, 0x40);
+		if (ret)
+			goto power_off;
+
+		/*
+		 * Gate clock and set LP11 in 'no packets mode' (idle)
+		 *
+		 * 0x4800 = 0x24
+		 * [5] = 1	: Gate clock when 'no packets'
+		 * [2] = 1	: MIPI bus in LP11 when 'no packets'
+		 */
+		ret = ap1302_write_reg(sensor,
+				       AP1302_REG_MIPI_CTRL00, 0x24);
+		if (ret)
+			goto power_off;
+
+		/*
+		 * Set data lanes and clock in LP11 when 'sleeping'
+		 *
+		 * 0x3019 = 0x70
+		 * [6] = 1	: MIPI data lane 2 in LP11 when 'sleeping'
+		 * [5] = 1	: MIPI data lane 1 in LP11 when 'sleeping'
+		 * [4] = 1	: MIPI clock lane in LP11 when 'sleeping'
+		 */
+		ret = ap1302_write_reg(sensor,
+				       AP1302_REG_PAD_OUTPUT00, 0x70);
+		if (ret)
+			goto power_off;
+
+		/* Give lanes some time to coax into LP11 state. */
+		usleep_range(500, 1000);
+
+	} else {
+		if (sensor->ep.bus_type == V4L2_MBUS_CSI2) {
+			/* Reset MIPI bus settings to their default values. */
+			ap1302_write_reg(sensor,
+					 AP1302_REG_IO_MIPI_CTRL00, 0x58);
+			ap1302_write_reg(sensor,
+					 AP1302_REG_MIPI_CTRL00, 0x04);
+			ap1302_write_reg(sensor,
+					 AP1302_REG_PAD_OUTPUT00, 0x00);
+		}
+
+		ap1302_set_power_off(sensor);
+	}
+
+	return 0;
+
+power_off:
+	ap1302_set_power_off(sensor);
+	return ret;
+}
+
+/* --------------- Subdev Operations --------------- */
+
+static int ap1302_s_power(struct v4l2_subdev *sd, int on)
+{
+	struct ap1302_dev *sensor = to_ap1302_dev(sd);
+	int ret = 0;
+
+	mutex_lock(&sensor->lock);
+
+	/*
+	 * If the power count is modified from 0 to != 0 or from != 0 to 0,
+	 * update the power state.
+	 */
+	if (sensor->power_count == !on) {
+		ret = ap1302_set_power(sensor, !!on);
+		if (ret)
+			goto out;
+	}
+
+	/* Update the power count. */
+	sensor->power_count += on ? 1 : -1;
+	WARN_ON(sensor->power_count < 0);
+out:
+	mutex_unlock(&sensor->lock);
+
+	if (on && !ret && sensor->power_count == 1) {
+		/* restore controls */
+		ret = v4l2_ctrl_handler_setup(&sensor->ctrls.handler);
+	}
+
+	return ret;
+}
+
+static int ap1302_try_frame_interval(struct ap1302_dev *sensor,
+				     struct v4l2_fract *fi,
+				     u32 width, u32 height)
+{
+	const struct ap1302_mode_info *mode;
+	enum ap1302_frame_rate rate = AP1302_15_FPS;
+	int minfps, maxfps, best_fps, fps;
+	int i;
+
+	minfps = ap1302_framerates[AP1302_15_FPS];
+	maxfps = ap1302_framerates[AP1302_30_FPS];
+
+	if (fi->numerator == 0) {
+		fi->denominator = maxfps;
+		fi->numerator = 1;
+		rate = AP1302_30_FPS;
+		goto find_mode;
+	}
+
+	fps = clamp_val(DIV_ROUND_CLOSEST(fi->denominator, fi->numerator),
+			minfps, maxfps);
+
+	best_fps = minfps;
+	for (i = 0; i < ARRAY_SIZE(ap1302_framerates); i++) {
+		int curr_fps = ap1302_framerates[i];
+
+		if (abs(curr_fps - fps) < abs(best_fps - fps)) {
+			best_fps = curr_fps;
+			rate = i;
+		}
+	}
+
+	fi->numerator = 1;
+	fi->denominator = best_fps;
+
+find_mode:
+	mode = ap1302_find_mode(sensor, rate, width, height, false);
+	return mode ? rate : -EINVAL;
+}
+
+static int ap1302_get_fmt(struct v4l2_subdev *sd,
+			  struct v4l2_subdev_pad_config *cfg,
+			  struct v4l2_subdev_format *format)
+{
+	struct ap1302_dev *sensor = to_ap1302_dev(sd);
+	struct v4l2_mbus_framefmt *fmt;
+
+	if (format->pad != 0)
+		return -EINVAL;
+
+	mutex_lock(&sensor->lock);
+
+	if (format->which == V4L2_SUBDEV_FORMAT_TRY)
+		fmt = v4l2_subdev_get_try_format(&sensor->sd, cfg,
+						 format->pad);
+	else
+		fmt = &sensor->fmt;
+
+	format->format = *fmt;
+
+	mutex_unlock(&sensor->lock);
+
+	return 0;
+}
+
+static int ap1302_try_fmt_internal(struct v4l2_subdev *sd,
+				   struct v4l2_mbus_framefmt *fmt,
+				   enum ap1302_frame_rate fr,
+				   const struct ap1302_mode_info **new_mode)
+{
+	struct ap1302_dev *sensor = to_ap1302_dev(sd);
+	const struct ap1302_mode_info *mode;
+	int i;
+
+	mode = ap1302_find_mode(sensor, fr, fmt->width, fmt->height, true);
+	if (!mode)
+		return -EINVAL;
+	fmt->width = mode->hact;
+	fmt->height = mode->vact;
+
+	if (new_mode)
+		*new_mode = mode;
+
+	for (i = 0; i < ARRAY_SIZE(ap1302_formats); i++)
+		if (ap1302_formats[i].code == fmt->code)
+			break;
+	if (i >= ARRAY_SIZE(ap1302_formats))
+		i = 0;
+
+	fmt->code = ap1302_formats[i].code;
+	fmt->colorspace = ap1302_formats[i].colorspace;
+	fmt->ycbcr_enc = V4L2_MAP_YCBCR_ENC_DEFAULT(fmt->colorspace);
+	fmt->quantization = V4L2_QUANTIZATION_FULL_RANGE;
+	fmt->xfer_func = V4L2_MAP_XFER_FUNC_DEFAULT(fmt->colorspace);
+
+	return 0;
+}
+
+static const s64 link_freq_menu_items[] = {
+	320000000,
+};
+
+static int ap1302_set_fmt(struct v4l2_subdev *sd,
+			  struct v4l2_subdev_pad_config *cfg,
+			  struct v4l2_subdev_format *format)
+{
+	struct ap1302_dev *sensor = to_ap1302_dev(sd);
+	const struct ap1302_mode_info *new_mode;
+	struct v4l2_mbus_framefmt *mbus_fmt = &format->format;
+	struct v4l2_mbus_framefmt *fmt;
+	int ret;
+
+	if (format->pad != 0)
+		return -EINVAL;
+
+	mutex_lock(&sensor->lock);
+
+	if (sensor->streaming) {
+		ret = -EBUSY;
+		goto out;
+	}
+
+	ret = ap1302_try_fmt_internal(sd, mbus_fmt,
+				      sensor->current_fr, &new_mode);
+	if (ret)
+		goto out;
+
+	if (format->which == V4L2_SUBDEV_FORMAT_TRY)
+		fmt = v4l2_subdev_get_try_format(sd, cfg, 0);
+	else
+		fmt = &sensor->fmt;
+
+	*fmt = *mbus_fmt;
+
+	if (new_mode != sensor->current_mode) {
+		sensor->current_mode = new_mode;
+		sensor->pending_mode_change = true;
+	}
+	if (mbus_fmt->code != sensor->fmt.code)
+		sensor->pending_fmt_change = true;
+
+out:
+	mutex_unlock(&sensor->lock);
+	return ret;
+}
+
+static int ap1302_set_framefmt(struct ap1302_dev *sensor,
+			       struct v4l2_mbus_framefmt *format)
+{
+	int ret = 0;
+	bool is_jpeg = false;
+	u8 fmt, mux;
+
+	switch (format->code) {
+	case MEDIA_BUS_FMT_UYVY8_2X8:
+		/* YUV422, UYVY */
+		fmt = 0x3f;
+		mux = AP1302_FMT_MUX_YUV422;
+		break;
+	case MEDIA_BUS_FMT_YUYV8_2X8:
+		/* YUV422, YUYV */
+		fmt = 0x30;
+		mux = AP1302_FMT_MUX_YUV422;
+		break;
+	case MEDIA_BUS_FMT_RGB565_2X8_LE:
+		/* RGB565 {g[2:0],b[4:0]},{r[4:0],g[5:3]} */
+		fmt = 0x6F;
+		mux = AP1302_FMT_MUX_RGB;
+		break;
+	case MEDIA_BUS_FMT_RGB565_2X8_BE:
+		/* RGB565 {r[4:0],g[5:3]},{g[2:0],b[4:0]} */
+		fmt = 0x61;
+		mux = AP1302_FMT_MUX_RGB;
+		break;
+	case MEDIA_BUS_FMT_JPEG_1X8:
+		/* YUV422, YUYV */
+		fmt = 0x30;
+		mux = AP1302_FMT_MUX_YUV422;
+		is_jpeg = true;
+		break;
+	case MEDIA_BUS_FMT_SBGGR8_1X8:
+		/* Raw, BGBG... / GRGR... */
+		fmt = 0x00;
+		mux = AP1302_FMT_MUX_RAW_DPC;
+		break;
+	case MEDIA_BUS_FMT_SGBRG8_1X8:
+		/* Raw bayer, GBGB... / RGRG... */
+		fmt = 0x01;
+		mux = AP1302_FMT_MUX_RAW_DPC;
+		break;
+	case MEDIA_BUS_FMT_SGRBG8_1X8:
+		/* Raw bayer, GRGR... / BGBG... */
+		fmt = 0x02;
+		mux = AP1302_FMT_MUX_RAW_DPC;
+		break;
+	case MEDIA_BUS_FMT_SRGGB8_1X8:
+		/* Raw bayer, RGRG... / GBGB... */
+		fmt = 0x03;
+		mux = AP1302_FMT_MUX_RAW_DPC;
+		break;
+	default:
+		return -EINVAL;
+	}
+
+	/* FORMAT CONTROL00: YUV and RGB formatting */
+	ret = ap1302_write_reg(sensor, AP1302_REG_FORMAT_CONTROL00, fmt);
+	if (ret)
+		return ret;
+
+	/* FORMAT MUX CONTROL: ISP YUV or RGB */
+	ret = ap1302_write_reg(sensor, AP1302_REG_ISP_FORMAT_MUX_CTRL, mux);
+	if (ret)
+		return ret;
+
+	/*
+	 * TIMING TC REG21:
+	 * - [5]:	JPEG enable
+	 */
+	ret = ap1302_mod_reg(sensor, AP1302_REG_TIMING_TC_REG21,
+			     BIT(5), is_jpeg ? BIT(5) : 0);
+	if (ret)
+		return ret;
+
+	/*
+	 * SYSTEM RESET02:
+	 * - [4]:	Reset JFIFO
+	 * - [3]:	Reset SFIFO
+	 * - [2]:	Reset JPEG
+	 */
+	ret = ap1302_mod_reg(sensor, AP1302_REG_SYS_RESET02,
+			     BIT(4) | BIT(3) | BIT(2),
+			     is_jpeg ? 0 : (BIT(4) | BIT(3) | BIT(2)));
+	if (ret)
+		return ret;
+
+	/*
+	 * CLOCK ENABLE02:
+	 * - [5]:	Enable JPEG 2x clock
+	 * - [3]:	Enable JPEG clock
+	 */
+	return ap1302_mod_reg(sensor, AP1302_REG_SYS_CLOCK_ENABLE02,
+			      BIT(5) | BIT(3),
+			      is_jpeg ? (BIT(5) | BIT(3)) : 0);
+}
+
+/*
+ * Sensor Controls.
+ */
+
+static int ap1302_set_ctrl_hue(struct ap1302_dev *sensor, int value)
+{
+	int ret;
+
+	if (value) {
+		ret = ap1302_mod_reg(sensor, AP1302_REG_SDE_CTRL0,
+				     BIT(0), BIT(0));
+		if (ret)
+			return ret;
+		ret = ap1302_write_reg16(sensor, AP1302_REG_SDE_CTRL1, value);
+	} else {
+		ret = ap1302_mod_reg(sensor, AP1302_REG_SDE_CTRL0, BIT(0), 0);
+	}
+
+	return ret;
+}
+
+static int ap1302_set_ctrl_contrast(struct ap1302_dev *sensor, int value)
+{
+	int ret;
+
+	if (value) {
+		ret = ap1302_mod_reg(sensor, AP1302_REG_SDE_CTRL0,
+				     BIT(2), BIT(2));
+		if (ret)
+			return ret;
+		ret = ap1302_write_reg(sensor, AP1302_REG_SDE_CTRL5,
+				       value & 0xff);
+	} else {
+		ret = ap1302_mod_reg(sensor, AP1302_REG_SDE_CTRL0, BIT(2), 0);
+	}
+
+	return ret;
+}
+
+static int ap1302_set_ctrl_saturation(struct ap1302_dev *sensor, int value)
+{
+	int ret;
+
+	if (value) {
+		ret = ap1302_mod_reg(sensor, AP1302_REG_SDE_CTRL0,
+				     BIT(1), BIT(1));
+		if (ret)
+			return ret;
+		ret = ap1302_write_reg(sensor, AP1302_REG_SDE_CTRL3,
+				       value & 0xff);
+		if (ret)
+			return ret;
+		ret = ap1302_write_reg(sensor, AP1302_REG_SDE_CTRL4,
+				       value & 0xff);
+	} else {
+		ret = ap1302_mod_reg(sensor, AP1302_REG_SDE_CTRL0, BIT(1), 0);
+	}
+
+	return ret;
+}
+
+static int ap1302_set_ctrl_white_balance(struct ap1302_dev *sensor, int awb)
+{
+	int ret;
+
+	ret = ap1302_mod_reg(sensor, AP1302_REG_AWB_MANUAL_CTRL,
+			     BIT(0), awb ? 0 : 1);
+	if (ret)
+		return ret;
+
+	if (!awb) {
+		u16 red = (u16)sensor->ctrls.red_balance->val;
+		u16 blue = (u16)sensor->ctrls.blue_balance->val;
+
+		ret = ap1302_write_reg16(sensor, AP1302_REG_AWB_R_GAIN, red);
+		if (ret)
+			return ret;
+		ret = ap1302_write_reg16(sensor, AP1302_REG_AWB_B_GAIN, blue);
+	}
+
+	return ret;
+}
+
+static int ap1302_set_ctrl_exposure(struct ap1302_dev *sensor,
+				    enum v4l2_exposure_auto_type auto_exposure)
+{
+	struct ap1302_ctrls *ctrls = &sensor->ctrls;
+	bool auto_exp = (auto_exposure == V4L2_EXPOSURE_AUTO);
+	int ret = 0;
+
+	if (ctrls->auto_exp->is_new) {
+		ret = ap1302_set_autoexposure(sensor, auto_exp);
+		if (ret)
+			return ret;
+	}
+
+	if (!auto_exp && ctrls->exposure->is_new) {
+		u16 max_exp;
+
+		ret = ap1302_read_reg16(sensor, AP1302_REG_AEC_PK_VTS,
+					&max_exp);
+		if (ret)
+			return ret;
+		ret = ap1302_get_vts(sensor);
+		if (ret < 0)
+			return ret;
+		max_exp += ret;
+		ret = 0;
+
+		if (ctrls->exposure->val < max_exp)
+			ret = ap1302_set_exposure(sensor, ctrls->exposure->val);
+	}
+
+	return ret;
+}
+
+static int ap1302_set_ctrl_gain(struct ap1302_dev *sensor, bool auto_gain)
+{
+	struct ap1302_ctrls *ctrls = &sensor->ctrls;
+	int ret = 0;
+
+	if (ctrls->auto_gain->is_new) {
+		ret = ap1302_set_autogain(sensor, auto_gain);
+		if (ret)
+			return ret;
+	}
+
+	if (!auto_gain && ctrls->gain->is_new)
+		ret = ap1302_set_gain(sensor, ctrls->gain->val);
+
+	return ret;
+}
+
+static const char * const test_pattern_menu[] = {
+	"Disabled",
+	"Color bars",
+	"Color bars w/ rolling bar",
+	"Color squares",
+	"Color squares w/ rolling bar",
+};
+
+#define AP1302_TEST_ENABLE		BIT(7)
+#define AP1302_TEST_ROLLING		BIT(6)	/* rolling horizontal bar */
+#define AP1302_TEST_TRANSPARENT		BIT(5)
+#define AP1302_TEST_SQUARE_BW		BIT(4)	/* black & white squares */
+#define AP1302_TEST_BAR_STANDARD	(0 << 2)
+#define AP1302_TEST_BAR_VERT_CHANGE_1	(1 << 2)
+#define AP1302_TEST_BAR_HOR_CHANGE	(2 << 2)
+#define AP1302_TEST_BAR_VERT_CHANGE_2	(3 << 2)
+#define AP1302_TEST_BAR			(0 << 0)
+#define AP1302_TEST_RANDOM		(1 << 0)
+#define AP1302_TEST_SQUARE		(2 << 0)
+#define AP1302_TEST_BLACK		(3 << 0)
+
+static const u8 test_pattern_val[] = {
+	0,
+	AP1302_TEST_ENABLE | AP1302_TEST_BAR_VERT_CHANGE_1 |
+		AP1302_TEST_BAR,
+	AP1302_TEST_ENABLE | AP1302_TEST_ROLLING |
+		AP1302_TEST_BAR_VERT_CHANGE_1 | AP1302_TEST_BAR,
+	AP1302_TEST_ENABLE | AP1302_TEST_SQUARE,
+	AP1302_TEST_ENABLE | AP1302_TEST_ROLLING | AP1302_TEST_SQUARE,
+};
+
+static int ap1302_set_ctrl_test_pattern(struct ap1302_dev *sensor, int value)
+{
+	return ap1302_write_reg(sensor, AP1302_REG_PRE_ISP_TEST_SET1,
+				test_pattern_val[value]);
+}
+
+static int ap1302_set_ctrl_light_freq(struct ap1302_dev *sensor, int value)
+{
+	int ret;
+
+	ret = ap1302_mod_reg(sensor, AP1302_REG_HZ5060_CTRL01, BIT(7),
+			     (value == V4L2_CID_POWER_LINE_FREQUENCY_AUTO) ?
+			     0 : BIT(7));
+	if (ret)
+		return ret;
+
+	return ap1302_mod_reg(sensor, AP1302_REG_HZ5060_CTRL00, BIT(2),
+			      (value == V4L2_CID_POWER_LINE_FREQUENCY_50HZ) ?
+			      BIT(2) : 0);
+}
+
+static int ap1302_set_ctrl_hflip(struct ap1302_dev *sensor, int value)
+{
+	/*
+	 * If sensor is mounted upside down, mirror logic is inversed.
+	 *
+	 * Sensor is a BSI (Back Side Illuminated) one,
+	 * so image captured is physically mirrored.
+	 * This is why mirror logic is inversed in
+	 * order to cancel this mirror effect.
+	 */
+
+	/*
+	 * TIMING TC REG21:
+	 * - [2]:	ISP mirror
+	 * - [1]:	Sensor mirror
+	 */
+	return ap1302_mod_reg(sensor, AP1302_REG_TIMING_TC_REG21,
+			      BIT(2) | BIT(1),
+			      (!(value ^ sensor->upside_down)) ?
+			      (BIT(2) | BIT(1)) : 0);
+}
+
+static int ap1302_set_ctrl_vflip(struct ap1302_dev *sensor, int value)
+{
+	/* If sensor is mounted upside down, flip logic is inversed */
+
+	/*
+	 * TIMING TC REG20:
+	 * - [2]:	ISP vflip
+	 * - [1]:	Sensor vflip
+	 */
+	return ap1302_mod_reg(sensor, AP1302_REG_TIMING_TC_REG20,
+			      BIT(2) | BIT(1),
+			      (value ^ sensor->upside_down) ?
+			      (BIT(2) | BIT(1)) : 0);
+}
+
+static int ap1302_g_volatile_ctrl(struct v4l2_ctrl *ctrl)
+{
+	struct v4l2_subdev *sd = ctrl_to_sd(ctrl);
+	struct ap1302_dev *sensor = to_ap1302_dev(sd);
+	int val;
+
+	/* v4l2_ctrl_lock() locks our own mutex */
+
+	switch (ctrl->id) {
+	case V4L2_CID_AUTOGAIN:
+		val = ap1302_get_gain(sensor);
+		if (val < 0)
+			return val;
+		sensor->ctrls.gain->val = val;
+		break;
+	case V4L2_CID_EXPOSURE_AUTO:
+		val = ap1302_get_exposure(sensor);
+		if (val < 0)
+			return val;
+		sensor->ctrls.exposure->val = val;
+		break;
+	}
+
+	return 0;
+}
+
+static int ap1302_s_ctrl(struct v4l2_ctrl *ctrl)
+{
+	struct v4l2_subdev *sd = ctrl_to_sd(ctrl);
+	struct ap1302_dev *sensor = to_ap1302_dev(sd);
+	int ret;
+
+	/* v4l2_ctrl_lock() locks our own mutex */
+
+	/*
+	 * If the device is not powered up by the host driver do
+	 * not apply any controls to H/W at this time. Instead
+	 * the controls will be restored right after power-up.
+	 */
+	if (sensor->power_count == 0)
+		return 0;
+
+	switch (ctrl->id) {
+	case V4L2_CID_AUTOGAIN:
+		ret = ap1302_set_ctrl_gain(sensor, ctrl->val);
+		break;
+	case V4L2_CID_EXPOSURE_AUTO:
+		ret = ap1302_set_ctrl_exposure(sensor, ctrl->val);
+		break;
+	case V4L2_CID_AUTO_WHITE_BALANCE:
+		ret = ap1302_set_ctrl_white_balance(sensor, ctrl->val);
+		break;
+	case V4L2_CID_HUE:
+		ret = ap1302_set_ctrl_hue(sensor, ctrl->val);
+		break;
+	case V4L2_CID_CONTRAST:
+		ret = ap1302_set_ctrl_contrast(sensor, ctrl->val);
+		break;
+	case V4L2_CID_SATURATION:
+		ret = ap1302_set_ctrl_saturation(sensor, ctrl->val);
+		break;
+	case V4L2_CID_TEST_PATTERN:
+		ret = ap1302_set_ctrl_test_pattern(sensor, ctrl->val);
+		break;
+	case V4L2_CID_POWER_LINE_FREQUENCY:
+		ret = ap1302_set_ctrl_light_freq(sensor, ctrl->val);
+		break;
+	case V4L2_CID_HFLIP:
+		ret = ap1302_set_ctrl_hflip(sensor, ctrl->val);
+		break;
+	case V4L2_CID_VFLIP:
+		ret = ap1302_set_ctrl_vflip(sensor, ctrl->val);
+		break;
+	default:
+		ret = -EINVAL;
+		break;
+	}
+
+	return ret;
+}
+
+static const struct v4l2_ctrl_ops ap1302_ctrl_ops = {
+	.g_volatile_ctrl = ap1302_g_volatile_ctrl,
+	.s_ctrl = ap1302_s_ctrl,
+};
+
+static int ap1302_init_controls(struct ap1302_dev *sensor)
+{
+	const struct v4l2_ctrl_ops *ops = &ap1302_ctrl_ops;
+	struct ap1302_ctrls *ctrls = &sensor->ctrls;
+	struct v4l2_ctrl_handler *hdl = &ctrls->handler;
+	int ret;
+
+	v4l2_ctrl_handler_init(hdl, 32);
+
+	/* we can use our own mutex for the ctrl lock */
+	hdl->lock = &sensor->lock;
+
+	/* Auto/manual white balance */
+	ctrls->auto_wb = v4l2_ctrl_new_std(hdl, ops,
+					   V4L2_CID_AUTO_WHITE_BALANCE,
+					   0, 1, 1, 1);
+	ctrls->blue_balance = v4l2_ctrl_new_std(hdl, ops, V4L2_CID_BLUE_BALANCE,
+						0, 4095, 1, 0);
+	ctrls->red_balance = v4l2_ctrl_new_std(hdl, ops, V4L2_CID_RED_BALANCE,
+					       0, 4095, 1, 0);
+	/* Auto/manual exposure */
+	ctrls->auto_exp = v4l2_ctrl_new_std_menu(hdl, ops,
+						 V4L2_CID_EXPOSURE_AUTO,
+						 V4L2_EXPOSURE_MANUAL, 0,
+						 V4L2_EXPOSURE_AUTO);
+	ctrls->exposure = v4l2_ctrl_new_std(hdl, ops, V4L2_CID_EXPOSURE,
+					    0, 65535, 1, 0);
+	/* Auto/manual gain */
+	ctrls->auto_gain = v4l2_ctrl_new_std(hdl, ops, V4L2_CID_AUTOGAIN,
+					     0, 1, 1, 1);
+	ctrls->gain = v4l2_ctrl_new_std(hdl, ops, V4L2_CID_GAIN,
+					0, 1023, 1, 0);
+
+	ctrls->saturation = v4l2_ctrl_new_std(hdl, ops, V4L2_CID_SATURATION,
+					      0, 255, 1, 64);
+	ctrls->hue = v4l2_ctrl_new_std(hdl, ops, V4L2_CID_HUE,
+				       0, 359, 1, 0);
+	ctrls->contrast = v4l2_ctrl_new_std(hdl, ops, V4L2_CID_CONTRAST,
+					    0, 255, 1, 0);
+	ctrls->test_pattern =
+		v4l2_ctrl_new_std_menu_items(hdl, ops, V4L2_CID_TEST_PATTERN,
+					     ARRAY_SIZE(test_pattern_menu) - 1,
+					     0, 0, test_pattern_menu);
+	ctrls->hflip = v4l2_ctrl_new_std(hdl, ops, V4L2_CID_HFLIP,
+					 0, 1, 1, 0);
+	ctrls->vflip = v4l2_ctrl_new_std(hdl, ops, V4L2_CID_VFLIP,
+					 0, 1, 1, 0);
+
+	ctrls->light_freq =
+		v4l2_ctrl_new_std_menu(hdl, ops,
+				       V4L2_CID_POWER_LINE_FREQUENCY,
+				       V4L2_CID_POWER_LINE_FREQUENCY_AUTO, 0,
+				       V4L2_CID_POWER_LINE_FREQUENCY_50HZ);
+
+	ctrls->link_freq = v4l2_ctrl_new_int_menu(hdl, ops, V4L2_CID_LINK_FREQ,
+						  0, 0, link_freq_menu_items);
+	if (ctrls->link_freq)
+		ctrls->link_freq->flags |= V4L2_CTRL_FLAG_READ_ONLY;
+
+	if (hdl->error) {
+		ret = hdl->error;
+		goto free_ctrls;
+	}
+
+	ctrls->gain->flags |= V4L2_CTRL_FLAG_VOLATILE;
+	ctrls->exposure->flags |= V4L2_CTRL_FLAG_VOLATILE;
+
+	v4l2_ctrl_auto_cluster(3, &ctrls->auto_wb, 0, false);
+	v4l2_ctrl_auto_cluster(2, &ctrls->auto_gain, 0, true);
+	v4l2_ctrl_auto_cluster(2, &ctrls->auto_exp, 1, true);
+
+	sensor->sd.ctrl_handler = hdl;
+	return 0;
+
+free_ctrls:
+	v4l2_ctrl_handler_free(hdl);
+	return ret;
+}
+
+#endif
+
+static int ap1302_enum_frame_size(struct v4l2_subdev *sd,
+				  struct v4l2_subdev_pad_config *cfg,
+				  struct v4l2_subdev_frame_size_enum *fse)
+{
+	if (fse->pad != 0)
+		return -EINVAL;
+	if (fse->index >= AP1302_NUM_MODES)
+		return -EINVAL;
+
+	fse->min_width = 640;
+	fse->max_width = fse->min_width;
+	fse->min_height = 480;
+	fse->max_height = fse->min_height;
+
+	return 0;
+}
+
+static int ap1302_enum_frame_interval(
+	struct v4l2_subdev *sd,
+	struct v4l2_subdev_pad_config *cfg,
+	struct v4l2_subdev_frame_interval_enum *fie)
+{
+	struct ap1302_dev *sensor = to_ap1302_dev(sd);
+	struct v4l2_fract tpf;
+	int ret;
+
+	if (fie->pad != 0)
+		return -EINVAL;
+	if (fie->index >= AP1302_NUM_FRAMERATES)
+		return -EINVAL;
+
+	tpf.numerator = 1;
+	tpf.denominator = ap1302_framerates[fie->index];
+
+#if 0
+	ret = ap1302_try_frame_interval(sensor, &tpf,
+					fie->width, fie->height);
+	if (ret < 0)
+		return -EINVAL;
+#endif
+
+	fie->interval = tpf;
+	return 0;
+};
+
+static int ap1302_g_volatile_ctrl(struct v4l2_ctrl *ctrl)
+{
+	struct v4l2_subdev *sd = ctrl_to_sd(ctrl);
+	struct ap1302_dev *sensor = to_ap1302_dev(sd);
+	int val;
+
+	printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
+#if 0
+	/* v4l2_ctrl_lock() locks our own mutex */
+
+	switch (ctrl->id) {
+	case V4L2_CID_AUTOGAIN:
+		val = ap1302_get_gain(sensor);
+		if (val < 0)
+			return val;
+		sensor->ctrls.gain->val = val;
+		break;
+	case V4L2_CID_EXPOSURE_AUTO:
+		val = ap1302_get_exposure(sensor);
+		if (val < 0)
+			return val;
+		sensor->ctrls.exposure->val = val;
+		break;
+	}
+#endif
+
+	return 0;
+}
+
+static int ap1302_s_ctrl(struct v4l2_ctrl *ctrl)
+{
+	struct v4l2_subdev *sd = ctrl_to_sd(ctrl);
+	struct ap1302_dev *sensor = to_ap1302_dev(sd);
+	int ret;
+
+	printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
+#if 0
+	/* v4l2_ctrl_lock() locks our own mutex */
+
+	/*
+	 * If the device is not powered up by the host driver do
+	 * not apply any controls to H/W at this time. Instead
+	 * the controls will be restored right after power-up.
+	 */
+	if (sensor->power_count == 0)
+		return 0;
+
+	switch (ctrl->id) {
+	case V4L2_CID_AUTOGAIN:
+		ret = ap1302_set_ctrl_gain(sensor, ctrl->val);
+		break;
+	case V4L2_CID_EXPOSURE_AUTO:
+		ret = ap1302_set_ctrl_exposure(sensor, ctrl->val);
+		break;
+	case V4L2_CID_AUTO_WHITE_BALANCE:
+		ret = ap1302_set_ctrl_white_balance(sensor, ctrl->val);
+		break;
+	case V4L2_CID_HUE:
+		ret = ap1302_set_ctrl_hue(sensor, ctrl->val);
+		break;
+	case V4L2_CID_CONTRAST:
+		ret = ap1302_set_ctrl_contrast(sensor, ctrl->val);
+		break;
+	case V4L2_CID_SATURATION:
+		ret = ap1302_set_ctrl_saturation(sensor, ctrl->val);
+		break;
+	case V4L2_CID_TEST_PATTERN:
+		ret = ap1302_set_ctrl_test_pattern(sensor, ctrl->val);
+		break;
+	case V4L2_CID_POWER_LINE_FREQUENCY:
+		ret = ap1302_set_ctrl_light_freq(sensor, ctrl->val);
+		break;
+	case V4L2_CID_HFLIP:
+		ret = ap1302_set_ctrl_hflip(sensor, ctrl->val);
+		break;
+	case V4L2_CID_VFLIP:
+		ret = ap1302_set_ctrl_vflip(sensor, ctrl->val);
+		break;
+	default:
+		ret = -EINVAL;
+		break;
+	}
+
+	return ret;
+
+#else
+
+	return 0;
+
+#endif
+
+}
+
+static const struct v4l2_ctrl_ops ap1302_ctrl_ops = {
+	.g_volatile_ctrl = ap1302_g_volatile_ctrl,
+	.s_ctrl = ap1302_s_ctrl,
+};
+
+static int ap1302_init_controls(struct ap1302_dev *sensor)
+{
+	const struct v4l2_ctrl_ops *ops = &ap1302_ctrl_ops;
+	struct ap1302_ctrls *ctrls = &sensor->ctrls;
+	struct v4l2_ctrl_handler *hdl = &ctrls->handler;
+	int ret;
+
+	v4l2_ctrl_handler_init(hdl, 2);
+
+	/* we can use our own mutex for the ctrl lock */
+	hdl->lock = &sensor->lock;
+
+	ctrls->test_pattern =
+		v4l2_ctrl_new_std_menu_items(hdl, ops, V4L2_CID_TEST_PATTERN,
+					     ARRAY_SIZE(test_pattern_menu) - 1,
+					     0, 0, test_pattern_menu);
+
+	ctrls->link_freq = v4l2_ctrl_new_int_menu(hdl, ops, V4L2_CID_LINK_FREQ,
+						  0, 0, link_freq_menu_items);
+	if (ctrls->link_freq)
+		ctrls->link_freq->flags |= V4L2_CTRL_FLAG_READ_ONLY;
+
+	if (hdl->error) {
+		ret = hdl->error;
+		goto free_ctrls;
+	}
+
+	sensor->sd.ctrl_handler = hdl;
+	return 0;
+
+free_ctrls:
+	v4l2_ctrl_handler_free(hdl);
+	return ret;
+}
+
+#if 0
+
+static int ap1302_g_frame_interval(struct v4l2_subdev *sd,
+				   struct v4l2_subdev_frame_interval *fi)
+{
+	struct ap1302_dev *sensor = to_ap1302_dev(sd);
+
+	mutex_lock(&sensor->lock);
+	fi->interval = sensor->frame_interval;
+	mutex_unlock(&sensor->lock);
+
+	return 0;
+}
+
+static int ap1302_s_frame_interval(struct v4l2_subdev *sd,
+				   struct v4l2_subdev_frame_interval *fi)
+{
+	struct ap1302_dev *sensor = to_ap1302_dev(sd);
+	const struct ap1302_mode_info *mode;
+	int frame_rate, ret = 0;
+
+	if (fi->pad != 0)
+		return -EINVAL;
+
+	mutex_lock(&sensor->lock);
+
+	if (sensor->streaming) {
+		ret = -EBUSY;
+		goto out;
+	}
+
+	mode = sensor->current_mode;
+
+	frame_rate = ap1302_try_frame_interval(sensor, &fi->interval,
+					       mode->hact, mode->vact);
+	if (frame_rate < 0) {
+		/* Always return a valid frame interval value */
+		fi->interval = sensor->frame_interval;
+		goto out;
+	}
+
+	mode = ap1302_find_mode(sensor, frame_rate, mode->hact,
+				mode->vact, true);
+	if (!mode) {
+		ret = -EINVAL;
+		goto out;
+	}
+
+	if (mode != sensor->current_mode ||
+	    frame_rate != sensor->current_fr) {
+		sensor->current_fr = frame_rate;
+		sensor->frame_interval = fi->interval;
+		sensor->current_mode = mode;
+		sensor->pending_mode_change = true;
+	}
+out:
+	mutex_unlock(&sensor->lock);
+	return ret;
+}
+
+#endif
+
+static int ap1302_enum_mbus_code(struct v4l2_subdev *sd,
+				 struct v4l2_subdev_pad_config *cfg,
+				 struct v4l2_subdev_mbus_code_enum *code)
+{
+	printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
+	if (code->pad != 0)
+		return -EINVAL;
+	if (code->index >= ARRAY_SIZE(ap1302_formats))
+		return -EINVAL;
+
+	code->code = ap1302_formats[code->index].code;
+	return 0;
+}
+
+#if 0
+
+static int ap1302_s_stream(struct v4l2_subdev *sd, int enable)
+{
+	struct ap1302_dev *sensor = to_ap1302_dev(sd);
+	int ret = 0;
+
+	mutex_lock(&sensor->lock);
+
+	if (sensor->streaming == !enable) {
+		if (enable && sensor->pending_mode_change) {
+			ret = ap1302_set_mode(sensor);
+			if (ret)
+				goto out;
+		}
+
+		if (enable && sensor->pending_fmt_change) {
+			ret = ap1302_set_framefmt(sensor, &sensor->fmt);
+			if (ret)
+				goto out;
+			sensor->pending_fmt_change = false;
+		}
+
+		if (sensor->ep.bus_type == V4L2_MBUS_CSI2)
+			ret = ap1302_set_stream_mipi(sensor, enable);
+		else
+			ret = ap1302_set_stream_dvp(sensor, enable);
+
+		if (!ret)
+			sensor->streaming = enable;
+	}
+
+out:
+	mutex_unlock(&sensor->lock);
+	return ret;
+}
+
+#endif
+
+
+static int ap1302_s_power(struct v4l2_subdev *sd, int on)
+{
+    printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
+	return 0;
+}
+
+static int ap1302_g_frame_interval(struct v4l2_subdev *sd,
+				   struct v4l2_subdev_frame_interval *fi)
+{
+	struct ap1302_dev *sensor = to_ap1302_dev(sd);
+
+    printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
+	mutex_lock(&sensor->lock);
+	fi->interval = sensor->frame_interval;
+	mutex_unlock(&sensor->lock);
+
+	return 0;
+}
+
+static int ap1302_s_frame_interval(struct v4l2_subdev *sd,
+				   struct v4l2_subdev_frame_interval *fi)
+{
+    printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
+	return 0;
+}
+
+static int ap1302_s_stream(struct v4l2_subdev *sd, int enable)
+{
+    printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
+	return 0;
+}
+
+static int ap1302_get_fmt(struct v4l2_subdev *sd,
+			  struct v4l2_subdev_pad_config *cfg,
+			  struct v4l2_subdev_format *format)
+{
+	struct ap1302_dev *sensor = to_ap1302_dev(sd);
+	struct v4l2_mbus_framefmt *fmt;
+
+    printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
+	if (format->pad != 0)
+		return -EINVAL;
+
+	mutex_lock(&sensor->lock);
+
+	if (format->which == V4L2_SUBDEV_FORMAT_TRY) {
+		printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
+		fmt = v4l2_subdev_get_try_format(&sensor->sd, cfg,
+						 format->pad);
+	}
+	else
+		fmt = &sensor->fmt;
+
+	format->format = *fmt;
+
+	mutex_unlock(&sensor->lock);
+
+    printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+	return 0;
+}
+
+static int ap1302_set_fmt(struct v4l2_subdev *sd,
+			  struct v4l2_subdev_pad_config *cfg,
+			  struct v4l2_subdev_format *format)
+{
+    printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
+	return 0;
+}
+
+
+static const struct v4l2_subdev_core_ops ap1302_core_ops = {
+	.s_power = ap1302_s_power,
+	.log_status = v4l2_ctrl_subdev_log_status,
+	.subscribe_event = v4l2_ctrl_subdev_subscribe_event,
+	.unsubscribe_event = v4l2_event_subdev_unsubscribe,
+};
+
+static const struct v4l2_subdev_video_ops ap1302_video_ops = {
+	.g_frame_interval = ap1302_g_frame_interval,
+	.s_frame_interval = ap1302_s_frame_interval,
+	.s_stream = ap1302_s_stream,
+};
+
+static const struct v4l2_subdev_pad_ops ap1302_pad_ops = {
+	.enum_mbus_code = ap1302_enum_mbus_code,
+	.get_fmt = ap1302_get_fmt,
+	.set_fmt = ap1302_set_fmt,
+	.enum_frame_size = ap1302_enum_frame_size,
+	.enum_frame_interval = ap1302_enum_frame_interval,
+};
+
+static const struct v4l2_subdev_ops ap1302_subdev_ops = {
+	.core = &ap1302_core_ops,
+	.video = &ap1302_video_ops,
+	.pad = &ap1302_pad_ops,
+};
+
+static int ap1302_get_regulators(struct ap1302_dev *sensor)
+{
+	int i;
+
+	for (i = 0; i < AP1302_NUM_SUPPLIES; i++)
+		sensor->supplies[i].supply = ap1302_supply_name[i];
+
+	return devm_regulator_bulk_get(&sensor->i2c_client->dev,
+				       AP1302_NUM_SUPPLIES,
+				       sensor->supplies);
+}
+
+
+static int ap1302_check_chip_id(struct ap1302_dev *sensor)
+{
+	struct i2c_client *client = sensor->i2c_client;
+	int ret = 0;
+	u32 adv_addr;
+	u16 val;
+
+	ret = ap1302_set_power_on(sensor);
+	if (ret)
+		return ret;
+
+	ret = ap1302_read_buf(sensor, AP1302_REG_CHIP_ID, (u8 *)&val, sizeof( val ) );
+	if (ret) {
+		dev_err(&client->dev, "%s: failed to read chip identifier\n",
+			__func__);
+		goto power_off;
+	}
+
+	val = be16_to_cpu( val );
+    printk( KERN_ALERT "**** %s %i  CHIP ID: 0x%04x\n", __func__, (int )__LINE__, (int )val );
+
+	if ( val != AP1302_CHIP_VERSION ) {
+		ret = -EINVAL;
+		goto power_off;
+	}
+
+	ret = ap1302_read_buf(sensor, AP1302_REG_ADVANCED_BASE, (u8 *)&adv_addr, sizeof( adv_addr ) );
+	if (ret) {
+		dev_err(&client->dev, "%s: failed to read chip identifier\n",
+			__func__);
+		goto power_off;
+	}
+
+	adv_addr = be32_to_cpu( adv_addr );
+    printk( KERN_ALERT "**** %s %i  ADVANCED_BASE: 0x%08x\n", __func__, (int )__LINE__, (int )adv_addr );
+
+	return 0;
+
+power_off:
+	ap1302_set_power_off(sensor);
+	return ret;
+}
+
+
+/* format of binary firmware files */
+struct ap1302_fw_data {
+	int chksum;
+	int pll_init_size;
+	int total_size;
+	u8  bootdata[ ];
+};
+
+struct read_reg {
+	const u16 reg;
+	const int len;
+};
+
+struct ap1302_reg_value {
+	const int len;
+	const u8 data[ 6 ];
+};
+
+
+static struct ap1302_reg_value ap1302_fw_stage[ ] = {
+	{ 4, { 0x60, 0x02,  0x00, 0x01 } },
+	{ 4, { 0x60, 0x02,  0x00, 0x02 } },
+	{ 4, { 0x60, 0x02,  0xff, 0xff } },
+};
+
+static struct ap1302_reg_value ap1302_fw_pll_320M[ ] = {
+	{ 6, { 0x60, 0x24,  0x00, 0x30, 0x00, 0x00 } },
+	{ 6, { 0x60, 0x2C,  0x00, 0x1A, 0x01, 0x00 } },
+	{ 6, { 0x60, 0x38,  0x00, 0x14, 0x01, 0x00 } },
+	{ 6, { 0x20, 0x50,  0x00, 0x01, 0x00, 0x08 } },
+	{ 6, { 0x20, 0x54,  0x00, 0x01, 0x00, 0x09 } },
+	{ 6, { 0x20, 0x58,  0x00, 0x03, 0x00, 0x02 } },
+	{ 6, { 0x20, 0x5C,  0x00, 0x03, 0x00, 0x09 } },
+	{ 6, { 0x20, 0x64,  0x00, 0x03, 0x00, 0x04 } },
+	{ 6, { 0x20, 0x68,  0x00, 0x01, 0x00, 0x09 } },
+	{ 6, { 0x20, 0x6C,  0x00, 0x00, 0x00, 0x3E } },
+	{ 6, { 0x20, 0x70,  0x00, 0x01, 0x00, 0x26 } },
+	{ 6, { 0x20, 0x74,  0x00, 0x01, 0x00, 0xFF } },
+};
+
+static struct ap1302_reg_value ap1302_fw_defaults[ ] = {
+	{ 4, { 0x11, 0x84,  0x00, 0x01 }, },
+	{ 4, { 0x20, 0x30,  0x00, 0x12 }, },
+	{ 4, { 0x11, 0x84,  0x00, 0x0B }, },
+	{ 4, { 0x11, 0x84,  0x00, 0x01 }, },
+	{ 4, { 0x20, 0x00,  0x02, 0x80 }, },
+	{ 4, { 0x20, 0x02,  0x01, 0xE0 }, },
+	{ 4, { 0x11, 0x84,  0x00, 0x0B }, },
+	{ 4, { 0x20, 0x20,  0x0F, 0x00 }, },
+	{ 4, { 0x11, 0x84,  0x00, 0x01 }, },
+	{ 4, { 0x20, 0x12,  0x00, 0x41 }, },
+	{ 4, { 0x11, 0x84,  0x00, 0x0B }, },
+	{ 4, { 0x20, 0x16,  0x1E, 0x22 }, },
+	{ 4, { 0x20, 0x18,  0x00, 0x1E }, },
+};
+
+static const struct read_reg ap1302_read_regs[] = {
+	{ AP1302_REG_OUT0_WIDTH, 2 },
+	{ AP1302_REG_OUT0_WIDTH, 2 }, { AP1302_REG_OUT0_HEIGHT, 2 }, { AP1302_REG_OUT0_FMT, 2 },
+	{ 0x0092, 2}, { 0x0094, 2}, { 0x0096, 2}, { 0x00c4, 2}, { 0x00c6, 2}, { 0x00e0, 2},
+	{ 0x00d8, 2}, { 0x1000, 2}, { 0x2030, 2}, { 0x00be, 2}, { 0x004e, 2}, { 0x2000, 2},
+	{ 0x2002, 2}, { 0x2004, 2}, { 0x2006, 2}, { 0x2008, 2}, { 0x200a, 2}, { 0x200c, 2},
+	{ 0x200e, 2}, { 0x2010, 2}, { 0x2012, 2}, { 0x2014, 2}, { 0x2016, 2}, { 0x2018, 2},
+	{ 0x201a, 2}, { 0x201c, 4}, { 0x2020, 2}, { 0x2022, 2}, { 0x2024, 4}, { 0x2028, 4},
+	{ 0x202c, 2}, { 0x202e, 2}, { 0x2032, 2}, { 0x2034, 2}, { 0x2036, 2},
+	{ 0x2050, 4}, { 0x2054, 4}, { 0x2058, 4}, { 0x205c, 4}, { 0x2064, 4}, { 0x2068, 4},
+	{ 0x206c, 4}, { 0x2070, 4}, { 0x2074, 4}, { 0x2078, 4},
+};
+
+
+static int ap1302_write_regs( struct ap1302_dev *sensor, struct ap1302_reg_value *p_regs, int len )
+{
+	int ret;
+
+	ret = 0;
+	while ( !ret && len > 0 ) {
+		memcpy( sensor->tmp_buf, p_regs->data, p_regs->len );
+		ret = ap1302_write_buf(sensor, sensor->tmp_buf, p_regs->len );
+		p_regs++;
+		len--;
+	}
+	return ret;
+}
+
+static int ap1302_fw_change_state(struct ap1302_dev *sensor, int stage, bool wait_new_stage )
+{
+	int ret, cnt;
+	struct ap1302_reg_value *p_stage;
+	u16 val;
+
+	switch( stage ) {
+		case 1:
+			p_stage = &ap1302_fw_stage[ 0 ];
+			break;
+
+		case 2:
+			p_stage = &ap1302_fw_stage[ 1 ];
+			break;
+
+		default:
+			p_stage = &ap1302_fw_stage[ 2 ];
+			break;
+	}
+
+	ret = ap1302_write_regs( sensor, p_stage, 1 );
+    printk( KERN_ALERT "**** %s %i   ret: %i\n", __func__, (int )__LINE__, ret );
+
+	if ( wait_new_stage ) {
+		/* wait for new BOOTDATA_STAGE  */
+		for ( cnt = 0 ; !ret && ( cnt < 10 ) ; cnt++ ) {
+			msleep( 2 );
+			ret = ap1302_read_buf(sensor, AP1302_REG_BOOTDATA_STAGE, (u8 *)&val, sizeof( val ) );
+			if ( ret || ( be16_to_cpu( val ) == stage ) )
+				break;
+		}
+
+		printk( KERN_ALERT "**** %s %i   ret: %i   cnt:%i\n", __func__, (int )__LINE__, ret, cnt );
+
+		if ( !ret && ( cnt == 10 ) )
+			ret = -EINVAL;
+	}
+
+	return ret;
+};
+
+static int ap1302_fw_loop(struct ap1302_dev *sensor, struct ap1302_fw_data *p_fw_data )
+{
+	u8 *p_buf;
+	int ret, len, chunk, offs, cnt;
+	u16 addr, val;
+
+	len = p_fw_data->total_size;
+	addr = AP1302_REG_BOOTDATA_START;
+	p_buf = p_fw_data->bootdata;
+	ret = 0;
+	offs = 0;
+
+	/* let's download 1st chunk */
+	sensor->tmp_buf[ 0 ] = addr >> 8;
+	sensor->tmp_buf[ 1 ] = addr & 0xff;
+	memcpy( sensor->tmp_buf + 2, p_buf, p_fw_data->pll_init_size );
+	ret = ap1302_write_buf( sensor, sensor->tmp_buf, p_fw_data->pll_init_size + 2 );
+    printk( KERN_ALERT "**** %s %i   ret: %i\n", __func__, (int )__LINE__, ret );
+
+	if ( ret )
+		return ret;
+
+	/* change stage */
+	ret = ap1302_fw_change_state( sensor, 1, true );
+
+	if ( ret )
+		return ret;
+
+	/* set PLL */
+	ret = ap1302_write_regs( sensor, ap1302_fw_pll_320M, ARRAY_SIZE( ap1302_fw_pll_320M ) );
+
+	/* change stage */
+	if ( !ret )
+		ret = ap1302_fw_change_state( sensor, 2, true );
+
+	/* see if PLL locks */
+	for ( cnt = 0 ; !ret && ( cnt < 10 ) ; cnt++ ) {
+		msleep( 2 );
+		ret = ap1302_read_buf(sensor, AP1302_REG_SYS_START, (u8 *)&val, sizeof( val ) );
+		if ( ret || ( be16_to_cpu( val ) & AP1302_SYS_START_PLL_LOCK ) )
+			break;
+	}
+
+	printk( KERN_ALERT "**** %s %i   ret: %i   cnt:%i\n", __func__, (int )__LINE__, ret, cnt );
+
+	if ( !ret && ( cnt == 10 ) )
+		ret = -EINVAL;
+
+	if ( ret )
+		return ret;
+
+	/* download the rest */
+	offs += p_fw_data->pll_init_size;
+	p_buf += p_fw_data->pll_init_size;
+	addr += p_fw_data->pll_init_size;
+
+	while ( !ret && ( offs < len ) ) {
+		sensor->tmp_buf[ 0 ] = addr >> 8;
+		sensor->tmp_buf[ 1 ] = addr & 0xff;
+
+		chunk = AP1302_REG_BOOTDATA_WRAP - addr;
+		if ( chunk > ( len - offs ) )
+			chunk = len - offs;
+
+		memcpy( sensor->tmp_buf + 2, p_buf, chunk );
+		ret = ap1302_write_buf( sensor, sensor->tmp_buf, chunk + 2 );
+
+#if 0
+		if ( !ret ) {
+			ret = ap1302_read_buf(sensor, AP1302_REG_BOOTDATA_STAGE, (u8 *)&val, sizeof( val ) );
+			val = be16_to_cpu( val );
+			printk( KERN_ALERT "**** %s %i   ret: %i   cnt: %i   val: 0x%04x\n", __func__, (int )__LINE__, ret, cnt, val );
+		}
+#endif
+
+		addr += chunk;
+		if ( addr >= AP1302_REG_BOOTDATA_WRAP )
+			addr = AP1302_REG_BOOTDATA_START;
+		p_buf += chunk;
+
+		/* interrupt the loop at position AP1302_STREAM_AFTER */
+		offs += chunk;
+		if ( offs >= AP1302_STREAM_AFTER )
+			break;
+	} /* while */
+
+	printk( KERN_ALERT "**** %s %i   ret: %i   offs: 0x%04x\n", __func__, (int )__LINE__, ret, offs );
+
+	/* hack here to make test pattern bootdata download work */
+	if ( !ret && ( offs < len ) ) {
+		msleep( 100 );
+		for ( cnt = 0 ; !ret && ( cnt < ARRAY_SIZE( ap1302_read_regs ) ) ; cnt++ ) {
+			ret = ap1302_read_buf(sensor, ap1302_read_regs[cnt].reg,
+								  sensor->tmp_buf, ap1302_read_regs[cnt].len );
+			msleep( 1 );
+		}
+	}
+
+	/* continue downloading the rest */
+	while ( !ret && ( offs < len ) ) {
+		sensor->tmp_buf[ 0 ] = addr >> 8;
+		sensor->tmp_buf[ 1 ] = addr & 0xff;
+
+		chunk = AP1302_REG_BOOTDATA_WRAP - addr;
+		if ( chunk > ( len - offs ) )
+			chunk = len - offs;
+
+		memcpy( sensor->tmp_buf + 2, p_buf, chunk );
+		ret = ap1302_write_buf( sensor, sensor->tmp_buf, chunk + 2 );
+
+#if 0
+		if ( !ret ) {
+			ret = ap1302_read_buf(sensor, AP1302_REG_BOOTDATA_STAGE, (u8 *)&val, sizeof( val ) );
+			val = be16_to_cpu( val );
+			printk( KERN_ALERT "**** %s %i   ret: %i   cnt: %i   val: 0x%04x\n", __func__, (int )__LINE__, ret, cnt, val );
+		}
+#endif
+
+		addr += chunk;
+		if ( addr >= AP1302_REG_BOOTDATA_WRAP )
+			addr = AP1302_REG_BOOTDATA_START;
+		p_buf += chunk;
+		offs += chunk;
+	} /* while */
+
+	if ( ret )
+		return ret;
+
+	/* change stage */
+	(void )ap1302_fw_change_state( sensor, 0xffff, true );
+
+	/* wait for bootdata checksum to be calculated by downloaded FW */
+	for( cnt = 0 ; !ret && ( cnt < 100 ) ; cnt++ ) {
+		msleep( 2 );
+		ret = ap1302_read_buf(sensor, AP1302_REG_BOOTDATA_CHSUM, (u8 *)&val, sizeof( val ) );
+		val = be16_to_cpu( val );
+		if ( !ret && ( ( val != 0 ) && ( val != p_fw_data->chksum ) ) )
+			ret = -EINVAL;
+
+		if( ret || ( val == p_fw_data->chksum ) )
+			break;
+	}
+
+	printk( KERN_ALERT "**** %s %i   ret: %i   cnt:%i   val:0x%04x\n", __func__, (int )__LINE__, ret, cnt, val );
+
+	if ( !ret && ( cnt == 100 ) )
+		ret = -EINVAL;
+
+	if ( ret )
+		return ret;
+
+	/* set defaults */
+	ret = ap1302_write_regs( sensor, ap1302_fw_defaults, ARRAY_SIZE( ap1302_fw_defaults ) );
+    printk( KERN_ALERT "**** %s %i   ret: %i\n", __func__, (int )__LINE__, ret );
+
+	for ( cnt = 0 ; !ret && ( cnt < 10 ) ; cnt++ ) {
+		ret = ap1302_read_buf(sensor, AP1302_REG_FRAME_CNT, (u8 *)&val, sizeof( val ) );
+		val = be16_to_cpu( val );
+		printk( KERN_ALERT "**** %s %i   ret: %i   val: 0x%04x\n", __func__, (int )__LINE__, ret, val );
+		msleep( 200 );
+	}
+
+	return ret;
+}
+
+static int ap1302_download_fw(struct ap1302_dev *sensor)
+{
+	struct ap1302_fw_data *p_fw_data;
+	int ret, cnt, total, idx;
+	u16 val;
+
+    printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+	ret = 0;
+	total = 0;
+
+	ret = request_firmware(&sensor->fw_test, "ap1302/test_pattern.bin", &sensor->i2c_client->dev);
+	printk( KERN_ALERT "**** %s %i   ret: %i\n", __func__, (int )__LINE__, ret );
+
+	if ( ret ) {
+		dev_err( &sensor->i2c_client->dev, "failed to download firmware\n" );
+		goto power_off;
+	}
+
+	printk( KERN_ALERT "**** %s %i   size: %i\n", __func__, (int )__LINE__, sensor->fw_test->size );
+
+	ret = request_firmware(&sensor->fw_sensor, "ap1302/on_ar1337.bin", &sensor->i2c_client->dev);
+	printk( KERN_ALERT "**** %s %i   ret: %i\n", __func__, (int )__LINE__, ret );
+
+	if ( ret ) {
+		dev_err( &sensor->i2c_client->dev, "failed to download firmware\n" );
+		goto release_fw;
+	}
+
+	printk( KERN_ALERT "**** %s %i   size: %i\n", __func__, (int )__LINE__, sensor->fw_sensor->size );
+
+	p_fw_data = (struct ap1302_fw_data *)sensor->fw_test->data;
+	if ( p_fw_data == NULL ) {
+		ret = -EINVAL;
+		goto release_fw;
+	}
+
+	ret = ap1302_fw_loop( sensor, p_fw_data );
+	printk( KERN_ALERT "**** %s %i   ret: %i\n", __func__, (int )__LINE__, ret );
+
+	if ( ret )
+		dev_err( &sensor->i2c_client->dev, "failed to download firmware\n" );
+	else
+		return 0;
+
+release_fw:
+	if ( sensor->fw_test != NULL )
+		release_firmware( sensor->fw_test );
+	if ( sensor->fw_sensor != NULL )
+		release_firmware( sensor->fw_sensor );
+
+power_off:
+	/* ap1302_set_power_off(sensor); */
+	return ret;
+}
+
+
+static struct ap1302_dev *my_sensor = NULL;
+
+static ssize_t ap1302_sysfs_store16(struct kobject *kobj, struct kobj_attribute *attr, const char *buf, size_t count)
+{
+	int addr, val, ret;
+	u8 reg_buf[4];
+
+	if ( ( my_sensor != NULL ) && ( sscanf( buf, "%x %x", &addr, &val ) == 2 ) ) {
+		mutex_lock(&my_sensor->lock);
+		reg_buf[0] = ( addr >> 8 ) & 0xff;
+		reg_buf[1] = addr & 0xff;
+		reg_buf[2] = ( val >> 8 ) & 0xff;
+		reg_buf[3] = val & 0xff;
+		ret = ap1302_write_buf( my_sensor, reg_buf, 4 );
+		printk( KERN_ALERT "**** %s %i   addr: 0x%04x   val: 0x%04x   ret: %i\n", __func__, (int )__LINE__, addr, val, ret );
+		mutex_unlock(&my_sensor->lock);
+	}
+
+	return count;
+}
+
+
+static struct kobj_attribute sysfs_attr = {
+	.attr = { .name = "write_reg16", .mode = VERIFY_OCTAL_PERMISSIONS(0220) },
+	.show = NULL,
+	.store = ap1302_sysfs_store16,
+};
+
+
+static int ap1302_probe(struct i2c_client *client,
+			const struct i2c_device_id *id)
+{
+	struct device *dev = &client->dev;
+	struct fwnode_handle *endpoint;
+	struct ap1302_dev *sensor;
+	struct v4l2_mbus_framefmt *fmt;
+	char *path;
+	u32 rotation;
+	int ret;
+
+	sensor = devm_kzalloc(dev, sizeof(*sensor), GFP_KERNEL);
+	if (!sensor)
+		return -ENOMEM;
+
+	sensor->i2c_client = client;
+
+    printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
+	/* get system clock (xclk) */
+	sensor->xclk = devm_clk_get(dev, "xclk");
+	if (IS_ERR(sensor->xclk)) {
+		dev_err(dev, "failed to get xclk\n");
+		return PTR_ERR(sensor->xclk);
+	}
+
+    printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
+	sensor->xclk_freq = clk_get_rate(sensor->xclk);
+	if (sensor->xclk_freq < AP1302_XCLK_MIN ||
+	    sensor->xclk_freq > AP1302_XCLK_MAX) {
+		dev_err(dev, "xclk frequency out of range: %d Hz\n",
+			sensor->xclk_freq);
+		return -EINVAL;
+	}
+
+	/* request optional power down pin */
+	sensor->pwdn_gpio = devm_gpiod_get_optional(dev, "powerdown",
+						    GPIOD_OUT_HIGH);
+	if (IS_ERR(sensor->pwdn_gpio))
+		printk( KERN_ALERT "**** %s %i  ERROR\n", __func__, (int )__LINE__ );
+
+	/* request optional reset pin */
+	sensor->reset_gpio = devm_gpiod_get_optional(dev, "reset",
+						     GPIOD_OUT_LOW);
+	if (IS_ERR(sensor->reset_gpio))
+		printk( KERN_ALERT "**** %s %i  ERROR\n", __func__, (int )__LINE__ );
+
+	/* request optional I2C address select pin */
+	sensor->i2csel_gpio = devm_gpiod_get_optional(dev, "i2csel",
+						    GPIOD_OUT_HIGH);
+	if (IS_ERR(sensor->i2csel_gpio))
+		printk( KERN_ALERT "**** %s %i  ERROR\n", __func__, (int )__LINE__ );
+	else
+		gpiod_set_value_cansleep(sensor->i2csel_gpio, 1);
+
+	/* request optional camera PWR pin */
+	sensor->pwr_cam_gpio = devm_gpiod_get_optional(dev, "pwrcam",
+						    GPIOD_OUT_HIGH);
+	if (IS_ERR(sensor->pwr_cam_gpio))
+		printk( KERN_ALERT "**** %s %i  ERROR\n", __func__, (int )__LINE__ );
+	else
+		gpiod_set_value_cansleep(sensor->pwr_cam_gpio, 1);
+
+	ret = ap1302_get_regulators(sensor);
+	if (ret)
+		return ret;
+
+    printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
+	mutex_init(&sensor->lock);
+
+	ret = ap1302_check_chip_id(sensor);
+	if (ret)
+		return ret;
+
+    printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
+	ret = ap1302_download_fw(sensor);
+	if (ret)
+		return ret;
+
+    printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
+	/*
+	 * default init sequence initialize sensor to
+	 * YUV422 VGA@15fps
+	 */
+	fmt = &sensor->fmt;
+#if 1
+	fmt->code = MEDIA_BUS_FMT_RGB565_2X8_LE;
+#else
+	fmt->code = MEDIA_BUS_FMT_YUYV8_2X8;
+#endif
+	fmt->colorspace = V4L2_COLORSPACE_SRGB;
+	fmt->ycbcr_enc = V4L2_MAP_YCBCR_ENC_DEFAULT(fmt->colorspace);
+	fmt->quantization = V4L2_QUANTIZATION_FULL_RANGE;
+	fmt->xfer_func = V4L2_MAP_XFER_FUNC_DEFAULT(fmt->colorspace);
+	fmt->width = 640;
+	fmt->height = 480;
+	fmt->field = V4L2_FIELD_NONE;
+	sensor->frame_interval.numerator = 1;
+	sensor->frame_interval.denominator = ap1302_framerates[AP1302_15_FPS];
+	sensor->current_fr = AP1302_15_FPS;
+
+	/* sensor->current_mode = &ap1302_mode_data[AP1302_MODE_VGA_640_480]; */
+	sensor->current_mode = NULL;
+	sensor->last_mode = sensor->current_mode;
+
+	sensor->ae_target = 52;
+
+	/* optional indication of physical rotation of sensor */
+	ret = fwnode_property_read_u32(dev_fwnode(&client->dev), "rotation",
+				       &rotation);
+	if (!ret) {
+		switch (rotation) {
+		case 180:
+			sensor->upside_down = true;
+			/* fall through */
+		case 0:
+			break;
+		default:
+			dev_warn(dev, "%u degrees rotation is not supported, ignoring...\n",
+				 rotation);
+		}
+	}
+
+	endpoint = fwnode_graph_get_next_endpoint(dev_fwnode(&client->dev),
+						  NULL);
+	if (!endpoint) {
+		dev_err(dev, "endpoint node not found\n");
+		return -EINVAL;
+	}
+
+    printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
+	ret = v4l2_fwnode_endpoint_parse(endpoint, &sensor->ep);
+	fwnode_handle_put(endpoint);
+	if (ret) {
+		dev_err(dev, "Could not parse endpoint\n");
+		return ret;
+	}
+
+    printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
+	v4l2_i2c_subdev_init(&sensor->sd, client, &ap1302_subdev_ops);
+
+	sensor->sd.flags |= V4L2_SUBDEV_FL_HAS_DEVNODE |
+			    V4L2_SUBDEV_FL_HAS_EVENTS;
+	sensor->pad.flags = MEDIA_PAD_FL_SOURCE;
+	sensor->sd.entity.function = MEDIA_ENT_F_CAM_SENSOR;
+	ret = media_entity_pads_init(&sensor->sd.entity, 1, &sensor->pad);
+	if (ret)
+		return ret;
+
+    printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
+	ret = ap1302_get_regulators(sensor);
+	if (ret)
+		return ret;
+
+	mutex_init(&sensor->lock);
+
+	ret = ap1302_init_controls(sensor);
+	if (ret)
+		goto entity_cleanup;
+
+    printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
+	ret = v4l2_async_register_subdev(&sensor->sd);
+	if (ret)
+		goto free_ctrls;
+
+    printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
+	my_sensor = sensor;
+	path = kobject_get_path(&dev->kobj, GFP_KERNEL);
+	if ( path != NULL ) {
+		ret = sysfs_create_file(&dev->kobj, &sysfs_attr.attr);
+		printk( KERN_ALERT "**** %s %i   ret: %i   path: /sys%s/%s\n", __func__, (int )__LINE__, ret, path, sysfs_attr.attr.name );
+	}
+	else
+		printk( KERN_ALERT "**** %s %i   path: NULL\n", __func__, (int )__LINE__ );
+
+
+	return 0;
+
+free_ctrls:
+	v4l2_ctrl_handler_free(&sensor->ctrls.handler);
+entity_cleanup:
+	mutex_destroy(&sensor->lock);
+	media_entity_cleanup(&sensor->sd.entity);
+	return ret;
+} /* ap1302_probe */
+
+
+static int ap1302_remove(struct i2c_client *client)
+{
+	struct v4l2_subdev *sd = i2c_get_clientdata(client);
+	struct ap1302_dev *sensor = to_ap1302_dev(sd);
+
+	v4l2_async_unregister_subdev(&sensor->sd);
+	mutex_destroy(&sensor->lock);
+	media_entity_cleanup(&sensor->sd.entity);
+	v4l2_ctrl_handler_free(&sensor->ctrls.handler);
+
+	return 0;
+}
+
+static const struct i2c_device_id ap1302_id[] = {
+	{"ap1302", 0},
+	{},
+};
+MODULE_DEVICE_TABLE(i2c, ap1302_id);
+
+static const struct of_device_id ap1302_dt_ids[] = {
+	{ .compatible = "on,ap1302" },
+	{ /* sentinel */ }
+};
+MODULE_DEVICE_TABLE(of, ap1302_dt_ids);
+
+static struct i2c_driver ap1302_i2c_driver = {
+	.driver = {
+		.name  = "ap1302",
+		.of_match_table	= ap1302_dt_ids,
+	},
+	.id_table = ap1302_id,
+	.probe    = ap1302_probe,
+	.remove   = ap1302_remove,
+};
+
+module_i2c_driver(ap1302_i2c_driver);
+
+MODULE_DESCRIPTION("AP1302 MIPI Camera Subdev Driver");
+MODULE_LICENSE("GPL");
+MODULE_FIRMWARE("ap1302/on_ar1337.bin");
+MODULE_FIRMWARE("ap1302/test_pattern.bin");
diff -Naurw ./drivers/media/i2c/Kconfig ../kernel-source/drivers/media/i2c/Kconfig
--- ./drivers/media/i2c/Kconfig	2020-03-20 15:20:21.067238322 +0100
+++ ../kernel-source/drivers/media/i2c/Kconfig	2020-03-20 15:18:29.485589900 +0100
@@ -886,6 +886,17 @@
 	  To compile this driver as a module, choose M here: the
 	  module will be called mt9v111.
 
+config VIDEO_AP1302
+        tristate "OnSemi AP1302 ISP + sensor support"
+        depends on OF
+        depends on GPIOLIB && VIDEO_V4L2 && I2C && VIDEO_V4L2_SUBDEV_API
+        depends on MEDIA_CAMERA_SUPPORT
+        select V4L2_FWNODE
+        ---help---
+          This is a Video4Linux2 sensor driver for one OnSemi image
+          sensor connected to the OnSemi AP1302 ISP through MIPI CSI-2
+          interface.
+
 config VIDEO_SR030PC30
 	tristate "Siliconfile SR030PC30 sensor support"
 	depends on I2C && VIDEO_V4L2
diff -Naurw ./drivers/media/i2c/Makefile ../kernel-source/drivers/media/i2c/Makefile
--- ./drivers/media/i2c/Makefile	2020-03-20 15:20:21.735248218 +0100
+++ ../kernel-source/drivers/media/i2c/Makefile	2020-03-20 15:18:29.485589900 +0100
@@ -88,6 +88,7 @@
 obj-$(CONFIG_VIDEO_MT9V011) += mt9v011.o
 obj-$(CONFIG_VIDEO_MT9V032) += mt9v032.o
 obj-$(CONFIG_VIDEO_MT9V111) += mt9v111.o
+obj-$(CONFIG_VIDEO_AP1302) += ap1302.o
 obj-$(CONFIG_VIDEO_SR030PC30)	+= sr030pc30.o
 obj-$(CONFIG_VIDEO_NOON010PC30)	+= noon010pc30.o
 obj-$(CONFIG_VIDEO_RJ54N1)	+= rj54n1cb0c.o
diff -Naurw ./drivers/media/i2c/ov5640.c ../kernel-source/drivers/media/i2c/ov5640.c
--- ./drivers/media/i2c/ov5640.c	2020-03-20 15:20:23.587275653 +0100
+++ ../kernel-source/drivers/media/i2c/ov5640.c	2020-03-20 15:18:29.485589900 +0100
@@ -102,6 +102,7 @@
 
 #define FOCUS_NOT_INITIALIZED		0xFFFF
 
+#if 0
 enum ov5640_mode_id {
 	OV5640_MODE_QCIF_176_144 = 0,
 	OV5640_MODE_QVGA_320_240,
@@ -122,6 +123,22 @@
 	OV5640_NUM_FRAMERATES,
 };
 
+#else
+
+enum ov5640_mode_id {
+	OV5640_MODE_VGA_640_480 = 0,
+	OV5640_MODE_720P_1280_720,
+	OV5640_NUM_MODES,
+};
+
+enum ov5640_frame_rate {
+	OV5640_15_FPS = 0,
+	OV5640_30_FPS,
+	OV5640_NUM_FRAMERATES,
+};
+
+#endif
+
 enum ov5640_format_mux {
 	OV5640_FMT_MUX_YUV422 = 0,
 	OV5640_FMT_MUX_RGB,
@@ -136,6 +153,7 @@
 	u32 colorspace;
 };
 
+#if 0
 static const struct ov5640_pixfmt ov5640_formats[] = {
 	{ MEDIA_BUS_FMT_JPEG_1X8, V4L2_COLORSPACE_JPEG, },
 	{ MEDIA_BUS_FMT_UYVY8_2X8, V4L2_COLORSPACE_SRGB, },
@@ -147,6 +165,18 @@
 	{ MEDIA_BUS_FMT_SGRBG8_1X8, V4L2_COLORSPACE_SRGB, },
 	{ MEDIA_BUS_FMT_SRGGB8_1X8, V4L2_COLORSPACE_SRGB, },
 };
+#else
+ #if 1
+static const struct ov5640_pixfmt ov5640_formats[] = {
+	{ MEDIA_BUS_FMT_RGB565_2X8_LE, V4L2_COLORSPACE_SRGB, },
+	{ MEDIA_BUS_FMT_RGB565_2X8_BE, V4L2_COLORSPACE_SRGB, },
+};
+ #else
+static const struct ov5640_pixfmt ov5640_formats[] = {
+	{ MEDIA_BUS_FMT_YUYV8_2X8, V4L2_COLORSPACE_SRGB, },
+};
+ #endif
+#endif
 
 /*
  * FIXME: remove this when a subdev API becomes available
@@ -157,11 +187,18 @@
 MODULE_PARM_DESC(virtual_channel,
 		 "MIPI CSI-2 virtual channel (0..3), default 0");
 
+#if 0
 static const int ov5640_framerates[] = {
 	[OV5640_15_FPS] = 15,
 	[OV5640_30_FPS] = 30,
 	[OV5640_60_FPS] = 60,
 };
+#else
+static const int ov5640_framerates[] = {
+	[OV5640_15_FPS] = 15,
+	[OV5640_30_FPS] = 30,
+};
+#endif
 
 /* regulator supplies */
 static const char * const ov5640_supply_name[] = {
@@ -809,6 +846,7 @@
 	ARRAY_SIZE(ov5640_init_setting_30fps_VGA),
 };
 
+#if 0
 static const struct ov5640_mode_info
 ov5640_mode_data[OV5640_NUM_MODES] = {
 	{OV5640_MODE_QCIF_176_144, SUBSAMPLING,
@@ -848,6 +886,19 @@
 	 ov5640_setting_QSXGA_2592_1944,
 	 ARRAY_SIZE(ov5640_setting_QSXGA_2592_1944)},
 };
+#else
+static const struct ov5640_mode_info
+ov5640_mode_data[OV5640_NUM_MODES] = {
+	{OV5640_MODE_VGA_640_480, SUBSAMPLING,
+	 640, 1896, 480, 1080,
+	 ov5640_setting_VGA_640_480,
+	 ARRAY_SIZE(ov5640_setting_VGA_640_480)},
+	{OV5640_MODE_720P_1280_720, SUBSAMPLING,
+	 1280, 1892, 720, 740,
+	 ov5640_setting_720P_1280_720,
+	 ARRAY_SIZE(ov5640_setting_720P_1280_720)},
+};
+#endif
 
 static int ov5640_init_slave_id(struct ov5640_dev *sensor)
 {
@@ -1294,12 +1345,20 @@
 	 * 1280x720 and 1024x768 are reported to use 'SUBSAMPLING' only,
 	 * but they seems to go through the scaler before subsampling.
 	 */
+#if 0
 	if (mode->dn_mode == SCALING ||
 	   (mode->id == OV5640_MODE_720P_1280_720) ||
 	   (mode->id == OV5640_MODE_XGA_1024_768))
 		dvp_pclk_divider = 1;
 	else
 		dvp_pclk_divider = 2;
+#else
+	if (mode->dn_mode == SCALING ||
+	   (mode->id == OV5640_MODE_720P_1280_720))
+		dvp_pclk_divider = 1;
+	else
+		dvp_pclk_divider = 2;
+#endif
 
 	ret = ov5640_write_reg(sensor, OV5640_REG_DVP_PCLK_DIVIDER,
 			       dvp_pclk_divider);
@@ -1919,10 +1978,12 @@
 	    (!nearest && (mode->hact != width || mode->vact != height)))
 		return NULL;
 
+#if 0
 	/* Only 640x480 can operate at 60fps (for now) */
 	if (fr == OV5640_60_FPS &&
 	    !(mode->hact == 640 && mode->vact == 480))
 		return NULL;
+#endif
 
 	return mode;
 }
@@ -1953,9 +2014,14 @@
 	ret = ov5640_get_binning(sensor);
 	if (ret < 0)
 		return ret;
+#if 0
 	if (ret && mode->id != OV5640_MODE_720P_1280_720 &&
 	    mode->id != OV5640_MODE_1080P_1920_1080)
 		prev_shutter *= 2;
+#else
+	if (ret && mode->id != OV5640_MODE_720P_1280_720)
+		prev_shutter *= 2;
+#endif
 
 	/* read preview gain */
 	ret = ov5640_get_gain(sensor);
@@ -2492,6 +2558,8 @@
 	struct ov5640_dev *sensor = to_ov5640_dev(sd);
 	int ret = 0;
 
+	printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
 	mutex_lock(&sensor->lock);
 
 	/*
@@ -2528,12 +2596,12 @@
 	int i;
 
 	minfps = ov5640_framerates[OV5640_15_FPS];
-	maxfps = ov5640_framerates[OV5640_60_FPS];
+	maxfps = ov5640_framerates[OV5640_30_FPS];
 
 	if (fi->numerator == 0) {
 		fi->denominator = maxfps;
 		fi->numerator = 1;
-		rate = OV5640_60_FPS;
+		rate = OV5640_30_FPS;
 		goto find_mode;
 	}
 
@@ -2565,6 +2633,8 @@
 	struct ov5640_dev *sensor = to_ov5640_dev(sd);
 	struct v4l2_mbus_framefmt *fmt;
 
+	printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
 	if (format->pad != 0)
 		return -EINVAL;
 
@@ -2617,7 +2687,8 @@
 }
 
 static const s64 link_freq_menu_items[] = {
-	384000000,
+	/* 384000000, */
+	248000000,
 };
 
 static int ov5640_set_fmt(struct v4l2_subdev *sd,
@@ -2630,6 +2701,8 @@
 	struct v4l2_mbus_framefmt *fmt;
 	int ret;
 
+	printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
 	if (format->pad != 0)
 		return -EINVAL;
 
@@ -2991,6 +3064,8 @@
 	struct ov5640_dev *sensor = to_ov5640_dev(sd);
 	int val;
 
+	printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
 	/* v4l2_ctrl_lock() locks our own mutex */
 
 	switch (ctrl->id) {
@@ -3017,6 +3092,8 @@
 	struct ov5640_dev *sensor = to_ov5640_dev(sd);
 	int ret;
 
+	printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
 	/* v4l2_ctrl_lock() locks our own mutex */
 
 	/*
@@ -3154,6 +3231,8 @@
 				  struct v4l2_subdev_pad_config *cfg,
 				  struct v4l2_subdev_frame_size_enum *fse)
 {
+	printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
 	if (fse->pad != 0)
 		return -EINVAL;
 	if (fse->index >= OV5640_NUM_MODES)
@@ -3178,6 +3257,8 @@
 	struct v4l2_fract tpf;
 	int ret;
 
+	printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
 	if (fie->pad != 0)
 		return -EINVAL;
 	if (fie->index >= OV5640_NUM_FRAMERATES)
@@ -3200,6 +3281,8 @@
 {
 	struct ov5640_dev *sensor = to_ov5640_dev(sd);
 
+	printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
 	mutex_lock(&sensor->lock);
 	fi->interval = sensor->frame_interval;
 	mutex_unlock(&sensor->lock);
@@ -3214,6 +3297,8 @@
 	const struct ov5640_mode_info *mode;
 	int frame_rate, ret = 0;
 
+	printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
 	if (fi->pad != 0)
 		return -EINVAL;
 
@@ -3257,6 +3342,8 @@
 				 struct v4l2_subdev_pad_config *cfg,
 				 struct v4l2_subdev_mbus_code_enum *code)
 {
+	printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
 	if (code->pad != 0)
 		return -EINVAL;
 	if (code->index >= ARRAY_SIZE(ov5640_formats))
@@ -3271,6 +3358,8 @@
 	struct ov5640_dev *sensor = to_ov5640_dev(sd);
 	int ret = 0;
 
+	printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
 	mutex_lock(&sensor->lock);
 
 	if (sensor->streaming == !enable) {
@@ -3394,7 +3483,11 @@
 	 * YUV422 UYVY VGA@30fps
 	 */
 	fmt = &sensor->fmt;
-	fmt->code = MEDIA_BUS_FMT_UYVY8_2X8;
+#if 1
+	fmt->code = MEDIA_BUS_FMT_RGB565_2X8_LE;
+#else
+	fmt->code = MEDIA_BUS_FMT_YUYV8_2X8;
+#endif
 	fmt->colorspace = V4L2_COLORSPACE_SRGB;
 	fmt->ycbcr_enc = V4L2_MAP_YCBCR_ENC_DEFAULT(fmt->colorspace);
 	fmt->quantization = V4L2_QUANTIZATION_FULL_RANGE;
diff -Naurw ./drivers/media/i2c/st-mipid02.c ../kernel-source/drivers/media/i2c/st-mipid02.c
--- ./drivers/media/i2c/st-mipid02.c	2020-03-20 15:20:23.027267357 +0100
+++ ../kernel-source/drivers/media/i2c/st-mipid02.c	2020-03-20 15:18:29.485589900 +0100
@@ -22,6 +22,8 @@
 #include <media/v4l2-fwnode.h>
 #include <media/v4l2-subdev.h>
 
+#define SWAP_PINS   1
+
 #define V4L2_MBUS_CSI2_DPHY V4L2_MBUS_CSI2
 
 #define MIPID02_CLK_LANE_WR_REG1			0x01
@@ -29,10 +31,23 @@
 #define MIPID02_CLK_LANE_REG3				0x04
 #define MIPID02_DATA_LANE0_REG1				0x05
 #define MIPID02_DATA_LANE0_REG2				0x06
+#define MIPID02_DATA_LANE0_REG3				0x07
+#define MIPID02_DATA_LANE0_REG4				0x0c
 #define MIPID02_DATA_LANE1_REG1				0x09
 #define MIPID02_DATA_LANE1_REG2				0x0a
+#define MIPID02_DATA_LANE1_REG3				0x0b
+#define MIPID02_DATA_LANE1_REG4				0x08
+#define MIPID02_ERROR_REGS      			0x10
+#define MIPID02_DATA_ID_WREG    			0x11
+
+#define MIPID02_FRAME_NO_LSB    			0x12
+#define MIPID02_FRAME_NO_MSB    			0x13
+#define MIPID02_ACTIVE_LINE_NO_LSB 			0x1b
+#define MIPID02_ACTIVE_LINE_NO_MSB 			0x1a
+
 #define MIPID02_MODE_REG1				0x14
 #define MIPID02_MODE_REG2				0x15
+#define MIPID02_DATA_ID_WREG    			0x11
 #define MIPID02_DATA_ID_RREG				0x17
 #define MIPID02_DATA_SELECTION_CTRL			0x19
 #define MIPID02_PIX_WIDTH_CTRL				0x1e
@@ -40,6 +55,7 @@
 
 /* Bits definition for MIPID02_CLK_LANE_REG1 */
 #define CLK_ENABLE					BIT(0)
+#define CLK_SWAP  					BIT(1)
 /* Bits definition for MIPID02_CLK_LANE_REG3 */
 #define CLK_MIPI_CSI					BIT(1)
 /* Bits definition for MIPID02_DATA_LANE0_REG1 */
@@ -254,6 +270,10 @@
 	u8 buf[3];
 	int ret;
 
+	printk( KERN_ALERT "**** %s %i   reg: 0x%04x   val: 0x%02x\n",
+			__func__, (int )__LINE__, (int )reg, (int )val );
+
+
 	buf[0] = reg >> 8;
 	buf[1] = reg & 0xff;
 	buf[2] = val;
@@ -419,7 +439,11 @@
 		dev_err(&client->dev, "clk lane must be map to lane 0\n");
 		return -EINVAL;
 	}
+#if SWAP_PINS
+	bridge->r.clk_lane_reg1 |= (polarities[0] << 1) | CLK_ENABLE | CLK_SWAP;
+#else
 	bridge->r.clk_lane_reg1 |= (polarities[0] << 1) | CLK_ENABLE;
+#endif
 
 	return 0;
 }
@@ -436,7 +460,11 @@
 	 * data lane 0 as pin swap polarity reversed compared to clock and
 	 * data lane 1
 	 */
+#if SWAP_PINS
+	if (are_pin_swap)
+#else
 	if (!are_pin_swap)
+#endif
 		bridge->r.data_lane0_reg1 = 1 << 1;
 	bridge->r.data_lane0_reg1 |= DATA_ENABLE;
 
@@ -451,7 +479,11 @@
 	if (nb == 1 && !are_lanes_swap)
 		return 0;
 
+#if SWAP_PINS
+	if (!are_pin_swap)
+#else
 	if (are_pin_swap)
+#endif
 		bridge->r.data_lane1_reg1 = 1 << 1;
 	bridge->r.data_lane1_reg1 |= DATA_ENABLE;
 
@@ -541,10 +573,60 @@
 	return ret;
 }
 
+
+struct read_reg {
+	u16 addr;
+	u8 val;
+};
+
+
+static struct read_reg read_regs[12] = {
+	{ MIPID02_CLK_LANE_WR_REG1, 0 },
+	{ MIPID02_DATA_LANE0_REG3, 0 },
+	{ MIPID02_DATA_LANE0_REG4, 0 },
+	{ MIPID02_DATA_LANE1_REG3, 0 },
+	{ MIPID02_DATA_LANE1_REG4, 0 },
+	{ MIPID02_ERROR_REGS, 0 },
+	{ MIPID02_DATA_ID_WREG, 0 },
+	{ MIPID02_FRAME_NO_LSB, 0 },
+	{ MIPID02_FRAME_NO_MSB, 0 },
+	{ MIPID02_ACTIVE_LINE_NO_LSB, 0 },
+	{ MIPID02_ACTIVE_LINE_NO_MSB, 0 },
+};
+
+static int dump_regs(struct mipid02_dev *bridge)
+{
+	int ret, cnt;
+
+	ret = 0;
+
+	for ( cnt = 0 ; !ret && ( cnt < 11 ) ; cnt++ ) {
+		ret = mipid02_read_reg(bridge, read_regs[cnt].addr, &read_regs[cnt].val);
+	}
+	printk( KERN_ALERT "**** %s %i  ret: %i   cnt: %i", __func__, (int )__LINE__, ret, cnt );
+
+	if ( !ret ) {
+		printk( KERN_ALERT "**** 0x%04x: %02x   0x%04x: %02x   0x%04x: %02x   0x%04x: %02x\n",
+				(int )read_regs[0].addr, (int )read_regs[0].val, (int )read_regs[1].addr, (int )read_regs[1].val,
+				(int )read_regs[2].addr, (int )read_regs[2].val, (int )read_regs[3].addr, (int )read_regs[3].val );
+		printk( KERN_ALERT "**** 0x%04x: %02x   0x%04x: %02x   0x%04x: %02x   0x%04x: %02x\n",
+				(int )read_regs[4].addr, (int )read_regs[4].val, (int )read_regs[5].addr, (int )read_regs[5].val,
+				(int )read_regs[6].addr, (int )read_regs[6].val, (int )read_regs[7].addr, (int )read_regs[7].val );
+		printk( KERN_ALERT "**** 0x%04x: %02x   0x%04x: %02x   0x%04x: %02x   0x%04x: %02x\n",
+				(int )read_regs[8].addr, (int )read_regs[8].val, (int )read_regs[9].addr, (int )read_regs[9].val,
+				(int )read_regs[10].addr, (int )read_regs[10].val, (int )read_regs[11].addr, (int )read_regs[11].val );
+	}
+		
+	return ret;
+}
+
+
 static int mipid02_stream_enable(struct mipid02_dev *bridge)
 {
 	struct i2c_client *client = bridge->i2c_client;
 	int ret = -EINVAL;
+	int cnt;
+	u8 reg;
 
 	if (!bridge->s_subdev)
 		goto error;
@@ -593,6 +675,7 @@
 		bridge->r.mode_reg2);
 	if (ret)
 		goto error;
+#if 1
 	ret = mipid02_write_reg(bridge, MIPID02_DATA_ID_RREG,
 		bridge->r.data_id_rreg);
 	if (ret)
@@ -601,6 +684,7 @@
 		bridge->r.data_selection_ctrl);
 	if (ret)
 		goto error;
+#endif
 	ret = mipid02_write_reg(bridge, MIPID02_PIX_WIDTH_CTRL,
 		bridge->r.pix_width_ctrl);
 	if (ret)
@@ -610,6 +694,13 @@
 	if (ret)
 		goto error;
 
+	for ( cnt = 0 ; cnt < 4 ; cnt++ ) {
+		msleep( 500 );
+		ret = dump_regs(bridge);
+	}
+
+	printk( KERN_ALERT "**** %s %i  ret: %i   cnt: %i", __func__, (int )__LINE__, ret, cnt );
+
 	return 0;
 
 error:
@@ -625,6 +716,8 @@
 	struct i2c_client *client = bridge->i2c_client;
 	int ret = 0;
 
+	printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
 	dev_dbg(&client->dev, "%s : requested %d / current = %d", __func__,
 		    enable, bridge->streaming);
 	mutex_lock(&bridge->lock);
@@ -652,6 +745,8 @@
 	struct mipid02_dev *bridge = to_mipid02_dev(sd);
 	int ret = 0;
 
+	printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
 	switch (code->pad) {
 	case MIPID02_SINK_0:
 		if (code->index >= ARRAY_SIZE(mipid02_supported_fmt_codes))
@@ -681,6 +776,8 @@
 	struct i2c_client *client = bridge->i2c_client;
 	struct v4l2_mbus_framefmt *fmt;
 
+	printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
 	dev_dbg(&client->dev, "%s probe %d", __func__, format->pad);
 
 	if (format->pad >= MIPID02_PAD_NB)
@@ -712,6 +809,8 @@
 {
 	struct mipid02_dev *bridge = to_mipid02_dev(sd);
 
+	printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
 	/* source pad mirror active sink pad */
 	format->format = bridge->fmt;
 	/* but code may need to be converted */
@@ -731,6 +830,8 @@
 	struct mipid02_dev *bridge = to_mipid02_dev(sd);
 	struct v4l2_mbus_framefmt *fmt;
 
+	printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
 	format->format.code = get_fmt_code(format->format.code);
 
 	if (format->which == V4L2_SUBDEV_FORMAT_TRY)
@@ -749,6 +850,8 @@
 	struct i2c_client *client = bridge->i2c_client;
 	int ret = 0;
 
+	printk( KERN_ALERT "**** %s %i\n", __func__, (int )__LINE__ );
+
 	dev_dbg(&client->dev, "%s for %d", __func__, format->pad);
 
 	if (format->pad >= MIPID02_PAD_NB)
@@ -939,10 +1042,51 @@
 	return -EINVAL;
 }
 
+
+static volatile struct mipid02_dev *my_bridge = NULL;
+
+static ssize_t mipid02_sysfs_dump(struct kobject *kobj, struct kobj_attribute *attr, char *buf)
+{
+	if ( my_bridge != NULL ) {
+		mutex_lock( &my_bridge->lock );
+
+		dump_regs( my_bridge );
+
+		mutex_unlock( &my_bridge->lock );
+	}
+
+    return NULL;
+}
+
+static ssize_t mipid02_sysfs_write8(struct kobject *kobj, struct kobj_attribute *attr, const char *buf, size_t count)
+{
+	int addr, val, ret;
+
+	if ( ( my_bridge != NULL ) && ( sscanf( buf, "%x %x", &addr, &val ) == 2 )
+		 && ( (u32 )addr <= 0xff ) && ( ( u32 )val <= 0xff ) ) {
+		mutex_lock( &my_bridge->lock );
+		ret = mipid02_write_reg( my_bridge, (u16 )addr, (u8 )val );
+		printk( KERN_ALERT "**** %s %i   addr: 0x%04x   val: 0x%02x   ret: %i\n", __func__, (int )__LINE__, addr, val, ret );
+
+		mutex_unlock( &my_bridge->lock );
+	}
+
+	return count;
+}
+
+
+struct kobj_attribute mipid02_sysfs_attr = {
+	.attr = { .name = "write_reg8", .mode = VERIFY_OCTAL_PERMISSIONS(0660) },
+	.show = mipid02_sysfs_dump,
+	.store = mipid02_sysfs_write8,
+};
+
+
 static int mipid02_probe(struct i2c_client *client)
 {
 	struct device *dev = &client->dev;
 	struct mipid02_dev *bridge;
+	const char *path;
 	u32 clk_freq;
 	int ret;
 
@@ -1022,6 +1166,15 @@
 		goto unregister_notifier;
 	}
 
+	my_bridge = bridge;
+	path = kobject_get_path(&dev->kobj, GFP_KERNEL);
+	if ( path != NULL ) {
+		ret = sysfs_create_file(&dev->kobj, &mipid02_sysfs_attr.attr);
+		printk( KERN_ALERT "**** %s %i   ret: %i   path: /sys%s/%s\n", __func__, (int )__LINE__, ret, path, mipid02_sysfs_attr.attr.name );
+	}
+	else
+		printk( KERN_ALERT "**** %s %i   path: NULL\n", __func__, (int )__LINE__ );
+
 	dev_info(&client->dev, "mipid02 device probe successfully");
 
 	return 0;
