// Seed: 891992603
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  assign module_2.id_2 = 0;
  output wire id_2;
  input wire id_1;
  logic id_4;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd96
) (
    input tri0 _id_0,
    output supply1 id_1
);
  wire id_3;
  wire [-1 'b0 : id_0] id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  output wor id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign id_2 = id_1 ? {1 - -1{1}} : 1;
endmodule
