#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Dec 12 17:41:14 2024
# Process ID: 3332
# Current directory: C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7024 C:\template2\template\vivado\Example_Project\axi_mult_adder\axi_fnd_mult_adder\axi_fnd_mult_adder.xpr
# Log file: C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/vivado.log
# Journal file: C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder\vivado.jou
# Running On: DESKTOP-8DBAGAH, OS: Windows, CPU Frequency: 3504 MHz, CPU Physical cores: 4, Host memory: 8497 MB
#-----------------------------------------------------------
start_gui
open_project C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.xpr
update_compile_order -fileset sources_1
update_module_reference design_1_multadder_0_0
connect_bd_net [get_bd_pins multadder_0/D] [get_bd_pins axi_lite_template_top_0/reg4]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_bd_design {C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files C:/../axi/template/work/sogang/vivado/fnd_ps_pl/axi_fnd_mult_adder/axi_fnd_mult_adder.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp] -no_script -reset -force -quiet
remove_files  -fileset utils_1 C:/../axi/template/work/sogang/vivado/fnd_ps_pl/axi_fnd_mult_adder/axi_fnd_mult_adder.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_bd_design [get_bd_designs design_1]
write_hw_platform -fixed -include_bit -force -file C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/add_d.xsa
open_bd_design {C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.srcs/sources_1/bd/design_1/design_1.bd}
write_hw_platform -fixed -include_bit -force -file C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/design_1_wrapper.xsa
write_hw_platform -fixed -include_bit -force -file C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/123t.xsa
