// Seed: 1498589407
module module_0;
  wire id_1;
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    input supply0 id_2,
    input wor id_3,
    input wor id_4,
    output supply0 id_5,
    input wor id_6,
    output logic id_7,
    input tri0 id_8,
    input supply0 id_9,
    output tri id_10,
    output tri1 id_11,
    output tri1 id_12,
    input supply1 id_13,
    input uwire id_14,
    input tri1 id_15,
    input wor id_16,
    input logic id_17,
    output wire id_18,
    input tri0 id_19,
    input wand id_20,
    input wor void id_21,
    input tri0 id_22,
    input tri0 id_23,
    input tri0 id_24,
    input wand id_25,
    output uwire id_26,
    input wire id_27,
    input tri id_28,
    output wor id_29,
    input tri1 id_30,
    output supply0 id_31,
    output tri0 id_32,
    input tri0 id_33,
    output wand id_34,
    output tri1 id_35
);
  assign id_10 = 1;
  module_0();
  assign id_31 = 1;
  always id_7 <= id_17;
  id_37(
      1
  );
endmodule
