interface our_interface(input logic clk);
 
    logic [7:0] input_1;
    logic [7:0] input_2;
        
    logic [7:0] output_3;       

//output

endinterface
