##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyHFCLK
		4.2::Critical Path Report for metronome_clock
		4.3::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. timer_clock:R)
		5.2::Critical Path Report for (timer_clock:R vs. timer_clock:R)
		5.3::Critical Path Report for (metronome_clock:R vs. metronome_clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: CyHFCLK               | Frequency: 49.13 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                 | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                 | N/A                   | Target: 24.00 MHz  | 
Clock: CyLFCLK               | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1             | N/A                   | Target: 24.00 MHz  | 
Clock: CySYSCLK              | N/A                   | Target: 24.00 MHz  | 
Clock: I2CS_SCBCLK           | N/A                   | Target: 1.60 MHz   | 
Clock: I2CS_SCBCLK(FFB)      | N/A                   | Target: 1.60 MHz   | 
Clock: LumenCom_SCBCLK       | N/A                   | Target: 1.60 MHz   | 
Clock: LumenCom_SCBCLK(FFB)  | N/A                   | Target: 1.60 MHz   | 
Clock: metronome_clock       | Frequency: 52.98 MHz  | Target: 0.00 MHz   | 
Clock: timer_clock           | Frequency: 39.85 MHz  | Target: 1.00 MHz   | 
Clock: timer_clock(FFB)      | N/A                   | Target: 1.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyHFCLK          timer_clock      41666.7          21314        N/A              N/A         N/A              N/A         N/A              N/A         
metronome_clock  metronome_clock  5e+009           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock      timer_clock      1e+006           974905       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name         Setup to Clk  Clock Name:Phase  
----------------  ------------  ----------------  
DistEcho(0)_PAD   28352         timer_clock:R     
DistReset(0)_PAD  36350         timer_clock:R     


                       3.2::Clock to Out
                       -----------------

Port Name        Clock to Out  Clock Name:Phase    
---------------  ------------  ------------------  
BluePin(0)_PAD   22220         timer_clock(FFB):R  
GreenPin(0)_PAD  22258         timer_clock(FFB):R  
RedPin(0)_PAD    22010         timer_clock(FFB):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 49.13 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb
Path End       : \DistTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \DistTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 21314p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyHFCLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16843
-------------------------------------   ----- 
End-of-path arrival time (ps)           16843
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/busclk           datapathcell2           0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\DistTimer:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb  datapathcell2   7340   7340  21314  RISE       1
\DistTimer:TimerUDB:rstSts:stsreg\/status_2            statusicell1    2304   9644  21314  RISE       1
\DistTimer:TimerUDB:rstSts:stsreg\/interrupt           statusicell1    3910  13554  21314  RISE       1
\DistTimer:TimerUDB:timer_enable\/main_5               macrocell9      3288  16843  21314  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for metronome_clock
*********************************************
Clock: metronome_clock
Frequency: 52.98 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MetronomeTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \MetronomeTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \MetronomeTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 4999981123p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (metronome_clock:R#1 vs. metronome_clock:R#2)   5000000000
- Setup time                                                       -11520
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 4999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7357
-------------------------------------   ---- 
End-of-path arrival time (ps)           7357
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MetronomeTimer:TimerUDB:sT8:timerdp:u0\/clock            datapathcell3              0      0  RISE       1

Data path
pin name                                            model name     delay     AT       slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\MetronomeTimer:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850  4999981123  RISE       1
\MetronomeTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   3507   7357  4999981123  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MetronomeTimer:TimerUDB:sT8:timerdp:u0\/clock            datapathcell3              0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 39.85 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:timer_enable\/q
Path End       : \DistTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \DistTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 974905p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -5090
----------------------------------------------------   ------- 
End-of-path required time (ps)                          994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20005
-------------------------------------   ----- 
End-of-path arrival time (ps)           20005
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:timer_enable\/q             macrocell9      1250   1250  974905  RISE       1
\DistTimer:TimerUDB:trig_reg\/main_0            macrocell3      2922   4172  974905  RISE       1
\DistTimer:TimerUDB:trig_reg\/q                 macrocell3      3350   7522  974905  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell1   2773  10295  974905  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   9710  20005  974905  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  20005  974905  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. timer_clock:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb
Path End       : \DistTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \DistTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 21314p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyHFCLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16843
-------------------------------------   ----- 
End-of-path arrival time (ps)           16843
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/busclk           datapathcell2           0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\DistTimer:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb  datapathcell2   7340   7340  21314  RISE       1
\DistTimer:TimerUDB:rstSts:stsreg\/status_2            statusicell1    2304   9644  21314  RISE       1
\DistTimer:TimerUDB:rstSts:stsreg\/interrupt           statusicell1    3910  13554  21314  RISE       1
\DistTimer:TimerUDB:timer_enable\/main_5               macrocell9      3288  16843  21314  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1


5.2::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:timer_enable\/q
Path End       : \DistTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \DistTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 974905p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -5090
----------------------------------------------------   ------- 
End-of-path required time (ps)                          994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20005
-------------------------------------   ----- 
End-of-path arrival time (ps)           20005
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:timer_enable\/q             macrocell9      1250   1250  974905  RISE       1
\DistTimer:TimerUDB:trig_reg\/main_0            macrocell3      2922   4172  974905  RISE       1
\DistTimer:TimerUDB:trig_reg\/q                 macrocell3      3350   7522  974905  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell1   2773  10295  974905  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   9710  20005  974905  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  20005  974905  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell2              0      0  RISE       1


5.3::Critical Path Report for (metronome_clock:R vs. metronome_clock:R)
***********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MetronomeTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \MetronomeTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \MetronomeTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 4999981123p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (metronome_clock:R#1 vs. metronome_clock:R#2)   5000000000
- Setup time                                                       -11520
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 4999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7357
-------------------------------------   ---- 
End-of-path arrival time (ps)           7357
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MetronomeTimer:TimerUDB:sT8:timerdp:u0\/clock            datapathcell3              0      0  RISE       1

Data path
pin name                                            model name     delay     AT       slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\MetronomeTimer:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850  4999981123  RISE       1
\MetronomeTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   3507   7357  4999981123  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MetronomeTimer:TimerUDB:sT8:timerdp:u0\/clock            datapathcell3              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb
Path End       : \DistTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \DistTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 21314p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyHFCLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16843
-------------------------------------   ----- 
End-of-path arrival time (ps)           16843
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/busclk           datapathcell2           0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\DistTimer:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb  datapathcell2   7340   7340  21314  RISE       1
\DistTimer:TimerUDB:rstSts:stsreg\/status_2            statusicell1    2304   9644  21314  RISE       1
\DistTimer:TimerUDB:rstSts:stsreg\/interrupt           statusicell1    3910  13554  21314  RISE       1
\DistTimer:TimerUDB:timer_enable\/main_5               macrocell9      3288  16843  21314  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb
Path End       : \DistTimer:TimerUDB:trig_disable\/main_4
Capture Clock  : \DistTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 21314p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyHFCLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16843
-------------------------------------   ----- 
End-of-path arrival time (ps)           16843
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/busclk           datapathcell2           0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\DistTimer:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb  datapathcell2   7340   7340  21314  RISE       1
\DistTimer:TimerUDB:rstSts:stsreg\/status_2            statusicell1    2304   9644  21314  RISE       1
\DistTimer:TimerUDB:rstSts:stsreg\/interrupt           statusicell1    3910  13554  21314  RISE       1
\DistTimer:TimerUDB:trig_disable\/main_4               macrocell10     3288  16843  21314  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:trig_disable\/clock_0                 macrocell10                0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:timer_enable\/q
Path End       : \DistTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \DistTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 974905p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -5090
----------------------------------------------------   ------- 
End-of-path required time (ps)                          994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20005
-------------------------------------   ----- 
End-of-path arrival time (ps)           20005
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:timer_enable\/q             macrocell9      1250   1250  974905  RISE       1
\DistTimer:TimerUDB:trig_reg\/main_0            macrocell3      2922   4172  974905  RISE       1
\DistTimer:TimerUDB:trig_reg\/q                 macrocell3      3350   7522  974905  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell1   2773  10295  974905  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   9710  20005  974905  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  20005  974905  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell2              0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:timer_enable\/q
Path End       : \DistTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \DistTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 978156p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10324
-------------------------------------   ----- 
End-of-path arrival time (ps)           10324
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:timer_enable\/q             macrocell9      1250   1250  974905  RISE       1
\DistTimer:TimerUDB:trig_reg\/main_0            macrocell3      2922   4172  974905  RISE       1
\DistTimer:TimerUDB:trig_reg\/q                 macrocell3      3350   7522  974905  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell2   2802  10324  978156  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell2              0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:timer_enable\/q
Path End       : \DistTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \DistTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 978185p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10295
-------------------------------------   ----- 
End-of-path arrival time (ps)           10295
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:timer_enable\/q             macrocell9      1250   1250  974905  RISE       1
\DistTimer:TimerUDB:trig_reg\/main_0            macrocell3      2922   4172  974905  RISE       1
\DistTimer:TimerUDB:trig_reg\/q                 macrocell3      3350   7522  974905  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell1   2773  10295  978185  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1              0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DistTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \DistTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 979966p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8514
-------------------------------------   ---- 
End-of-path arrival time (ps)           8514
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1              0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  976686  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  976686  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  976686  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3234   8514  979966  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1              0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DistTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \DistTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 979968p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8512
-------------------------------------   ---- 
End-of-path arrival time (ps)           8512
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1              0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  976686  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  976686  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  976686  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell2   3232   8512  979968  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell2              0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DistTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \DistTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 984203p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -1570
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14227
-------------------------------------   ----- 
End-of-path arrival time (ps)           14227
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1              0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  976686  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  976686  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  976686  RISE       1
\DistTimer:TimerUDB:status_tc\/main_1         macrocell2      3272   8552  984203  RISE       1
\DistTimer:TimerUDB:status_tc\/q              macrocell2      3350  11902  984203  RISE       1
\DistTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2326  14227  984203  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:rstSts:stsreg\/clock                  statusicell1               0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:capture_last\/q
Path End       : \DistTimer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \DistTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 986344p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -1930
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998070

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11726
-------------------------------------   ----- 
End-of-path arrival time (ps)           11726
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:capture_last\/clock_0                 macrocell5                 0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:capture_last\/q           macrocell5      1250   1250  986344  RISE       1
\DistTimer:TimerUDB:capt_fifo_load\/main_1    macrocell1      4521   5771  986344  RISE       1
\DistTimer:TimerUDB:capt_fifo_load\/q         macrocell1      3350   9121  986344  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell2   2605  11726  986344  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell2              0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:capture_last\/q
Path End       : \DistTimer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \DistTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 986345p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -1930
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998070

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11725
-------------------------------------   ----- 
End-of-path arrival time (ps)           11725
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:capture_last\/clock_0                 macrocell5                 0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:capture_last\/q           macrocell5      1250   1250  986344  RISE       1
\DistTimer:TimerUDB:capt_fifo_load\/main_1    macrocell1      4521   5771  986344  RISE       1
\DistTimer:TimerUDB:capt_fifo_load\/q         macrocell1      3350   9121  986344  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell1   2604  11725  986345  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1              0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DistTimer:TimerUDB:timer_enable\/main_3
Capture Clock  : \DistTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 987947p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8543
-------------------------------------   ---- 
End-of-path arrival time (ps)           8543
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1              0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  976686  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  976686  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  976686  RISE       1
\DistTimer:TimerUDB:timer_enable\/main_3      macrocell9      3263   8543  987947  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DistTimer:TimerUDB:trig_disable\/main_2
Capture Clock  : \DistTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 987947p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8543
-------------------------------------   ---- 
End-of-path arrival time (ps)           8543
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1              0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  976686  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  976686  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  976686  RISE       1
\DistTimer:TimerUDB:trig_disable\/main_2      macrocell10     3263   8543  987947  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:trig_disable\/clock_0                 macrocell10                0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:capture_last\/q
Path End       : \DistTimer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \DistTimer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 990169p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6321
-------------------------------------   ---- 
End-of-path arrival time (ps)           6321
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:capture_last\/clock_0                 macrocell5                 0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:capture_last\/q             macrocell5    1250   1250  986344  RISE       1
\DistTimer:TimerUDB:trig_rise_detected\/main_1  macrocell11   5071   6321  990169  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:trig_rise_detected\/clock_0           macrocell11                0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:capture_last\/q
Path End       : \DistTimer:TimerUDB:timer_enable\/main_1
Capture Clock  : \DistTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 990719p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5771
-------------------------------------   ---- 
End-of-path arrival time (ps)           5771
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:capture_last\/clock_0                 macrocell5                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:capture_last\/q       macrocell5    1250   1250  986344  RISE       1
\DistTimer:TimerUDB:timer_enable\/main_1  macrocell9    4521   5771  990719  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:capture_last\/q
Path End       : \DistTimer:TimerUDB:trig_disable\/main_0
Capture Clock  : \DistTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 990719p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5771
-------------------------------------   ---- 
End-of-path arrival time (ps)           5771
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:capture_last\/clock_0                 macrocell5                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:capture_last\/q       macrocell5    1250   1250  986344  RISE       1
\DistTimer:TimerUDB:trig_disable\/main_0  macrocell10   4521   5771  990719  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:trig_disable\/clock_0                 macrocell10                0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:timer_enable\/q
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 991523p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4967
-------------------------------------   ---- 
End-of-path arrival time (ps)           4967
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:timer_enable\/q  macrocell9    1250   1250  974905  RISE       1
MODIN1_0/main_2                      macrocell7    3717   4967  991523  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_0/clock_0                                          macrocell7                 0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:timer_enable\/q
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 991530p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:timer_enable\/q  macrocell9    1250   1250  974905  RISE       1
MODIN1_1/main_2                      macrocell6    3710   4960  991530  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_1/clock_0                                          macrocell6                 0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:timer_enable\/q
Path End       : \DistTimer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \DistTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991530p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:timer_enable\/q        macrocell9    1250   1250  974905  RISE       1
\DistTimer:TimerUDB:capt_int_temp\/main_2  macrocell8    3710   4960  991530  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:capt_int_temp\/clock_0                macrocell8                 0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:timer_enable\/q
Path End       : \DistTimer:TimerUDB:timer_enable\/main_2
Capture Clock  : \DistTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 992317p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:timer_enable\/q       macrocell9    1250   1250  974905  RISE       1
\DistTimer:TimerUDB:timer_enable\/main_2  macrocell9    2923   4173  992317  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:timer_enable\/q
Path End       : \DistTimer:TimerUDB:trig_disable\/main_1
Capture Clock  : \DistTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 992317p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:timer_enable\/q       macrocell9    1250   1250  974905  RISE       1
\DistTimer:TimerUDB:trig_disable\/main_1  macrocell10   2923   4173  992317  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:trig_disable\/clock_0                 macrocell10                0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:trig_rise_detected\/q
Path End       : \DistTimer:TimerUDB:timer_enable\/main_7
Capture Clock  : \DistTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 992463p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:trig_rise_detected\/clock_0           macrocell11                0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:trig_rise_detected\/q  macrocell11   1250   1250  975060  RISE       1
\DistTimer:TimerUDB:timer_enable\/main_7   macrocell9    2777   4027  992463  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:trig_rise_detected\/q
Path End       : \DistTimer:TimerUDB:trig_disable\/main_6
Capture Clock  : \DistTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 992463p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:trig_rise_detected\/clock_0           macrocell11                0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:trig_rise_detected\/q  macrocell11   1250   1250  975060  RISE       1
\DistTimer:TimerUDB:trig_disable\/main_6   macrocell10   2777   4027  992463  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:trig_disable\/clock_0                 macrocell10                0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:trig_rise_detected\/q
Path End       : \DistTimer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \DistTimer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 992472p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:trig_rise_detected\/clock_0           macrocell11                0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:trig_rise_detected\/q       macrocell11   1250   1250  975060  RISE       1
\DistTimer:TimerUDB:trig_rise_detected\/main_3  macrocell11   2768   4018  992472  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:trig_rise_detected\/clock_0           macrocell11                0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:capture_last\/q
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 992556p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:capture_last\/clock_0                 macrocell5                 0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:capture_last\/q  macrocell5    1250   1250  986344  RISE       1
MODIN1_1/main_1                      macrocell6    2684   3934  992556  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_1/clock_0                                          macrocell6                 0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:capture_last\/q
Path End       : \DistTimer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \DistTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992556p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:capture_last\/clock_0                 macrocell5                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:capture_last\/q        macrocell5    1250   1250  986344  RISE       1
\DistTimer:TimerUDB:capt_int_temp\/main_1  macrocell8    2684   3934  992556  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:capt_int_temp\/clock_0                macrocell8                 0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:capture_last\/q
Path End       : \DistTimer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \DistTimer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 992556p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:capture_last\/clock_0                 macrocell5                 0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:capture_last\/q             macrocell5    1250   1250  986344  RISE       1
\DistTimer:TimerUDB:trig_fall_detected\/main_1  macrocell12   2684   3934  992556  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:trig_fall_detected\/clock_0           macrocell12                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:capture_last\/q
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 992568p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3922
-------------------------------------   ---- 
End-of-path arrival time (ps)           3922
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:capture_last\/clock_0                 macrocell5                 0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:capture_last\/q  macrocell5    1250   1250  986344  RISE       1
MODIN1_0/main_1                      macrocell7    2672   3922  992568  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_0/clock_0                                          macrocell7                 0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 992701p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_1/clock_0                                          macrocell6                 0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q       macrocell6    1250   1250  992701  RISE       1
MODIN1_1/main_4  macrocell6    2539   3789  992701  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_1/clock_0                                          macrocell6                 0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \DistTimer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \DistTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992701p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_1/clock_0                                          macrocell6                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q                                 macrocell6    1250   1250  992701  RISE       1
\DistTimer:TimerUDB:capt_int_temp\/main_4  macrocell8    2539   3789  992701  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:capt_int_temp\/clock_0                macrocell8                 0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_0/main_4
Capture Clock  : MODIN1_0/clock_0
Path slack     : 992704p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_1/clock_0                                          macrocell6                 0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q       macrocell6    1250   1250  992701  RISE       1
MODIN1_0/main_4  macrocell7    2536   3786  992704  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_0/clock_0                                          macrocell7                 0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_5
Capture Clock  : MODIN1_1/clock_0
Path slack     : 992707p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_0/clock_0                                          macrocell7                 0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q       macrocell7    1250   1250  992707  RISE       1
MODIN1_1/main_5  macrocell6    2533   3783  992707  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_1/clock_0                                          macrocell6                 0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \DistTimer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \DistTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992707p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_0/clock_0                                          macrocell7                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q                                 macrocell7    1250   1250  992707  RISE       1
\DistTimer:TimerUDB:capt_int_temp\/main_5  macrocell8    2533   3783  992707  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:capt_int_temp\/clock_0                macrocell8                 0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_5
Capture Clock  : MODIN1_0/clock_0
Path slack     : 992712p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_0/clock_0                                          macrocell7                 0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q       macrocell7    1250   1250  992707  RISE       1
MODIN1_0/main_5  macrocell7    2528   3778  992712  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_0/clock_0                                          macrocell7                 0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:trig_disable\/q
Path End       : \DistTimer:TimerUDB:timer_enable\/main_6
Capture Clock  : \DistTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 992936p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:trig_disable\/clock_0                 macrocell10                0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:trig_disable\/q       macrocell10   1250   1250  992936  RISE       1
\DistTimer:TimerUDB:timer_enable\/main_6  macrocell9    2304   3554  992936  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:trig_disable\/q
Path End       : \DistTimer:TimerUDB:trig_disable\/main_5
Capture Clock  : \DistTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 992936p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:trig_disable\/clock_0                 macrocell10                0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:trig_disable\/q       macrocell10   1250   1250  992936  RISE       1
\DistTimer:TimerUDB:trig_disable\/main_5  macrocell10   2304   3554  992936  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:trig_disable\/clock_0                 macrocell10                0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:trig_fall_detected\/q
Path End       : \DistTimer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \DistTimer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 993003p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:trig_fall_detected\/clock_0           macrocell12                0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:trig_fall_detected\/q       macrocell12   1250   1250  993003  RISE       1
\DistTimer:TimerUDB:trig_fall_detected\/main_3  macrocell12   2237   3487  993003  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:trig_fall_detected\/clock_0           macrocell12                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:capt_int_temp\/q
Path End       : \DistTimer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \DistTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 994306p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -1570
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4124
-------------------------------------   ---- 
End-of-path arrival time (ps)           4124
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:capt_int_temp\/clock_0                macrocell8                 0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:capt_int_temp\/q         macrocell8     1250   1250  994306  RISE       1
\DistTimer:TimerUDB:rstSts:stsreg\/status_1  statusicell1   2874   4124  994306  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:rstSts:stsreg\/clock                  statusicell1               0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MetronomeTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \MetronomeTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \MetronomeTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 4999981123p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (metronome_clock:R#1 vs. metronome_clock:R#2)   5000000000
- Setup time                                                       -11520
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 4999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7357
-------------------------------------   ---- 
End-of-path arrival time (ps)           7357
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MetronomeTimer:TimerUDB:sT8:timerdp:u0\/clock            datapathcell3              0      0  RISE       1

Data path
pin name                                            model name     delay     AT       slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\MetronomeTimer:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850  4999981123  RISE       1
\MetronomeTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   3507   7357  4999981123  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MetronomeTimer:TimerUDB:sT8:timerdp:u0\/clock            datapathcell3              0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MetronomeTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \MetronomeTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \MetronomeTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 4999983333p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (metronome_clock:R#1 vs. metronome_clock:R#2)   5000000000
- Setup time                                                       -11520
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 4999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5147
-------------------------------------   ---- 
End-of-path arrival time (ps)           5147
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MetronomeTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1               0      0  RISE       1

Data path
pin name                                                      model name     delay     AT       slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\MetronomeTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  4999983333  RISE       1
\MetronomeTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell3   2567   5147  4999983333  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MetronomeTimer:TimerUDB:sT8:timerdp:u0\/clock            datapathcell3              0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MetronomeTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \MetronomeTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \MetronomeTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 4999984937p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (metronome_clock:R#1 vs. metronome_clock:R#2)   5000000000
- Setup time                                                        -1570
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 4999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13493
-------------------------------------   ----- 
End-of-path arrival time (ps)           13493
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MetronomeTimer:TimerUDB:sT8:timerdp:u0\/clock            datapathcell3              0      0  RISE       1

Data path
pin name                                          model name     delay     AT       slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\MetronomeTimer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell3   3850   3850  4999981123  RISE       1
\MetronomeTimer:TimerUDB:status_tc\/main_1        macrocell4      4037   7887  4999984937  RISE       1
\MetronomeTimer:TimerUDB:status_tc\/q             macrocell4      3350  11237  4999984937  RISE       1
\MetronomeTimer:TimerUDB:rstSts:stsreg\/status_0  statusicell2    2255  13493  4999984937  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MetronomeTimer:TimerUDB:rstSts:stsreg\/clock             statusicell2               0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

