module sync1(
			input 		clk
			,input		rst_n
			,input		d
			,output		reg q
);
always@(posedge clk or negedge rst_n)begin
		if(!rst_n) q <= 1'b0;
		else q <= d;s
end


endmodule