-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Wed Oct 13 13:33:05 2021
-- Host        : mconsonni-HP-ProBook-440-G7 running 64-bit Ubuntu 20.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/mconsonni/Desktop/DESD/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_dlconstant_gpio_3_0/design_1_dlconstant_gpio_3_0_sim_netlist.vhdl
-- Design      : design_1_dlconstant_gpio_3_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tftg256-2
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 2
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect begin_commonblock
`protect control error_handling = "delegated"
`protect control runtime_visibility = "delegated"
`protect control child_visibility = "delegated"
`protect control decryption = (activity==simulation)? "false" : "true"
`protect end_commonblock
`protect begin_toolblock
`protect rights_digest_method="sha256"
`protect key_keyowner = "Xilinx", key_keyname= "xilinxt_2020_08", key_method = "rsa", key_block
Flpphezo9d1B7Ruh6QfEVZP+/zUdyk1tGJ9lVEMFmAgN6NvdWXbPrgBRIlKpIL3doJMqAK0T6gSM
jzOdNxysplWJwrqXgqUpOH3oygEwXSE8qVNAV1IW3ZiN3JVhtwgo8FfZ87gOi/gqx+42qhdKmdrT
8gflFi2GguS7HGy5WXHyLXgfndVGyG173f5ZlS1qhMjanY9sAdGIY9lfHuFfQF5hoxc3gJkqwm1u
JRz8CIr16hH3GcehFDtVwecRUhRfHGFMN7s76Lq60xxa2fJriuqHU7xZ69Yd8t90MCz2mpKcMUss
gx89PtZu7lIqARGaUuViapiTbpXvEHnuJivsCg==

`protect control xilinx_configuration_visible = "false"
`protect control xilinx_enable_modification = "false"
`protect control xilinx_enable_probing = "false"
`protect control xilinx_enable_netlist_export = "true"
`protect control xilinx_enable_bitstream = "true"
`protect control decryption = (xilinx_activity==simulation)? "false" : "true"
`protect end_toolblock="7SGoAXadKN90mEv89L0drAAgXP1TtagDblLhKKCCre4="
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1200)
`protect data_block
ikiryLuRLhmBb/qaydb/H5ShMzcYB6L5u8sCy9Onc1YxWRrI8g8panUmZkodKJy0gO+wRvTm/cm3
Ag86E1RwflTZpbLL9apBvDJEDBS1HavSHc0R9T2umTlW8mynZ8Om776K4O0m5DUHkOa6LDfDPppT
QAMe8AosB00zK4nJmQw6CR9u4KcjaOblvZ+F2/byXS57WFx7K+djx/HMeyCfIpo6de8VIjVgUZqj
qWn8pRB7U5cFRlelMM5MqXbP2MDNDTPQBvIhQoC5ttQ4Qn0r9s3vfTGcAGL1fFBhagdC/8tUHzbg
EavucK+PEiVsq3FC36GB3XW4659kiNsi2ZwxJjDc5FMFOYkuo0MVWVu9iYAyMLlVN+9Hoy3eXaaF
NN5wiOsdV0S27xMbWrroCLAIZHj+0V/98MwzEk5nDvyjXAlaobogID4dfJjMEAPfjuTL6V9Frer2
6JYTXVeLvhFCiih/vdN3vz79N9rQh/xwIap1d9DMAvaYISEtIw1wFos9sbs2oFTs2pdYVEnkQYcM
TkLpNV8WEiUeezLwI7M9hVORpl3H61nZ48A4o1TtE+XruFPYH1eBD9SD16nRm4xeNtPUggEbrwzp
jfjkFi/NJ7Y/ca8+BmIgiUV9zDUQI1TljLMO6oxo6KAaPVnyDCoVoXtfA6RDqfqe7GRn/4QR3Eny
RZfDg3P0A1oiGQM5dHX+S4kd1WHHYPMFdKNSnTpH+d3c2BddO4E6UKmS50TFT09Cb182R5AdPJ24
UFcZkfi1BRn4L7OHRS3U/ZZ6gPbKDkUfIQ1RxmqkxSWqIL08w4vWIf3uNCAR07DCOFoOrD1l5W5k
1eNphvcz0ThNvKvkbGTRo1NQFREXMpguHFznd+RMycwAStiWKdzchyBsCupyEd6D0Wp7YWU2fZsJ
l+EeHw3DngbhZ2ASptNYF1qIbC92a5tO20TUasrGAQH+FcPDZs2YV2zkKrFg0staK0CELdw9bENl
PSwbmPOCkZSsxpXUUEuH6JTVBjarl299Aig29gwmutJjxTMrhred3Ux1Ic9T60Rpr3KsjTnhBPRJ
6IgHkBBujZb/f9gIBPxkQfnfwQ/cax8ZOGl/Jh6WXtoN3PLcxystfx1jm5/RpM2A9woQPpof1X4o
Y7IQDiymnj3qpWCeRgfkN+XOR7RKmsQiMv1THxJG6qMQNlCGIscq6f5QQLyzeBY+uIscLez3Gqjo
rh41slpUgR51N/exy2kj/L0xnP3Rz3llwJPbFkitVD8roQ85uMhZD2Lm3KgA2TGSeu4/DNabrKQq
yrtWLcyNkjUim0EDmZix6FBVNFoZdD7XnSPxHIbFjkgf6LqtGpm88GylUmY6lwhNGE51qdLE5Npy
IIfo8SJfH8fmc5X1IS75IOsF0BTZ+5XXQaM5qySwEXixu6l0SvQZrPbETGo/lasAbPnoecNdGARJ
iS6bVM6FQ9/yWPf0M8COCfwoUTARPJCAVxeo+xv73aSwoASnCNvIwQkxrKRwJ1P86Ulr6GsdaGAp
hRMGFG4ZRZ7X3a1iaILRbPeuNWPFNQkb1/XBexEFtjgYcL6+q+9ZTPx7Oxs3dSnruKP6pMubh54v
f0s0
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dlconstant_gpio_3_0 is
  port (
    constant_val : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_dlconstant_gpio_3_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_dlconstant_gpio_3_0 : entity is "design_1_dlconstant_gpio_3_0,dlconstant,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_dlconstant_gpio_3_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of design_1_dlconstant_gpio_3_0 : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of design_1_dlconstant_gpio_3_0 : entity is "dlconstant,Vivado 2020.2";
end design_1_dlconstant_gpio_3_0;

architecture STRUCTURE of design_1_dlconstant_gpio_3_0 is
  attribute VALUE : integer;
  attribute VALUE of U0 : label is 1;
  attribute WIDTH : integer;
  attribute WIDTH of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of constant_val : signal is "xilinx.com:interface:gpio:1.0 constant_out TRI_O";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of constant_val : signal is "XIL_INTERFACENAME constant_out, BOARD.ASSOCIATED_PARAM CONSTANT_BOARD_INTERFACE";
begin
U0: entity work.design_1_dlconstant_gpio_3_0_dlconstant
     port map (
      constant_val(0) => constant_val(0)
    );
end STRUCTURE;
