// Seed: 3931998818
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    output supply0 id_0
    , id_3,
    output supply1 id_1
);
  supply1 id_5 = 1;
  assign id_4 = 1;
  nor primCall (id_0, id_3, id_4, id_5);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  wire id_4;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  input wire id_27;
  input wire id_26;
  input wire id_25;
  output wire id_24;
  output wire id_23;
  input wire id_22;
  input wire id_21;
  inout wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  id_28(
      .id_0(id_26),
      .id_1(1),
      .id_2(1),
      .id_3(1 < id_11),
      .id_4(id_24),
      .id_5(id_16),
      .id_6(id_22 ? id_13 & 1 : id_2),
      .id_7(id_14),
      .id_8(1'b0)
  );
  module_0 modCall_1 ();
  assign id_12 = id_15;
  id_29 :
  assert property (@(1 or id_25) id_27 && 1 && 1)
  else;
  assign id_17 = id_1;
endmodule
