#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x142ea9420 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x142e9c1a0 .scope module, "tb_maxpool_2x2" "tb_maxpool_2x2" 3 13;
 .timescale -9 -12;
P_0x142e10fe0 .param/l "CLK" 0 3 15, +C4<00000000000000000000000000001010>;
P_0x142e11020 .param/l "OP_HALT" 1 3 69, C4<11111111>;
P_0x142e11060 .param/l "OP_SYNC" 1 3 68, C4<00000100>;
P_0x142e110a0 .param/l "OP_VECTOR" 1 3 67, C4<00000010>;
P_0x142e110e0 .param/l "SRAM_WIDTH" 0 3 16, +C4<00000000000000000000000100000000>;
P_0x142e11120 .param/l "SYNC_VPU" 1 3 73, C4<00000010>;
P_0x142e11160 .param/l "VOP_LOAD" 1 3 71, C4<00110000>;
P_0x142e111a0 .param/l "VOP_MAX" 1 3 70, C4<00100001>;
P_0x142e111e0 .param/l "VOP_STORE" 1 3 72, C4<00110001>;
v0x600003c72c70_0 .var/s "actual", 31 0;
v0x600003c72d00_0 .net "axi_araddr", 39 0, L_0x60000252e920;  1 drivers
v0x600003c72d90_0 .net "axi_arlen", 7 0, L_0x60000252e990;  1 drivers
v0x600003c72e20_0 .var "axi_arready", 0 0;
v0x600003c72eb0_0 .net "axi_arvalid", 0 0, L_0x60000252ea70;  1 drivers
v0x600003c72f40_0 .net "axi_awaddr", 39 0, L_0x60000252e680;  1 drivers
v0x600003c72fd0_0 .net "axi_awlen", 7 0, L_0x60000252e6f0;  1 drivers
v0x600003c73060_0 .var "axi_awready", 0 0;
v0x600003c730f0_0 .net "axi_awvalid", 0 0, L_0x60000252e760;  1 drivers
L_0x14809a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003c73180_0 .net "axi_bready", 0 0, L_0x14809a968;  1 drivers
v0x600003c73210_0 .var "axi_bresp", 1 0;
v0x600003c732a0_0 .var "axi_bvalid", 0 0;
v0x600003c73330_0 .var "axi_rdata", 255 0;
v0x600003c733c0_0 .var "axi_rlast", 0 0;
v0x600003c73450_0 .net "axi_rready", 0 0, L_0x60000252eae0;  1 drivers
v0x600003c734e0_0 .var "axi_rvalid", 0 0;
v0x600003c73570_0 .net "axi_wdata", 255 0, L_0x60000252e7d0;  1 drivers
v0x600003c73600_0 .net "axi_wlast", 0 0, L_0x60000252e840;  1 drivers
v0x600003c73690_0 .var "axi_wready", 0 0;
v0x600003c73720_0 .net "axi_wvalid", 0 0, L_0x60000252e8b0;  1 drivers
v0x600003c737b0_0 .var "clk", 0 0;
v0x600003c73840_0 .var/i "errors", 31 0;
v0x600003c738d0_0 .var "global_sync_in", 0 0;
v0x600003c73960_0 .var/i "i", 31 0;
v0x600003c739f0_0 .var "noc_rx_addr", 19 0;
v0x600003c73a80_0 .var "noc_rx_data", 255 0;
v0x600003c73b10_0 .var "noc_rx_is_instr", 0 0;
v0x600003c73ba0_0 .net "noc_rx_ready", 0 0, L_0x600003f3ae40;  1 drivers
v0x600003c73c30_0 .var "noc_rx_valid", 0 0;
L_0x14809a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c73cc0_0 .net "noc_tx_addr", 19 0, L_0x14809a9f8;  1 drivers
L_0x14809a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c73d50_0 .net "noc_tx_data", 255 0, L_0x14809a9b0;  1 drivers
v0x600003c73de0_0 .var "noc_tx_ready", 0 0;
L_0x14809aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003c73e70_0 .net "noc_tx_valid", 0 0, L_0x14809aa40;  1 drivers
v0x600003c73f00_0 .var "rst_n", 0 0;
v0x600003c7c000_0 .var "sync_grant", 0 0;
v0x600003c7c090_0 .net "sync_request", 0 0, L_0x600002522840;  1 drivers
v0x600003c7c120_0 .net "tpc_busy", 0 0, L_0x600002522a00;  1 drivers
v0x600003c7c1b0_0 .net "tpc_done", 0 0, L_0x6000025228b0;  1 drivers
v0x600003c7c240_0 .net "tpc_error", 0 0, L_0x6000025227d0;  1 drivers
v0x600003c7c2d0_0 .var "tpc_start", 0 0;
v0x600003c7c360_0 .var "tpc_start_pc", 19 0;
E_0x600001b68a80 .event negedge, v0x600003c14090_0;
S_0x142eac2e0 .scope module, "dut" "tensor_processing_cluster" 3 51, 4 15 0, S_0x142e9c1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x143010c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x143010c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x143010c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x143010cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x143010d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x143010d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x143010d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x143010dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x143010e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x143010e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x143010e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x143010ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x143010f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x143010f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x143010f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x143010fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x143011000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x600002523790 .functor BUFZ 1, v0x600003c703f0_0, C4<0>, C4<0>, C4<0>;
L_0x60000252df80 .functor OR 1, L_0x600003f3fca0, L_0x600003f3fe80, C4<0>, C4<0>;
L_0x60000252dff0 .functor AND 1, L_0x60000252df10, L_0x60000252df80, C4<1>, C4<1>;
L_0x60000252e060 .functor BUFZ 1, v0x600003c71440_0, C4<0>, C4<0>, C4<0>;
L_0x60000252e0d0 .functor BUFZ 1, v0x600003c70f30_0, C4<0>, C4<0>, C4<0>;
L_0x60000252eca0 .functor AND 1, v0x600003c73c30_0, L_0x600003f3ae40, C4<1>, C4<1>;
L_0x60000252ed10 .functor AND 1, L_0x60000252eca0, L_0x600003f3aee0, C4<1>, C4<1>;
v0x600003c76370_0 .net *"_ivl_24", 19 0, L_0x600003f3f5c0;  1 drivers
L_0x14809a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003c76400_0 .net *"_ivl_27", 3 0, L_0x14809a530;  1 drivers
v0x600003c76490_0 .net *"_ivl_28", 19 0, L_0x600003f3f660;  1 drivers
L_0x14809a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c76520_0 .net *"_ivl_31", 14 0, L_0x14809a578;  1 drivers
L_0x14809a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003c765b0_0 .net/2u *"_ivl_34", 2 0, L_0x14809a5c0;  1 drivers
v0x600003c76640_0 .net *"_ivl_38", 19 0, L_0x600003f3f840;  1 drivers
L_0x14809a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003c766d0_0 .net *"_ivl_41", 3 0, L_0x14809a608;  1 drivers
v0x600003c76760_0 .net *"_ivl_42", 19 0, L_0x600003f3f8e0;  1 drivers
L_0x14809a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003c767f0_0 .net *"_ivl_45", 3 0, L_0x14809a650;  1 drivers
L_0x14809a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003c76880_0 .net/2u *"_ivl_48", 2 0, L_0x14809a698;  1 drivers
v0x600003c76910_0 .net *"_ivl_52", 19 0, L_0x600003f3fac0;  1 drivers
L_0x14809a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003c769a0_0 .net *"_ivl_55", 3 0, L_0x14809a6e0;  1 drivers
v0x600003c76a30_0 .net *"_ivl_56", 19 0, L_0x600003f3fb60;  1 drivers
L_0x14809a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003c76ac0_0 .net *"_ivl_59", 3 0, L_0x14809a728;  1 drivers
L_0x14809a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600003c76b50_0 .net *"_ivl_63", 127 0, L_0x14809a770;  1 drivers
v0x600003c76be0_0 .net *"_ivl_65", 127 0, L_0x600003f3fd40;  1 drivers
L_0x14809a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003c76c70_0 .net/2u *"_ivl_68", 2 0, L_0x14809a7b8;  1 drivers
v0x600003c76d00_0 .net *"_ivl_70", 0 0, L_0x600003f3fca0;  1 drivers
L_0x14809a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600003c76d90_0 .net/2u *"_ivl_72", 2 0, L_0x14809a800;  1 drivers
v0x600003c76e20_0 .net *"_ivl_74", 0 0, L_0x600003f3fe80;  1 drivers
v0x600003c76eb0_0 .net *"_ivl_77", 0 0, L_0x60000252df80;  1 drivers
v0x600003c76f40_0 .net *"_ivl_87", 0 0, L_0x60000252eca0;  1 drivers
v0x600003c76fd0_0 .net *"_ivl_89", 0 0, L_0x600003f3aee0;  1 drivers
v0x600003c77060_0 .var "act_data_d", 31 0;
v0x600003c770f0_0 .var "act_valid_d", 0 0;
v0x600003c77180_0 .var "act_valid_d2", 0 0;
v0x600003c77210_0 .net "axi_araddr", 39 0, L_0x60000252e920;  alias, 1 drivers
v0x600003c772a0_0 .net "axi_arlen", 7 0, L_0x60000252e990;  alias, 1 drivers
v0x600003c77330_0 .net "axi_arready", 0 0, v0x600003c72e20_0;  1 drivers
v0x600003c773c0_0 .net "axi_arvalid", 0 0, L_0x60000252ea70;  alias, 1 drivers
v0x600003c77450_0 .net "axi_awaddr", 39 0, L_0x60000252e680;  alias, 1 drivers
v0x600003c774e0_0 .net "axi_awlen", 7 0, L_0x60000252e6f0;  alias, 1 drivers
v0x600003c77570_0 .net "axi_awready", 0 0, v0x600003c73060_0;  1 drivers
v0x600003c77600_0 .net "axi_awvalid", 0 0, L_0x60000252e760;  alias, 1 drivers
v0x600003c77690_0 .net "axi_bready", 0 0, L_0x14809a968;  alias, 1 drivers
v0x600003c77720_0 .net "axi_bresp", 1 0, v0x600003c73210_0;  1 drivers
v0x600003c777b0_0 .net "axi_bvalid", 0 0, v0x600003c732a0_0;  1 drivers
v0x600003c77840_0 .net "axi_rdata", 255 0, v0x600003c73330_0;  1 drivers
v0x600003c778d0_0 .net "axi_rlast", 0 0, v0x600003c733c0_0;  1 drivers
v0x600003c77960_0 .net "axi_rready", 0 0, L_0x60000252eae0;  alias, 1 drivers
v0x600003c779f0_0 .net "axi_rvalid", 0 0, v0x600003c734e0_0;  1 drivers
v0x600003c77a80_0 .net "axi_wdata", 255 0, L_0x60000252e7d0;  alias, 1 drivers
v0x600003c77b10_0 .net "axi_wlast", 0 0, L_0x60000252e840;  alias, 1 drivers
v0x600003c77ba0_0 .net "axi_wready", 0 0, v0x600003c73690_0;  1 drivers
v0x600003c77c30_0 .net "axi_wvalid", 0 0, L_0x60000252e8b0;  alias, 1 drivers
v0x600003c77cc0_0 .net "clk", 0 0, v0x600003c737b0_0;  1 drivers
v0x600003c77d50_0 .net "dma_lcp_done", 0 0, L_0x60000252e450;  1 drivers
v0x600003c77de0_0 .net "dma_lcp_ready", 0 0, L_0x600003f39f40;  1 drivers
v0x600003c77e70_0 .net "dma_sram_addr", 19 0, v0x600003c14e10_0;  1 drivers
v0x600003c77f00_0 .net "dma_sram_rdata", 255 0, L_0x60000252ec30;  1 drivers
v0x600003c70000_0 .net "dma_sram_re", 0 0, L_0x60000252e610;  1 drivers
v0x600003c70090_0 .net "dma_sram_ready", 0 0, L_0x600003f3ada0;  1 drivers
v0x600003c70120_0 .net "dma_sram_wdata", 255 0, L_0x60000252e530;  1 drivers
v0x600003c701b0_0 .net "dma_sram_we", 0 0, L_0x60000252e5a0;  1 drivers
v0x600003c70240_0 .net "global_sync_in", 0 0, v0x600003c738d0_0;  1 drivers
v0x600003c702d0 .array "instr_mem", 4095 0, 127 0;
v0x600003c70360_0 .var "instr_rdata_reg", 127 0;
v0x600003c703f0_0 .var "instr_valid_reg", 0 0;
v0x600003c70480_0 .net "lcp_dma_cmd", 127 0, v0x600003c16910_0;  1 drivers
v0x600003c70510_0 .net "lcp_dma_valid", 0 0, L_0x600002522ae0;  1 drivers
v0x600003c705a0_0 .net "lcp_imem_addr", 19 0, L_0x600002523560;  1 drivers
v0x600003c70630_0 .net "lcp_imem_data", 127 0, v0x600003c70360_0;  1 drivers
v0x600003c706c0_0 .net "lcp_imem_re", 0 0, L_0x6000025235d0;  1 drivers
v0x600003c70750_0 .net "lcp_imem_valid", 0 0, L_0x600002523790;  1 drivers
v0x600003c707e0_0 .net "lcp_mxu_cmd", 127 0, v0x600003c17600_0;  1 drivers
v0x600003c70870_0 .net "lcp_mxu_valid", 0 0, L_0x600002522d80;  1 drivers
v0x600003c70900_0 .net "lcp_vpu_cmd", 127 0, v0x600003c10240_0;  1 drivers
v0x600003c70990_0 .net "lcp_vpu_valid", 0 0, L_0x600002522bc0;  1 drivers
v0x600003c70a20_0 .net "mxu_a_addr", 19 0, L_0x600003f3f980;  1 drivers
v0x600003c70ab0_0 .net "mxu_a_rdata", 255 0, L_0x60000252eb50;  1 drivers
v0x600003c70b40_0 .net "mxu_a_re", 0 0, L_0x600003f3fa20;  1 drivers
v0x600003c70bd0_0 .net "mxu_a_ready", 0 0, L_0x600003f3ac60;  1 drivers
v0x600003c70c60_0 .net "mxu_cfg_k", 15 0, L_0x600003f31900;  1 drivers
v0x600003c70cf0_0 .net "mxu_cfg_m", 15 0, L_0x600003f317c0;  1 drivers
v0x600003c70d80_0 .net "mxu_cfg_n", 15 0, L_0x600003f31860;  1 drivers
v0x600003c70e10_0 .var "mxu_col_cnt", 4 0;
v0x600003c70ea0_0 .var "mxu_cycle_cnt", 15 0;
v0x600003c70f30_0 .var "mxu_done_reg", 0 0;
v0x600003c70fc0_0 .net "mxu_dst_addr", 15 0, L_0x600003f315e0;  1 drivers
v0x600003c71050_0 .net "mxu_lcp_done", 0 0, L_0x60000252e0d0;  1 drivers
v0x600003c710e0_0 .net "mxu_lcp_ready", 0 0, L_0x60000252e060;  1 drivers
v0x600003c71170_0 .net "mxu_o_addr", 19 0, L_0x600003f3fc00;  1 drivers
v0x600003c71200_0 .net "mxu_o_ready", 0 0, L_0x600003f3ad00;  1 drivers
v0x600003c71290_0 .net "mxu_o_wdata", 255 0, L_0x600003f3fde0;  1 drivers
v0x600003c71320_0 .net "mxu_o_we", 0 0, L_0x60000252dff0;  1 drivers
v0x600003c713b0_0 .var "mxu_out_cnt", 15 0;
v0x600003c71440_0 .var "mxu_ready_reg", 0 0;
v0x600003c714d0_0 .net "mxu_src0_addr", 15 0, L_0x600003f31680;  1 drivers
v0x600003c71560_0 .net "mxu_src1_addr", 15 0, L_0x600003f31720;  1 drivers
v0x600003c715f0_0 .var "mxu_start_array", 0 0;
v0x600003c71680_0 .var "mxu_start_array_d", 0 0;
v0x600003c71710_0 .var "mxu_state", 2 0;
v0x600003c717a0_0 .net "mxu_subop", 7 0, L_0x600003f31540;  1 drivers
v0x600003c71830_0 .net "mxu_w_addr", 19 0, L_0x600003f3f700;  1 drivers
v0x600003c718c0_0 .net "mxu_w_rdata", 255 0, v0x600003c0b8d0_0;  1 drivers
v0x600003c71950_0 .net "mxu_w_re", 0 0, L_0x600003f3f7a0;  1 drivers
v0x600003c719e0_0 .net "mxu_w_ready", 0 0, L_0x600003f3ab20;  1 drivers
v0x600003c71a70_0 .net "noc_data_write", 0 0, L_0x60000252ed10;  1 drivers
v0x600003c71b00_0 .net "noc_rx_addr", 19 0, v0x600003c739f0_0;  1 drivers
v0x600003c71b90_0 .net "noc_rx_data", 255 0, v0x600003c73a80_0;  1 drivers
v0x600003c71c20_0 .net "noc_rx_is_instr", 0 0, v0x600003c73b10_0;  1 drivers
v0x600003c71cb0_0 .net "noc_rx_ready", 0 0, L_0x600003f3ae40;  alias, 1 drivers
v0x600003c71d40_0 .net "noc_rx_valid", 0 0, v0x600003c73c30_0;  1 drivers
v0x600003c71dd0_0 .net "noc_tx_addr", 19 0, L_0x14809a9f8;  alias, 1 drivers
v0x600003c71e60_0 .net "noc_tx_data", 255 0, L_0x14809a9b0;  alias, 1 drivers
v0x600003c71ef0_0 .net "noc_tx_ready", 0 0, v0x600003c73de0_0;  1 drivers
v0x600003c71f80_0 .net "noc_tx_valid", 0 0, L_0x14809aa40;  alias, 1 drivers
v0x600003c72010_0 .net "rst_n", 0 0, v0x600003c73f00_0;  1 drivers
v0x600003c720a0_0 .net "sync_grant", 0 0, v0x600003c7c000_0;  1 drivers
v0x600003c72130_0 .net "sync_request", 0 0, L_0x600002522840;  alias, 1 drivers
v0x600003c721c0_0 .net "systolic_busy", 0 0, L_0x60000252de30;  1 drivers
v0x600003c72250_0 .net "systolic_done", 0 0, L_0x600003f3f0c0;  1 drivers
v0x600003c722e0_0 .net "systolic_result", 127 0, L_0x600003f3ec60;  1 drivers
v0x600003c72370_0 .net "systolic_result_valid", 0 0, L_0x60000252df10;  1 drivers
v0x600003c72400_0 .net "tpc_busy", 0 0, L_0x600002522a00;  alias, 1 drivers
v0x600003c72490_0 .net "tpc_done", 0 0, L_0x6000025228b0;  alias, 1 drivers
v0x600003c72520_0 .net "tpc_error", 0 0, L_0x6000025227d0;  alias, 1 drivers
v0x600003c725b0_0 .net "tpc_start", 0 0, v0x600003c7c2d0_0;  1 drivers
v0x600003c72640_0 .net "tpc_start_pc", 19 0, v0x600003c7c360_0;  1 drivers
v0x600003c726d0_0 .net "vpu_lcp_done", 0 0, L_0x60000252e220;  1 drivers
v0x600003c72760_0 .net "vpu_lcp_ready", 0 0, L_0x600003f39a40;  1 drivers
v0x600003c727f0_0 .net "vpu_sram_addr", 19 0, v0x600003c75710_0;  1 drivers
v0x600003c72880_0 .net "vpu_sram_rdata", 255 0, L_0x60000252ebc0;  1 drivers
v0x600003c72910_0 .net "vpu_sram_re", 0 0, L_0x60000252e3e0;  1 drivers
v0x600003c729a0_0 .net "vpu_sram_ready", 0 0, L_0x600003f3abc0;  1 drivers
v0x600003c72a30_0 .net "vpu_sram_wdata", 255 0, L_0x60000252e300;  1 drivers
v0x600003c72ac0_0 .net "vpu_sram_we", 0 0, L_0x60000252e370;  1 drivers
v0x600003c72b50_0 .var "weight_load_col_d", 1 0;
v0x600003c72be0_0 .var "weight_load_en_d", 0 0;
L_0x600003f31540 .part v0x600003c17600_0, 112, 8;
L_0x600003f315e0 .part v0x600003c17600_0, 96, 16;
L_0x600003f31680 .part v0x600003c17600_0, 80, 16;
L_0x600003f31720 .part v0x600003c17600_0, 64, 16;
L_0x600003f317c0 .part v0x600003c17600_0, 48, 16;
L_0x600003f31860 .part v0x600003c17600_0, 32, 16;
L_0x600003f31900 .part v0x600003c17600_0, 16, 16;
L_0x600003f3f520 .part v0x600003c0b8d0_0, 0, 32;
L_0x600003f3f5c0 .concat [ 16 4 0 0], L_0x600003f31720, L_0x14809a530;
L_0x600003f3f660 .concat [ 5 15 0 0], v0x600003c70e10_0, L_0x14809a578;
L_0x600003f3f700 .arith/sum 20, L_0x600003f3f5c0, L_0x600003f3f660;
L_0x600003f3f7a0 .cmp/eq 3, v0x600003c71710_0, L_0x14809a5c0;
L_0x600003f3f840 .concat [ 16 4 0 0], L_0x600003f31680, L_0x14809a608;
L_0x600003f3f8e0 .concat [ 16 4 0 0], v0x600003c70ea0_0, L_0x14809a650;
L_0x600003f3f980 .arith/sum 20, L_0x600003f3f840, L_0x600003f3f8e0;
L_0x600003f3fa20 .cmp/eq 3, v0x600003c71710_0, L_0x14809a698;
L_0x600003f3fac0 .concat [ 16 4 0 0], L_0x600003f315e0, L_0x14809a6e0;
L_0x600003f3fb60 .concat [ 16 4 0 0], v0x600003c713b0_0, L_0x14809a728;
L_0x600003f3fc00 .arith/sum 20, L_0x600003f3fac0, L_0x600003f3fb60;
L_0x600003f3fd40 .part L_0x600003f3ec60, 0, 128;
L_0x600003f3fde0 .concat [ 128 128 0 0], L_0x600003f3fd40, L_0x14809a770;
L_0x600003f3fca0 .cmp/eq 3, v0x600003c71710_0, L_0x14809a7b8;
L_0x600003f3fe80 .cmp/eq 3, v0x600003c71710_0, L_0x14809a800;
L_0x600003f3ae40 .reduce/nor L_0x600002522a00;
L_0x600003f3aee0 .reduce/nor v0x600003c73b10_0;
S_0x142e6d150 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x142eac2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x143019400 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x143019440 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x143019480 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x1430194c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x143019500 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x143019540 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x143019580 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x1430195c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x143019600 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x143019640 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x143019680 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x1430196c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x143019700 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x143019740 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x143019780 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x1430197c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x143019800 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x143019840 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x143019880 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x1430198c0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x143019900 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x60000252e450 .functor BUFZ 1, v0x600003c14510_0, C4<0>, C4<0>, C4<0>;
L_0x60000252e530 .functor BUFZ 256, v0x600003c15170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000252e5a0 .functor BUFZ 1, v0x600003c15290_0, C4<0>, C4<0>, C4<0>;
L_0x60000252e610 .functor BUFZ 1, v0x600003c14fc0_0, C4<0>, C4<0>, C4<0>;
L_0x60000252e680 .functor BUFZ 40, v0x600003c2b450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x60000252e6f0 .functor BUFZ 8, v0x600003c2b570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x60000252e760 .functor BUFZ 1, v0x600003c2b720_0, C4<0>, C4<0>, C4<0>;
L_0x60000252e7d0 .functor BUFZ 256, v0x600003c2bcc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000252e840 .functor BUFZ 1, v0x600003c2bde0_0, C4<0>, C4<0>, C4<0>;
L_0x60000252e8b0 .functor BUFZ 1, v0x600003c2c6c0_0, C4<0>, C4<0>, C4<0>;
L_0x60000252e920 .functor BUFZ 40, v0x600003c2b060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x60000252e990 .functor BUFZ 8, v0x600003c2b180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x60000252ea70 .functor BUFZ 1, v0x600003c2b330_0, C4<0>, C4<0>, C4<0>;
L_0x60000252eae0 .functor BUFZ 1, v0x600003c2bb10_0, C4<0>, C4<0>, C4<0>;
L_0x14809a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003c2af40_0 .net/2u *"_ivl_14", 3 0, L_0x14809a920;  1 drivers
v0x600003c2afd0_0 .net "axi_araddr", 39 0, L_0x60000252e920;  alias, 1 drivers
v0x600003c2b060_0 .var "axi_araddr_reg", 39 0;
v0x600003c2b0f0_0 .net "axi_arlen", 7 0, L_0x60000252e990;  alias, 1 drivers
v0x600003c2b180_0 .var "axi_arlen_reg", 7 0;
v0x600003c2b210_0 .net "axi_arready", 0 0, v0x600003c72e20_0;  alias, 1 drivers
v0x600003c2b2a0_0 .net "axi_arvalid", 0 0, L_0x60000252ea70;  alias, 1 drivers
v0x600003c2b330_0 .var "axi_arvalid_reg", 0 0;
v0x600003c2b3c0_0 .net "axi_awaddr", 39 0, L_0x60000252e680;  alias, 1 drivers
v0x600003c2b450_0 .var "axi_awaddr_reg", 39 0;
v0x600003c2b4e0_0 .net "axi_awlen", 7 0, L_0x60000252e6f0;  alias, 1 drivers
v0x600003c2b570_0 .var "axi_awlen_reg", 7 0;
v0x600003c2b600_0 .net "axi_awready", 0 0, v0x600003c73060_0;  alias, 1 drivers
v0x600003c2b690_0 .net "axi_awvalid", 0 0, L_0x60000252e760;  alias, 1 drivers
v0x600003c2b720_0 .var "axi_awvalid_reg", 0 0;
v0x600003c2b7b0_0 .net "axi_bready", 0 0, L_0x14809a968;  alias, 1 drivers
v0x600003c2b840_0 .net "axi_bresp", 1 0, v0x600003c73210_0;  alias, 1 drivers
v0x600003c2b8d0_0 .net "axi_bvalid", 0 0, v0x600003c732a0_0;  alias, 1 drivers
v0x600003c2b960_0 .net "axi_rdata", 255 0, v0x600003c73330_0;  alias, 1 drivers
v0x600003c2b9f0_0 .net "axi_rlast", 0 0, v0x600003c733c0_0;  alias, 1 drivers
v0x600003c2ba80_0 .net "axi_rready", 0 0, L_0x60000252eae0;  alias, 1 drivers
v0x600003c2bb10_0 .var "axi_rready_reg", 0 0;
v0x600003c2bba0_0 .net "axi_rvalid", 0 0, v0x600003c734e0_0;  alias, 1 drivers
v0x600003c2bc30_0 .net "axi_wdata", 255 0, L_0x60000252e7d0;  alias, 1 drivers
v0x600003c2bcc0_0 .var "axi_wdata_reg", 255 0;
v0x600003c2bd50_0 .net "axi_wlast", 0 0, L_0x60000252e840;  alias, 1 drivers
v0x600003c2bde0_0 .var "axi_wlast_reg", 0 0;
v0x600003c2be70_0 .net "axi_wready", 0 0, v0x600003c73690_0;  alias, 1 drivers
v0x600003c2bf00_0 .net "axi_wvalid", 0 0, L_0x60000252e8b0;  alias, 1 drivers
v0x600003c2c6c0_0 .var "axi_wvalid_reg", 0 0;
v0x600003c2c630_0 .net "cfg_cols", 11 0, L_0x600003f39d60;  1 drivers
v0x600003c14000_0 .net "cfg_rows", 11 0, L_0x600003f39cc0;  1 drivers
v0x600003c14090_0 .net "clk", 0 0, v0x600003c737b0_0;  alias, 1 drivers
v0x600003c14120_0 .net "cmd", 127 0, v0x600003c16910_0;  alias, 1 drivers
v0x600003c141b0_0 .net "cmd_done", 0 0, L_0x60000252e450;  alias, 1 drivers
v0x600003c14240_0 .net "cmd_ready", 0 0, L_0x600003f39f40;  alias, 1 drivers
v0x600003c142d0_0 .net "cmd_valid", 0 0, L_0x600002522ae0;  alias, 1 drivers
v0x600003c14360_0 .var "col_count", 11 0;
v0x600003c143f0_0 .var "cols_cfg", 11 0;
v0x600003c14480_0 .var "data_buf", 255 0;
v0x600003c14510_0 .var "done_reg", 0 0;
v0x600003c145a0_0 .net "ext_addr", 39 0, L_0x600003f39b80;  1 drivers
v0x600003c14630_0 .var "ext_base", 39 0;
v0x600003c146c0_0 .var "ext_ptr", 39 0;
v0x600003c14750_0 .net "ext_stride", 11 0, L_0x600003f39e00;  1 drivers
v0x600003c147e0_0 .var "ext_stride_cfg", 11 0;
v0x600003c14870_0 .net "int_addr", 19 0, L_0x600003f39c20;  1 drivers
v0x600003c14900_0 .var "int_base", 19 0;
v0x600003c14990_0 .var "int_ptr", 19 0;
v0x600003c14a20_0 .net "int_stride", 11 0, L_0x600003f39ea0;  1 drivers
v0x600003c14ab0_0 .var "int_stride_cfg", 11 0;
v0x600003c14b40_0 .var "op_type", 7 0;
v0x600003c14bd0_0 .var "row_count", 11 0;
v0x600003c14c60_0 .var "rows_cfg", 11 0;
v0x600003c14cf0_0 .net "rst_n", 0 0, v0x600003c73f00_0;  alias, 1 drivers
v0x600003c14d80_0 .net "sram_addr", 19 0, v0x600003c14e10_0;  alias, 1 drivers
v0x600003c14e10_0 .var "sram_addr_reg", 19 0;
v0x600003c14ea0_0 .net "sram_rdata", 255 0, L_0x60000252ec30;  alias, 1 drivers
v0x600003c14f30_0 .net "sram_re", 0 0, L_0x60000252e610;  alias, 1 drivers
v0x600003c14fc0_0 .var "sram_re_reg", 0 0;
v0x600003c15050_0 .net "sram_ready", 0 0, L_0x600003f3ada0;  alias, 1 drivers
v0x600003c150e0_0 .net "sram_wdata", 255 0, L_0x60000252e530;  alias, 1 drivers
v0x600003c15170_0 .var "sram_wdata_reg", 255 0;
v0x600003c15200_0 .net "sram_we", 0 0, L_0x60000252e5a0;  alias, 1 drivers
v0x600003c15290_0 .var "sram_we_reg", 0 0;
v0x600003c15320_0 .var "state", 3 0;
v0x600003c153b0_0 .net "subop", 7 0, L_0x600003f39ae0;  1 drivers
E_0x600001b69440/0 .event negedge, v0x600003c14cf0_0;
E_0x600001b69440/1 .event posedge, v0x600003c14090_0;
E_0x600001b69440 .event/or E_0x600001b69440/0, E_0x600001b69440/1;
L_0x600003f39ae0 .part v0x600003c16910_0, 112, 8;
L_0x600003f39b80 .part v0x600003c16910_0, 72, 40;
L_0x600003f39c20 .part v0x600003c16910_0, 52, 20;
L_0x600003f39cc0 .part v0x600003c16910_0, 40, 12;
L_0x600003f39d60 .part v0x600003c16910_0, 28, 12;
L_0x600003f39e00 .part v0x600003c16910_0, 16, 12;
L_0x600003f39ea0 .part v0x600003c16910_0, 4, 12;
L_0x600003f39f40 .cmp/eq 4, v0x600003c15320_0, L_0x14809a920;
S_0x142e96fb0 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x142eac2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x143023a00 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x143023a40 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x143023a80 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x143023ac0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x143023b00 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x143023b40 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x143023b80 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x143023bc0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x143023c00 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x143023c40 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x143023c80 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x143023cc0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x143023d00 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x143023d40 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x143023d80 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x143023dc0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x143023e00 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x143023e40 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x143023e80 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x143023ec0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x143023f00 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x143023f40 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x143023f80 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x143023fc0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x143024000 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x143024040 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x143024080 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x600002523870 .functor AND 1, L_0x600003f30b40, L_0x600003f30c80, C4<1>, C4<1>;
L_0x6000025234f0 .functor AND 1, L_0x600002523870, L_0x600003f30820, C4<1>, C4<1>;
L_0x600002523560 .functor BUFZ 20, v0x600003c16f40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x6000025235d0 .functor BUFZ 1, v0x600003c170f0_0, C4<0>, C4<0>, C4<0>;
L_0x600002522d80 .functor BUFZ 1, v0x600003c17840_0, C4<0>, C4<0>, C4<0>;
L_0x600002522bc0 .functor BUFZ 1, v0x600003c10480_0, C4<0>, C4<0>, C4<0>;
L_0x600002522ae0 .functor BUFZ 1, v0x600003c16b50_0, C4<0>, C4<0>, C4<0>;
L_0x600002522990 .functor AND 1, L_0x600003f312c0, L_0x600003f31360, C4<1>, C4<1>;
L_0x600002522a00 .functor AND 1, L_0x600002522990, L_0x600003f31400, C4<1>, C4<1>;
L_0x6000025228b0 .functor BUFZ 1, v0x600003c16c70_0, C4<0>, C4<0>, C4<0>;
L_0x6000025227d0 .functor BUFZ 1, v0x600003c16d90_0, C4<0>, C4<0>, C4<0>;
L_0x600002522840 .functor BUFZ 1, v0x600003c10090_0, C4<0>, C4<0>, C4<0>;
L_0x148098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c154d0_0 .net *"_ivl_11", 23 0, L_0x148098010;  1 drivers
L_0x148098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c15560_0 .net/2u *"_ivl_12", 31 0, L_0x148098058;  1 drivers
v0x600003c155f0_0 .net *"_ivl_14", 0 0, L_0x600003f30b40;  1 drivers
v0x600003c15680_0 .net *"_ivl_16", 31 0, L_0x600003f30be0;  1 drivers
L_0x1480980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c15710_0 .net *"_ivl_19", 23 0, L_0x1480980a0;  1 drivers
L_0x1480980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c157a0_0 .net/2u *"_ivl_20", 31 0, L_0x1480980e8;  1 drivers
v0x600003c15830_0 .net *"_ivl_22", 0 0, L_0x600003f30c80;  1 drivers
v0x600003c158c0_0 .net *"_ivl_25", 0 0, L_0x600002523870;  1 drivers
v0x600003c15950_0 .net *"_ivl_26", 31 0, L_0x600003f30d20;  1 drivers
L_0x148098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c159e0_0 .net *"_ivl_29", 23 0, L_0x148098130;  1 drivers
L_0x148098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c15a70_0 .net/2u *"_ivl_30", 31 0, L_0x148098178;  1 drivers
v0x600003c15b00_0 .net *"_ivl_32", 0 0, L_0x600003f30820;  1 drivers
v0x600003c15b90_0 .net *"_ivl_36", 31 0, L_0x600003f30640;  1 drivers
L_0x1480981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c15c20_0 .net *"_ivl_39", 23 0, L_0x1480981c0;  1 drivers
L_0x148098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c15cb0_0 .net/2u *"_ivl_40", 31 0, L_0x148098208;  1 drivers
v0x600003c15d40_0 .net *"_ivl_44", 31 0, L_0x600003f30500;  1 drivers
L_0x148098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c15dd0_0 .net *"_ivl_47", 23 0, L_0x148098250;  1 drivers
L_0x148098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c15e60_0 .net/2u *"_ivl_48", 31 0, L_0x148098298;  1 drivers
v0x600003c15ef0_0 .net *"_ivl_52", 31 0, L_0x600003f31180;  1 drivers
L_0x1480982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c15f80_0 .net *"_ivl_55", 23 0, L_0x1480982e0;  1 drivers
L_0x148098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c16010_0 .net/2u *"_ivl_56", 31 0, L_0x148098328;  1 drivers
L_0x148098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003c160a0_0 .net/2u *"_ivl_76", 3 0, L_0x148098370;  1 drivers
v0x600003c16130_0 .net *"_ivl_78", 0 0, L_0x600003f312c0;  1 drivers
v0x600003c161c0_0 .net *"_ivl_8", 31 0, L_0x600003f30aa0;  1 drivers
L_0x1480983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600003c16250_0 .net/2u *"_ivl_80", 3 0, L_0x1480983b8;  1 drivers
v0x600003c162e0_0 .net *"_ivl_82", 0 0, L_0x600003f31360;  1 drivers
v0x600003c16370_0 .net *"_ivl_85", 0 0, L_0x600002522990;  1 drivers
L_0x148098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600003c16400_0 .net/2u *"_ivl_86", 3 0, L_0x148098400;  1 drivers
v0x600003c16490_0 .net *"_ivl_88", 0 0, L_0x600003f31400;  1 drivers
v0x600003c16520_0 .net "all_done", 0 0, L_0x6000025234f0;  1 drivers
v0x600003c165b0_0 .net "busy", 0 0, L_0x600002522a00;  alias, 1 drivers
v0x600003c16640_0 .net "clk", 0 0, v0x600003c737b0_0;  alias, 1 drivers
v0x600003c166d0_0 .var "decoded_opcode", 7 0;
v0x600003c16760_0 .var "decoded_subop", 7 0;
v0x600003c167f0_0 .net "dma_clear", 0 0, L_0x600003f31220;  1 drivers
v0x600003c16880_0 .net "dma_cmd", 127 0, v0x600003c16910_0;  alias, 1 drivers
v0x600003c16910_0 .var "dma_cmd_reg", 127 0;
v0x600003c169a0_0 .net "dma_done", 0 0, L_0x60000252e450;  alias, 1 drivers
v0x600003c16a30_0 .net "dma_ready", 0 0, L_0x600003f39f40;  alias, 1 drivers
v0x600003c16ac0_0 .net "dma_valid", 0 0, L_0x600002522ae0;  alias, 1 drivers
v0x600003c16b50_0 .var "dma_valid_reg", 0 0;
v0x600003c16be0_0 .net "done", 0 0, L_0x6000025228b0;  alias, 1 drivers
v0x600003c16c70_0 .var "done_reg", 0 0;
v0x600003c16d00_0 .net "error", 0 0, L_0x6000025227d0;  alias, 1 drivers
v0x600003c16d90_0 .var "error_reg", 0 0;
v0x600003c16e20_0 .net "global_sync_in", 0 0, v0x600003c738d0_0;  alias, 1 drivers
v0x600003c16eb0_0 .net "imem_addr", 19 0, L_0x600002523560;  alias, 1 drivers
v0x600003c16f40_0 .var "imem_addr_reg", 19 0;
v0x600003c16fd0_0 .net "imem_data", 127 0, v0x600003c70360_0;  alias, 1 drivers
v0x600003c17060_0 .net "imem_re", 0 0, L_0x6000025235d0;  alias, 1 drivers
v0x600003c170f0_0 .var "imem_re_reg", 0 0;
v0x600003c17180_0 .net "imem_valid", 0 0, L_0x600002523790;  alias, 1 drivers
v0x600003c17210_0 .var "instr_reg", 127 0;
v0x600003c172a0_0 .net "loop_count", 15 0, L_0x600003f30960;  1 drivers
v0x600003c17330 .array "loop_counter", 3 0, 15 0;
v0x600003c173c0_0 .var "loop_sp", 1 0;
v0x600003c17450 .array "loop_start_addr", 3 0, 19 0;
v0x600003c174e0_0 .net "mxu_clear", 0 0, L_0x600003f305a0;  1 drivers
v0x600003c17570_0 .net "mxu_cmd", 127 0, v0x600003c17600_0;  alias, 1 drivers
v0x600003c17600_0 .var "mxu_cmd_reg", 127 0;
v0x600003c17690_0 .net "mxu_done", 0 0, L_0x60000252e0d0;  alias, 1 drivers
v0x600003c17720_0 .net "mxu_ready", 0 0, L_0x60000252e060;  alias, 1 drivers
v0x600003c177b0_0 .net "mxu_valid", 0 0, L_0x600002522d80;  alias, 1 drivers
v0x600003c17840_0 .var "mxu_valid_reg", 0 0;
v0x600003c178d0_0 .net "opcode", 7 0, L_0x600003f30f00;  1 drivers
v0x600003c17960_0 .var "pc", 19 0;
v0x600003c179f0_0 .var "pending_dma", 7 0;
v0x600003c17a80_0 .var "pending_mxu", 7 0;
v0x600003c17b10_0 .var "pending_vpu", 7 0;
v0x600003c17ba0_0 .net "rst_n", 0 0, v0x600003c73f00_0;  alias, 1 drivers
v0x600003c17c30_0 .net "start", 0 0, v0x600003c7c2d0_0;  alias, 1 drivers
v0x600003c17cc0_0 .net "start_pc", 19 0, v0x600003c7c360_0;  alias, 1 drivers
v0x600003c17d50_0 .var "state", 3 0;
v0x600003c17de0_0 .net "subop", 7 0, L_0x600003f31040;  1 drivers
v0x600003c17e70_0 .net "sync_grant", 0 0, v0x600003c7c000_0;  alias, 1 drivers
v0x600003c17f00_0 .net "sync_mask", 7 0, L_0x600003f30a00;  1 drivers
v0x600003c10000_0 .net "sync_request", 0 0, L_0x600002522840;  alias, 1 drivers
v0x600003c10090_0 .var "sync_request_reg", 0 0;
v0x600003c10120_0 .net "vpu_clear", 0 0, L_0x600003f310e0;  1 drivers
v0x600003c101b0_0 .net "vpu_cmd", 127 0, v0x600003c10240_0;  alias, 1 drivers
v0x600003c10240_0 .var "vpu_cmd_reg", 127 0;
v0x600003c102d0_0 .net "vpu_done", 0 0, L_0x60000252e220;  alias, 1 drivers
v0x600003c10360_0 .net "vpu_ready", 0 0, L_0x600003f39a40;  alias, 1 drivers
v0x600003c103f0_0 .net "vpu_valid", 0 0, L_0x600002522bc0;  alias, 1 drivers
v0x600003c10480_0 .var "vpu_valid_reg", 0 0;
L_0x600003f30f00 .part v0x600003c70360_0, 120, 8;
L_0x600003f31040 .part v0x600003c70360_0, 112, 8;
L_0x600003f30960 .part v0x600003c70360_0, 32, 16;
L_0x600003f30a00 .part v0x600003c70360_0, 104, 8;
L_0x600003f30aa0 .concat [ 8 24 0 0], v0x600003c17a80_0, L_0x148098010;
L_0x600003f30b40 .cmp/eq 32, L_0x600003f30aa0, L_0x148098058;
L_0x600003f30be0 .concat [ 8 24 0 0], v0x600003c17b10_0, L_0x1480980a0;
L_0x600003f30c80 .cmp/eq 32, L_0x600003f30be0, L_0x1480980e8;
L_0x600003f30d20 .concat [ 8 24 0 0], v0x600003c179f0_0, L_0x148098130;
L_0x600003f30820 .cmp/eq 32, L_0x600003f30d20, L_0x148098178;
L_0x600003f30640 .concat [ 8 24 0 0], v0x600003c17a80_0, L_0x1480981c0;
L_0x600003f305a0 .cmp/eq 32, L_0x600003f30640, L_0x148098208;
L_0x600003f30500 .concat [ 8 24 0 0], v0x600003c17b10_0, L_0x148098250;
L_0x600003f310e0 .cmp/eq 32, L_0x600003f30500, L_0x148098298;
L_0x600003f31180 .concat [ 8 24 0 0], v0x600003c179f0_0, L_0x1480982e0;
L_0x600003f31220 .cmp/eq 32, L_0x600003f31180, L_0x148098328;
L_0x600003f312c0 .cmp/ne 4, v0x600003c17d50_0, L_0x148098370;
L_0x600003f31360 .cmp/ne 4, v0x600003c17d50_0, L_0x1480983b8;
L_0x600003f31400 .cmp/ne 4, v0x600003c17d50_0, L_0x148098400;
S_0x142e6cd10 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x142e96fb0;
 .timescale 0 0;
v0x600003c15440_0 .var/i "i", 31 0;
S_0x142e6c8d0 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x142eac2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x142e92760 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x142e927a0 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x142e927e0 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x142e92820 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x142e92860 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x142e928a0 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x142e928e0 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x142e92920 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x60000252dc00 .functor OR 1, L_0x600003f3ed00, L_0x600003f3eda0, C4<0>, C4<0>;
L_0x60000252dc70 .functor AND 1, L_0x600003f3ee40, v0x600003c71680_0, C4<1>, C4<1>;
L_0x60000252dce0 .functor AND 1, L_0x60000252dc70, L_0x600003f3eee0, C4<1>, C4<1>;
L_0x60000252dd50 .functor OR 1, L_0x60000252dc00, L_0x60000252dce0, C4<0>, C4<0>;
L_0x60000252ddc0 .functor BUFZ 1, L_0x60000252dd50, C4<0>, C4<0>, C4<0>;
L_0x60000252de30 .functor AND 1, L_0x600003f3ef80, L_0x600003f3f020, C4<1>, C4<1>;
L_0x60000252dea0 .functor AND 1, L_0x600003f3f200, L_0x600003f3f2a0, C4<1>, C4<1>;
L_0x60000252df10 .functor AND 1, L_0x60000252dea0, L_0x600003f3f480, C4<1>, C4<1>;
v0x600003c0ed00_0 .net *"_ivl_101", 0 0, L_0x600003f3f480;  1 drivers
L_0x14809a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003c0ed90_0 .net/2u *"_ivl_37", 2 0, L_0x14809a188;  1 drivers
v0x600003c0ee20_0 .net *"_ivl_39", 0 0, L_0x600003f3ed00;  1 drivers
L_0x14809a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600003c0eeb0_0 .net/2u *"_ivl_41", 2 0, L_0x14809a1d0;  1 drivers
v0x600003c0ef40_0 .net *"_ivl_43", 0 0, L_0x600003f3eda0;  1 drivers
v0x600003c0efd0_0 .net *"_ivl_46", 0 0, L_0x60000252dc00;  1 drivers
L_0x14809a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003c0f060_0 .net/2u *"_ivl_47", 2 0, L_0x14809a218;  1 drivers
v0x600003c0f0f0_0 .net *"_ivl_49", 0 0, L_0x600003f3ee40;  1 drivers
v0x600003c0f180_0 .net *"_ivl_52", 0 0, L_0x60000252dc70;  1 drivers
v0x600003c0f210_0 .net *"_ivl_54", 0 0, L_0x600003f3eee0;  1 drivers
v0x600003c0f2a0_0 .net *"_ivl_56", 0 0, L_0x60000252dce0;  1 drivers
L_0x14809a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003c0f330_0 .net/2u *"_ivl_61", 2 0, L_0x14809a260;  1 drivers
v0x600003c0f3c0_0 .net *"_ivl_63", 0 0, L_0x600003f3ef80;  1 drivers
L_0x14809a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600003c0f450_0 .net/2u *"_ivl_65", 2 0, L_0x14809a2a8;  1 drivers
v0x600003c0f4e0_0 .net *"_ivl_67", 0 0, L_0x600003f3f020;  1 drivers
L_0x14809a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600003c0f570_0 .net/2u *"_ivl_71", 2 0, L_0x14809a2f0;  1 drivers
L_0x14809a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003c0f600_0 .net/2u *"_ivl_75", 2 0, L_0x14809a338;  1 drivers
L_0x14809a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600003c0f690_0 .net/2u *"_ivl_81", 2 0, L_0x14809a3c8;  1 drivers
v0x600003c0f720_0 .net *"_ivl_83", 0 0, L_0x600003f3f200;  1 drivers
v0x600003c0f7b0_0 .net *"_ivl_85", 0 0, L_0x600003f3f2a0;  1 drivers
v0x600003c0f840_0 .net *"_ivl_88", 0 0, L_0x60000252dea0;  1 drivers
v0x600003c0f8d0_0 .net *"_ivl_89", 31 0, L_0x600003f3f340;  1 drivers
L_0x14809a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c0f960_0 .net *"_ivl_92", 15 0, L_0x14809a410;  1 drivers
L_0x14809aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600003c0f9f0_0 .net *"_ivl_93", 31 0, L_0x14809aa88;  1 drivers
L_0x14809a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600003c0fa80_0 .net/2u *"_ivl_97", 31 0, L_0x14809a458;  1 drivers
v0x600003c0fb10_0 .net *"_ivl_99", 31 0, L_0x600003f3f3e0;  1 drivers
v0x600003c0fba0_0 .net "act_data", 31 0, v0x600003c77060_0;  1 drivers
v0x600003c0fc30 .array "act_h", 19 0;
v0x600003c0fc30_0 .net v0x600003c0fc30 0, 7 0, L_0x600002522680; 1 drivers
v0x600003c0fc30_1 .net v0x600003c0fc30 1, 7 0, v0x600003c115f0_0; 1 drivers
v0x600003c0fc30_2 .net v0x600003c0fc30 2, 7 0, v0x600003c12b50_0; 1 drivers
v0x600003c0fc30_3 .net v0x600003c0fc30 3, 7 0, v0x600003c1c120_0; 1 drivers
v0x600003c0fc30_4 .net v0x600003c0fc30 4, 7 0, v0x600003c1d680_0; 1 drivers
v0x600003c0fc30_5 .net v0x600003c0fc30 5, 7 0, L_0x600002522530; 1 drivers
v0x600003c0fc30_6 .net v0x600003c0fc30 6, 7 0, v0x600003c1ebe0_0; 1 drivers
v0x600003c0fc30_7 .net v0x600003c0fc30 7, 7 0, v0x600003c181b0_0; 1 drivers
v0x600003c0fc30_8 .net v0x600003c0fc30 8, 7 0, v0x600003c19710_0; 1 drivers
v0x600003c0fc30_9 .net v0x600003c0fc30 9, 7 0, v0x600003c1ac70_0; 1 drivers
v0x600003c0fc30_10 .net v0x600003c0fc30 10, 7 0, L_0x6000025225a0; 1 drivers
v0x600003c0fc30_11 .net v0x600003c0fc30 11, 7 0, v0x600003c04240_0; 1 drivers
v0x600003c0fc30_12 .net v0x600003c0fc30 12, 7 0, v0x600003c057a0_0; 1 drivers
v0x600003c0fc30_13 .net v0x600003c0fc30 13, 7 0, v0x600003c06d00_0; 1 drivers
v0x600003c0fc30_14 .net v0x600003c0fc30 14, 7 0, v0x600003c002d0_0; 1 drivers
v0x600003c0fc30_15 .net v0x600003c0fc30 15, 7 0, L_0x600002522450; 1 drivers
v0x600003c0fc30_16 .net v0x600003c0fc30 16, 7 0, v0x600003c01830_0; 1 drivers
v0x600003c0fc30_17 .net v0x600003c0fc30 17, 7 0, v0x600003c02d90_0; 1 drivers
v0x600003c0fc30_18 .net v0x600003c0fc30 18, 7 0, v0x600003c0c360_0; 1 drivers
v0x600003c0fc30_19 .net v0x600003c0fc30 19, 7 0, v0x600003c0d8c0_0; 1 drivers
v0x600003c0fcc0_0 .net "act_ready", 0 0, L_0x600003f3f160;  1 drivers
v0x600003c0fd50_0 .net "act_valid", 0 0, v0x600003c77180_0;  1 drivers
v0x600003c0fde0_0 .net "busy", 0 0, L_0x60000252de30;  alias, 1 drivers
v0x600003c0fe70_0 .net "cfg_k_tiles", 15 0, L_0x600003f31900;  alias, 1 drivers
L_0x14809a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003c0ff00_0 .net "clear_acc", 0 0, L_0x14809a4a0;  1 drivers
v0x600003c08000_0 .net "clk", 0 0, v0x600003c737b0_0;  alias, 1 drivers
v0x600003c08090_0 .var "cycle_count", 15 0;
v0x600003c08120_0 .var "cycle_count_next", 15 0;
v0x600003c10510_5 .array/port v0x600003c10510, 5;
v0x600003c081b0 .array "deskew_output", 3 0;
v0x600003c081b0_0 .net v0x600003c081b0 0, 31 0, v0x600003c10510_5; 1 drivers
v0x600003c10630_3 .array/port v0x600003c10630, 3;
v0x600003c081b0_1 .net v0x600003c081b0 1, 31 0, v0x600003c10630_3; 1 drivers
v0x600003c10750_1 .array/port v0x600003c10750, 1;
v0x600003c081b0_2 .net v0x600003c081b0 2, 31 0, v0x600003c10750_1; 1 drivers
v0x600003c081b0_3 .net v0x600003c081b0 3, 31 0, L_0x60000252d9d0; 1 drivers
v0x600003c08240_0 .net "done", 0 0, L_0x600003f3f0c0;  alias, 1 drivers
L_0x14809a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600003c082d0_0 .net "drain_delay", 15 0, L_0x14809a380;  1 drivers
v0x600003c08360_0 .net "pe_enable", 0 0, L_0x60000252dd50;  1 drivers
v0x600003c083f0 .array "psum_bottom", 3 0;
v0x600003c083f0_0 .net v0x600003c083f0 0, 31 0, L_0x60000252d6c0; 1 drivers
v0x600003c083f0_1 .net v0x600003c083f0 1, 31 0, L_0x60000252d7a0; 1 drivers
v0x600003c083f0_2 .net v0x600003c083f0 2, 31 0, L_0x60000252d880; 1 drivers
v0x600003c083f0_3 .net v0x600003c083f0 3, 31 0, L_0x60000252d960; 1 drivers
L_0x148098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c08480 .array "psum_v", 19 0;
v0x600003c08480_0 .net v0x600003c08480 0, 31 0, L_0x148098568; 1 drivers
L_0x1480985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c08480_1 .net v0x600003c08480 1, 31 0, L_0x1480985b0; 1 drivers
L_0x1480985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c08480_2 .net v0x600003c08480 2, 31 0, L_0x1480985f8; 1 drivers
L_0x148098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c08480_3 .net v0x600003c08480 3, 31 0, L_0x148098640; 1 drivers
v0x600003c08480_4 .net v0x600003c08480 4, 31 0, v0x600003c11b00_0; 1 drivers
v0x600003c08480_5 .net v0x600003c08480 5, 31 0, v0x600003c13060_0; 1 drivers
v0x600003c08480_6 .net v0x600003c08480 6, 31 0, v0x600003c1c630_0; 1 drivers
v0x600003c08480_7 .net v0x600003c08480 7, 31 0, v0x600003c1db90_0; 1 drivers
v0x600003c08480_8 .net v0x600003c08480 8, 31 0, v0x600003c1f0f0_0; 1 drivers
v0x600003c08480_9 .net v0x600003c08480 9, 31 0, v0x600003c186c0_0; 1 drivers
v0x600003c08480_10 .net v0x600003c08480 10, 31 0, v0x600003c19c20_0; 1 drivers
v0x600003c08480_11 .net v0x600003c08480 11, 31 0, v0x600003c1b180_0; 1 drivers
v0x600003c08480_12 .net v0x600003c08480 12, 31 0, v0x600003c04750_0; 1 drivers
v0x600003c08480_13 .net v0x600003c08480 13, 31 0, v0x600003c05cb0_0; 1 drivers
v0x600003c08480_14 .net v0x600003c08480 14, 31 0, v0x600003c07210_0; 1 drivers
v0x600003c08480_15 .net v0x600003c08480 15, 31 0, v0x600003c007e0_0; 1 drivers
v0x600003c08480_16 .net v0x600003c08480 16, 31 0, v0x600003c01d40_0; 1 drivers
v0x600003c08480_17 .net v0x600003c08480 17, 31 0, v0x600003c032a0_0; 1 drivers
v0x600003c08480_18 .net v0x600003c08480 18, 31 0, v0x600003c0c870_0; 1 drivers
v0x600003c08480_19 .net v0x600003c08480 19, 31 0, v0x600003c0ddd0_0; 1 drivers
v0x600003c08510_0 .net "result_data", 127 0, L_0x600003f3ec60;  alias, 1 drivers
L_0x14809a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003c085a0_0 .net "result_ready", 0 0, L_0x14809a4e8;  1 drivers
v0x600003c08630_0 .net "result_valid", 0 0, L_0x60000252df10;  alias, 1 drivers
v0x600003c086c0_0 .net "rst_n", 0 0, v0x600003c73f00_0;  alias, 1 drivers
v0x600003c08750_0 .net "skew_enable", 0 0, L_0x60000252ddc0;  1 drivers
v0x600003c087e0 .array "skew_input", 3 0;
v0x600003c087e0_0 .net v0x600003c087e0 0, 7 0, L_0x600003f31a40; 1 drivers
v0x600003c087e0_1 .net v0x600003c087e0 1, 7 0, L_0x600003f31b80; 1 drivers
v0x600003c087e0_2 .net v0x600003c087e0 2, 7 0, L_0x600003f31cc0; 1 drivers
v0x600003c087e0_3 .net v0x600003c087e0 3, 7 0, L_0x600003f31e00; 1 drivers
v0x600003c08870 .array "skew_output", 3 0;
v0x600003c08870_0 .net v0x600003c08870 0, 7 0, v0x600003c10870_0; 1 drivers
v0x600003c08870_1 .net v0x600003c08870 1, 7 0, v0x600003c10b40_0; 1 drivers
v0x600003c08870_2 .net v0x600003c08870 2, 7 0, v0x600003c10e10_0; 1 drivers
v0x600003c08870_3 .net v0x600003c08870 3, 7 0, v0x600003c110e0_0; 1 drivers
v0x600003c08900_0 .net "start", 0 0, v0x600003c71680_0;  1 drivers
v0x600003c08990_0 .var "state", 2 0;
v0x600003c08a20_0 .var "state_next", 2 0;
v0x600003c08ab0_0 .net "weight_load_col", 1 0, v0x600003c72b50_0;  1 drivers
v0x600003c08b40_0 .net "weight_load_data", 31 0, L_0x600003f3f520;  1 drivers
v0x600003c08bd0_0 .net "weight_load_en", 0 0, v0x600003c72be0_0;  1 drivers
E_0x600001b69d40/0 .event anyedge, v0x600003c08990_0, v0x600003c08090_0, v0x600003c08900_0, v0x600003c08bd0_0;
E_0x600001b69d40/1 .event anyedge, v0x600003c0fe70_0, v0x600003c082d0_0;
E_0x600001b69d40 .event/or E_0x600001b69d40/0, E_0x600001b69d40/1;
L_0x600003f319a0 .part v0x600003c77060_0, 0, 8;
L_0x148098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600003f31a40 .functor MUXZ 8, L_0x148098448, L_0x600003f319a0, v0x600003c77180_0, C4<>;
L_0x600003f31ae0 .part v0x600003c77060_0, 8, 8;
L_0x148098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600003f31b80 .functor MUXZ 8, L_0x148098490, L_0x600003f31ae0, v0x600003c77180_0, C4<>;
L_0x600003f31c20 .part v0x600003c77060_0, 16, 8;
L_0x1480984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600003f31cc0 .functor MUXZ 8, L_0x1480984d8, L_0x600003f31c20, v0x600003c77180_0, C4<>;
L_0x600003f31d60 .part v0x600003c77060_0, 24, 8;
L_0x148098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600003f31e00 .functor MUXZ 8, L_0x148098520, L_0x600003f31d60, v0x600003c77180_0, C4<>;
L_0x600003f31fe0 .part L_0x600003f3f520, 0, 8;
L_0x600003f32800 .part L_0x600003f3f520, 0, 8;
L_0x600003f33020 .part L_0x600003f3f520, 0, 8;
L_0x600003f33840 .part L_0x600003f3f520, 0, 8;
L_0x600003f37a20 .part L_0x600003f3f520, 8, 8;
L_0x600003f373e0 .part L_0x600003f3f520, 8, 8;
L_0x600003f36c60 .part L_0x600003f3f520, 8, 8;
L_0x600003f35d60 .part L_0x600003f3f520, 8, 8;
L_0x600003f35680 .part L_0x600003f3f520, 16, 8;
L_0x600003f34d20 .part L_0x600003f3f520, 16, 8;
L_0x600003f36300 .part L_0x600003f3f520, 16, 8;
L_0x600003f3c500 .part L_0x600003f3f520, 16, 8;
L_0x600003f3cd20 .part L_0x600003f3f520, 24, 8;
L_0x600003f3d540 .part L_0x600003f3f520, 24, 8;
L_0x600003f3dd60 .part L_0x600003f3f520, 24, 8;
L_0x600003f3e580 .part L_0x600003f3f520, 24, 8;
L_0x600003f3ec60 .concat8 [ 32 32 32 32], L_0x60000252da40, L_0x60000252dab0, L_0x60000252db20, L_0x60000252db90;
L_0x600003f3ed00 .cmp/eq 3, v0x600003c08990_0, L_0x14809a188;
L_0x600003f3eda0 .cmp/eq 3, v0x600003c08990_0, L_0x14809a1d0;
L_0x600003f3ee40 .cmp/eq 3, v0x600003c08990_0, L_0x14809a218;
L_0x600003f3eee0 .reduce/nor v0x600003c72be0_0;
L_0x600003f3ef80 .cmp/ne 3, v0x600003c08990_0, L_0x14809a260;
L_0x600003f3f020 .cmp/ne 3, v0x600003c08990_0, L_0x14809a2a8;
L_0x600003f3f0c0 .cmp/eq 3, v0x600003c08990_0, L_0x14809a2f0;
L_0x600003f3f160 .cmp/eq 3, v0x600003c08990_0, L_0x14809a338;
L_0x600003f3f200 .cmp/eq 3, v0x600003c08990_0, L_0x14809a3c8;
L_0x600003f3f2a0 .cmp/ge 16, v0x600003c08090_0, L_0x14809a380;
L_0x600003f3f340 .concat [ 16 16 0 0], v0x600003c08090_0, L_0x14809a410;
L_0x600003f3f3e0 .arith/sum 32, L_0x14809aa88, L_0x14809a458;
L_0x600003f3f480 .cmp/gt 32, L_0x600003f3f3e0, L_0x600003f3f340;
S_0x142e8dac0 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x142e6c8d0;
 .timescale 0 0;
P_0x60000202f880 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x60000202f8c0 .param/l "col" 1 7 248, +C4<00>;
L_0x60000252d6c0 .functor BUFZ 32, v0x600003c01d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x142e8b470 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x142e8dac0;
 .timescale 0 0;
v0x600003c10510 .array "delay_stages", 5 0, 31 0;
v0x600003c105a0_0 .var/i "i", 31 0;
S_0x142e88e20 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x142e6c8d0;
 .timescale 0 0;
P_0x60000202f800 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x60000202f840 .param/l "col" 1 7 248, +C4<01>;
L_0x60000252d7a0 .functor BUFZ 32, v0x600003c032a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x142e867d0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x142e88e20;
 .timescale 0 0;
v0x600003c10630 .array "delay_stages", 3 0, 31 0;
v0x600003c106c0_0 .var/i "i", 31 0;
S_0x142e84180 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x142e6c8d0;
 .timescale 0 0;
P_0x60000202f900 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x60000202f940 .param/l "col" 1 7 248, +C4<010>;
L_0x60000252d880 .functor BUFZ 32, v0x600003c0c870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x142e81b30 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x142e84180;
 .timescale 0 0;
v0x600003c10750 .array "delay_stages", 1 0, 31 0;
v0x600003c107e0_0 .var/i "i", 31 0;
S_0x142e7f4e0 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x142e6c8d0;
 .timescale 0 0;
P_0x60000202f980 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x60000202f9c0 .param/l "col" 1 7 248, +C4<011>;
L_0x60000252d960 .functor BUFZ 32, v0x600003c0ddd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x142e7ce90 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x142e7f4e0;
 .timescale 0 0;
L_0x60000252d9d0 .functor BUFZ 32, L_0x60000252d960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x142e7a840 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x142e6c8d0;
 .timescale 0 0;
P_0x600001b69fc0 .param/l "row" 1 7 142, +C4<00>;
v0x600003c10900_0 .net *"_ivl_1", 7 0, L_0x600003f319a0;  1 drivers
v0x600003c10990_0 .net/2u *"_ivl_2", 7 0, L_0x148098448;  1 drivers
S_0x142e781f0 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x142e7a840;
 .timescale 0 0;
v0x600003c10870_0 .var "out_reg", 7 0;
S_0x142e75ba0 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x142e6c8d0;
 .timescale 0 0;
P_0x600001b6a040 .param/l "row" 1 7 142, +C4<01>;
v0x600003c10bd0_0 .net *"_ivl_1", 7 0, L_0x600003f31ae0;  1 drivers
v0x600003c10c60_0 .net/2u *"_ivl_2", 7 0, L_0x148098490;  1 drivers
S_0x142e73550 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x142e75ba0;
 .timescale 0 0;
v0x600003c10a20 .array "delay_stages", 0 0, 7 0;
v0x600003c10ab0_0 .var/i "i", 31 0;
v0x600003c10b40_0 .var "out_reg", 7 0;
S_0x142e70f00 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x142e6c8d0;
 .timescale 0 0;
P_0x600001b6a0c0 .param/l "row" 1 7 142, +C4<010>;
v0x600003c10ea0_0 .net *"_ivl_1", 7 0, L_0x600003f31c20;  1 drivers
v0x600003c10f30_0 .net/2u *"_ivl_2", 7 0, L_0x1480984d8;  1 drivers
S_0x142e6e8b0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x142e70f00;
 .timescale 0 0;
v0x600003c10cf0 .array "delay_stages", 1 0, 7 0;
v0x600003c10d80_0 .var/i "i", 31 0;
v0x600003c10e10_0 .var "out_reg", 7 0;
S_0x142e0baa0 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x142e6c8d0;
 .timescale 0 0;
P_0x600001b6a140 .param/l "row" 1 7 142, +C4<011>;
v0x600003c11170_0 .net *"_ivl_1", 7 0, L_0x600003f31d60;  1 drivers
v0x600003c11200_0 .net/2u *"_ivl_2", 7 0, L_0x148098520;  1 drivers
S_0x142e0bc10 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x142e0baa0;
 .timescale 0 0;
v0x600003c10fc0 .array "delay_stages", 2 0, 7 0;
v0x600003c11050_0 .var/i "i", 31 0;
v0x600003c110e0_0 .var "out_reg", 7 0;
S_0x142e19c40 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x142e6c8d0;
 .timescale 0 0;
P_0x600001b69f80 .param/l "row" 1 7 213, +C4<00>;
S_0x142e19db0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x142e19c40;
 .timescale 0 0;
P_0x600001b6a200 .param/l "col" 1 7 214, +C4<00>;
L_0x6000025224c0 .functor AND 1, v0x600003c72be0_0, L_0x600003f31f40, C4<1>, C4<1>;
L_0x600002522370 .functor AND 1, L_0x600003f32120, v0x600003c71680_0, C4<1>, C4<1>;
L_0x6000025223e0 .functor OR 1, L_0x600003f32080, L_0x600002522370, C4<0>, C4<0>;
L_0x600002522290 .functor AND 1, L_0x14809a4a0, L_0x6000025223e0, C4<1>, C4<1>;
L_0x600002522300 .functor AND 1, L_0x600002522290, L_0x600003f32260, C4<1>, C4<1>;
v0x600003c11dd0_0 .net *"_ivl_0", 2 0, L_0x600003f31ea0;  1 drivers
L_0x148098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003c11e60_0 .net/2u *"_ivl_11", 2 0, L_0x148098718;  1 drivers
v0x600003c11ef0_0 .net *"_ivl_13", 0 0, L_0x600003f32080;  1 drivers
L_0x148098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003c11f80_0 .net/2u *"_ivl_15", 2 0, L_0x148098760;  1 drivers
v0x600003c12010_0 .net *"_ivl_17", 0 0, L_0x600003f32120;  1 drivers
v0x600003c120a0_0 .net *"_ivl_20", 0 0, L_0x600002522370;  1 drivers
v0x600003c12130_0 .net *"_ivl_22", 0 0, L_0x6000025223e0;  1 drivers
v0x600003c121c0_0 .net *"_ivl_24", 0 0, L_0x600002522290;  1 drivers
v0x600003c12250_0 .net *"_ivl_25", 31 0, L_0x600003f321c0;  1 drivers
L_0x1480987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c122e0_0 .net *"_ivl_28", 15 0, L_0x1480987a8;  1 drivers
L_0x1480987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c12370_0 .net/2u *"_ivl_29", 31 0, L_0x1480987f0;  1 drivers
L_0x148098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003c12400_0 .net *"_ivl_3", 0 0, L_0x148098688;  1 drivers
v0x600003c12490_0 .net *"_ivl_31", 0 0, L_0x600003f32260;  1 drivers
L_0x1480986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003c12520_0 .net/2u *"_ivl_4", 2 0, L_0x1480986d0;  1 drivers
v0x600003c125b0_0 .net *"_ivl_6", 0 0, L_0x600003f31f40;  1 drivers
v0x600003c12640_0 .net "do_clear", 0 0, L_0x600002522300;  1 drivers
v0x600003c126d0_0 .net "load_weight", 0 0, L_0x6000025224c0;  1 drivers
v0x600003c12760_0 .net "weight_in", 7 0, L_0x600003f31fe0;  1 drivers
L_0x600003f31ea0 .concat [ 2 1 0 0], v0x600003c72b50_0, L_0x148098688;
L_0x600003f31f40 .cmp/eq 3, L_0x600003f31ea0, L_0x1480986d0;
L_0x600003f32080 .cmp/eq 3, v0x600003c08990_0, L_0x148098718;
L_0x600003f32120 .cmp/eq 3, v0x600003c08990_0, L_0x148098760;
L_0x600003f321c0 .concat [ 16 16 0 0], v0x600003c08090_0, L_0x1480987a8;
L_0x600003f32260 .cmp/eq 32, L_0x600003f321c0, L_0x1480987f0;
S_0x142e1c0a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x142e19db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000202fb80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000202fbc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003c11290_0 .net *"_ivl_11", 0 0, L_0x600003f324e0;  1 drivers
v0x600003c11320_0 .net *"_ivl_12", 15 0, L_0x600003f32580;  1 drivers
v0x600003c113b0_0 .net/s *"_ivl_4", 15 0, L_0x600003f32300;  1 drivers
v0x600003c11440_0 .net/s *"_ivl_6", 15 0, L_0x600003f323a0;  1 drivers
v0x600003c114d0_0 .net/s "a_signed", 7 0, v0x600003c11680_0;  1 drivers
v0x600003c11560_0 .net "act_in", 7 0, L_0x600002522680;  alias, 1 drivers
v0x600003c115f0_0 .var "act_out", 7 0;
v0x600003c11680_0 .var "act_reg", 7 0;
v0x600003c11710_0 .net "clear_acc", 0 0, L_0x600002522300;  alias, 1 drivers
v0x600003c117a0_0 .net "clk", 0 0, v0x600003c737b0_0;  alias, 1 drivers
v0x600003c11830_0 .net "enable", 0 0, L_0x60000252dd50;  alias, 1 drivers
v0x600003c118c0_0 .net "load_weight", 0 0, L_0x6000025224c0;  alias, 1 drivers
v0x600003c11950_0 .net/s "product", 15 0, L_0x600003f32440;  1 drivers
v0x600003c119e0_0 .net/s "product_ext", 31 0, L_0x600003f32620;  1 drivers
v0x600003c11a70_0 .net "psum_in", 31 0, L_0x148098568;  alias, 1 drivers
v0x600003c11b00_0 .var "psum_out", 31 0;
v0x600003c11b90_0 .net "rst_n", 0 0, v0x600003c73f00_0;  alias, 1 drivers
v0x600003c11c20_0 .net/s "w_signed", 7 0, v0x600003c11d40_0;  1 drivers
v0x600003c11cb0_0 .net "weight_in", 7 0, L_0x600003f31fe0;  alias, 1 drivers
v0x600003c11d40_0 .var "weight_reg", 7 0;
L_0x600003f32300 .extend/s 16, v0x600003c11680_0;
L_0x600003f323a0 .extend/s 16, v0x600003c11d40_0;
L_0x600003f32440 .arith/mult 16, L_0x600003f32300, L_0x600003f323a0;
L_0x600003f324e0 .part L_0x600003f32440, 15, 1;
LS_0x600003f32580_0_0 .concat [ 1 1 1 1], L_0x600003f324e0, L_0x600003f324e0, L_0x600003f324e0, L_0x600003f324e0;
LS_0x600003f32580_0_4 .concat [ 1 1 1 1], L_0x600003f324e0, L_0x600003f324e0, L_0x600003f324e0, L_0x600003f324e0;
LS_0x600003f32580_0_8 .concat [ 1 1 1 1], L_0x600003f324e0, L_0x600003f324e0, L_0x600003f324e0, L_0x600003f324e0;
LS_0x600003f32580_0_12 .concat [ 1 1 1 1], L_0x600003f324e0, L_0x600003f324e0, L_0x600003f324e0, L_0x600003f324e0;
L_0x600003f32580 .concat [ 4 4 4 4], LS_0x600003f32580_0_0, LS_0x600003f32580_0_4, LS_0x600003f32580_0_8, LS_0x600003f32580_0_12;
L_0x600003f32620 .concat [ 16 16 0 0], L_0x600003f32440, L_0x600003f32580;
S_0x142e1c210 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x142e19c40;
 .timescale 0 0;
P_0x600001b6a380 .param/l "col" 1 7 214, +C4<01>;
L_0x6000025220d0 .functor AND 1, v0x600003c72be0_0, L_0x600003f32760, C4<1>, C4<1>;
L_0x600002522140 .functor AND 1, L_0x600003f32940, v0x600003c71680_0, C4<1>, C4<1>;
L_0x600002521ff0 .functor OR 1, L_0x600003f328a0, L_0x600002522140, C4<0>, C4<0>;
L_0x600002522060 .functor AND 1, L_0x14809a4a0, L_0x600002521ff0, C4<1>, C4<1>;
L_0x600002521f10 .functor AND 1, L_0x600002522060, L_0x600003f32a80, C4<1>, C4<1>;
v0x600003c13330_0 .net *"_ivl_0", 2 0, L_0x600003f326c0;  1 drivers
L_0x1480988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003c133c0_0 .net/2u *"_ivl_11", 2 0, L_0x1480988c8;  1 drivers
v0x600003c13450_0 .net *"_ivl_13", 0 0, L_0x600003f328a0;  1 drivers
L_0x148098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003c134e0_0 .net/2u *"_ivl_15", 2 0, L_0x148098910;  1 drivers
v0x600003c13570_0 .net *"_ivl_17", 0 0, L_0x600003f32940;  1 drivers
v0x600003c13600_0 .net *"_ivl_20", 0 0, L_0x600002522140;  1 drivers
v0x600003c13690_0 .net *"_ivl_22", 0 0, L_0x600002521ff0;  1 drivers
v0x600003c13720_0 .net *"_ivl_24", 0 0, L_0x600002522060;  1 drivers
v0x600003c137b0_0 .net *"_ivl_25", 31 0, L_0x600003f329e0;  1 drivers
L_0x148098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c13840_0 .net *"_ivl_28", 15 0, L_0x148098958;  1 drivers
L_0x1480989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c138d0_0 .net/2u *"_ivl_29", 31 0, L_0x1480989a0;  1 drivers
L_0x148098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003c13960_0 .net *"_ivl_3", 0 0, L_0x148098838;  1 drivers
v0x600003c139f0_0 .net *"_ivl_31", 0 0, L_0x600003f32a80;  1 drivers
L_0x148098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003c13a80_0 .net/2u *"_ivl_4", 2 0, L_0x148098880;  1 drivers
v0x600003c13b10_0 .net *"_ivl_6", 0 0, L_0x600003f32760;  1 drivers
v0x600003c13ba0_0 .net "do_clear", 0 0, L_0x600002521f10;  1 drivers
v0x600003c13c30_0 .net "load_weight", 0 0, L_0x6000025220d0;  1 drivers
v0x600003c13cc0_0 .net "weight_in", 7 0, L_0x600003f32800;  1 drivers
L_0x600003f326c0 .concat [ 2 1 0 0], v0x600003c72b50_0, L_0x148098838;
L_0x600003f32760 .cmp/eq 3, L_0x600003f326c0, L_0x148098880;
L_0x600003f328a0 .cmp/eq 3, v0x600003c08990_0, L_0x1480988c8;
L_0x600003f32940 .cmp/eq 3, v0x600003c08990_0, L_0x148098910;
L_0x600003f329e0 .concat [ 16 16 0 0], v0x600003c08090_0, L_0x148098958;
L_0x600003f32a80 .cmp/eq 32, L_0x600003f329e0, L_0x1480989a0;
S_0x142e0ff40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x142e1c210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000202fc00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000202fc40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003c127f0_0 .net *"_ivl_11", 0 0, L_0x600003f32d00;  1 drivers
v0x600003c12880_0 .net *"_ivl_12", 15 0, L_0x600003f32da0;  1 drivers
v0x600003c12910_0 .net/s *"_ivl_4", 15 0, L_0x600003f32b20;  1 drivers
v0x600003c129a0_0 .net/s *"_ivl_6", 15 0, L_0x600003f32bc0;  1 drivers
v0x600003c12a30_0 .net/s "a_signed", 7 0, v0x600003c12be0_0;  1 drivers
v0x600003c12ac0_0 .net "act_in", 7 0, v0x600003c115f0_0;  alias, 1 drivers
v0x600003c12b50_0 .var "act_out", 7 0;
v0x600003c12be0_0 .var "act_reg", 7 0;
v0x600003c12c70_0 .net "clear_acc", 0 0, L_0x600002521f10;  alias, 1 drivers
v0x600003c12d00_0 .net "clk", 0 0, v0x600003c737b0_0;  alias, 1 drivers
v0x600003c12d90_0 .net "enable", 0 0, L_0x60000252dd50;  alias, 1 drivers
v0x600003c12e20_0 .net "load_weight", 0 0, L_0x6000025220d0;  alias, 1 drivers
v0x600003c12eb0_0 .net/s "product", 15 0, L_0x600003f32c60;  1 drivers
v0x600003c12f40_0 .net/s "product_ext", 31 0, L_0x600003f32e40;  1 drivers
v0x600003c12fd0_0 .net "psum_in", 31 0, L_0x1480985b0;  alias, 1 drivers
v0x600003c13060_0 .var "psum_out", 31 0;
v0x600003c130f0_0 .net "rst_n", 0 0, v0x600003c73f00_0;  alias, 1 drivers
v0x600003c13180_0 .net/s "w_signed", 7 0, v0x600003c132a0_0;  1 drivers
v0x600003c13210_0 .net "weight_in", 7 0, L_0x600003f32800;  alias, 1 drivers
v0x600003c132a0_0 .var "weight_reg", 7 0;
L_0x600003f32b20 .extend/s 16, v0x600003c12be0_0;
L_0x600003f32bc0 .extend/s 16, v0x600003c132a0_0;
L_0x600003f32c60 .arith/mult 16, L_0x600003f32b20, L_0x600003f32bc0;
L_0x600003f32d00 .part L_0x600003f32c60, 15, 1;
LS_0x600003f32da0_0_0 .concat [ 1 1 1 1], L_0x600003f32d00, L_0x600003f32d00, L_0x600003f32d00, L_0x600003f32d00;
LS_0x600003f32da0_0_4 .concat [ 1 1 1 1], L_0x600003f32d00, L_0x600003f32d00, L_0x600003f32d00, L_0x600003f32d00;
LS_0x600003f32da0_0_8 .concat [ 1 1 1 1], L_0x600003f32d00, L_0x600003f32d00, L_0x600003f32d00, L_0x600003f32d00;
LS_0x600003f32da0_0_12 .concat [ 1 1 1 1], L_0x600003f32d00, L_0x600003f32d00, L_0x600003f32d00, L_0x600003f32d00;
L_0x600003f32da0 .concat [ 4 4 4 4], LS_0x600003f32da0_0_0, LS_0x600003f32da0_0_4, LS_0x600003f32da0_0_8, LS_0x600003f32da0_0_12;
L_0x600003f32e40 .concat [ 16 16 0 0], L_0x600003f32c60, L_0x600003f32da0;
S_0x142e100b0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x142e19c40;
 .timescale 0 0;
P_0x600001b6a480 .param/l "col" 1 7 214, +C4<010>;
L_0x600002522fb0 .functor AND 1, v0x600003c72be0_0, L_0x600003f32f80, C4<1>, C4<1>;
L_0x600002522f40 .functor AND 1, L_0x600003f33160, v0x600003c71680_0, C4<1>, C4<1>;
L_0x600002522ed0 .functor OR 1, L_0x600003f330c0, L_0x600002522f40, C4<0>, C4<0>;
L_0x600002521960 .functor AND 1, L_0x14809a4a0, L_0x600002522ed0, C4<1>, C4<1>;
L_0x6000025213b0 .functor AND 1, L_0x600002521960, L_0x600003f332a0, C4<1>, C4<1>;
v0x600003c1c900_0 .net *"_ivl_0", 3 0, L_0x600003f32ee0;  1 drivers
L_0x148098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003c1c990_0 .net/2u *"_ivl_11", 2 0, L_0x148098a78;  1 drivers
v0x600003c1ca20_0 .net *"_ivl_13", 0 0, L_0x600003f330c0;  1 drivers
L_0x148098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003c1cab0_0 .net/2u *"_ivl_15", 2 0, L_0x148098ac0;  1 drivers
v0x600003c1cb40_0 .net *"_ivl_17", 0 0, L_0x600003f33160;  1 drivers
v0x600003c1cbd0_0 .net *"_ivl_20", 0 0, L_0x600002522f40;  1 drivers
v0x600003c1cc60_0 .net *"_ivl_22", 0 0, L_0x600002522ed0;  1 drivers
v0x600003c1ccf0_0 .net *"_ivl_24", 0 0, L_0x600002521960;  1 drivers
v0x600003c1cd80_0 .net *"_ivl_25", 31 0, L_0x600003f33200;  1 drivers
L_0x148098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c1ce10_0 .net *"_ivl_28", 15 0, L_0x148098b08;  1 drivers
L_0x148098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c1cea0_0 .net/2u *"_ivl_29", 31 0, L_0x148098b50;  1 drivers
L_0x1480989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003c1cf30_0 .net *"_ivl_3", 1 0, L_0x1480989e8;  1 drivers
v0x600003c1cfc0_0 .net *"_ivl_31", 0 0, L_0x600003f332a0;  1 drivers
L_0x148098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003c1d050_0 .net/2u *"_ivl_4", 3 0, L_0x148098a30;  1 drivers
v0x600003c1d0e0_0 .net *"_ivl_6", 0 0, L_0x600003f32f80;  1 drivers
v0x600003c1d170_0 .net "do_clear", 0 0, L_0x6000025213b0;  1 drivers
v0x600003c1d200_0 .net "load_weight", 0 0, L_0x600002522fb0;  1 drivers
v0x600003c1d290_0 .net "weight_in", 7 0, L_0x600003f33020;  1 drivers
L_0x600003f32ee0 .concat [ 2 2 0 0], v0x600003c72b50_0, L_0x1480989e8;
L_0x600003f32f80 .cmp/eq 4, L_0x600003f32ee0, L_0x148098a30;
L_0x600003f330c0 .cmp/eq 3, v0x600003c08990_0, L_0x148098a78;
L_0x600003f33160 .cmp/eq 3, v0x600003c08990_0, L_0x148098ac0;
L_0x600003f33200 .concat [ 16 16 0 0], v0x600003c08090_0, L_0x148098b08;
L_0x600003f332a0 .cmp/eq 32, L_0x600003f33200, L_0x148098b50;
S_0x142e04b10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x142e100b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000202fc80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000202fcc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003c13d50_0 .net *"_ivl_11", 0 0, L_0x600003f33520;  1 drivers
v0x600003c13de0_0 .net *"_ivl_12", 15 0, L_0x600003f335c0;  1 drivers
v0x600003c13e70_0 .net/s *"_ivl_4", 15 0, L_0x600003f33340;  1 drivers
v0x600003c13f00_0 .net/s *"_ivl_6", 15 0, L_0x600003f333e0;  1 drivers
v0x600003c1c000_0 .net/s "a_signed", 7 0, v0x600003c1c1b0_0;  1 drivers
v0x600003c1c090_0 .net "act_in", 7 0, v0x600003c12b50_0;  alias, 1 drivers
v0x600003c1c120_0 .var "act_out", 7 0;
v0x600003c1c1b0_0 .var "act_reg", 7 0;
v0x600003c1c240_0 .net "clear_acc", 0 0, L_0x6000025213b0;  alias, 1 drivers
v0x600003c1c2d0_0 .net "clk", 0 0, v0x600003c737b0_0;  alias, 1 drivers
v0x600003c1c360_0 .net "enable", 0 0, L_0x60000252dd50;  alias, 1 drivers
v0x600003c1c3f0_0 .net "load_weight", 0 0, L_0x600002522fb0;  alias, 1 drivers
v0x600003c1c480_0 .net/s "product", 15 0, L_0x600003f33480;  1 drivers
v0x600003c1c510_0 .net/s "product_ext", 31 0, L_0x600003f33660;  1 drivers
v0x600003c1c5a0_0 .net "psum_in", 31 0, L_0x1480985f8;  alias, 1 drivers
v0x600003c1c630_0 .var "psum_out", 31 0;
v0x600003c1c6c0_0 .net "rst_n", 0 0, v0x600003c73f00_0;  alias, 1 drivers
v0x600003c1c750_0 .net/s "w_signed", 7 0, v0x600003c1c870_0;  1 drivers
v0x600003c1c7e0_0 .net "weight_in", 7 0, L_0x600003f33020;  alias, 1 drivers
v0x600003c1c870_0 .var "weight_reg", 7 0;
L_0x600003f33340 .extend/s 16, v0x600003c1c1b0_0;
L_0x600003f333e0 .extend/s 16, v0x600003c1c870_0;
L_0x600003f33480 .arith/mult 16, L_0x600003f33340, L_0x600003f333e0;
L_0x600003f33520 .part L_0x600003f33480, 15, 1;
LS_0x600003f335c0_0_0 .concat [ 1 1 1 1], L_0x600003f33520, L_0x600003f33520, L_0x600003f33520, L_0x600003f33520;
LS_0x600003f335c0_0_4 .concat [ 1 1 1 1], L_0x600003f33520, L_0x600003f33520, L_0x600003f33520, L_0x600003f33520;
LS_0x600003f335c0_0_8 .concat [ 1 1 1 1], L_0x600003f33520, L_0x600003f33520, L_0x600003f33520, L_0x600003f33520;
LS_0x600003f335c0_0_12 .concat [ 1 1 1 1], L_0x600003f33520, L_0x600003f33520, L_0x600003f33520, L_0x600003f33520;
L_0x600003f335c0 .concat [ 4 4 4 4], LS_0x600003f335c0_0_0, LS_0x600003f335c0_0_4, LS_0x600003f335c0_0_8, LS_0x600003f335c0_0_12;
L_0x600003f33660 .concat [ 16 16 0 0], L_0x600003f33480, L_0x600003f335c0;
S_0x142e04c80 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x142e19c40;
 .timescale 0 0;
P_0x600001b6a340 .param/l "col" 1 7 214, +C4<011>;
L_0x600002520690 .functor AND 1, v0x600003c72be0_0, L_0x600003f337a0, C4<1>, C4<1>;
L_0x600002520230 .functor AND 1, L_0x600003f33980, v0x600003c71680_0, C4<1>, C4<1>;
L_0x600002521500 .functor OR 1, L_0x600003f338e0, L_0x600002520230, C4<0>, C4<0>;
L_0x600002521490 .functor AND 1, L_0x14809a4a0, L_0x600002521500, C4<1>, C4<1>;
L_0x600002521420 .functor AND 1, L_0x600002521490, L_0x600003f33ac0, C4<1>, C4<1>;
v0x600003c1de60_0 .net *"_ivl_0", 3 0, L_0x600003f33700;  1 drivers
L_0x148098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003c1def0_0 .net/2u *"_ivl_11", 2 0, L_0x148098c28;  1 drivers
v0x600003c1df80_0 .net *"_ivl_13", 0 0, L_0x600003f338e0;  1 drivers
L_0x148098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003c1e010_0 .net/2u *"_ivl_15", 2 0, L_0x148098c70;  1 drivers
v0x600003c1e0a0_0 .net *"_ivl_17", 0 0, L_0x600003f33980;  1 drivers
v0x600003c1e130_0 .net *"_ivl_20", 0 0, L_0x600002520230;  1 drivers
v0x600003c1e1c0_0 .net *"_ivl_22", 0 0, L_0x600002521500;  1 drivers
v0x600003c1e250_0 .net *"_ivl_24", 0 0, L_0x600002521490;  1 drivers
v0x600003c1e2e0_0 .net *"_ivl_25", 31 0, L_0x600003f33a20;  1 drivers
L_0x148098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c1e370_0 .net *"_ivl_28", 15 0, L_0x148098cb8;  1 drivers
L_0x148098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c1e400_0 .net/2u *"_ivl_29", 31 0, L_0x148098d00;  1 drivers
L_0x148098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003c1e490_0 .net *"_ivl_3", 1 0, L_0x148098b98;  1 drivers
v0x600003c1e520_0 .net *"_ivl_31", 0 0, L_0x600003f33ac0;  1 drivers
L_0x148098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003c1e5b0_0 .net/2u *"_ivl_4", 3 0, L_0x148098be0;  1 drivers
v0x600003c1e640_0 .net *"_ivl_6", 0 0, L_0x600003f337a0;  1 drivers
v0x600003c1e6d0_0 .net "do_clear", 0 0, L_0x600002521420;  1 drivers
v0x600003c1e760_0 .net "load_weight", 0 0, L_0x600002520690;  1 drivers
v0x600003c1e7f0_0 .net "weight_in", 7 0, L_0x600003f33840;  1 drivers
L_0x600003f33700 .concat [ 2 2 0 0], v0x600003c72b50_0, L_0x148098b98;
L_0x600003f337a0 .cmp/eq 4, L_0x600003f33700, L_0x148098be0;
L_0x600003f338e0 .cmp/eq 3, v0x600003c08990_0, L_0x148098c28;
L_0x600003f33980 .cmp/eq 3, v0x600003c08990_0, L_0x148098c70;
L_0x600003f33a20 .concat [ 16 16 0 0], v0x600003c08090_0, L_0x148098cb8;
L_0x600003f33ac0 .cmp/eq 32, L_0x600003f33a20, L_0x148098d00;
S_0x142e16100 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x142e04c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000202fe00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000202fe40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003c1d320_0 .net *"_ivl_11", 0 0, L_0x600003f33d40;  1 drivers
v0x600003c1d3b0_0 .net *"_ivl_12", 15 0, L_0x600003f33de0;  1 drivers
v0x600003c1d440_0 .net/s *"_ivl_4", 15 0, L_0x600003f33b60;  1 drivers
v0x600003c1d4d0_0 .net/s *"_ivl_6", 15 0, L_0x600003f33c00;  1 drivers
v0x600003c1d560_0 .net/s "a_signed", 7 0, v0x600003c1d710_0;  1 drivers
v0x600003c1d5f0_0 .net "act_in", 7 0, v0x600003c1c120_0;  alias, 1 drivers
v0x600003c1d680_0 .var "act_out", 7 0;
v0x600003c1d710_0 .var "act_reg", 7 0;
v0x600003c1d7a0_0 .net "clear_acc", 0 0, L_0x600002521420;  alias, 1 drivers
v0x600003c1d830_0 .net "clk", 0 0, v0x600003c737b0_0;  alias, 1 drivers
v0x600003c1d8c0_0 .net "enable", 0 0, L_0x60000252dd50;  alias, 1 drivers
v0x600003c1d950_0 .net "load_weight", 0 0, L_0x600002520690;  alias, 1 drivers
v0x600003c1d9e0_0 .net/s "product", 15 0, L_0x600003f33ca0;  1 drivers
v0x600003c1da70_0 .net/s "product_ext", 31 0, L_0x600003f33e80;  1 drivers
v0x600003c1db00_0 .net "psum_in", 31 0, L_0x148098640;  alias, 1 drivers
v0x600003c1db90_0 .var "psum_out", 31 0;
v0x600003c1dc20_0 .net "rst_n", 0 0, v0x600003c73f00_0;  alias, 1 drivers
v0x600003c1dcb0_0 .net/s "w_signed", 7 0, v0x600003c1ddd0_0;  1 drivers
v0x600003c1dd40_0 .net "weight_in", 7 0, L_0x600003f33840;  alias, 1 drivers
v0x600003c1ddd0_0 .var "weight_reg", 7 0;
L_0x600003f33b60 .extend/s 16, v0x600003c1d710_0;
L_0x600003f33c00 .extend/s 16, v0x600003c1ddd0_0;
L_0x600003f33ca0 .arith/mult 16, L_0x600003f33b60, L_0x600003f33c00;
L_0x600003f33d40 .part L_0x600003f33ca0, 15, 1;
LS_0x600003f33de0_0_0 .concat [ 1 1 1 1], L_0x600003f33d40, L_0x600003f33d40, L_0x600003f33d40, L_0x600003f33d40;
LS_0x600003f33de0_0_4 .concat [ 1 1 1 1], L_0x600003f33d40, L_0x600003f33d40, L_0x600003f33d40, L_0x600003f33d40;
LS_0x600003f33de0_0_8 .concat [ 1 1 1 1], L_0x600003f33d40, L_0x600003f33d40, L_0x600003f33d40, L_0x600003f33d40;
LS_0x600003f33de0_0_12 .concat [ 1 1 1 1], L_0x600003f33d40, L_0x600003f33d40, L_0x600003f33d40, L_0x600003f33d40;
L_0x600003f33de0 .concat [ 4 4 4 4], LS_0x600003f33de0_0_0, LS_0x600003f33de0_0_4, LS_0x600003f33de0_0_8, LS_0x600003f33de0_0_12;
L_0x600003f33e80 .concat [ 16 16 0 0], L_0x600003f33ca0, L_0x600003f33de0;
S_0x142e16270 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x142e6c8d0;
 .timescale 0 0;
P_0x600001b6a640 .param/l "row" 1 7 213, +C4<01>;
S_0x142e99220 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x142e16270;
 .timescale 0 0;
P_0x600001b6a6c0 .param/l "col" 1 7 214, +C4<00>;
L_0x600002523950 .functor AND 1, v0x600003c72be0_0, L_0x600003f37b60, C4<1>, C4<1>;
L_0x600002523a30 .functor AND 1, L_0x600003f37e80, v0x600003c71680_0, C4<1>, C4<1>;
L_0x600002523aa0 .functor OR 1, L_0x600003f377a0, L_0x600002523a30, C4<0>, C4<0>;
L_0x600002523b10 .functor AND 1, L_0x14809a4a0, L_0x600002523aa0, C4<1>, C4<1>;
L_0x600002523b80 .functor AND 1, L_0x600002523b10, L_0x600003f37d40, C4<1>, C4<1>;
v0x600003c1f3c0_0 .net *"_ivl_0", 2 0, L_0x600003f33f20;  1 drivers
L_0x148098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003c1f450_0 .net/2u *"_ivl_11", 2 0, L_0x148098dd8;  1 drivers
v0x600003c1f4e0_0 .net *"_ivl_13", 0 0, L_0x600003f377a0;  1 drivers
L_0x148098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003c1f570_0 .net/2u *"_ivl_15", 2 0, L_0x148098e20;  1 drivers
v0x600003c1f600_0 .net *"_ivl_17", 0 0, L_0x600003f37e80;  1 drivers
v0x600003c1f690_0 .net *"_ivl_20", 0 0, L_0x600002523a30;  1 drivers
v0x600003c1f720_0 .net *"_ivl_22", 0 0, L_0x600002523aa0;  1 drivers
v0x600003c1f7b0_0 .net *"_ivl_24", 0 0, L_0x600002523b10;  1 drivers
v0x600003c1f840_0 .net *"_ivl_25", 31 0, L_0x600003f37660;  1 drivers
L_0x148098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c1f8d0_0 .net *"_ivl_28", 15 0, L_0x148098e68;  1 drivers
L_0x148098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c1f960_0 .net/2u *"_ivl_29", 31 0, L_0x148098eb0;  1 drivers
L_0x148098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003c1f9f0_0 .net *"_ivl_3", 0 0, L_0x148098d48;  1 drivers
v0x600003c1fa80_0 .net *"_ivl_31", 0 0, L_0x600003f37d40;  1 drivers
L_0x148098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003c1fb10_0 .net/2u *"_ivl_4", 2 0, L_0x148098d90;  1 drivers
v0x600003c1fba0_0 .net *"_ivl_6", 0 0, L_0x600003f37b60;  1 drivers
v0x600003c1fc30_0 .net "do_clear", 0 0, L_0x600002523b80;  1 drivers
v0x600003c1fcc0_0 .net "load_weight", 0 0, L_0x600002523950;  1 drivers
v0x600003c1fd50_0 .net "weight_in", 7 0, L_0x600003f37a20;  1 drivers
L_0x600003f33f20 .concat [ 2 1 0 0], v0x600003c72b50_0, L_0x148098d48;
L_0x600003f37b60 .cmp/eq 3, L_0x600003f33f20, L_0x148098d90;
L_0x600003f377a0 .cmp/eq 3, v0x600003c08990_0, L_0x148098dd8;
L_0x600003f37e80 .cmp/eq 3, v0x600003c08990_0, L_0x148098e20;
L_0x600003f37660 .concat [ 16 16 0 0], v0x600003c08090_0, L_0x148098e68;
L_0x600003f37d40 .cmp/eq 32, L_0x600003f37660, L_0x148098eb0;
S_0x142e99390 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x142e99220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000202fe80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000202fec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003c1e880_0 .net *"_ivl_11", 0 0, L_0x600003f37ac0;  1 drivers
v0x600003c1e910_0 .net *"_ivl_12", 15 0, L_0x600003f372a0;  1 drivers
v0x600003c1e9a0_0 .net/s *"_ivl_4", 15 0, L_0x600003f37520;  1 drivers
v0x600003c1ea30_0 .net/s *"_ivl_6", 15 0, L_0x600003f37c00;  1 drivers
v0x600003c1eac0_0 .net/s "a_signed", 7 0, v0x600003c1ec70_0;  1 drivers
v0x600003c1eb50_0 .net "act_in", 7 0, L_0x600002522530;  alias, 1 drivers
v0x600003c1ebe0_0 .var "act_out", 7 0;
v0x600003c1ec70_0 .var "act_reg", 7 0;
v0x600003c1ed00_0 .net "clear_acc", 0 0, L_0x600002523b80;  alias, 1 drivers
v0x600003c1ed90_0 .net "clk", 0 0, v0x600003c737b0_0;  alias, 1 drivers
v0x600003c1ee20_0 .net "enable", 0 0, L_0x60000252dd50;  alias, 1 drivers
v0x600003c1eeb0_0 .net "load_weight", 0 0, L_0x600002523950;  alias, 1 drivers
v0x600003c1ef40_0 .net/s "product", 15 0, L_0x600003f37200;  1 drivers
v0x600003c1efd0_0 .net/s "product_ext", 31 0, L_0x600003f37980;  1 drivers
v0x600003c1f060_0 .net "psum_in", 31 0, v0x600003c11b00_0;  alias, 1 drivers
v0x600003c1f0f0_0 .var "psum_out", 31 0;
v0x600003c1f180_0 .net "rst_n", 0 0, v0x600003c73f00_0;  alias, 1 drivers
v0x600003c1f210_0 .net/s "w_signed", 7 0, v0x600003c1f330_0;  1 drivers
v0x600003c1f2a0_0 .net "weight_in", 7 0, L_0x600003f37a20;  alias, 1 drivers
v0x600003c1f330_0 .var "weight_reg", 7 0;
L_0x600003f37520 .extend/s 16, v0x600003c1ec70_0;
L_0x600003f37c00 .extend/s 16, v0x600003c1f330_0;
L_0x600003f37200 .arith/mult 16, L_0x600003f37520, L_0x600003f37c00;
L_0x600003f37ac0 .part L_0x600003f37200, 15, 1;
LS_0x600003f372a0_0_0 .concat [ 1 1 1 1], L_0x600003f37ac0, L_0x600003f37ac0, L_0x600003f37ac0, L_0x600003f37ac0;
LS_0x600003f372a0_0_4 .concat [ 1 1 1 1], L_0x600003f37ac0, L_0x600003f37ac0, L_0x600003f37ac0, L_0x600003f37ac0;
LS_0x600003f372a0_0_8 .concat [ 1 1 1 1], L_0x600003f37ac0, L_0x600003f37ac0, L_0x600003f37ac0, L_0x600003f37ac0;
LS_0x600003f372a0_0_12 .concat [ 1 1 1 1], L_0x600003f37ac0, L_0x600003f37ac0, L_0x600003f37ac0, L_0x600003f37ac0;
L_0x600003f372a0 .concat [ 4 4 4 4], LS_0x600003f372a0_0_0, LS_0x600003f372a0_0_4, LS_0x600003f372a0_0_8, LS_0x600003f372a0_0_12;
L_0x600003f37980 .concat [ 16 16 0 0], L_0x600003f37200, L_0x600003f372a0;
S_0x142e93860 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x142e16270;
 .timescale 0 0;
P_0x600001b6a300 .param/l "col" 1 7 214, +C4<01>;
L_0x600002523cd0 .functor AND 1, v0x600003c72be0_0, L_0x600003f37840, C4<1>, C4<1>;
L_0x600002523d40 .functor AND 1, L_0x600003f37480, v0x600003c71680_0, C4<1>, C4<1>;
L_0x600002523db0 .functor OR 1, L_0x600003f37700, L_0x600002523d40, C4<0>, C4<0>;
L_0x600002523e20 .functor AND 1, L_0x14809a4a0, L_0x600002523db0, C4<1>, C4<1>;
L_0x600002523e90 .functor AND 1, L_0x600002523e20, L_0x600003f370c0, C4<1>, C4<1>;
v0x600003c18990_0 .net *"_ivl_0", 2 0, L_0x600003f37340;  1 drivers
L_0x148098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003c18a20_0 .net/2u *"_ivl_11", 2 0, L_0x148098f88;  1 drivers
v0x600003c18ab0_0 .net *"_ivl_13", 0 0, L_0x600003f37700;  1 drivers
L_0x148098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003c18b40_0 .net/2u *"_ivl_15", 2 0, L_0x148098fd0;  1 drivers
v0x600003c18bd0_0 .net *"_ivl_17", 0 0, L_0x600003f37480;  1 drivers
v0x600003c18c60_0 .net *"_ivl_20", 0 0, L_0x600002523d40;  1 drivers
v0x600003c18cf0_0 .net *"_ivl_22", 0 0, L_0x600002523db0;  1 drivers
v0x600003c18d80_0 .net *"_ivl_24", 0 0, L_0x600002523e20;  1 drivers
v0x600003c18e10_0 .net *"_ivl_25", 31 0, L_0x600003f375c0;  1 drivers
L_0x148099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c18ea0_0 .net *"_ivl_28", 15 0, L_0x148099018;  1 drivers
L_0x148099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c18f30_0 .net/2u *"_ivl_29", 31 0, L_0x148099060;  1 drivers
L_0x148098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003c18fc0_0 .net *"_ivl_3", 0 0, L_0x148098ef8;  1 drivers
v0x600003c19050_0 .net *"_ivl_31", 0 0, L_0x600003f370c0;  1 drivers
L_0x148098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003c190e0_0 .net/2u *"_ivl_4", 2 0, L_0x148098f40;  1 drivers
v0x600003c19170_0 .net *"_ivl_6", 0 0, L_0x600003f37840;  1 drivers
v0x600003c19200_0 .net "do_clear", 0 0, L_0x600002523e90;  1 drivers
v0x600003c19290_0 .net "load_weight", 0 0, L_0x600002523cd0;  1 drivers
v0x600003c19320_0 .net "weight_in", 7 0, L_0x600003f373e0;  1 drivers
L_0x600003f37340 .concat [ 2 1 0 0], v0x600003c72b50_0, L_0x148098ef8;
L_0x600003f37840 .cmp/eq 3, L_0x600003f37340, L_0x148098f40;
L_0x600003f37700 .cmp/eq 3, v0x600003c08990_0, L_0x148098f88;
L_0x600003f37480 .cmp/eq 3, v0x600003c08990_0, L_0x148098fd0;
L_0x600003f375c0 .concat [ 16 16 0 0], v0x600003c08090_0, L_0x148099018;
L_0x600003f370c0 .cmp/eq 32, L_0x600003f375c0, L_0x148099060;
S_0x142e939d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x142e93860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000202ff00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000202ff40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003c1fde0_0 .net *"_ivl_11", 0 0, L_0x600003f36e40;  1 drivers
v0x600003c1fe70_0 .net *"_ivl_12", 15 0, L_0x600003f36ee0;  1 drivers
v0x600003c1ff00_0 .net/s *"_ivl_4", 15 0, L_0x600003f37160;  1 drivers
v0x600003c18000_0 .net/s *"_ivl_6", 15 0, L_0x600003f36f80;  1 drivers
v0x600003c18090_0 .net/s "a_signed", 7 0, v0x600003c18240_0;  1 drivers
v0x600003c18120_0 .net "act_in", 7 0, v0x600003c1ebe0_0;  alias, 1 drivers
v0x600003c181b0_0 .var "act_out", 7 0;
v0x600003c18240_0 .var "act_reg", 7 0;
v0x600003c182d0_0 .net "clear_acc", 0 0, L_0x600002523e90;  alias, 1 drivers
v0x600003c18360_0 .net "clk", 0 0, v0x600003c737b0_0;  alias, 1 drivers
v0x600003c183f0_0 .net "enable", 0 0, L_0x60000252dd50;  alias, 1 drivers
v0x600003c18480_0 .net "load_weight", 0 0, L_0x600002523cd0;  alias, 1 drivers
v0x600003c18510_0 .net/s "product", 15 0, L_0x600003f37020;  1 drivers
v0x600003c185a0_0 .net/s "product_ext", 31 0, L_0x600003f36d00;  1 drivers
v0x600003c18630_0 .net "psum_in", 31 0, v0x600003c13060_0;  alias, 1 drivers
v0x600003c186c0_0 .var "psum_out", 31 0;
v0x600003c18750_0 .net "rst_n", 0 0, v0x600003c73f00_0;  alias, 1 drivers
v0x600003c187e0_0 .net/s "w_signed", 7 0, v0x600003c18900_0;  1 drivers
v0x600003c18870_0 .net "weight_in", 7 0, L_0x600003f373e0;  alias, 1 drivers
v0x600003c18900_0 .var "weight_reg", 7 0;
L_0x600003f37160 .extend/s 16, v0x600003c18240_0;
L_0x600003f36f80 .extend/s 16, v0x600003c18900_0;
L_0x600003f37020 .arith/mult 16, L_0x600003f37160, L_0x600003f36f80;
L_0x600003f36e40 .part L_0x600003f37020, 15, 1;
LS_0x600003f36ee0_0_0 .concat [ 1 1 1 1], L_0x600003f36e40, L_0x600003f36e40, L_0x600003f36e40, L_0x600003f36e40;
LS_0x600003f36ee0_0_4 .concat [ 1 1 1 1], L_0x600003f36e40, L_0x600003f36e40, L_0x600003f36e40, L_0x600003f36e40;
LS_0x600003f36ee0_0_8 .concat [ 1 1 1 1], L_0x600003f36e40, L_0x600003f36e40, L_0x600003f36e40, L_0x600003f36e40;
LS_0x600003f36ee0_0_12 .concat [ 1 1 1 1], L_0x600003f36e40, L_0x600003f36e40, L_0x600003f36e40, L_0x600003f36e40;
L_0x600003f36ee0 .concat [ 4 4 4 4], LS_0x600003f36ee0_0_0, LS_0x600003f36ee0_0_4, LS_0x600003f36ee0_0_8, LS_0x600003f36ee0_0_12;
L_0x600003f36d00 .concat [ 16 16 0 0], L_0x600003f37020, L_0x600003f36ee0;
S_0x142e91210 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x142e16270;
 .timescale 0 0;
P_0x600001b6a880 .param/l "col" 1 7 214, +C4<010>;
L_0x600002527db0 .functor AND 1, v0x600003c72be0_0, L_0x600003f36bc0, C4<1>, C4<1>;
L_0x600002527950 .functor AND 1, L_0x600003f36b20, v0x600003c71680_0, C4<1>, C4<1>;
L_0x6000025274f0 .functor OR 1, L_0x600003f36a80, L_0x600002527950, C4<0>, C4<0>;
L_0x600002527090 .functor AND 1, L_0x14809a4a0, L_0x6000025274f0, C4<1>, C4<1>;
L_0x600002526c30 .functor AND 1, L_0x600002527090, L_0x600003f369e0, C4<1>, C4<1>;
v0x600003c19ef0_0 .net *"_ivl_0", 3 0, L_0x600003f36da0;  1 drivers
L_0x148099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003c19f80_0 .net/2u *"_ivl_11", 2 0, L_0x148099138;  1 drivers
v0x600003c1a010_0 .net *"_ivl_13", 0 0, L_0x600003f36a80;  1 drivers
L_0x148099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003c1a0a0_0 .net/2u *"_ivl_15", 2 0, L_0x148099180;  1 drivers
v0x600003c1a130_0 .net *"_ivl_17", 0 0, L_0x600003f36b20;  1 drivers
v0x600003c1a1c0_0 .net *"_ivl_20", 0 0, L_0x600002527950;  1 drivers
v0x600003c1a250_0 .net *"_ivl_22", 0 0, L_0x6000025274f0;  1 drivers
v0x600003c1a2e0_0 .net *"_ivl_24", 0 0, L_0x600002527090;  1 drivers
v0x600003c1a370_0 .net *"_ivl_25", 31 0, L_0x600003f36940;  1 drivers
L_0x1480991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c1a400_0 .net *"_ivl_28", 15 0, L_0x1480991c8;  1 drivers
L_0x148099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c1a490_0 .net/2u *"_ivl_29", 31 0, L_0x148099210;  1 drivers
L_0x1480990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003c1a520_0 .net *"_ivl_3", 1 0, L_0x1480990a8;  1 drivers
v0x600003c1a5b0_0 .net *"_ivl_31", 0 0, L_0x600003f369e0;  1 drivers
L_0x1480990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003c1a640_0 .net/2u *"_ivl_4", 3 0, L_0x1480990f0;  1 drivers
v0x600003c1a6d0_0 .net *"_ivl_6", 0 0, L_0x600003f36bc0;  1 drivers
v0x600003c1a760_0 .net "do_clear", 0 0, L_0x600002526c30;  1 drivers
v0x600003c1a7f0_0 .net "load_weight", 0 0, L_0x600002527db0;  1 drivers
v0x600003c1a880_0 .net "weight_in", 7 0, L_0x600003f36c60;  1 drivers
L_0x600003f36da0 .concat [ 2 2 0 0], v0x600003c72b50_0, L_0x1480990a8;
L_0x600003f36bc0 .cmp/eq 4, L_0x600003f36da0, L_0x1480990f0;
L_0x600003f36a80 .cmp/eq 3, v0x600003c08990_0, L_0x148099138;
L_0x600003f36b20 .cmp/eq 3, v0x600003c08990_0, L_0x148099180;
L_0x600003f36940 .concat [ 16 16 0 0], v0x600003c08090_0, L_0x1480991c8;
L_0x600003f369e0 .cmp/eq 32, L_0x600003f36940, L_0x148099210;
S_0x142e91380 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x142e91210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002023f80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002023fc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003c193b0_0 .net *"_ivl_11", 0 0, L_0x600003f361c0;  1 drivers
v0x600003c19440_0 .net *"_ivl_12", 15 0, L_0x600003f35fe0;  1 drivers
v0x600003c194d0_0 .net/s *"_ivl_4", 15 0, L_0x600003f36620;  1 drivers
v0x600003c19560_0 .net/s *"_ivl_6", 15 0, L_0x600003f366c0;  1 drivers
v0x600003c195f0_0 .net/s "a_signed", 7 0, v0x600003c197a0_0;  1 drivers
v0x600003c19680_0 .net "act_in", 7 0, v0x600003c181b0_0;  alias, 1 drivers
v0x600003c19710_0 .var "act_out", 7 0;
v0x600003c197a0_0 .var "act_reg", 7 0;
v0x600003c19830_0 .net "clear_acc", 0 0, L_0x600002526c30;  alias, 1 drivers
v0x600003c198c0_0 .net "clk", 0 0, v0x600003c737b0_0;  alias, 1 drivers
v0x600003c19950_0 .net "enable", 0 0, L_0x60000252dd50;  alias, 1 drivers
v0x600003c199e0_0 .net "load_weight", 0 0, L_0x600002527db0;  alias, 1 drivers
v0x600003c19a70_0 .net/s "product", 15 0, L_0x600003f36120;  1 drivers
v0x600003c19b00_0 .net/s "product_ext", 31 0, L_0x600003f36080;  1 drivers
v0x600003c19b90_0 .net "psum_in", 31 0, v0x600003c1c630_0;  alias, 1 drivers
v0x600003c19c20_0 .var "psum_out", 31 0;
v0x600003c19cb0_0 .net "rst_n", 0 0, v0x600003c73f00_0;  alias, 1 drivers
v0x600003c19d40_0 .net/s "w_signed", 7 0, v0x600003c19e60_0;  1 drivers
v0x600003c19dd0_0 .net "weight_in", 7 0, L_0x600003f36c60;  alias, 1 drivers
v0x600003c19e60_0 .var "weight_reg", 7 0;
L_0x600003f36620 .extend/s 16, v0x600003c197a0_0;
L_0x600003f366c0 .extend/s 16, v0x600003c19e60_0;
L_0x600003f36120 .arith/mult 16, L_0x600003f36620, L_0x600003f366c0;
L_0x600003f361c0 .part L_0x600003f36120, 15, 1;
LS_0x600003f35fe0_0_0 .concat [ 1 1 1 1], L_0x600003f361c0, L_0x600003f361c0, L_0x600003f361c0, L_0x600003f361c0;
LS_0x600003f35fe0_0_4 .concat [ 1 1 1 1], L_0x600003f361c0, L_0x600003f361c0, L_0x600003f361c0, L_0x600003f361c0;
LS_0x600003f35fe0_0_8 .concat [ 1 1 1 1], L_0x600003f361c0, L_0x600003f361c0, L_0x600003f361c0, L_0x600003f361c0;
LS_0x600003f35fe0_0_12 .concat [ 1 1 1 1], L_0x600003f361c0, L_0x600003f361c0, L_0x600003f361c0, L_0x600003f361c0;
L_0x600003f35fe0 .concat [ 4 4 4 4], LS_0x600003f35fe0_0_0, LS_0x600003f35fe0_0_4, LS_0x600003f35fe0_0_8, LS_0x600003f35fe0_0_12;
L_0x600003f36080 .concat [ 16 16 0 0], L_0x600003f36120, L_0x600003f35fe0;
S_0x142e8ebc0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x142e16270;
 .timescale 0 0;
P_0x600001b6a980 .param/l "col" 1 7 214, +C4<011>;
L_0x600002525f10 .functor AND 1, v0x600003c72be0_0, L_0x600003f35f40, C4<1>, C4<1>;
L_0x600002525ab0 .functor AND 1, L_0x600003f35c20, v0x600003c71680_0, C4<1>, C4<1>;
L_0x600002525650 .functor OR 1, L_0x600003f35e00, L_0x600002525ab0, C4<0>, C4<0>;
L_0x6000025251f0 .functor AND 1, L_0x14809a4a0, L_0x600002525650, C4<1>, C4<1>;
L_0x600002524d90 .functor AND 1, L_0x6000025251f0, L_0x600003f35ae0, C4<1>, C4<1>;
v0x600003c1b450_0 .net *"_ivl_0", 3 0, L_0x600003f35ea0;  1 drivers
L_0x1480992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003c1b4e0_0 .net/2u *"_ivl_11", 2 0, L_0x1480992e8;  1 drivers
v0x600003c1b570_0 .net *"_ivl_13", 0 0, L_0x600003f35e00;  1 drivers
L_0x148099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003c1b600_0 .net/2u *"_ivl_15", 2 0, L_0x148099330;  1 drivers
v0x600003c1b690_0 .net *"_ivl_17", 0 0, L_0x600003f35c20;  1 drivers
v0x600003c1b720_0 .net *"_ivl_20", 0 0, L_0x600002525ab0;  1 drivers
v0x600003c1b7b0_0 .net *"_ivl_22", 0 0, L_0x600002525650;  1 drivers
v0x600003c1b840_0 .net *"_ivl_24", 0 0, L_0x6000025251f0;  1 drivers
v0x600003c1b8d0_0 .net *"_ivl_25", 31 0, L_0x600003f35cc0;  1 drivers
L_0x148099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c1b960_0 .net *"_ivl_28", 15 0, L_0x148099378;  1 drivers
L_0x1480993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c1b9f0_0 .net/2u *"_ivl_29", 31 0, L_0x1480993c0;  1 drivers
L_0x148099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003c1ba80_0 .net *"_ivl_3", 1 0, L_0x148099258;  1 drivers
v0x600003c1bb10_0 .net *"_ivl_31", 0 0, L_0x600003f35ae0;  1 drivers
L_0x1480992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003c1bba0_0 .net/2u *"_ivl_4", 3 0, L_0x1480992a0;  1 drivers
v0x600003c1bc30_0 .net *"_ivl_6", 0 0, L_0x600003f35f40;  1 drivers
v0x600003c1bcc0_0 .net "do_clear", 0 0, L_0x600002524d90;  1 drivers
v0x600003c1bd50_0 .net "load_weight", 0 0, L_0x600002525f10;  1 drivers
v0x600003c1bde0_0 .net "weight_in", 7 0, L_0x600003f35d60;  1 drivers
L_0x600003f35ea0 .concat [ 2 2 0 0], v0x600003c72b50_0, L_0x148099258;
L_0x600003f35f40 .cmp/eq 4, L_0x600003f35ea0, L_0x1480992a0;
L_0x600003f35e00 .cmp/eq 3, v0x600003c08990_0, L_0x1480992e8;
L_0x600003f35c20 .cmp/eq 3, v0x600003c08990_0, L_0x148099330;
L_0x600003f35cc0 .concat [ 16 16 0 0], v0x600003c08090_0, L_0x148099378;
L_0x600003f35ae0 .cmp/eq 32, L_0x600003f35cc0, L_0x1480993c0;
S_0x142e8ed30 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x142e8ebc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002034200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002034240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003c1a910_0 .net *"_ivl_11", 0 0, L_0x600003f35860;  1 drivers
v0x600003c1a9a0_0 .net *"_ivl_12", 15 0, L_0x600003f35900;  1 drivers
v0x600003c1aa30_0 .net/s *"_ivl_4", 15 0, L_0x600003f35b80;  1 drivers
v0x600003c1aac0_0 .net/s *"_ivl_6", 15 0, L_0x600003f359a0;  1 drivers
v0x600003c1ab50_0 .net/s "a_signed", 7 0, v0x600003c1ad00_0;  1 drivers
v0x600003c1abe0_0 .net "act_in", 7 0, v0x600003c19710_0;  alias, 1 drivers
v0x600003c1ac70_0 .var "act_out", 7 0;
v0x600003c1ad00_0 .var "act_reg", 7 0;
v0x600003c1ad90_0 .net "clear_acc", 0 0, L_0x600002524d90;  alias, 1 drivers
v0x600003c1ae20_0 .net "clk", 0 0, v0x600003c737b0_0;  alias, 1 drivers
v0x600003c1aeb0_0 .net "enable", 0 0, L_0x60000252dd50;  alias, 1 drivers
v0x600003c1af40_0 .net "load_weight", 0 0, L_0x600002525f10;  alias, 1 drivers
v0x600003c1afd0_0 .net/s "product", 15 0, L_0x600003f35a40;  1 drivers
v0x600003c1b060_0 .net/s "product_ext", 31 0, L_0x600003f35720;  1 drivers
v0x600003c1b0f0_0 .net "psum_in", 31 0, v0x600003c1db90_0;  alias, 1 drivers
v0x600003c1b180_0 .var "psum_out", 31 0;
v0x600003c1b210_0 .net "rst_n", 0 0, v0x600003c73f00_0;  alias, 1 drivers
v0x600003c1b2a0_0 .net/s "w_signed", 7 0, v0x600003c1b3c0_0;  1 drivers
v0x600003c1b330_0 .net "weight_in", 7 0, L_0x600003f35d60;  alias, 1 drivers
v0x600003c1b3c0_0 .var "weight_reg", 7 0;
L_0x600003f35b80 .extend/s 16, v0x600003c1ad00_0;
L_0x600003f359a0 .extend/s 16, v0x600003c1b3c0_0;
L_0x600003f35a40 .arith/mult 16, L_0x600003f35b80, L_0x600003f359a0;
L_0x600003f35860 .part L_0x600003f35a40, 15, 1;
LS_0x600003f35900_0_0 .concat [ 1 1 1 1], L_0x600003f35860, L_0x600003f35860, L_0x600003f35860, L_0x600003f35860;
LS_0x600003f35900_0_4 .concat [ 1 1 1 1], L_0x600003f35860, L_0x600003f35860, L_0x600003f35860, L_0x600003f35860;
LS_0x600003f35900_0_8 .concat [ 1 1 1 1], L_0x600003f35860, L_0x600003f35860, L_0x600003f35860, L_0x600003f35860;
LS_0x600003f35900_0_12 .concat [ 1 1 1 1], L_0x600003f35860, L_0x600003f35860, L_0x600003f35860, L_0x600003f35860;
L_0x600003f35900 .concat [ 4 4 4 4], LS_0x600003f35900_0_0, LS_0x600003f35900_0_4, LS_0x600003f35900_0_8, LS_0x600003f35900_0_12;
L_0x600003f35720 .concat [ 16 16 0 0], L_0x600003f35a40, L_0x600003f35900;
S_0x142e8c570 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x142e6c8d0;
 .timescale 0 0;
P_0x600001b6aa80 .param/l "row" 1 7 213, +C4<010>;
S_0x142e8c6e0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x142e8c570;
 .timescale 0 0;
P_0x600001b6ab00 .param/l "col" 1 7 214, +C4<00>;
L_0x600002524c40 .functor AND 1, v0x600003c72be0_0, L_0x600003f355e0, C4<1>, C4<1>;
L_0x600002524b60 .functor AND 1, L_0x600003f35540, v0x600003c71680_0, C4<1>, C4<1>;
L_0x600002524bd0 .functor OR 1, L_0x600003f354a0, L_0x600002524b60, C4<0>, C4<0>;
L_0x6000025239c0 .functor AND 1, L_0x14809a4a0, L_0x600002524bd0, C4<1>, C4<1>;
L_0x60000252c000 .functor AND 1, L_0x6000025239c0, L_0x600003f35400, C4<1>, C4<1>;
v0x600003c04a20_0 .net *"_ivl_0", 2 0, L_0x600003f357c0;  1 drivers
L_0x148099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003c04ab0_0 .net/2u *"_ivl_11", 2 0, L_0x148099498;  1 drivers
v0x600003c04b40_0 .net *"_ivl_13", 0 0, L_0x600003f354a0;  1 drivers
L_0x1480994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003c04bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1480994e0;  1 drivers
v0x600003c04c60_0 .net *"_ivl_17", 0 0, L_0x600003f35540;  1 drivers
v0x600003c04cf0_0 .net *"_ivl_20", 0 0, L_0x600002524b60;  1 drivers
v0x600003c04d80_0 .net *"_ivl_22", 0 0, L_0x600002524bd0;  1 drivers
v0x600003c04e10_0 .net *"_ivl_24", 0 0, L_0x6000025239c0;  1 drivers
v0x600003c04ea0_0 .net *"_ivl_25", 31 0, L_0x600003f35360;  1 drivers
L_0x148099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c04f30_0 .net *"_ivl_28", 15 0, L_0x148099528;  1 drivers
L_0x148099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c04fc0_0 .net/2u *"_ivl_29", 31 0, L_0x148099570;  1 drivers
L_0x148099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003c05050_0 .net *"_ivl_3", 0 0, L_0x148099408;  1 drivers
v0x600003c050e0_0 .net *"_ivl_31", 0 0, L_0x600003f35400;  1 drivers
L_0x148099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003c05170_0 .net/2u *"_ivl_4", 2 0, L_0x148099450;  1 drivers
v0x600003c05200_0 .net *"_ivl_6", 0 0, L_0x600003f355e0;  1 drivers
v0x600003c05290_0 .net "do_clear", 0 0, L_0x60000252c000;  1 drivers
v0x600003c05320_0 .net "load_weight", 0 0, L_0x600002524c40;  1 drivers
v0x600003c053b0_0 .net "weight_in", 7 0, L_0x600003f35680;  1 drivers
L_0x600003f357c0 .concat [ 2 1 0 0], v0x600003c72b50_0, L_0x148099408;
L_0x600003f355e0 .cmp/eq 3, L_0x600003f357c0, L_0x148099450;
L_0x600003f354a0 .cmp/eq 3, v0x600003c08990_0, L_0x148099498;
L_0x600003f35540 .cmp/eq 3, v0x600003c08990_0, L_0x1480994e0;
L_0x600003f35360 .concat [ 16 16 0 0], v0x600003c08090_0, L_0x148099528;
L_0x600003f35400 .cmp/eq 32, L_0x600003f35360, L_0x148099570;
S_0x142e89f20 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x142e8c6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000202fd00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000202fd40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003c1be70_0 .net *"_ivl_11", 0 0, L_0x600003f35180;  1 drivers
v0x600003c1bf00_0 .net *"_ivl_12", 15 0, L_0x600003f34fa0;  1 drivers
v0x600003c04000_0 .net/s *"_ivl_4", 15 0, L_0x600003f35220;  1 drivers
v0x600003c04090_0 .net/s *"_ivl_6", 15 0, L_0x600003f352c0;  1 drivers
v0x600003c04120_0 .net/s "a_signed", 7 0, v0x600003c042d0_0;  1 drivers
v0x600003c041b0_0 .net "act_in", 7 0, L_0x6000025225a0;  alias, 1 drivers
v0x600003c04240_0 .var "act_out", 7 0;
v0x600003c042d0_0 .var "act_reg", 7 0;
v0x600003c04360_0 .net "clear_acc", 0 0, L_0x60000252c000;  alias, 1 drivers
v0x600003c043f0_0 .net "clk", 0 0, v0x600003c737b0_0;  alias, 1 drivers
v0x600003c04480_0 .net "enable", 0 0, L_0x60000252dd50;  alias, 1 drivers
v0x600003c04510_0 .net "load_weight", 0 0, L_0x600002524c40;  alias, 1 drivers
v0x600003c045a0_0 .net/s "product", 15 0, L_0x600003f350e0;  1 drivers
v0x600003c04630_0 .net/s "product_ext", 31 0, L_0x600003f35040;  1 drivers
v0x600003c046c0_0 .net "psum_in", 31 0, v0x600003c1f0f0_0;  alias, 1 drivers
v0x600003c04750_0 .var "psum_out", 31 0;
v0x600003c047e0_0 .net "rst_n", 0 0, v0x600003c73f00_0;  alias, 1 drivers
v0x600003c04870_0 .net/s "w_signed", 7 0, v0x600003c04990_0;  1 drivers
v0x600003c04900_0 .net "weight_in", 7 0, L_0x600003f35680;  alias, 1 drivers
v0x600003c04990_0 .var "weight_reg", 7 0;
L_0x600003f35220 .extend/s 16, v0x600003c042d0_0;
L_0x600003f352c0 .extend/s 16, v0x600003c04990_0;
L_0x600003f350e0 .arith/mult 16, L_0x600003f35220, L_0x600003f352c0;
L_0x600003f35180 .part L_0x600003f350e0, 15, 1;
LS_0x600003f34fa0_0_0 .concat [ 1 1 1 1], L_0x600003f35180, L_0x600003f35180, L_0x600003f35180, L_0x600003f35180;
LS_0x600003f34fa0_0_4 .concat [ 1 1 1 1], L_0x600003f35180, L_0x600003f35180, L_0x600003f35180, L_0x600003f35180;
LS_0x600003f34fa0_0_8 .concat [ 1 1 1 1], L_0x600003f35180, L_0x600003f35180, L_0x600003f35180, L_0x600003f35180;
LS_0x600003f34fa0_0_12 .concat [ 1 1 1 1], L_0x600003f35180, L_0x600003f35180, L_0x600003f35180, L_0x600003f35180;
L_0x600003f34fa0 .concat [ 4 4 4 4], LS_0x600003f34fa0_0_0, LS_0x600003f34fa0_0_4, LS_0x600003f34fa0_0_8, LS_0x600003f34fa0_0_12;
L_0x600003f35040 .concat [ 16 16 0 0], L_0x600003f350e0, L_0x600003f34fa0;
S_0x142e8a090 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x142e8c570;
 .timescale 0 0;
P_0x600001b6ac00 .param/l "col" 1 7 214, +C4<01>;
L_0x60000252c150 .functor AND 1, v0x600003c72be0_0, L_0x600003f34f00, C4<1>, C4<1>;
L_0x60000252c1c0 .functor AND 1, L_0x600003f34be0, v0x600003c71680_0, C4<1>, C4<1>;
L_0x60000252c230 .functor OR 1, L_0x600003f34dc0, L_0x60000252c1c0, C4<0>, C4<0>;
L_0x60000252c2a0 .functor AND 1, L_0x14809a4a0, L_0x60000252c230, C4<1>, C4<1>;
L_0x60000252c310 .functor AND 1, L_0x60000252c2a0, L_0x600003f34aa0, C4<1>, C4<1>;
v0x600003c05f80_0 .net *"_ivl_0", 2 0, L_0x600003f34e60;  1 drivers
L_0x148099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003c06010_0 .net/2u *"_ivl_11", 2 0, L_0x148099648;  1 drivers
v0x600003c060a0_0 .net *"_ivl_13", 0 0, L_0x600003f34dc0;  1 drivers
L_0x148099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003c06130_0 .net/2u *"_ivl_15", 2 0, L_0x148099690;  1 drivers
v0x600003c061c0_0 .net *"_ivl_17", 0 0, L_0x600003f34be0;  1 drivers
v0x600003c06250_0 .net *"_ivl_20", 0 0, L_0x60000252c1c0;  1 drivers
v0x600003c062e0_0 .net *"_ivl_22", 0 0, L_0x60000252c230;  1 drivers
v0x600003c06370_0 .net *"_ivl_24", 0 0, L_0x60000252c2a0;  1 drivers
v0x600003c06400_0 .net *"_ivl_25", 31 0, L_0x600003f34c80;  1 drivers
L_0x1480996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c06490_0 .net *"_ivl_28", 15 0, L_0x1480996d8;  1 drivers
L_0x148099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c06520_0 .net/2u *"_ivl_29", 31 0, L_0x148099720;  1 drivers
L_0x1480995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003c065b0_0 .net *"_ivl_3", 0 0, L_0x1480995b8;  1 drivers
v0x600003c06640_0 .net *"_ivl_31", 0 0, L_0x600003f34aa0;  1 drivers
L_0x148099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003c066d0_0 .net/2u *"_ivl_4", 2 0, L_0x148099600;  1 drivers
v0x600003c06760_0 .net *"_ivl_6", 0 0, L_0x600003f34f00;  1 drivers
v0x600003c067f0_0 .net "do_clear", 0 0, L_0x60000252c310;  1 drivers
v0x600003c06880_0 .net "load_weight", 0 0, L_0x60000252c150;  1 drivers
v0x600003c06910_0 .net "weight_in", 7 0, L_0x600003f34d20;  1 drivers
L_0x600003f34e60 .concat [ 2 1 0 0], v0x600003c72b50_0, L_0x1480995b8;
L_0x600003f34f00 .cmp/eq 3, L_0x600003f34e60, L_0x148099600;
L_0x600003f34dc0 .cmp/eq 3, v0x600003c08990_0, L_0x148099648;
L_0x600003f34be0 .cmp/eq 3, v0x600003c08990_0, L_0x148099690;
L_0x600003f34c80 .concat [ 16 16 0 0], v0x600003c08090_0, L_0x1480996d8;
L_0x600003f34aa0 .cmp/eq 32, L_0x600003f34c80, L_0x148099720;
S_0x142e878d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x142e8a090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000202fd80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000202fdc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003c05440_0 .net *"_ivl_11", 0 0, L_0x600003f364e0;  1 drivers
v0x600003c054d0_0 .net *"_ivl_12", 15 0, L_0x600003f36580;  1 drivers
v0x600003c05560_0 .net/s *"_ivl_4", 15 0, L_0x600003f34b40;  1 drivers
v0x600003c055f0_0 .net/s *"_ivl_6", 15 0, L_0x600003f34960;  1 drivers
v0x600003c05680_0 .net/s "a_signed", 7 0, v0x600003c05830_0;  1 drivers
v0x600003c05710_0 .net "act_in", 7 0, v0x600003c04240_0;  alias, 1 drivers
v0x600003c057a0_0 .var "act_out", 7 0;
v0x600003c05830_0 .var "act_reg", 7 0;
v0x600003c058c0_0 .net "clear_acc", 0 0, L_0x60000252c310;  alias, 1 drivers
v0x600003c05950_0 .net "clk", 0 0, v0x600003c737b0_0;  alias, 1 drivers
v0x600003c059e0_0 .net "enable", 0 0, L_0x60000252dd50;  alias, 1 drivers
v0x600003c05a70_0 .net "load_weight", 0 0, L_0x60000252c150;  alias, 1 drivers
v0x600003c05b00_0 .net/s "product", 15 0, L_0x600003f34a00;  1 drivers
v0x600003c05b90_0 .net/s "product_ext", 31 0, L_0x600003f363a0;  1 drivers
v0x600003c05c20_0 .net "psum_in", 31 0, v0x600003c186c0_0;  alias, 1 drivers
v0x600003c05cb0_0 .var "psum_out", 31 0;
v0x600003c05d40_0 .net "rst_n", 0 0, v0x600003c73f00_0;  alias, 1 drivers
v0x600003c05dd0_0 .net/s "w_signed", 7 0, v0x600003c05ef0_0;  1 drivers
v0x600003c05e60_0 .net "weight_in", 7 0, L_0x600003f34d20;  alias, 1 drivers
v0x600003c05ef0_0 .var "weight_reg", 7 0;
L_0x600003f34b40 .extend/s 16, v0x600003c05830_0;
L_0x600003f34960 .extend/s 16, v0x600003c05ef0_0;
L_0x600003f34a00 .arith/mult 16, L_0x600003f34b40, L_0x600003f34960;
L_0x600003f364e0 .part L_0x600003f34a00, 15, 1;
LS_0x600003f36580_0_0 .concat [ 1 1 1 1], L_0x600003f364e0, L_0x600003f364e0, L_0x600003f364e0, L_0x600003f364e0;
LS_0x600003f36580_0_4 .concat [ 1 1 1 1], L_0x600003f364e0, L_0x600003f364e0, L_0x600003f364e0, L_0x600003f364e0;
LS_0x600003f36580_0_8 .concat [ 1 1 1 1], L_0x600003f364e0, L_0x600003f364e0, L_0x600003f364e0, L_0x600003f364e0;
LS_0x600003f36580_0_12 .concat [ 1 1 1 1], L_0x600003f364e0, L_0x600003f364e0, L_0x600003f364e0, L_0x600003f364e0;
L_0x600003f36580 .concat [ 4 4 4 4], LS_0x600003f36580_0_0, LS_0x600003f36580_0_4, LS_0x600003f36580_0_8, LS_0x600003f36580_0_12;
L_0x600003f363a0 .concat [ 16 16 0 0], L_0x600003f34a00, L_0x600003f36580;
S_0x142e87a40 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x142e8c570;
 .timescale 0 0;
P_0x600001b6ad00 .param/l "col" 1 7 214, +C4<010>;
L_0x60000252c460 .functor AND 1, v0x600003c72be0_0, L_0x600003f36260, C4<1>, C4<1>;
L_0x60000252c4d0 .functor AND 1, L_0x600003f34820, v0x600003c71680_0, C4<1>, C4<1>;
L_0x60000252c540 .functor OR 1, L_0x600003f346e0, L_0x60000252c4d0, C4<0>, C4<0>;
L_0x60000252c5b0 .functor AND 1, L_0x14809a4a0, L_0x60000252c540, C4<1>, C4<1>;
L_0x60000252c620 .functor AND 1, L_0x60000252c5b0, L_0x600003f378e0, C4<1>, C4<1>;
v0x600003c074e0_0 .net *"_ivl_0", 3 0, L_0x600003f36440;  1 drivers
L_0x1480997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003c07570_0 .net/2u *"_ivl_11", 2 0, L_0x1480997f8;  1 drivers
v0x600003c07600_0 .net *"_ivl_13", 0 0, L_0x600003f346e0;  1 drivers
L_0x148099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003c07690_0 .net/2u *"_ivl_15", 2 0, L_0x148099840;  1 drivers
v0x600003c07720_0 .net *"_ivl_17", 0 0, L_0x600003f34820;  1 drivers
v0x600003c077b0_0 .net *"_ivl_20", 0 0, L_0x60000252c4d0;  1 drivers
v0x600003c07840_0 .net *"_ivl_22", 0 0, L_0x60000252c540;  1 drivers
v0x600003c078d0_0 .net *"_ivl_24", 0 0, L_0x60000252c5b0;  1 drivers
v0x600003c07960_0 .net *"_ivl_25", 31 0, L_0x600003f348c0;  1 drivers
L_0x148099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c079f0_0 .net *"_ivl_28", 15 0, L_0x148099888;  1 drivers
L_0x1480998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c07a80_0 .net/2u *"_ivl_29", 31 0, L_0x1480998d0;  1 drivers
L_0x148099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003c07b10_0 .net *"_ivl_3", 1 0, L_0x148099768;  1 drivers
v0x600003c07ba0_0 .net *"_ivl_31", 0 0, L_0x600003f378e0;  1 drivers
L_0x1480997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003c07c30_0 .net/2u *"_ivl_4", 3 0, L_0x1480997b0;  1 drivers
v0x600003c07cc0_0 .net *"_ivl_6", 0 0, L_0x600003f36260;  1 drivers
v0x600003c07d50_0 .net "do_clear", 0 0, L_0x60000252c620;  1 drivers
v0x600003c07de0_0 .net "load_weight", 0 0, L_0x60000252c460;  1 drivers
v0x600003c07e70_0 .net "weight_in", 7 0, L_0x600003f36300;  1 drivers
L_0x600003f36440 .concat [ 2 2 0 0], v0x600003c72b50_0, L_0x148099768;
L_0x600003f36260 .cmp/eq 4, L_0x600003f36440, L_0x1480997b0;
L_0x600003f346e0 .cmp/eq 3, v0x600003c08990_0, L_0x1480997f8;
L_0x600003f34820 .cmp/eq 3, v0x600003c08990_0, L_0x148099840;
L_0x600003f348c0 .concat [ 16 16 0 0], v0x600003c08090_0, L_0x148099888;
L_0x600003f378e0 .cmp/eq 32, L_0x600003f348c0, L_0x1480998d0;
S_0x142e85280 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x142e87a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000202ff80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000202ffc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003c069a0_0 .net *"_ivl_11", 0 0, L_0x600003f3c1e0;  1 drivers
v0x600003c06a30_0 .net *"_ivl_12", 15 0, L_0x600003f3c280;  1 drivers
v0x600003c06ac0_0 .net/s *"_ivl_4", 15 0, L_0x600003f3c000;  1 drivers
v0x600003c06b50_0 .net/s *"_ivl_6", 15 0, L_0x600003f3c0a0;  1 drivers
v0x600003c06be0_0 .net/s "a_signed", 7 0, v0x600003c06d90_0;  1 drivers
v0x600003c06c70_0 .net "act_in", 7 0, v0x600003c057a0_0;  alias, 1 drivers
v0x600003c06d00_0 .var "act_out", 7 0;
v0x600003c06d90_0 .var "act_reg", 7 0;
v0x600003c06e20_0 .net "clear_acc", 0 0, L_0x60000252c620;  alias, 1 drivers
v0x600003c06eb0_0 .net "clk", 0 0, v0x600003c737b0_0;  alias, 1 drivers
v0x600003c06f40_0 .net "enable", 0 0, L_0x60000252dd50;  alias, 1 drivers
v0x600003c06fd0_0 .net "load_weight", 0 0, L_0x60000252c460;  alias, 1 drivers
v0x600003c07060_0 .net/s "product", 15 0, L_0x600003f3c140;  1 drivers
v0x600003c070f0_0 .net/s "product_ext", 31 0, L_0x600003f3c320;  1 drivers
v0x600003c07180_0 .net "psum_in", 31 0, v0x600003c19c20_0;  alias, 1 drivers
v0x600003c07210_0 .var "psum_out", 31 0;
v0x600003c072a0_0 .net "rst_n", 0 0, v0x600003c73f00_0;  alias, 1 drivers
v0x600003c07330_0 .net/s "w_signed", 7 0, v0x600003c07450_0;  1 drivers
v0x600003c073c0_0 .net "weight_in", 7 0, L_0x600003f36300;  alias, 1 drivers
v0x600003c07450_0 .var "weight_reg", 7 0;
L_0x600003f3c000 .extend/s 16, v0x600003c06d90_0;
L_0x600003f3c0a0 .extend/s 16, v0x600003c07450_0;
L_0x600003f3c140 .arith/mult 16, L_0x600003f3c000, L_0x600003f3c0a0;
L_0x600003f3c1e0 .part L_0x600003f3c140, 15, 1;
LS_0x600003f3c280_0_0 .concat [ 1 1 1 1], L_0x600003f3c1e0, L_0x600003f3c1e0, L_0x600003f3c1e0, L_0x600003f3c1e0;
LS_0x600003f3c280_0_4 .concat [ 1 1 1 1], L_0x600003f3c1e0, L_0x600003f3c1e0, L_0x600003f3c1e0, L_0x600003f3c1e0;
LS_0x600003f3c280_0_8 .concat [ 1 1 1 1], L_0x600003f3c1e0, L_0x600003f3c1e0, L_0x600003f3c1e0, L_0x600003f3c1e0;
LS_0x600003f3c280_0_12 .concat [ 1 1 1 1], L_0x600003f3c1e0, L_0x600003f3c1e0, L_0x600003f3c1e0, L_0x600003f3c1e0;
L_0x600003f3c280 .concat [ 4 4 4 4], LS_0x600003f3c280_0_0, LS_0x600003f3c280_0_4, LS_0x600003f3c280_0_8, LS_0x600003f3c280_0_12;
L_0x600003f3c320 .concat [ 16 16 0 0], L_0x600003f3c140, L_0x600003f3c280;
S_0x142e853f0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x142e8c570;
 .timescale 0 0;
P_0x600001b6ae00 .param/l "col" 1 7 214, +C4<011>;
L_0x60000252c770 .functor AND 1, v0x600003c72be0_0, L_0x600003f3c460, C4<1>, C4<1>;
L_0x60000252c7e0 .functor AND 1, L_0x600003f3c640, v0x600003c71680_0, C4<1>, C4<1>;
L_0x60000252c850 .functor OR 1, L_0x600003f3c5a0, L_0x60000252c7e0, C4<0>, C4<0>;
L_0x60000252c8c0 .functor AND 1, L_0x14809a4a0, L_0x60000252c850, C4<1>, C4<1>;
L_0x60000252c930 .functor AND 1, L_0x60000252c8c0, L_0x600003f3c780, C4<1>, C4<1>;
v0x600003c00ab0_0 .net *"_ivl_0", 3 0, L_0x600003f3c3c0;  1 drivers
L_0x1480999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003c00b40_0 .net/2u *"_ivl_11", 2 0, L_0x1480999a8;  1 drivers
v0x600003c00bd0_0 .net *"_ivl_13", 0 0, L_0x600003f3c5a0;  1 drivers
L_0x1480999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003c00c60_0 .net/2u *"_ivl_15", 2 0, L_0x1480999f0;  1 drivers
v0x600003c00cf0_0 .net *"_ivl_17", 0 0, L_0x600003f3c640;  1 drivers
v0x600003c00d80_0 .net *"_ivl_20", 0 0, L_0x60000252c7e0;  1 drivers
v0x600003c00e10_0 .net *"_ivl_22", 0 0, L_0x60000252c850;  1 drivers
v0x600003c00ea0_0 .net *"_ivl_24", 0 0, L_0x60000252c8c0;  1 drivers
v0x600003c00f30_0 .net *"_ivl_25", 31 0, L_0x600003f3c6e0;  1 drivers
L_0x148099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c00fc0_0 .net *"_ivl_28", 15 0, L_0x148099a38;  1 drivers
L_0x148099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c01050_0 .net/2u *"_ivl_29", 31 0, L_0x148099a80;  1 drivers
L_0x148099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003c010e0_0 .net *"_ivl_3", 1 0, L_0x148099918;  1 drivers
v0x600003c01170_0 .net *"_ivl_31", 0 0, L_0x600003f3c780;  1 drivers
L_0x148099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003c01200_0 .net/2u *"_ivl_4", 3 0, L_0x148099960;  1 drivers
v0x600003c01290_0 .net *"_ivl_6", 0 0, L_0x600003f3c460;  1 drivers
v0x600003c01320_0 .net "do_clear", 0 0, L_0x60000252c930;  1 drivers
v0x600003c013b0_0 .net "load_weight", 0 0, L_0x60000252c770;  1 drivers
v0x600003c01440_0 .net "weight_in", 7 0, L_0x600003f3c500;  1 drivers
L_0x600003f3c3c0 .concat [ 2 2 0 0], v0x600003c72b50_0, L_0x148099918;
L_0x600003f3c460 .cmp/eq 4, L_0x600003f3c3c0, L_0x148099960;
L_0x600003f3c5a0 .cmp/eq 3, v0x600003c08990_0, L_0x1480999a8;
L_0x600003f3c640 .cmp/eq 3, v0x600003c08990_0, L_0x1480999f0;
L_0x600003f3c6e0 .concat [ 16 16 0 0], v0x600003c08090_0, L_0x148099a38;
L_0x600003f3c780 .cmp/eq 32, L_0x600003f3c6e0, L_0x148099a80;
S_0x142e82c30 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x142e853f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002028000 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002028040 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003c07f00_0 .net *"_ivl_11", 0 0, L_0x600003f3ca00;  1 drivers
v0x600003c00000_0 .net *"_ivl_12", 15 0, L_0x600003f3caa0;  1 drivers
v0x600003c00090_0 .net/s *"_ivl_4", 15 0, L_0x600003f3c820;  1 drivers
v0x600003c00120_0 .net/s *"_ivl_6", 15 0, L_0x600003f3c8c0;  1 drivers
v0x600003c001b0_0 .net/s "a_signed", 7 0, v0x600003c00360_0;  1 drivers
v0x600003c00240_0 .net "act_in", 7 0, v0x600003c06d00_0;  alias, 1 drivers
v0x600003c002d0_0 .var "act_out", 7 0;
v0x600003c00360_0 .var "act_reg", 7 0;
v0x600003c003f0_0 .net "clear_acc", 0 0, L_0x60000252c930;  alias, 1 drivers
v0x600003c00480_0 .net "clk", 0 0, v0x600003c737b0_0;  alias, 1 drivers
v0x600003c00510_0 .net "enable", 0 0, L_0x60000252dd50;  alias, 1 drivers
v0x600003c005a0_0 .net "load_weight", 0 0, L_0x60000252c770;  alias, 1 drivers
v0x600003c00630_0 .net/s "product", 15 0, L_0x600003f3c960;  1 drivers
v0x600003c006c0_0 .net/s "product_ext", 31 0, L_0x600003f3cb40;  1 drivers
v0x600003c00750_0 .net "psum_in", 31 0, v0x600003c1b180_0;  alias, 1 drivers
v0x600003c007e0_0 .var "psum_out", 31 0;
v0x600003c00870_0 .net "rst_n", 0 0, v0x600003c73f00_0;  alias, 1 drivers
v0x600003c00900_0 .net/s "w_signed", 7 0, v0x600003c00a20_0;  1 drivers
v0x600003c00990_0 .net "weight_in", 7 0, L_0x600003f3c500;  alias, 1 drivers
v0x600003c00a20_0 .var "weight_reg", 7 0;
L_0x600003f3c820 .extend/s 16, v0x600003c00360_0;
L_0x600003f3c8c0 .extend/s 16, v0x600003c00a20_0;
L_0x600003f3c960 .arith/mult 16, L_0x600003f3c820, L_0x600003f3c8c0;
L_0x600003f3ca00 .part L_0x600003f3c960, 15, 1;
LS_0x600003f3caa0_0_0 .concat [ 1 1 1 1], L_0x600003f3ca00, L_0x600003f3ca00, L_0x600003f3ca00, L_0x600003f3ca00;
LS_0x600003f3caa0_0_4 .concat [ 1 1 1 1], L_0x600003f3ca00, L_0x600003f3ca00, L_0x600003f3ca00, L_0x600003f3ca00;
LS_0x600003f3caa0_0_8 .concat [ 1 1 1 1], L_0x600003f3ca00, L_0x600003f3ca00, L_0x600003f3ca00, L_0x600003f3ca00;
LS_0x600003f3caa0_0_12 .concat [ 1 1 1 1], L_0x600003f3ca00, L_0x600003f3ca00, L_0x600003f3ca00, L_0x600003f3ca00;
L_0x600003f3caa0 .concat [ 4 4 4 4], LS_0x600003f3caa0_0_0, LS_0x600003f3caa0_0_4, LS_0x600003f3caa0_0_8, LS_0x600003f3caa0_0_12;
L_0x600003f3cb40 .concat [ 16 16 0 0], L_0x600003f3c960, L_0x600003f3caa0;
S_0x142e82da0 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x142e6c8d0;
 .timescale 0 0;
P_0x600001b6af00 .param/l "row" 1 7 213, +C4<011>;
S_0x142e805e0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x142e82da0;
 .timescale 0 0;
P_0x600001b6af80 .param/l "col" 1 7 214, +C4<00>;
L_0x60000252ca80 .functor AND 1, v0x600003c72be0_0, L_0x600003f3cc80, C4<1>, C4<1>;
L_0x60000252caf0 .functor AND 1, L_0x600003f3ce60, v0x600003c71680_0, C4<1>, C4<1>;
L_0x60000252cb60 .functor OR 1, L_0x600003f3cdc0, L_0x60000252caf0, C4<0>, C4<0>;
L_0x60000252cbd0 .functor AND 1, L_0x14809a4a0, L_0x60000252cb60, C4<1>, C4<1>;
L_0x60000252cc40 .functor AND 1, L_0x60000252cbd0, L_0x600003f3cfa0, C4<1>, C4<1>;
v0x600003c02010_0 .net *"_ivl_0", 2 0, L_0x600003f3cbe0;  1 drivers
L_0x148099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003c020a0_0 .net/2u *"_ivl_11", 2 0, L_0x148099b58;  1 drivers
v0x600003c02130_0 .net *"_ivl_13", 0 0, L_0x600003f3cdc0;  1 drivers
L_0x148099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003c021c0_0 .net/2u *"_ivl_15", 2 0, L_0x148099ba0;  1 drivers
v0x600003c02250_0 .net *"_ivl_17", 0 0, L_0x600003f3ce60;  1 drivers
v0x600003c022e0_0 .net *"_ivl_20", 0 0, L_0x60000252caf0;  1 drivers
v0x600003c02370_0 .net *"_ivl_22", 0 0, L_0x60000252cb60;  1 drivers
v0x600003c02400_0 .net *"_ivl_24", 0 0, L_0x60000252cbd0;  1 drivers
v0x600003c02490_0 .net *"_ivl_25", 31 0, L_0x600003f3cf00;  1 drivers
L_0x148099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c02520_0 .net *"_ivl_28", 15 0, L_0x148099be8;  1 drivers
L_0x148099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c025b0_0 .net/2u *"_ivl_29", 31 0, L_0x148099c30;  1 drivers
L_0x148099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003c02640_0 .net *"_ivl_3", 0 0, L_0x148099ac8;  1 drivers
v0x600003c026d0_0 .net *"_ivl_31", 0 0, L_0x600003f3cfa0;  1 drivers
L_0x148099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003c02760_0 .net/2u *"_ivl_4", 2 0, L_0x148099b10;  1 drivers
v0x600003c027f0_0 .net *"_ivl_6", 0 0, L_0x600003f3cc80;  1 drivers
v0x600003c02880_0 .net "do_clear", 0 0, L_0x60000252cc40;  1 drivers
v0x600003c02910_0 .net "load_weight", 0 0, L_0x60000252ca80;  1 drivers
v0x600003c029a0_0 .net "weight_in", 7 0, L_0x600003f3cd20;  1 drivers
L_0x600003f3cbe0 .concat [ 2 1 0 0], v0x600003c72b50_0, L_0x148099ac8;
L_0x600003f3cc80 .cmp/eq 3, L_0x600003f3cbe0, L_0x148099b10;
L_0x600003f3cdc0 .cmp/eq 3, v0x600003c08990_0, L_0x148099b58;
L_0x600003f3ce60 .cmp/eq 3, v0x600003c08990_0, L_0x148099ba0;
L_0x600003f3cf00 .concat [ 16 16 0 0], v0x600003c08090_0, L_0x148099be8;
L_0x600003f3cfa0 .cmp/eq 32, L_0x600003f3cf00, L_0x148099c30;
S_0x142e80750 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x142e805e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002028080 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000020280c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003c014d0_0 .net *"_ivl_11", 0 0, L_0x600003f3d220;  1 drivers
v0x600003c01560_0 .net *"_ivl_12", 15 0, L_0x600003f3d2c0;  1 drivers
v0x600003c015f0_0 .net/s *"_ivl_4", 15 0, L_0x600003f3d040;  1 drivers
v0x600003c01680_0 .net/s *"_ivl_6", 15 0, L_0x600003f3d0e0;  1 drivers
v0x600003c01710_0 .net/s "a_signed", 7 0, v0x600003c018c0_0;  1 drivers
v0x600003c017a0_0 .net "act_in", 7 0, L_0x600002522450;  alias, 1 drivers
v0x600003c01830_0 .var "act_out", 7 0;
v0x600003c018c0_0 .var "act_reg", 7 0;
v0x600003c01950_0 .net "clear_acc", 0 0, L_0x60000252cc40;  alias, 1 drivers
v0x600003c019e0_0 .net "clk", 0 0, v0x600003c737b0_0;  alias, 1 drivers
v0x600003c01a70_0 .net "enable", 0 0, L_0x60000252dd50;  alias, 1 drivers
v0x600003c01b00_0 .net "load_weight", 0 0, L_0x60000252ca80;  alias, 1 drivers
v0x600003c01b90_0 .net/s "product", 15 0, L_0x600003f3d180;  1 drivers
v0x600003c01c20_0 .net/s "product_ext", 31 0, L_0x600003f3d360;  1 drivers
v0x600003c01cb0_0 .net "psum_in", 31 0, v0x600003c04750_0;  alias, 1 drivers
v0x600003c01d40_0 .var "psum_out", 31 0;
v0x600003c01dd0_0 .net "rst_n", 0 0, v0x600003c73f00_0;  alias, 1 drivers
v0x600003c01e60_0 .net/s "w_signed", 7 0, v0x600003c01f80_0;  1 drivers
v0x600003c01ef0_0 .net "weight_in", 7 0, L_0x600003f3cd20;  alias, 1 drivers
v0x600003c01f80_0 .var "weight_reg", 7 0;
L_0x600003f3d040 .extend/s 16, v0x600003c018c0_0;
L_0x600003f3d0e0 .extend/s 16, v0x600003c01f80_0;
L_0x600003f3d180 .arith/mult 16, L_0x600003f3d040, L_0x600003f3d0e0;
L_0x600003f3d220 .part L_0x600003f3d180, 15, 1;
LS_0x600003f3d2c0_0_0 .concat [ 1 1 1 1], L_0x600003f3d220, L_0x600003f3d220, L_0x600003f3d220, L_0x600003f3d220;
LS_0x600003f3d2c0_0_4 .concat [ 1 1 1 1], L_0x600003f3d220, L_0x600003f3d220, L_0x600003f3d220, L_0x600003f3d220;
LS_0x600003f3d2c0_0_8 .concat [ 1 1 1 1], L_0x600003f3d220, L_0x600003f3d220, L_0x600003f3d220, L_0x600003f3d220;
LS_0x600003f3d2c0_0_12 .concat [ 1 1 1 1], L_0x600003f3d220, L_0x600003f3d220, L_0x600003f3d220, L_0x600003f3d220;
L_0x600003f3d2c0 .concat [ 4 4 4 4], LS_0x600003f3d2c0_0_0, LS_0x600003f3d2c0_0_4, LS_0x600003f3d2c0_0_8, LS_0x600003f3d2c0_0_12;
L_0x600003f3d360 .concat [ 16 16 0 0], L_0x600003f3d180, L_0x600003f3d2c0;
S_0x142e7df90 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x142e82da0;
 .timescale 0 0;
P_0x600001b6b080 .param/l "col" 1 7 214, +C4<01>;
L_0x60000252cd90 .functor AND 1, v0x600003c72be0_0, L_0x600003f3d4a0, C4<1>, C4<1>;
L_0x60000252ce00 .functor AND 1, L_0x600003f3d680, v0x600003c71680_0, C4<1>, C4<1>;
L_0x60000252ce70 .functor OR 1, L_0x600003f3d5e0, L_0x60000252ce00, C4<0>, C4<0>;
L_0x60000252cee0 .functor AND 1, L_0x14809a4a0, L_0x60000252ce70, C4<1>, C4<1>;
L_0x60000252cf50 .functor AND 1, L_0x60000252cee0, L_0x600003f3d7c0, C4<1>, C4<1>;
v0x600003c03570_0 .net *"_ivl_0", 2 0, L_0x600003f3d400;  1 drivers
L_0x148099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003c03600_0 .net/2u *"_ivl_11", 2 0, L_0x148099d08;  1 drivers
v0x600003c03690_0 .net *"_ivl_13", 0 0, L_0x600003f3d5e0;  1 drivers
L_0x148099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003c03720_0 .net/2u *"_ivl_15", 2 0, L_0x148099d50;  1 drivers
v0x600003c037b0_0 .net *"_ivl_17", 0 0, L_0x600003f3d680;  1 drivers
v0x600003c03840_0 .net *"_ivl_20", 0 0, L_0x60000252ce00;  1 drivers
v0x600003c038d0_0 .net *"_ivl_22", 0 0, L_0x60000252ce70;  1 drivers
v0x600003c03960_0 .net *"_ivl_24", 0 0, L_0x60000252cee0;  1 drivers
v0x600003c039f0_0 .net *"_ivl_25", 31 0, L_0x600003f3d720;  1 drivers
L_0x148099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c03a80_0 .net *"_ivl_28", 15 0, L_0x148099d98;  1 drivers
L_0x148099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c03b10_0 .net/2u *"_ivl_29", 31 0, L_0x148099de0;  1 drivers
L_0x148099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003c03ba0_0 .net *"_ivl_3", 0 0, L_0x148099c78;  1 drivers
v0x600003c03c30_0 .net *"_ivl_31", 0 0, L_0x600003f3d7c0;  1 drivers
L_0x148099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003c03cc0_0 .net/2u *"_ivl_4", 2 0, L_0x148099cc0;  1 drivers
v0x600003c03d50_0 .net *"_ivl_6", 0 0, L_0x600003f3d4a0;  1 drivers
v0x600003c03de0_0 .net "do_clear", 0 0, L_0x60000252cf50;  1 drivers
v0x600003c03e70_0 .net "load_weight", 0 0, L_0x60000252cd90;  1 drivers
v0x600003c03f00_0 .net "weight_in", 7 0, L_0x600003f3d540;  1 drivers
L_0x600003f3d400 .concat [ 2 1 0 0], v0x600003c72b50_0, L_0x148099c78;
L_0x600003f3d4a0 .cmp/eq 3, L_0x600003f3d400, L_0x148099cc0;
L_0x600003f3d5e0 .cmp/eq 3, v0x600003c08990_0, L_0x148099d08;
L_0x600003f3d680 .cmp/eq 3, v0x600003c08990_0, L_0x148099d50;
L_0x600003f3d720 .concat [ 16 16 0 0], v0x600003c08090_0, L_0x148099d98;
L_0x600003f3d7c0 .cmp/eq 32, L_0x600003f3d720, L_0x148099de0;
S_0x142e7e100 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x142e7df90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002028100 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002028140 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003c02a30_0 .net *"_ivl_11", 0 0, L_0x600003f3da40;  1 drivers
v0x600003c02ac0_0 .net *"_ivl_12", 15 0, L_0x600003f3dae0;  1 drivers
v0x600003c02b50_0 .net/s *"_ivl_4", 15 0, L_0x600003f3d860;  1 drivers
v0x600003c02be0_0 .net/s *"_ivl_6", 15 0, L_0x600003f3d900;  1 drivers
v0x600003c02c70_0 .net/s "a_signed", 7 0, v0x600003c02e20_0;  1 drivers
v0x600003c02d00_0 .net "act_in", 7 0, v0x600003c01830_0;  alias, 1 drivers
v0x600003c02d90_0 .var "act_out", 7 0;
v0x600003c02e20_0 .var "act_reg", 7 0;
v0x600003c02eb0_0 .net "clear_acc", 0 0, L_0x60000252cf50;  alias, 1 drivers
v0x600003c02f40_0 .net "clk", 0 0, v0x600003c737b0_0;  alias, 1 drivers
v0x600003c02fd0_0 .net "enable", 0 0, L_0x60000252dd50;  alias, 1 drivers
v0x600003c03060_0 .net "load_weight", 0 0, L_0x60000252cd90;  alias, 1 drivers
v0x600003c030f0_0 .net/s "product", 15 0, L_0x600003f3d9a0;  1 drivers
v0x600003c03180_0 .net/s "product_ext", 31 0, L_0x600003f3db80;  1 drivers
v0x600003c03210_0 .net "psum_in", 31 0, v0x600003c05cb0_0;  alias, 1 drivers
v0x600003c032a0_0 .var "psum_out", 31 0;
v0x600003c03330_0 .net "rst_n", 0 0, v0x600003c73f00_0;  alias, 1 drivers
v0x600003c033c0_0 .net/s "w_signed", 7 0, v0x600003c034e0_0;  1 drivers
v0x600003c03450_0 .net "weight_in", 7 0, L_0x600003f3d540;  alias, 1 drivers
v0x600003c034e0_0 .var "weight_reg", 7 0;
L_0x600003f3d860 .extend/s 16, v0x600003c02e20_0;
L_0x600003f3d900 .extend/s 16, v0x600003c034e0_0;
L_0x600003f3d9a0 .arith/mult 16, L_0x600003f3d860, L_0x600003f3d900;
L_0x600003f3da40 .part L_0x600003f3d9a0, 15, 1;
LS_0x600003f3dae0_0_0 .concat [ 1 1 1 1], L_0x600003f3da40, L_0x600003f3da40, L_0x600003f3da40, L_0x600003f3da40;
LS_0x600003f3dae0_0_4 .concat [ 1 1 1 1], L_0x600003f3da40, L_0x600003f3da40, L_0x600003f3da40, L_0x600003f3da40;
LS_0x600003f3dae0_0_8 .concat [ 1 1 1 1], L_0x600003f3da40, L_0x600003f3da40, L_0x600003f3da40, L_0x600003f3da40;
LS_0x600003f3dae0_0_12 .concat [ 1 1 1 1], L_0x600003f3da40, L_0x600003f3da40, L_0x600003f3da40, L_0x600003f3da40;
L_0x600003f3dae0 .concat [ 4 4 4 4], LS_0x600003f3dae0_0_0, LS_0x600003f3dae0_0_4, LS_0x600003f3dae0_0_8, LS_0x600003f3dae0_0_12;
L_0x600003f3db80 .concat [ 16 16 0 0], L_0x600003f3d9a0, L_0x600003f3dae0;
S_0x142e7b940 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x142e82da0;
 .timescale 0 0;
P_0x600001b6b180 .param/l "col" 1 7 214, +C4<010>;
L_0x60000252d0a0 .functor AND 1, v0x600003c72be0_0, L_0x600003f3dcc0, C4<1>, C4<1>;
L_0x60000252d110 .functor AND 1, L_0x600003f3dea0, v0x600003c71680_0, C4<1>, C4<1>;
L_0x60000252d180 .functor OR 1, L_0x600003f3de00, L_0x60000252d110, C4<0>, C4<0>;
L_0x60000252d1f0 .functor AND 1, L_0x14809a4a0, L_0x60000252d180, C4<1>, C4<1>;
L_0x60000252d260 .functor AND 1, L_0x60000252d1f0, L_0x600003f3dfe0, C4<1>, C4<1>;
v0x600003c0cb40_0 .net *"_ivl_0", 3 0, L_0x600003f3dc20;  1 drivers
L_0x148099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003c0cbd0_0 .net/2u *"_ivl_11", 2 0, L_0x148099eb8;  1 drivers
v0x600003c0cc60_0 .net *"_ivl_13", 0 0, L_0x600003f3de00;  1 drivers
L_0x148099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003c0ccf0_0 .net/2u *"_ivl_15", 2 0, L_0x148099f00;  1 drivers
v0x600003c0cd80_0 .net *"_ivl_17", 0 0, L_0x600003f3dea0;  1 drivers
v0x600003c0ce10_0 .net *"_ivl_20", 0 0, L_0x60000252d110;  1 drivers
v0x600003c0cea0_0 .net *"_ivl_22", 0 0, L_0x60000252d180;  1 drivers
v0x600003c0cf30_0 .net *"_ivl_24", 0 0, L_0x60000252d1f0;  1 drivers
v0x600003c0cfc0_0 .net *"_ivl_25", 31 0, L_0x600003f3df40;  1 drivers
L_0x148099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c0d050_0 .net *"_ivl_28", 15 0, L_0x148099f48;  1 drivers
L_0x148099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c0d0e0_0 .net/2u *"_ivl_29", 31 0, L_0x148099f90;  1 drivers
L_0x148099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003c0d170_0 .net *"_ivl_3", 1 0, L_0x148099e28;  1 drivers
v0x600003c0d200_0 .net *"_ivl_31", 0 0, L_0x600003f3dfe0;  1 drivers
L_0x148099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003c0d290_0 .net/2u *"_ivl_4", 3 0, L_0x148099e70;  1 drivers
v0x600003c0d320_0 .net *"_ivl_6", 0 0, L_0x600003f3dcc0;  1 drivers
v0x600003c0d3b0_0 .net "do_clear", 0 0, L_0x60000252d260;  1 drivers
v0x600003c0d440_0 .net "load_weight", 0 0, L_0x60000252d0a0;  1 drivers
v0x600003c0d4d0_0 .net "weight_in", 7 0, L_0x600003f3dd60;  1 drivers
L_0x600003f3dc20 .concat [ 2 2 0 0], v0x600003c72b50_0, L_0x148099e28;
L_0x600003f3dcc0 .cmp/eq 4, L_0x600003f3dc20, L_0x148099e70;
L_0x600003f3de00 .cmp/eq 3, v0x600003c08990_0, L_0x148099eb8;
L_0x600003f3dea0 .cmp/eq 3, v0x600003c08990_0, L_0x148099f00;
L_0x600003f3df40 .concat [ 16 16 0 0], v0x600003c08090_0, L_0x148099f48;
L_0x600003f3dfe0 .cmp/eq 32, L_0x600003f3df40, L_0x148099f90;
S_0x142e7bab0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x142e7b940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002028180 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000020281c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003c0c000_0 .net *"_ivl_11", 0 0, L_0x600003f3e260;  1 drivers
v0x600003c0c090_0 .net *"_ivl_12", 15 0, L_0x600003f3e300;  1 drivers
v0x600003c0c120_0 .net/s *"_ivl_4", 15 0, L_0x600003f3e080;  1 drivers
v0x600003c0c1b0_0 .net/s *"_ivl_6", 15 0, L_0x600003f3e120;  1 drivers
v0x600003c0c240_0 .net/s "a_signed", 7 0, v0x600003c0c3f0_0;  1 drivers
v0x600003c0c2d0_0 .net "act_in", 7 0, v0x600003c02d90_0;  alias, 1 drivers
v0x600003c0c360_0 .var "act_out", 7 0;
v0x600003c0c3f0_0 .var "act_reg", 7 0;
v0x600003c0c480_0 .net "clear_acc", 0 0, L_0x60000252d260;  alias, 1 drivers
v0x600003c0c510_0 .net "clk", 0 0, v0x600003c737b0_0;  alias, 1 drivers
v0x600003c0c5a0_0 .net "enable", 0 0, L_0x60000252dd50;  alias, 1 drivers
v0x600003c0c630_0 .net "load_weight", 0 0, L_0x60000252d0a0;  alias, 1 drivers
v0x600003c0c6c0_0 .net/s "product", 15 0, L_0x600003f3e1c0;  1 drivers
v0x600003c0c750_0 .net/s "product_ext", 31 0, L_0x600003f3e3a0;  1 drivers
v0x600003c0c7e0_0 .net "psum_in", 31 0, v0x600003c07210_0;  alias, 1 drivers
v0x600003c0c870_0 .var "psum_out", 31 0;
v0x600003c0c900_0 .net "rst_n", 0 0, v0x600003c73f00_0;  alias, 1 drivers
v0x600003c0c990_0 .net/s "w_signed", 7 0, v0x600003c0cab0_0;  1 drivers
v0x600003c0ca20_0 .net "weight_in", 7 0, L_0x600003f3dd60;  alias, 1 drivers
v0x600003c0cab0_0 .var "weight_reg", 7 0;
L_0x600003f3e080 .extend/s 16, v0x600003c0c3f0_0;
L_0x600003f3e120 .extend/s 16, v0x600003c0cab0_0;
L_0x600003f3e1c0 .arith/mult 16, L_0x600003f3e080, L_0x600003f3e120;
L_0x600003f3e260 .part L_0x600003f3e1c0, 15, 1;
LS_0x600003f3e300_0_0 .concat [ 1 1 1 1], L_0x600003f3e260, L_0x600003f3e260, L_0x600003f3e260, L_0x600003f3e260;
LS_0x600003f3e300_0_4 .concat [ 1 1 1 1], L_0x600003f3e260, L_0x600003f3e260, L_0x600003f3e260, L_0x600003f3e260;
LS_0x600003f3e300_0_8 .concat [ 1 1 1 1], L_0x600003f3e260, L_0x600003f3e260, L_0x600003f3e260, L_0x600003f3e260;
LS_0x600003f3e300_0_12 .concat [ 1 1 1 1], L_0x600003f3e260, L_0x600003f3e260, L_0x600003f3e260, L_0x600003f3e260;
L_0x600003f3e300 .concat [ 4 4 4 4], LS_0x600003f3e300_0_0, LS_0x600003f3e300_0_4, LS_0x600003f3e300_0_8, LS_0x600003f3e300_0_12;
L_0x600003f3e3a0 .concat [ 16 16 0 0], L_0x600003f3e1c0, L_0x600003f3e300;
S_0x142e74650 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x142e82da0;
 .timescale 0 0;
P_0x600001b6b280 .param/l "col" 1 7 214, +C4<011>;
L_0x60000252d3b0 .functor AND 1, v0x600003c72be0_0, L_0x600003f3e4e0, C4<1>, C4<1>;
L_0x60000252d420 .functor AND 1, L_0x600003f3e6c0, v0x600003c71680_0, C4<1>, C4<1>;
L_0x60000252d490 .functor OR 1, L_0x600003f3e620, L_0x60000252d420, C4<0>, C4<0>;
L_0x60000252d500 .functor AND 1, L_0x14809a4a0, L_0x60000252d490, C4<1>, C4<1>;
L_0x60000252d570 .functor AND 1, L_0x60000252d500, L_0x600003f3e800, C4<1>, C4<1>;
v0x600003c0e0a0_0 .net *"_ivl_0", 3 0, L_0x600003f3e440;  1 drivers
L_0x14809a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003c0e130_0 .net/2u *"_ivl_11", 2 0, L_0x14809a068;  1 drivers
v0x600003c0e1c0_0 .net *"_ivl_13", 0 0, L_0x600003f3e620;  1 drivers
L_0x14809a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003c0e250_0 .net/2u *"_ivl_15", 2 0, L_0x14809a0b0;  1 drivers
v0x600003c0e2e0_0 .net *"_ivl_17", 0 0, L_0x600003f3e6c0;  1 drivers
v0x600003c0e370_0 .net *"_ivl_20", 0 0, L_0x60000252d420;  1 drivers
v0x600003c0e400_0 .net *"_ivl_22", 0 0, L_0x60000252d490;  1 drivers
v0x600003c0e490_0 .net *"_ivl_24", 0 0, L_0x60000252d500;  1 drivers
v0x600003c0e520_0 .net *"_ivl_25", 31 0, L_0x600003f3e760;  1 drivers
L_0x14809a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c0e5b0_0 .net *"_ivl_28", 15 0, L_0x14809a0f8;  1 drivers
L_0x14809a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003c0e640_0 .net/2u *"_ivl_29", 31 0, L_0x14809a140;  1 drivers
L_0x148099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003c0e6d0_0 .net *"_ivl_3", 1 0, L_0x148099fd8;  1 drivers
v0x600003c0e760_0 .net *"_ivl_31", 0 0, L_0x600003f3e800;  1 drivers
L_0x14809a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003c0e7f0_0 .net/2u *"_ivl_4", 3 0, L_0x14809a020;  1 drivers
v0x600003c0e880_0 .net *"_ivl_6", 0 0, L_0x600003f3e4e0;  1 drivers
v0x600003c0e910_0 .net "do_clear", 0 0, L_0x60000252d570;  1 drivers
v0x600003c0e9a0_0 .net "load_weight", 0 0, L_0x60000252d3b0;  1 drivers
v0x600003c0ea30_0 .net "weight_in", 7 0, L_0x600003f3e580;  1 drivers
L_0x600003f3e440 .concat [ 2 2 0 0], v0x600003c72b50_0, L_0x148099fd8;
L_0x600003f3e4e0 .cmp/eq 4, L_0x600003f3e440, L_0x14809a020;
L_0x600003f3e620 .cmp/eq 3, v0x600003c08990_0, L_0x14809a068;
L_0x600003f3e6c0 .cmp/eq 3, v0x600003c08990_0, L_0x14809a0b0;
L_0x600003f3e760 .concat [ 16 16 0 0], v0x600003c08090_0, L_0x14809a0f8;
L_0x600003f3e800 .cmp/eq 32, L_0x600003f3e760, L_0x14809a140;
S_0x142e747c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x142e74650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002028200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002028240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003c0d560_0 .net *"_ivl_11", 0 0, L_0x600003f3ea80;  1 drivers
v0x600003c0d5f0_0 .net *"_ivl_12", 15 0, L_0x600003f3eb20;  1 drivers
v0x600003c0d680_0 .net/s *"_ivl_4", 15 0, L_0x600003f3e8a0;  1 drivers
v0x600003c0d710_0 .net/s *"_ivl_6", 15 0, L_0x600003f3e940;  1 drivers
v0x600003c0d7a0_0 .net/s "a_signed", 7 0, v0x600003c0d950_0;  1 drivers
v0x600003c0d830_0 .net "act_in", 7 0, v0x600003c0c360_0;  alias, 1 drivers
v0x600003c0d8c0_0 .var "act_out", 7 0;
v0x600003c0d950_0 .var "act_reg", 7 0;
v0x600003c0d9e0_0 .net "clear_acc", 0 0, L_0x60000252d570;  alias, 1 drivers
v0x600003c0da70_0 .net "clk", 0 0, v0x600003c737b0_0;  alias, 1 drivers
v0x600003c0db00_0 .net "enable", 0 0, L_0x60000252dd50;  alias, 1 drivers
v0x600003c0db90_0 .net "load_weight", 0 0, L_0x60000252d3b0;  alias, 1 drivers
v0x600003c0dc20_0 .net/s "product", 15 0, L_0x600003f3e9e0;  1 drivers
v0x600003c0dcb0_0 .net/s "product_ext", 31 0, L_0x600003f3ebc0;  1 drivers
v0x600003c0dd40_0 .net "psum_in", 31 0, v0x600003c007e0_0;  alias, 1 drivers
v0x600003c0ddd0_0 .var "psum_out", 31 0;
v0x600003c0de60_0 .net "rst_n", 0 0, v0x600003c73f00_0;  alias, 1 drivers
v0x600003c0def0_0 .net/s "w_signed", 7 0, v0x600003c0e010_0;  1 drivers
v0x600003c0df80_0 .net "weight_in", 7 0, L_0x600003f3e580;  alias, 1 drivers
v0x600003c0e010_0 .var "weight_reg", 7 0;
L_0x600003f3e8a0 .extend/s 16, v0x600003c0d950_0;
L_0x600003f3e940 .extend/s 16, v0x600003c0e010_0;
L_0x600003f3e9e0 .arith/mult 16, L_0x600003f3e8a0, L_0x600003f3e940;
L_0x600003f3ea80 .part L_0x600003f3e9e0, 15, 1;
LS_0x600003f3eb20_0_0 .concat [ 1 1 1 1], L_0x600003f3ea80, L_0x600003f3ea80, L_0x600003f3ea80, L_0x600003f3ea80;
LS_0x600003f3eb20_0_4 .concat [ 1 1 1 1], L_0x600003f3ea80, L_0x600003f3ea80, L_0x600003f3ea80, L_0x600003f3ea80;
LS_0x600003f3eb20_0_8 .concat [ 1 1 1 1], L_0x600003f3ea80, L_0x600003f3ea80, L_0x600003f3ea80, L_0x600003f3ea80;
LS_0x600003f3eb20_0_12 .concat [ 1 1 1 1], L_0x600003f3ea80, L_0x600003f3ea80, L_0x600003f3ea80, L_0x600003f3ea80;
L_0x600003f3eb20 .concat [ 4 4 4 4], LS_0x600003f3eb20_0_0, LS_0x600003f3eb20_0_4, LS_0x600003f3eb20_0_8, LS_0x600003f3eb20_0_12;
L_0x600003f3ebc0 .concat [ 16 16 0 0], L_0x600003f3e9e0, L_0x600003f3eb20;
S_0x142e72000 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x142e6c8d0;
 .timescale 0 0;
P_0x600001b6b380 .param/l "row" 1 7 198, +C4<00>;
L_0x600002522680 .functor BUFZ 8, v0x600003c10870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x142e72170 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x142e6c8d0;
 .timescale 0 0;
P_0x600001b6b400 .param/l "row" 1 7 198, +C4<01>;
L_0x600002522530 .functor BUFZ 8, v0x600003c10b40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x142e6f9b0 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x142e6c8d0;
 .timescale 0 0;
P_0x600001b6b480 .param/l "row" 1 7 198, +C4<010>;
L_0x6000025225a0 .functor BUFZ 8, v0x600003c10e10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x142e6fb20 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x142e6c8d0;
 .timescale 0 0;
P_0x600001b6b500 .param/l "row" 1 7 198, +C4<011>;
L_0x600002522450 .functor BUFZ 8, v0x600003c110e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x142eacac0 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x142e6c8d0;
 .timescale 0 0;
P_0x600001b6b580 .param/l "col" 1 7 279, +C4<00>;
L_0x60000252da40 .functor BUFZ 32, v0x600003c10510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003c0eac0_0 .net *"_ivl_2", 31 0, L_0x60000252da40;  1 drivers
S_0x142eacc30 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x142e6c8d0;
 .timescale 0 0;
P_0x600001b6b600 .param/l "col" 1 7 279, +C4<01>;
L_0x60000252dab0 .functor BUFZ 32, v0x600003c10630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003c0eb50_0 .net *"_ivl_2", 31 0, L_0x60000252dab0;  1 drivers
S_0x142ea8450 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x142e6c8d0;
 .timescale 0 0;
P_0x600001b6b680 .param/l "col" 1 7 279, +C4<010>;
L_0x60000252db20 .functor BUFZ 32, v0x600003c10750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003c0ebe0_0 .net *"_ivl_2", 31 0, L_0x60000252db20;  1 drivers
S_0x142ea85c0 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x142e6c8d0;
 .timescale 0 0;
P_0x600001b6b700 .param/l "col" 1 7 279, +C4<011>;
L_0x60000252db90 .functor BUFZ 32, L_0x60000252d9d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003c0ec70_0 .net *"_ivl_2", 31 0, L_0x60000252db90;  1 drivers
S_0x142e9b930 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x142e6c8d0;
 .timescale 0 0;
P_0x600001b6b780 .param/l "col" 1 7 206, +C4<00>;
S_0x142e9baa0 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x142e6c8d0;
 .timescale 0 0;
P_0x600001b6b800 .param/l "col" 1 7 206, +C4<01>;
S_0x142e9bc10 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x142e6c8d0;
 .timescale 0 0;
P_0x600001b6b880 .param/l "col" 1 7 206, +C4<010>;
S_0x142e9bd80 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x142e6c8d0;
 .timescale 0 0;
P_0x600001b6b900 .param/l "col" 1 7 206, +C4<011>;
S_0x142e6b290 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x142eac2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x142e6bf40 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x142e6bf80 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x142e6bfc0 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x142e6c000 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x142e6c040 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x142e6c080 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x60000252eb50 .functor BUFZ 256, v0x600003c0b3c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000252ebc0 .functor BUFZ 256, v0x600003c0bf00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000252ec30 .functor BUFZ 256, v0x600003c0ad00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600003c0a2e0_0 .var/i "b", 31 0;
v0x600003c0a370 .array "bank_addr", 3 0, 7 0;
v0x600003c0a400_0 .net "bank_dma", 1 0, L_0x600003f3a760;  1 drivers
v0x600003c0a490_0 .var "bank_dma_d", 1 0;
v0x600003c0a520_0 .net "bank_mxu_a", 1 0, L_0x600003f3a580;  1 drivers
v0x600003c0a5b0_0 .var "bank_mxu_a_d", 1 0;
v0x600003c0a640_0 .net "bank_mxu_o", 1 0, L_0x600003f3a620;  1 drivers
v0x600003c0a6d0_0 .net "bank_mxu_w", 1 0, L_0x600003f3a4e0;  1 drivers
v0x600003c0a760_0 .var "bank_mxu_w_d", 1 0;
v0x600003c0a7f0 .array "bank_rdata", 3 0;
v0x600003c0a7f0_0 .net v0x600003c0a7f0 0, 255 0, v0x600003c08f30_0; 1 drivers
v0x600003c0a7f0_1 .net v0x600003c0a7f0 1, 255 0, v0x600003c09440_0; 1 drivers
v0x600003c0a7f0_2 .net v0x600003c0a7f0 2, 255 0, v0x600003c09950_0; 1 drivers
v0x600003c0a7f0_3 .net v0x600003c0a7f0 3, 255 0, v0x600003c09e60_0; 1 drivers
v0x600003c0a880_0 .var "bank_re", 3 0;
v0x600003c0a910_0 .net "bank_vpu", 1 0, L_0x600003f3a6c0;  1 drivers
v0x600003c0a9a0_0 .var "bank_vpu_d", 1 0;
v0x600003c0aa30 .array "bank_wdata", 3 0, 255 0;
v0x600003c0aac0_0 .var "bank_we", 3 0;
v0x600003c0ab50_0 .net "clk", 0 0, v0x600003c737b0_0;  alias, 1 drivers
v0x600003c0abe0_0 .net "dma_addr", 19 0, v0x600003c14e10_0;  alias, 1 drivers
v0x600003c0ac70_0 .net "dma_rdata", 255 0, L_0x60000252ec30;  alias, 1 drivers
v0x600003c0ad00_0 .var "dma_rdata_reg", 255 0;
v0x600003c0ad90_0 .net "dma_re", 0 0, L_0x60000252e610;  alias, 1 drivers
v0x600003c0ae20_0 .net "dma_ready", 0 0, L_0x600003f3ada0;  alias, 1 drivers
v0x600003c0aeb0_0 .net "dma_wdata", 255 0, L_0x60000252e530;  alias, 1 drivers
v0x600003c0af40_0 .net "dma_we", 0 0, L_0x60000252e5a0;  alias, 1 drivers
v0x600003c0afd0_0 .var "grant_dma", 3 0;
v0x600003c0b060_0 .var "grant_mxu_a", 3 0;
v0x600003c0b0f0_0 .var "grant_mxu_o", 3 0;
v0x600003c0b180_0 .var "grant_mxu_w", 3 0;
v0x600003c0b210_0 .var "grant_vpu", 3 0;
v0x600003c0b2a0_0 .net "mxu_a_addr", 19 0, L_0x600003f3f980;  alias, 1 drivers
v0x600003c0b330_0 .net "mxu_a_rdata", 255 0, L_0x60000252eb50;  alias, 1 drivers
v0x600003c0b3c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600003c0b450_0 .net "mxu_a_re", 0 0, L_0x600003f3fa20;  alias, 1 drivers
v0x600003c0b4e0_0 .net "mxu_a_ready", 0 0, L_0x600003f3ac60;  alias, 1 drivers
v0x600003c0b570_0 .net "mxu_o_addr", 19 0, L_0x600003f3fc00;  alias, 1 drivers
v0x600003c0b600_0 .net "mxu_o_ready", 0 0, L_0x600003f3ad00;  alias, 1 drivers
v0x600003c0b690_0 .net "mxu_o_wdata", 255 0, L_0x600003f3fde0;  alias, 1 drivers
v0x600003c0b720_0 .net "mxu_o_we", 0 0, L_0x60000252dff0;  alias, 1 drivers
v0x600003c0b7b0_0 .net "mxu_w_addr", 19 0, L_0x600003f3f700;  alias, 1 drivers
v0x600003c0b840_0 .net "mxu_w_rdata", 255 0, v0x600003c0b8d0_0;  alias, 1 drivers
v0x600003c0b8d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600003c0b960_0 .net "mxu_w_re", 0 0, L_0x600003f3f7a0;  alias, 1 drivers
v0x600003c0b9f0_0 .net "mxu_w_ready", 0 0, L_0x600003f3ab20;  alias, 1 drivers
v0x600003c0ba80_0 .var "req_dma", 3 0;
v0x600003c0bb10_0 .var "req_mxu_a", 3 0;
v0x600003c0bba0_0 .var "req_mxu_o", 3 0;
v0x600003c0bc30_0 .var "req_mxu_w", 3 0;
v0x600003c0bcc0_0 .var "req_vpu", 3 0;
v0x600003c0bd50_0 .net "rst_n", 0 0, v0x600003c73f00_0;  alias, 1 drivers
v0x600003c0bde0_0 .net "vpu_addr", 19 0, v0x600003c75710_0;  alias, 1 drivers
v0x600003c0be70_0 .net "vpu_rdata", 255 0, L_0x60000252ebc0;  alias, 1 drivers
v0x600003c0bf00_0 .var "vpu_rdata_reg", 255 0;
v0x600003c74000_0 .net "vpu_re", 0 0, L_0x60000252e3e0;  alias, 1 drivers
v0x600003c74090_0 .net "vpu_ready", 0 0, L_0x600003f3abc0;  alias, 1 drivers
v0x600003c74120_0 .net "vpu_wdata", 255 0, L_0x60000252e300;  alias, 1 drivers
v0x600003c741b0_0 .net "vpu_we", 0 0, L_0x60000252e370;  alias, 1 drivers
v0x600003c74240_0 .net "word_dma", 7 0, L_0x600003f3aa80;  1 drivers
v0x600003c742d0_0 .net "word_mxu_a", 7 0, L_0x600003f3a8a0;  1 drivers
v0x600003c74360_0 .net "word_mxu_o", 7 0, L_0x600003f3a940;  1 drivers
v0x600003c743f0_0 .net "word_mxu_w", 7 0, L_0x600003f3a800;  1 drivers
v0x600003c74480_0 .net "word_vpu", 7 0, L_0x600003f3a9e0;  1 drivers
E_0x600001b540c0/0 .event anyedge, v0x600003c0a760_0, v0x600003c08f30_0, v0x600003c09440_0, v0x600003c09950_0;
E_0x600001b540c0/1 .event anyedge, v0x600003c09e60_0, v0x600003c0a5b0_0, v0x600003c0a9a0_0, v0x600003c0a490_0;
E_0x600001b540c0 .event/or E_0x600001b540c0/0, E_0x600001b540c0/1;
E_0x600001b54140/0 .event anyedge, v0x600003c0bc30_0, v0x600003c0bb10_0, v0x600003c0bba0_0, v0x600003c0bcc0_0;
E_0x600001b54140/1 .event anyedge, v0x600003c0ba80_0, v0x600003c0b180_0, v0x600003c743f0_0, v0x600003c0b060_0;
E_0x600001b54140/2 .event anyedge, v0x600003c742d0_0, v0x600003c0b0f0_0, v0x600003c74360_0, v0x600003c0b690_0;
E_0x600001b54140/3 .event anyedge, v0x600003c0b210_0, v0x600003c74480_0, v0x600003c74120_0, v0x600003c741b0_0;
E_0x600001b54140/4 .event anyedge, v0x600003c74000_0, v0x600003c0afd0_0, v0x600003c74240_0, v0x600003c150e0_0;
E_0x600001b54140/5 .event anyedge, v0x600003c15200_0, v0x600003c14f30_0;
E_0x600001b54140 .event/or E_0x600001b54140/0, E_0x600001b54140/1, E_0x600001b54140/2, E_0x600001b54140/3, E_0x600001b54140/4, E_0x600001b54140/5;
E_0x600001b54180/0 .event anyedge, v0x600003c0b960_0, v0x600003c0a6d0_0, v0x600003c0b450_0, v0x600003c0a520_0;
E_0x600001b54180/1 .event anyedge, v0x600003c0b720_0, v0x600003c0a640_0, v0x600003c741b0_0, v0x600003c74000_0;
E_0x600001b54180/2 .event anyedge, v0x600003c0a910_0, v0x600003c15200_0, v0x600003c14f30_0, v0x600003c0a400_0;
E_0x600001b54180 .event/or E_0x600001b54180/0, E_0x600001b54180/1, E_0x600001b54180/2;
L_0x600003f39fe0 .part v0x600003c0aac0_0, 0, 1;
L_0x600003f3a080 .part v0x600003c0a880_0, 0, 1;
L_0x600003f3a120 .part v0x600003c0aac0_0, 1, 1;
L_0x600003f3a1c0 .part v0x600003c0a880_0, 1, 1;
L_0x600003f3a260 .part v0x600003c0aac0_0, 2, 1;
L_0x600003f3a300 .part v0x600003c0a880_0, 2, 1;
L_0x600003f3a3a0 .part v0x600003c0aac0_0, 3, 1;
L_0x600003f3a440 .part v0x600003c0a880_0, 3, 1;
L_0x600003f3a4e0 .ufunc/vec4 TD_tb_maxpool_2x2.dut.sram_inst.get_bank, 2, L_0x600003f3f700 (v0x600003c0a0a0_0) S_0x142e9cb60;
L_0x600003f3a580 .ufunc/vec4 TD_tb_maxpool_2x2.dut.sram_inst.get_bank, 2, L_0x600003f3f980 (v0x600003c0a0a0_0) S_0x142e9cb60;
L_0x600003f3a620 .ufunc/vec4 TD_tb_maxpool_2x2.dut.sram_inst.get_bank, 2, L_0x600003f3fc00 (v0x600003c0a0a0_0) S_0x142e9cb60;
L_0x600003f3a6c0 .ufunc/vec4 TD_tb_maxpool_2x2.dut.sram_inst.get_bank, 2, v0x600003c75710_0 (v0x600003c0a0a0_0) S_0x142e9cb60;
L_0x600003f3a760 .ufunc/vec4 TD_tb_maxpool_2x2.dut.sram_inst.get_bank, 2, v0x600003c14e10_0 (v0x600003c0a0a0_0) S_0x142e9cb60;
L_0x600003f3a800 .ufunc/vec4 TD_tb_maxpool_2x2.dut.sram_inst.get_word, 8, L_0x600003f3f700 (v0x600003c0a1c0_0) S_0x142e9ccd0;
L_0x600003f3a8a0 .ufunc/vec4 TD_tb_maxpool_2x2.dut.sram_inst.get_word, 8, L_0x600003f3f980 (v0x600003c0a1c0_0) S_0x142e9ccd0;
L_0x600003f3a940 .ufunc/vec4 TD_tb_maxpool_2x2.dut.sram_inst.get_word, 8, L_0x600003f3fc00 (v0x600003c0a1c0_0) S_0x142e9ccd0;
L_0x600003f3a9e0 .ufunc/vec4 TD_tb_maxpool_2x2.dut.sram_inst.get_word, 8, v0x600003c75710_0 (v0x600003c0a1c0_0) S_0x142e9ccd0;
L_0x600003f3aa80 .ufunc/vec4 TD_tb_maxpool_2x2.dut.sram_inst.get_word, 8, v0x600003c14e10_0 (v0x600003c0a1c0_0) S_0x142e9ccd0;
L_0x600003f3ab20 .part/v v0x600003c0b180_0, L_0x600003f3a4e0, 1;
L_0x600003f3ac60 .part/v v0x600003c0b060_0, L_0x600003f3a580, 1;
L_0x600003f3ad00 .part/v v0x600003c0b0f0_0, L_0x600003f3a620, 1;
L_0x600003f3abc0 .part/v v0x600003c0b210_0, L_0x600003f3a6c0, 1;
L_0x600003f3ada0 .part/v v0x600003c0afd0_0, L_0x600003f3a760, 1;
S_0x142e6c330 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x142e6b290;
 .timescale 0 0;
P_0x600001b541c0 .param/l "i" 1 9 184, +C4<00>;
S_0x142ea23a0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x142e6c330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002028300 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002028340 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003c0a370_0 .array/port v0x600003c0a370, 0;
v0x600003c08cf0_0 .net "addr", 7 0, v0x600003c0a370_0;  1 drivers
v0x600003c08d80_0 .net "clk", 0 0, v0x600003c737b0_0;  alias, 1 drivers
v0x600003c08e10_0 .var/i "i", 31 0;
v0x600003c08ea0 .array "mem", 255 0, 255 0;
v0x600003c08f30_0 .var "rdata", 255 0;
v0x600003c08fc0_0 .net "re", 0 0, L_0x600003f3a080;  1 drivers
v0x600003c0aa30_0 .array/port v0x600003c0aa30, 0;
v0x600003c09050_0 .net "wdata", 255 0, v0x600003c0aa30_0;  1 drivers
v0x600003c090e0_0 .net "we", 0 0, L_0x600003f39fe0;  1 drivers
E_0x600001b542c0 .event posedge, v0x600003c14090_0;
S_0x142ea2510 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x142e6b290;
 .timescale 0 0;
P_0x600001b54340 .param/l "i" 1 9 184, +C4<01>;
S_0x142ea2680 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x142ea2510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002028380 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000020283c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003c0a370_1 .array/port v0x600003c0a370, 1;
v0x600003c09200_0 .net "addr", 7 0, v0x600003c0a370_1;  1 drivers
v0x600003c09290_0 .net "clk", 0 0, v0x600003c737b0_0;  alias, 1 drivers
v0x600003c09320_0 .var/i "i", 31 0;
v0x600003c093b0 .array "mem", 255 0, 255 0;
v0x600003c09440_0 .var "rdata", 255 0;
v0x600003c094d0_0 .net "re", 0 0, L_0x600003f3a1c0;  1 drivers
v0x600003c0aa30_1 .array/port v0x600003c0aa30, 1;
v0x600003c09560_0 .net "wdata", 255 0, v0x600003c0aa30_1;  1 drivers
v0x600003c095f0_0 .net "we", 0 0, L_0x600003f3a120;  1 drivers
S_0x142e9c5a0 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x142e6b290;
 .timescale 0 0;
P_0x600001b54480 .param/l "i" 1 9 184, +C4<010>;
S_0x142e9c710 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x142e9c5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002028400 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002028440 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003c0a370_2 .array/port v0x600003c0a370, 2;
v0x600003c09710_0 .net "addr", 7 0, v0x600003c0a370_2;  1 drivers
v0x600003c097a0_0 .net "clk", 0 0, v0x600003c737b0_0;  alias, 1 drivers
v0x600003c09830_0 .var/i "i", 31 0;
v0x600003c098c0 .array "mem", 255 0, 255 0;
v0x600003c09950_0 .var "rdata", 255 0;
v0x600003c099e0_0 .net "re", 0 0, L_0x600003f3a300;  1 drivers
v0x600003c0aa30_2 .array/port v0x600003c0aa30, 2;
v0x600003c09a70_0 .net "wdata", 255 0, v0x600003c0aa30_2;  1 drivers
v0x600003c09b00_0 .net "we", 0 0, L_0x600003f3a260;  1 drivers
S_0x142e9c880 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x142e6b290;
 .timescale 0 0;
P_0x600001b545c0 .param/l "i" 1 9 184, +C4<011>;
S_0x142e9c9f0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x142e9c880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002028480 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000020284c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003c0a370_3 .array/port v0x600003c0a370, 3;
v0x600003c09c20_0 .net "addr", 7 0, v0x600003c0a370_3;  1 drivers
v0x600003c09cb0_0 .net "clk", 0 0, v0x600003c737b0_0;  alias, 1 drivers
v0x600003c09d40_0 .var/i "i", 31 0;
v0x600003c09dd0 .array "mem", 255 0, 255 0;
v0x600003c09e60_0 .var "rdata", 255 0;
v0x600003c09ef0_0 .net "re", 0 0, L_0x600003f3a440;  1 drivers
v0x600003c0aa30_3 .array/port v0x600003c0aa30, 3;
v0x600003c09f80_0 .net "wdata", 255 0, v0x600003c0aa30_3;  1 drivers
v0x600003c0a010_0 .net "we", 0 0, L_0x600003f3a3a0;  1 drivers
S_0x142e9cb60 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x142e6b290;
 .timescale 0 0;
v0x600003c0a0a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x142e9cb60
TD_tb_maxpool_2x2.dut.sram_inst.get_bank ;
    %load/vec4 v0x600003c0a0a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600003c0a0a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x142e9ccd0 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x142e6b290;
 .timescale 0 0;
v0x600003c0a1c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x142e9ccd0
TD_tb_maxpool_2x2.dut.sram_inst.get_word ;
    %load/vec4 v0x600003c0a1c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x142e9d040 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x142eac2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x143025200 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x143025240 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x143025280 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x1430252c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x143025300 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x143025340 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x143025380 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x1430253c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x143025400 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x143025440 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x143025480 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x1430254c0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x143025500 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x143025540 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x143025580 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x1430255c0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x143025600 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x143025640 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x143025680 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x1430256c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x143025700 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x143025740 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x143025780 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x1430257c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x143025800 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x143025840 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x143025880 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x1430258c0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x143025900 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x60000252e140 .functor BUFZ 256, L_0x600003f397c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000252e1b0 .functor BUFZ 256, L_0x600003f39900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000252e220 .functor BUFZ 1, v0x600003c74ea0_0, C4<0>, C4<0>, C4<0>;
L_0x60000252e300 .functor BUFZ 256, v0x600003c75a70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000252e370 .functor BUFZ 1, v0x600003c75b90_0, C4<0>, C4<0>, C4<0>;
L_0x60000252e3e0 .functor BUFZ 1, v0x600003c758c0_0, C4<0>, C4<0>, C4<0>;
v0x600003c74510_0 .net *"_ivl_48", 255 0, L_0x600003f397c0;  1 drivers
v0x600003c745a0_0 .net *"_ivl_50", 6 0, L_0x600003f39860;  1 drivers
L_0x14809a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003c74630_0 .net *"_ivl_53", 1 0, L_0x14809a848;  1 drivers
v0x600003c746c0_0 .net *"_ivl_56", 255 0, L_0x600003f39900;  1 drivers
v0x600003c74750_0 .net *"_ivl_58", 6 0, L_0x600003f399a0;  1 drivers
L_0x14809a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003c747e0_0 .net *"_ivl_61", 1 0, L_0x14809a890;  1 drivers
L_0x14809a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003c74870_0 .net/2u *"_ivl_64", 2 0, L_0x14809a8d8;  1 drivers
v0x600003c74900_0 .var "addr_reg", 19 0;
v0x600003c74990_0 .var "alu_result", 255 0;
v0x600003c74a20_0 .net "clk", 0 0, v0x600003c737b0_0;  alias, 1 drivers
v0x600003c74ab0_0 .net "cmd", 127 0, v0x600003c10240_0;  alias, 1 drivers
v0x600003c74b40_0 .net "cmd_done", 0 0, L_0x60000252e220;  alias, 1 drivers
v0x600003c74bd0_0 .net "cmd_ready", 0 0, L_0x600003f39a40;  alias, 1 drivers
v0x600003c74c60_0 .var "cmd_reg", 127 0;
v0x600003c74cf0_0 .net "cmd_valid", 0 0, L_0x600002522bc0;  alias, 1 drivers
v0x600003c74d80_0 .net "count", 15 0, L_0x600003f39720;  1 drivers
v0x600003c74e10_0 .var "count_reg", 15 0;
v0x600003c74ea0_0 .var "done_reg", 0 0;
v0x600003c74f30_0 .var "elem_count", 15 0;
v0x600003c74fc0_0 .net "imm", 15 0, L_0x600003f395e0;  1 drivers
v0x600003c75050_0 .var "imm_reg", 15 0;
v0x600003c750e0_0 .var/i "lane", 31 0;
v0x600003c75170 .array "lane_a", 15 0;
v0x600003c75170_0 .net v0x600003c75170 0, 15 0, L_0x600003f3ff20; 1 drivers
v0x600003c75170_1 .net v0x600003c75170 1, 15 0, L_0x600003f38000; 1 drivers
v0x600003c75170_2 .net v0x600003c75170 2, 15 0, L_0x600003f38140; 1 drivers
v0x600003c75170_3 .net v0x600003c75170 3, 15 0, L_0x600003f38280; 1 drivers
v0x600003c75170_4 .net v0x600003c75170 4, 15 0, L_0x600003f383c0; 1 drivers
v0x600003c75170_5 .net v0x600003c75170 5, 15 0, L_0x600003f38500; 1 drivers
v0x600003c75170_6 .net v0x600003c75170 6, 15 0, L_0x600003f38640; 1 drivers
v0x600003c75170_7 .net v0x600003c75170 7, 15 0, L_0x600003f38780; 1 drivers
v0x600003c75170_8 .net v0x600003c75170 8, 15 0, L_0x600003f388c0; 1 drivers
v0x600003c75170_9 .net v0x600003c75170 9, 15 0, L_0x600003f38a00; 1 drivers
v0x600003c75170_10 .net v0x600003c75170 10, 15 0, L_0x600003f38be0; 1 drivers
v0x600003c75170_11 .net v0x600003c75170 11, 15 0, L_0x600003f38c80; 1 drivers
v0x600003c75170_12 .net v0x600003c75170 12, 15 0, L_0x600003f38dc0; 1 drivers
v0x600003c75170_13 .net v0x600003c75170 13, 15 0, L_0x600003f38f00; 1 drivers
v0x600003c75170_14 .net v0x600003c75170 14, 15 0, L_0x600003f39040; 1 drivers
v0x600003c75170_15 .net v0x600003c75170 15, 15 0, L_0x600003f39180; 1 drivers
v0x600003c75200 .array "lane_b", 15 0;
v0x600003c75200_0 .net v0x600003c75200 0, 15 0, L_0x600003f34640; 1 drivers
v0x600003c75200_1 .net v0x600003c75200 1, 15 0, L_0x600003f380a0; 1 drivers
v0x600003c75200_2 .net v0x600003c75200 2, 15 0, L_0x600003f381e0; 1 drivers
v0x600003c75200_3 .net v0x600003c75200 3, 15 0, L_0x600003f38320; 1 drivers
v0x600003c75200_4 .net v0x600003c75200 4, 15 0, L_0x600003f38460; 1 drivers
v0x600003c75200_5 .net v0x600003c75200 5, 15 0, L_0x600003f385a0; 1 drivers
v0x600003c75200_6 .net v0x600003c75200 6, 15 0, L_0x600003f386e0; 1 drivers
v0x600003c75200_7 .net v0x600003c75200 7, 15 0, L_0x600003f38820; 1 drivers
v0x600003c75200_8 .net v0x600003c75200 8, 15 0, L_0x600003f38960; 1 drivers
v0x600003c75200_9 .net v0x600003c75200 9, 15 0, L_0x600003f38b40; 1 drivers
v0x600003c75200_10 .net v0x600003c75200 10, 15 0, L_0x600003f38aa0; 1 drivers
v0x600003c75200_11 .net v0x600003c75200 11, 15 0, L_0x600003f38d20; 1 drivers
v0x600003c75200_12 .net v0x600003c75200 12, 15 0, L_0x600003f38e60; 1 drivers
v0x600003c75200_13 .net v0x600003c75200 13, 15 0, L_0x600003f38fa0; 1 drivers
v0x600003c75200_14 .net v0x600003c75200 14, 15 0, L_0x600003f390e0; 1 drivers
v0x600003c75200_15 .net v0x600003c75200 15, 15 0, L_0x600003f39220; 1 drivers
v0x600003c75290 .array "lane_result", 15 0, 15 0;
v0x600003c75320_0 .net "mem_addr", 19 0, L_0x600003f39680;  1 drivers
v0x600003c753b0_0 .var "mem_addr_reg", 19 0;
v0x600003c75440_0 .net "opcode", 7 0, L_0x600003f392c0;  1 drivers
v0x600003c754d0_0 .var "reduce_result", 15 0;
v0x600003c75560 .array "reduce_tree", 79 0, 15 0;
v0x600003c755f0_0 .net "rst_n", 0 0, v0x600003c73f00_0;  alias, 1 drivers
v0x600003c75680_0 .net "sram_addr", 19 0, v0x600003c75710_0;  alias, 1 drivers
v0x600003c75710_0 .var "sram_addr_reg", 19 0;
v0x600003c757a0_0 .net "sram_rdata", 255 0, L_0x60000252ebc0;  alias, 1 drivers
v0x600003c75830_0 .net "sram_re", 0 0, L_0x60000252e3e0;  alias, 1 drivers
v0x600003c758c0_0 .var "sram_re_reg", 0 0;
v0x600003c75950_0 .net "sram_ready", 0 0, L_0x600003f3abc0;  alias, 1 drivers
v0x600003c759e0_0 .net "sram_wdata", 255 0, L_0x60000252e300;  alias, 1 drivers
v0x600003c75a70_0 .var "sram_wdata_reg", 255 0;
v0x600003c75b00_0 .net "sram_we", 0 0, L_0x60000252e370;  alias, 1 drivers
v0x600003c75b90_0 .var "sram_we_reg", 0 0;
v0x600003c75c20_0 .var/i "stage", 31 0;
v0x600003c75cb0_0 .var "state", 2 0;
v0x600003c75d40_0 .net "subop", 7 0, L_0x600003f39360;  1 drivers
v0x600003c75dd0_0 .var "subop_reg", 7 0;
v0x600003c75e60_0 .net "vd", 4 0, L_0x600003f39400;  1 drivers
v0x600003c75ef0_0 .var "vd_reg", 4 0;
v0x600003c75f80 .array "vrf", 31 0, 255 0;
v0x600003c76010_0 .net "vs1", 4 0, L_0x600003f394a0;  1 drivers
v0x600003c760a0_0 .net "vs1_data", 255 0, L_0x60000252e140;  1 drivers
v0x600003c76130_0 .var "vs1_reg", 4 0;
v0x600003c761c0_0 .net "vs2", 4 0, L_0x600003f39540;  1 drivers
v0x600003c76250_0 .net "vs2_data", 255 0, L_0x60000252e1b0;  1 drivers
v0x600003c762e0_0 .var "vs2_reg", 4 0;
E_0x600001b54ec0/0 .event anyedge, v0x600003c75170_0, v0x600003c75170_1, v0x600003c75170_2, v0x600003c75170_3;
E_0x600001b54ec0/1 .event anyedge, v0x600003c75170_4, v0x600003c75170_5, v0x600003c75170_6, v0x600003c75170_7;
E_0x600001b54ec0/2 .event anyedge, v0x600003c75170_8, v0x600003c75170_9, v0x600003c75170_10, v0x600003c75170_11;
E_0x600001b54ec0/3 .event anyedge, v0x600003c75170_12, v0x600003c75170_13, v0x600003c75170_14, v0x600003c75170_15;
v0x600003c75560_0 .array/port v0x600003c75560, 0;
v0x600003c75560_1 .array/port v0x600003c75560, 1;
v0x600003c75560_2 .array/port v0x600003c75560, 2;
E_0x600001b54ec0/4 .event anyedge, v0x600003c75dd0_0, v0x600003c75560_0, v0x600003c75560_1, v0x600003c75560_2;
v0x600003c75560_3 .array/port v0x600003c75560, 3;
v0x600003c75560_4 .array/port v0x600003c75560, 4;
v0x600003c75560_5 .array/port v0x600003c75560, 5;
v0x600003c75560_6 .array/port v0x600003c75560, 6;
E_0x600001b54ec0/5 .event anyedge, v0x600003c75560_3, v0x600003c75560_4, v0x600003c75560_5, v0x600003c75560_6;
v0x600003c75560_7 .array/port v0x600003c75560, 7;
v0x600003c75560_8 .array/port v0x600003c75560, 8;
v0x600003c75560_9 .array/port v0x600003c75560, 9;
v0x600003c75560_10 .array/port v0x600003c75560, 10;
E_0x600001b54ec0/6 .event anyedge, v0x600003c75560_7, v0x600003c75560_8, v0x600003c75560_9, v0x600003c75560_10;
v0x600003c75560_11 .array/port v0x600003c75560, 11;
v0x600003c75560_12 .array/port v0x600003c75560, 12;
v0x600003c75560_13 .array/port v0x600003c75560, 13;
v0x600003c75560_14 .array/port v0x600003c75560, 14;
E_0x600001b54ec0/7 .event anyedge, v0x600003c75560_11, v0x600003c75560_12, v0x600003c75560_13, v0x600003c75560_14;
v0x600003c75560_15 .array/port v0x600003c75560, 15;
v0x600003c75560_16 .array/port v0x600003c75560, 16;
v0x600003c75560_17 .array/port v0x600003c75560, 17;
v0x600003c75560_18 .array/port v0x600003c75560, 18;
E_0x600001b54ec0/8 .event anyedge, v0x600003c75560_15, v0x600003c75560_16, v0x600003c75560_17, v0x600003c75560_18;
v0x600003c75560_19 .array/port v0x600003c75560, 19;
v0x600003c75560_20 .array/port v0x600003c75560, 20;
v0x600003c75560_21 .array/port v0x600003c75560, 21;
v0x600003c75560_22 .array/port v0x600003c75560, 22;
E_0x600001b54ec0/9 .event anyedge, v0x600003c75560_19, v0x600003c75560_20, v0x600003c75560_21, v0x600003c75560_22;
v0x600003c75560_23 .array/port v0x600003c75560, 23;
v0x600003c75560_24 .array/port v0x600003c75560, 24;
v0x600003c75560_25 .array/port v0x600003c75560, 25;
v0x600003c75560_26 .array/port v0x600003c75560, 26;
E_0x600001b54ec0/10 .event anyedge, v0x600003c75560_23, v0x600003c75560_24, v0x600003c75560_25, v0x600003c75560_26;
v0x600003c75560_27 .array/port v0x600003c75560, 27;
v0x600003c75560_28 .array/port v0x600003c75560, 28;
v0x600003c75560_29 .array/port v0x600003c75560, 29;
v0x600003c75560_30 .array/port v0x600003c75560, 30;
E_0x600001b54ec0/11 .event anyedge, v0x600003c75560_27, v0x600003c75560_28, v0x600003c75560_29, v0x600003c75560_30;
v0x600003c75560_31 .array/port v0x600003c75560, 31;
v0x600003c75560_32 .array/port v0x600003c75560, 32;
v0x600003c75560_33 .array/port v0x600003c75560, 33;
v0x600003c75560_34 .array/port v0x600003c75560, 34;
E_0x600001b54ec0/12 .event anyedge, v0x600003c75560_31, v0x600003c75560_32, v0x600003c75560_33, v0x600003c75560_34;
v0x600003c75560_35 .array/port v0x600003c75560, 35;
v0x600003c75560_36 .array/port v0x600003c75560, 36;
v0x600003c75560_37 .array/port v0x600003c75560, 37;
v0x600003c75560_38 .array/port v0x600003c75560, 38;
E_0x600001b54ec0/13 .event anyedge, v0x600003c75560_35, v0x600003c75560_36, v0x600003c75560_37, v0x600003c75560_38;
v0x600003c75560_39 .array/port v0x600003c75560, 39;
v0x600003c75560_40 .array/port v0x600003c75560, 40;
v0x600003c75560_41 .array/port v0x600003c75560, 41;
v0x600003c75560_42 .array/port v0x600003c75560, 42;
E_0x600001b54ec0/14 .event anyedge, v0x600003c75560_39, v0x600003c75560_40, v0x600003c75560_41, v0x600003c75560_42;
v0x600003c75560_43 .array/port v0x600003c75560, 43;
v0x600003c75560_44 .array/port v0x600003c75560, 44;
v0x600003c75560_45 .array/port v0x600003c75560, 45;
v0x600003c75560_46 .array/port v0x600003c75560, 46;
E_0x600001b54ec0/15 .event anyedge, v0x600003c75560_43, v0x600003c75560_44, v0x600003c75560_45, v0x600003c75560_46;
v0x600003c75560_47 .array/port v0x600003c75560, 47;
v0x600003c75560_48 .array/port v0x600003c75560, 48;
v0x600003c75560_49 .array/port v0x600003c75560, 49;
v0x600003c75560_50 .array/port v0x600003c75560, 50;
E_0x600001b54ec0/16 .event anyedge, v0x600003c75560_47, v0x600003c75560_48, v0x600003c75560_49, v0x600003c75560_50;
v0x600003c75560_51 .array/port v0x600003c75560, 51;
v0x600003c75560_52 .array/port v0x600003c75560, 52;
v0x600003c75560_53 .array/port v0x600003c75560, 53;
v0x600003c75560_54 .array/port v0x600003c75560, 54;
E_0x600001b54ec0/17 .event anyedge, v0x600003c75560_51, v0x600003c75560_52, v0x600003c75560_53, v0x600003c75560_54;
v0x600003c75560_55 .array/port v0x600003c75560, 55;
v0x600003c75560_56 .array/port v0x600003c75560, 56;
v0x600003c75560_57 .array/port v0x600003c75560, 57;
v0x600003c75560_58 .array/port v0x600003c75560, 58;
E_0x600001b54ec0/18 .event anyedge, v0x600003c75560_55, v0x600003c75560_56, v0x600003c75560_57, v0x600003c75560_58;
v0x600003c75560_59 .array/port v0x600003c75560, 59;
v0x600003c75560_60 .array/port v0x600003c75560, 60;
v0x600003c75560_61 .array/port v0x600003c75560, 61;
v0x600003c75560_62 .array/port v0x600003c75560, 62;
E_0x600001b54ec0/19 .event anyedge, v0x600003c75560_59, v0x600003c75560_60, v0x600003c75560_61, v0x600003c75560_62;
v0x600003c75560_63 .array/port v0x600003c75560, 63;
v0x600003c75560_64 .array/port v0x600003c75560, 64;
v0x600003c75560_65 .array/port v0x600003c75560, 65;
v0x600003c75560_66 .array/port v0x600003c75560, 66;
E_0x600001b54ec0/20 .event anyedge, v0x600003c75560_63, v0x600003c75560_64, v0x600003c75560_65, v0x600003c75560_66;
v0x600003c75560_67 .array/port v0x600003c75560, 67;
v0x600003c75560_68 .array/port v0x600003c75560, 68;
v0x600003c75560_69 .array/port v0x600003c75560, 69;
v0x600003c75560_70 .array/port v0x600003c75560, 70;
E_0x600001b54ec0/21 .event anyedge, v0x600003c75560_67, v0x600003c75560_68, v0x600003c75560_69, v0x600003c75560_70;
v0x600003c75560_71 .array/port v0x600003c75560, 71;
v0x600003c75560_72 .array/port v0x600003c75560, 72;
v0x600003c75560_73 .array/port v0x600003c75560, 73;
v0x600003c75560_74 .array/port v0x600003c75560, 74;
E_0x600001b54ec0/22 .event anyedge, v0x600003c75560_71, v0x600003c75560_72, v0x600003c75560_73, v0x600003c75560_74;
v0x600003c75560_75 .array/port v0x600003c75560, 75;
v0x600003c75560_76 .array/port v0x600003c75560, 76;
v0x600003c75560_77 .array/port v0x600003c75560, 77;
v0x600003c75560_78 .array/port v0x600003c75560, 78;
E_0x600001b54ec0/23 .event anyedge, v0x600003c75560_75, v0x600003c75560_76, v0x600003c75560_77, v0x600003c75560_78;
v0x600003c75560_79 .array/port v0x600003c75560, 79;
E_0x600001b54ec0/24 .event anyedge, v0x600003c75560_79;
E_0x600001b54ec0 .event/or E_0x600001b54ec0/0, E_0x600001b54ec0/1, E_0x600001b54ec0/2, E_0x600001b54ec0/3, E_0x600001b54ec0/4, E_0x600001b54ec0/5, E_0x600001b54ec0/6, E_0x600001b54ec0/7, E_0x600001b54ec0/8, E_0x600001b54ec0/9, E_0x600001b54ec0/10, E_0x600001b54ec0/11, E_0x600001b54ec0/12, E_0x600001b54ec0/13, E_0x600001b54ec0/14, E_0x600001b54ec0/15, E_0x600001b54ec0/16, E_0x600001b54ec0/17, E_0x600001b54ec0/18, E_0x600001b54ec0/19, E_0x600001b54ec0/20, E_0x600001b54ec0/21, E_0x600001b54ec0/22, E_0x600001b54ec0/23, E_0x600001b54ec0/24;
L_0x600003f3ff20 .part L_0x60000252e140, 0, 16;
L_0x600003f34640 .part L_0x60000252e1b0, 0, 16;
L_0x600003f38000 .part L_0x60000252e140, 16, 16;
L_0x600003f380a0 .part L_0x60000252e1b0, 16, 16;
L_0x600003f38140 .part L_0x60000252e140, 32, 16;
L_0x600003f381e0 .part L_0x60000252e1b0, 32, 16;
L_0x600003f38280 .part L_0x60000252e140, 48, 16;
L_0x600003f38320 .part L_0x60000252e1b0, 48, 16;
L_0x600003f383c0 .part L_0x60000252e140, 64, 16;
L_0x600003f38460 .part L_0x60000252e1b0, 64, 16;
L_0x600003f38500 .part L_0x60000252e140, 80, 16;
L_0x600003f385a0 .part L_0x60000252e1b0, 80, 16;
L_0x600003f38640 .part L_0x60000252e140, 96, 16;
L_0x600003f386e0 .part L_0x60000252e1b0, 96, 16;
L_0x600003f38780 .part L_0x60000252e140, 112, 16;
L_0x600003f38820 .part L_0x60000252e1b0, 112, 16;
L_0x600003f388c0 .part L_0x60000252e140, 128, 16;
L_0x600003f38960 .part L_0x60000252e1b0, 128, 16;
L_0x600003f38a00 .part L_0x60000252e140, 144, 16;
L_0x600003f38b40 .part L_0x60000252e1b0, 144, 16;
L_0x600003f38be0 .part L_0x60000252e140, 160, 16;
L_0x600003f38aa0 .part L_0x60000252e1b0, 160, 16;
L_0x600003f38c80 .part L_0x60000252e140, 176, 16;
L_0x600003f38d20 .part L_0x60000252e1b0, 176, 16;
L_0x600003f38dc0 .part L_0x60000252e140, 192, 16;
L_0x600003f38e60 .part L_0x60000252e1b0, 192, 16;
L_0x600003f38f00 .part L_0x60000252e140, 208, 16;
L_0x600003f38fa0 .part L_0x60000252e1b0, 208, 16;
L_0x600003f39040 .part L_0x60000252e140, 224, 16;
L_0x600003f390e0 .part L_0x60000252e1b0, 224, 16;
L_0x600003f39180 .part L_0x60000252e140, 240, 16;
L_0x600003f39220 .part L_0x60000252e1b0, 240, 16;
L_0x600003f392c0 .part v0x600003c10240_0, 120, 8;
L_0x600003f39360 .part v0x600003c10240_0, 112, 8;
L_0x600003f39400 .part v0x600003c10240_0, 107, 5;
L_0x600003f394a0 .part v0x600003c10240_0, 102, 5;
L_0x600003f39540 .part v0x600003c10240_0, 97, 5;
L_0x600003f395e0 .part v0x600003c10240_0, 32, 16;
L_0x600003f39680 .part v0x600003c10240_0, 76, 20;
L_0x600003f39720 .part v0x600003c10240_0, 48, 16;
L_0x600003f397c0 .array/port v0x600003c75f80, L_0x600003f39860;
L_0x600003f39860 .concat [ 5 2 0 0], v0x600003c76130_0, L_0x14809a848;
L_0x600003f39900 .array/port v0x600003c75f80, L_0x600003f399a0;
L_0x600003f399a0 .concat [ 5 2 0 0], v0x600003c762e0_0, L_0x14809a890;
L_0x600003f39a40 .cmp/eq 3, v0x600003c75cb0_0, L_0x14809a8d8;
S_0x142e9d4c0 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x142e9d040;
 .timescale 0 0;
P_0x600001b54f00 .param/l "i" 1 10 137, +C4<00>;
v0x600003c75290_0 .array/port v0x600003c75290, 0;
v0x600003c75290_1 .array/port v0x600003c75290, 1;
v0x600003c75290_2 .array/port v0x600003c75290, 2;
v0x600003c75290_3 .array/port v0x600003c75290, 3;
E_0x600001b54f80/0 .event anyedge, v0x600003c75290_0, v0x600003c75290_1, v0x600003c75290_2, v0x600003c75290_3;
v0x600003c75290_4 .array/port v0x600003c75290, 4;
v0x600003c75290_5 .array/port v0x600003c75290, 5;
v0x600003c75290_6 .array/port v0x600003c75290, 6;
v0x600003c75290_7 .array/port v0x600003c75290, 7;
E_0x600001b54f80/1 .event anyedge, v0x600003c75290_4, v0x600003c75290_5, v0x600003c75290_6, v0x600003c75290_7;
v0x600003c75290_8 .array/port v0x600003c75290, 8;
v0x600003c75290_9 .array/port v0x600003c75290, 9;
v0x600003c75290_10 .array/port v0x600003c75290, 10;
v0x600003c75290_11 .array/port v0x600003c75290, 11;
E_0x600001b54f80/2 .event anyedge, v0x600003c75290_8, v0x600003c75290_9, v0x600003c75290_10, v0x600003c75290_11;
v0x600003c75290_12 .array/port v0x600003c75290, 12;
v0x600003c75290_13 .array/port v0x600003c75290, 13;
v0x600003c75290_14 .array/port v0x600003c75290, 14;
v0x600003c75290_15 .array/port v0x600003c75290, 15;
E_0x600001b54f80/3 .event anyedge, v0x600003c75290_12, v0x600003c75290_13, v0x600003c75290_14, v0x600003c75290_15;
E_0x600001b54f80 .event/or E_0x600001b54f80/0, E_0x600001b54f80/1, E_0x600001b54f80/2, E_0x600001b54f80/3;
E_0x600001b54fc0/0 .event anyedge, v0x600003c75dd0_0, v0x600003c75170_0, v0x600003c75170_1, v0x600003c75170_2;
E_0x600001b54fc0/1 .event anyedge, v0x600003c75170_3, v0x600003c75170_4, v0x600003c75170_5, v0x600003c75170_6;
E_0x600001b54fc0/2 .event anyedge, v0x600003c75170_7, v0x600003c75170_8, v0x600003c75170_9, v0x600003c75170_10;
E_0x600001b54fc0/3 .event anyedge, v0x600003c75170_11, v0x600003c75170_12, v0x600003c75170_13, v0x600003c75170_14;
E_0x600001b54fc0/4 .event anyedge, v0x600003c75170_15, v0x600003c75200_0, v0x600003c75200_1, v0x600003c75200_2;
E_0x600001b54fc0/5 .event anyedge, v0x600003c75200_3, v0x600003c75200_4, v0x600003c75200_5, v0x600003c75200_6;
E_0x600001b54fc0/6 .event anyedge, v0x600003c75200_7, v0x600003c75200_8, v0x600003c75200_9, v0x600003c75200_10;
E_0x600001b54fc0/7 .event anyedge, v0x600003c75200_11, v0x600003c75200_12, v0x600003c75200_13, v0x600003c75200_14;
E_0x600001b54fc0/8 .event anyedge, v0x600003c75200_15, v0x600003c75050_0;
E_0x600001b54fc0 .event/or E_0x600001b54fc0/0, E_0x600001b54fc0/1, E_0x600001b54fc0/2, E_0x600001b54fc0/3, E_0x600001b54fc0/4, E_0x600001b54fc0/5, E_0x600001b54fc0/6, E_0x600001b54fc0/7, E_0x600001b54fc0/8;
S_0x142e9d630 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x142e9d040;
 .timescale 0 0;
P_0x600001b55000 .param/l "i" 1 10 137, +C4<01>;
S_0x142e9d7a0 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x142e9d040;
 .timescale 0 0;
P_0x600001b55080 .param/l "i" 1 10 137, +C4<010>;
S_0x142e9d910 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x142e9d040;
 .timescale 0 0;
P_0x600001b55100 .param/l "i" 1 10 137, +C4<011>;
S_0x142e9da80 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x142e9d040;
 .timescale 0 0;
P_0x600001b551c0 .param/l "i" 1 10 137, +C4<0100>;
S_0x142e9dbf0 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x142e9d040;
 .timescale 0 0;
P_0x600001b55240 .param/l "i" 1 10 137, +C4<0101>;
S_0x142e9dd60 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x142e9d040;
 .timescale 0 0;
P_0x600001b552c0 .param/l "i" 1 10 137, +C4<0110>;
S_0x142e9ded0 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x142e9d040;
 .timescale 0 0;
P_0x600001b55340 .param/l "i" 1 10 137, +C4<0111>;
S_0x142e9e040 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x142e9d040;
 .timescale 0 0;
P_0x600001b55180 .param/l "i" 1 10 137, +C4<01000>;
S_0x142e9e1b0 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x142e9d040;
 .timescale 0 0;
P_0x600001b55400 .param/l "i" 1 10 137, +C4<01001>;
S_0x142e9e320 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x142e9d040;
 .timescale 0 0;
P_0x600001b55480 .param/l "i" 1 10 137, +C4<01010>;
S_0x142e9e490 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x142e9d040;
 .timescale 0 0;
P_0x600001b55500 .param/l "i" 1 10 137, +C4<01011>;
S_0x142e9e600 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x142e9d040;
 .timescale 0 0;
P_0x600001b55580 .param/l "i" 1 10 137, +C4<01100>;
S_0x142e9e770 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x142e9d040;
 .timescale 0 0;
P_0x600001b55600 .param/l "i" 1 10 137, +C4<01101>;
S_0x142e9e8e0 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x142e9d040;
 .timescale 0 0;
P_0x600001b55680 .param/l "i" 1 10 137, +C4<01110>;
S_0x142e9ea50 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x142e9d040;
 .timescale 0 0;
P_0x600001b55700 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x142e96fb0;
T_2 ;
    %wait E_0x600001b69440;
    %load/vec4 v0x600003c17ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c17a80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c17b10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c179f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600003c17690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600003c17a80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600003c17a80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600003c17a80_0, 0;
T_2.2 ;
    %load/vec4 v0x600003c102d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600003c17b10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x600003c17b10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600003c17b10_0, 0;
T_2.5 ;
    %load/vec4 v0x600003c169a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600003c179f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x600003c179f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600003c179f0_0, 0;
T_2.8 ;
    %load/vec4 v0x600003c17840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x600003c17720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x600003c17a80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600003c17a80_0, 0;
T_2.11 ;
    %load/vec4 v0x600003c10480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x600003c10360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x600003c17b10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600003c17b10_0, 0;
T_2.14 ;
    %load/vec4 v0x600003c16b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x600003c16a30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x600003c179f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600003c179f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x142e96fb0;
T_3 ;
    %wait E_0x600001b69440;
    %load/vec4 v0x600003c17ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003c17d50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003c17960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003c17210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003c173c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003c16f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c170f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003c17600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c17840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003c10240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c10480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003c16910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c16b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c16c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c16d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c10090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c166d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c16760_0, 0;
    %fork t_1, S_0x142e6cd10;
    %jmp t_0;
    .scope S_0x142e6cd10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003c15440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600003c15440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600003c15440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003c17450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600003c15440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003c17330, 0, 4;
    %load/vec4 v0x600003c15440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c15440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x142e96fb0;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600003c17840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x600003c17720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c17840_0, 0;
T_3.4 ;
    %load/vec4 v0x600003c10480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x600003c10360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c10480_0, 0;
T_3.7 ;
    %load/vec4 v0x600003c16b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x600003c16a30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c16b50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c16c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c170f0_0, 0;
    %load/vec4 v0x600003c17d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003c17d50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x600003c17c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x600003c17cc0_0;
    %assign/vec4 v0x600003c17960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003c173c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c16d90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003c17d50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x600003c17960_0;
    %assign/vec4 v0x600003c16f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003c170f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003c17d50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x600003c17180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x600003c16fd0_0;
    %assign/vec4 v0x600003c17210_0, 0;
    %load/vec4 v0x600003c16fd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600003c166d0_0, 0;
    %load/vec4 v0x600003c16fd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600003c16760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600003c17d50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x600003c166d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003c16d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003c17d50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x600003c17960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003c17960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003c17d50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003c17d50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003c17d50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003c17d50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600003c17d50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x600003c173c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x600003c17960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600003c173c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003c17450, 0, 4;
    %load/vec4 v0x600003c17210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600003c173c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003c17330, 0, 4;
    %load/vec4 v0x600003c173c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600003c173c0_0, 0;
    %load/vec4 v0x600003c17960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003c17960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003c17d50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003c16d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003c17d50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x600003c173c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x600003c173c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600003c17330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x600003c173c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600003c17330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600003c173c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003c17330, 0, 4;
    %load/vec4 v0x600003c173c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600003c17450, 4;
    %assign/vec4 v0x600003c17960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x600003c173c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600003c173c0_0, 0;
    %load/vec4 v0x600003c17960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003c17960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003c17d50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003c16d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003c17d50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003c10090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600003c17d50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x600003c16520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003c16c70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600003c17d50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x600003c16520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003c17d50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x600003c166d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x600003c17960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003c17960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003c17d50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x600003c17210_0;
    %assign/vec4 v0x600003c17600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003c17840_0, 0;
    %load/vec4 v0x600003c17720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x600003c17960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003c17960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003c17d50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x600003c17210_0;
    %assign/vec4 v0x600003c10240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003c10480_0, 0;
    %load/vec4 v0x600003c10360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x600003c17960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003c17960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003c17d50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x600003c17210_0;
    %assign/vec4 v0x600003c16910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003c16b50_0, 0;
    %load/vec4 v0x600003c16a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x600003c17960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003c17960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003c17d50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x600003c16760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x600003c17960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003c17960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003c17d50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x600003c174e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x600003c17960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003c17960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003c17d50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x600003c10120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x600003c17960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003c17960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003c17d50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x600003c167f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x600003c17960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003c17960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003c17d50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x600003c16520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x600003c17960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003c17960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003c17d50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x600003c17e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c10090_0, 0;
    %load/vec4 v0x600003c17960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003c17960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003c17d50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x600003c17c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x600003c17cc0_0;
    %assign/vec4 v0x600003c17960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003c173c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c16c70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003c17d50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x600003c17c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c16d90_0, 0;
    %load/vec4 v0x600003c17cc0_0;
    %assign/vec4 v0x600003c17960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003c173c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003c17d50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x142e781f0;
T_4 ;
    %wait E_0x600001b69440;
    %load/vec4 v0x600003c086c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c10870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600003c08750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c087e0, 4;
    %assign/vec4 v0x600003c10870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x142e73550;
T_5 ;
    %wait E_0x600001b69440;
    %load/vec4 v0x600003c086c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003c10ab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600003c10ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600003c10ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003c10a20, 0, 4;
    %load/vec4 v0x600003c10ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c10ab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c10b40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600003c08750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c087e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003c10a20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003c10ab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x600003c10ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x600003c10ab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003c10a20, 4;
    %ix/getv/s 3, v0x600003c10ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003c10a20, 0, 4;
    %load/vec4 v0x600003c10ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c10ab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c10a20, 4;
    %assign/vec4 v0x600003c10b40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x142e6e8b0;
T_6 ;
    %wait E_0x600001b69440;
    %load/vec4 v0x600003c086c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003c10d80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600003c10d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600003c10d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003c10cf0, 0, 4;
    %load/vec4 v0x600003c10d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c10d80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c10e10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600003c08750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c087e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003c10cf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003c10d80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x600003c10d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x600003c10d80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003c10cf0, 4;
    %ix/getv/s 3, v0x600003c10d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003c10cf0, 0, 4;
    %load/vec4 v0x600003c10d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c10d80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c10cf0, 4;
    %assign/vec4 v0x600003c10e10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x142e0bc10;
T_7 ;
    %wait E_0x600001b69440;
    %load/vec4 v0x600003c086c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003c11050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600003c11050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600003c11050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003c10fc0, 0, 4;
    %load/vec4 v0x600003c11050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c11050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c110e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600003c08750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c087e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003c10fc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003c11050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x600003c11050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x600003c11050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003c10fc0, 4;
    %ix/getv/s 3, v0x600003c11050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003c10fc0, 0, 4;
    %load/vec4 v0x600003c11050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c11050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c10fc0, 4;
    %assign/vec4 v0x600003c110e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x142e1c0a0;
T_8 ;
    %wait E_0x600001b69440;
    %load/vec4 v0x600003c11b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c11d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c11680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c115f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003c11b00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600003c118c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600003c11cb0_0;
    %assign/vec4 v0x600003c11d40_0, 0;
T_8.2 ;
    %load/vec4 v0x600003c11830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600003c11560_0;
    %assign/vec4 v0x600003c11680_0, 0;
    %load/vec4 v0x600003c11680_0;
    %assign/vec4 v0x600003c115f0_0, 0;
    %load/vec4 v0x600003c11710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x600003c119e0_0;
    %assign/vec4 v0x600003c11b00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x600003c11a70_0;
    %load/vec4 v0x600003c119e0_0;
    %add;
    %assign/vec4 v0x600003c11b00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x142e0ff40;
T_9 ;
    %wait E_0x600001b69440;
    %load/vec4 v0x600003c130f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c132a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c12be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c12b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003c13060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600003c12e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600003c13210_0;
    %assign/vec4 v0x600003c132a0_0, 0;
T_9.2 ;
    %load/vec4 v0x600003c12d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x600003c12ac0_0;
    %assign/vec4 v0x600003c12be0_0, 0;
    %load/vec4 v0x600003c12be0_0;
    %assign/vec4 v0x600003c12b50_0, 0;
    %load/vec4 v0x600003c12c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x600003c12f40_0;
    %assign/vec4 v0x600003c13060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x600003c12fd0_0;
    %load/vec4 v0x600003c12f40_0;
    %add;
    %assign/vec4 v0x600003c13060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x142e04b10;
T_10 ;
    %wait E_0x600001b69440;
    %load/vec4 v0x600003c1c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c1c870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c1c1b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c1c120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003c1c630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600003c1c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600003c1c7e0_0;
    %assign/vec4 v0x600003c1c870_0, 0;
T_10.2 ;
    %load/vec4 v0x600003c1c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600003c1c090_0;
    %assign/vec4 v0x600003c1c1b0_0, 0;
    %load/vec4 v0x600003c1c1b0_0;
    %assign/vec4 v0x600003c1c120_0, 0;
    %load/vec4 v0x600003c1c240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600003c1c510_0;
    %assign/vec4 v0x600003c1c630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x600003c1c5a0_0;
    %load/vec4 v0x600003c1c510_0;
    %add;
    %assign/vec4 v0x600003c1c630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x142e16100;
T_11 ;
    %wait E_0x600001b69440;
    %load/vec4 v0x600003c1dc20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c1ddd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c1d710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c1d680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003c1db90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600003c1d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600003c1dd40_0;
    %assign/vec4 v0x600003c1ddd0_0, 0;
T_11.2 ;
    %load/vec4 v0x600003c1d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x600003c1d5f0_0;
    %assign/vec4 v0x600003c1d710_0, 0;
    %load/vec4 v0x600003c1d710_0;
    %assign/vec4 v0x600003c1d680_0, 0;
    %load/vec4 v0x600003c1d7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600003c1da70_0;
    %assign/vec4 v0x600003c1db90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600003c1db00_0;
    %load/vec4 v0x600003c1da70_0;
    %add;
    %assign/vec4 v0x600003c1db90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x142e99390;
T_12 ;
    %wait E_0x600001b69440;
    %load/vec4 v0x600003c1f180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c1f330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c1ec70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c1ebe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003c1f0f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600003c1eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600003c1f2a0_0;
    %assign/vec4 v0x600003c1f330_0, 0;
T_12.2 ;
    %load/vec4 v0x600003c1ee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600003c1eb50_0;
    %assign/vec4 v0x600003c1ec70_0, 0;
    %load/vec4 v0x600003c1ec70_0;
    %assign/vec4 v0x600003c1ebe0_0, 0;
    %load/vec4 v0x600003c1ed00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600003c1efd0_0;
    %assign/vec4 v0x600003c1f0f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600003c1f060_0;
    %load/vec4 v0x600003c1efd0_0;
    %add;
    %assign/vec4 v0x600003c1f0f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x142e939d0;
T_13 ;
    %wait E_0x600001b69440;
    %load/vec4 v0x600003c18750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c18900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c18240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c181b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003c186c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600003c18480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600003c18870_0;
    %assign/vec4 v0x600003c18900_0, 0;
T_13.2 ;
    %load/vec4 v0x600003c183f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600003c18120_0;
    %assign/vec4 v0x600003c18240_0, 0;
    %load/vec4 v0x600003c18240_0;
    %assign/vec4 v0x600003c181b0_0, 0;
    %load/vec4 v0x600003c182d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x600003c185a0_0;
    %assign/vec4 v0x600003c186c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600003c18630_0;
    %load/vec4 v0x600003c185a0_0;
    %add;
    %assign/vec4 v0x600003c186c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x142e91380;
T_14 ;
    %wait E_0x600001b69440;
    %load/vec4 v0x600003c19cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c19e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c197a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c19710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003c19c20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600003c199e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600003c19dd0_0;
    %assign/vec4 v0x600003c19e60_0, 0;
T_14.2 ;
    %load/vec4 v0x600003c19950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600003c19680_0;
    %assign/vec4 v0x600003c197a0_0, 0;
    %load/vec4 v0x600003c197a0_0;
    %assign/vec4 v0x600003c19710_0, 0;
    %load/vec4 v0x600003c19830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600003c19b00_0;
    %assign/vec4 v0x600003c19c20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600003c19b90_0;
    %load/vec4 v0x600003c19b00_0;
    %add;
    %assign/vec4 v0x600003c19c20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x142e8ed30;
T_15 ;
    %wait E_0x600001b69440;
    %load/vec4 v0x600003c1b210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c1b3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c1ad00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c1ac70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003c1b180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600003c1af40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600003c1b330_0;
    %assign/vec4 v0x600003c1b3c0_0, 0;
T_15.2 ;
    %load/vec4 v0x600003c1aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600003c1abe0_0;
    %assign/vec4 v0x600003c1ad00_0, 0;
    %load/vec4 v0x600003c1ad00_0;
    %assign/vec4 v0x600003c1ac70_0, 0;
    %load/vec4 v0x600003c1ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600003c1b060_0;
    %assign/vec4 v0x600003c1b180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x600003c1b0f0_0;
    %load/vec4 v0x600003c1b060_0;
    %add;
    %assign/vec4 v0x600003c1b180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x142e89f20;
T_16 ;
    %wait E_0x600001b69440;
    %load/vec4 v0x600003c047e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c04990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c042d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c04240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003c04750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600003c04510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600003c04900_0;
    %assign/vec4 v0x600003c04990_0, 0;
T_16.2 ;
    %load/vec4 v0x600003c04480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x600003c041b0_0;
    %assign/vec4 v0x600003c042d0_0, 0;
    %load/vec4 v0x600003c042d0_0;
    %assign/vec4 v0x600003c04240_0, 0;
    %load/vec4 v0x600003c04360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600003c04630_0;
    %assign/vec4 v0x600003c04750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x600003c046c0_0;
    %load/vec4 v0x600003c04630_0;
    %add;
    %assign/vec4 v0x600003c04750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x142e878d0;
T_17 ;
    %wait E_0x600001b69440;
    %load/vec4 v0x600003c05d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c05ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c05830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c057a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003c05cb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600003c05a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600003c05e60_0;
    %assign/vec4 v0x600003c05ef0_0, 0;
T_17.2 ;
    %load/vec4 v0x600003c059e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600003c05710_0;
    %assign/vec4 v0x600003c05830_0, 0;
    %load/vec4 v0x600003c05830_0;
    %assign/vec4 v0x600003c057a0_0, 0;
    %load/vec4 v0x600003c058c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600003c05b90_0;
    %assign/vec4 v0x600003c05cb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600003c05c20_0;
    %load/vec4 v0x600003c05b90_0;
    %add;
    %assign/vec4 v0x600003c05cb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x142e85280;
T_18 ;
    %wait E_0x600001b69440;
    %load/vec4 v0x600003c072a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c07450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c06d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c06d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003c07210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600003c06fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x600003c073c0_0;
    %assign/vec4 v0x600003c07450_0, 0;
T_18.2 ;
    %load/vec4 v0x600003c06f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600003c06c70_0;
    %assign/vec4 v0x600003c06d90_0, 0;
    %load/vec4 v0x600003c06d90_0;
    %assign/vec4 v0x600003c06d00_0, 0;
    %load/vec4 v0x600003c06e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x600003c070f0_0;
    %assign/vec4 v0x600003c07210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600003c07180_0;
    %load/vec4 v0x600003c070f0_0;
    %add;
    %assign/vec4 v0x600003c07210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x142e82c30;
T_19 ;
    %wait E_0x600001b69440;
    %load/vec4 v0x600003c00870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c00a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c00360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c002d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003c007e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600003c005a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600003c00990_0;
    %assign/vec4 v0x600003c00a20_0, 0;
T_19.2 ;
    %load/vec4 v0x600003c00510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600003c00240_0;
    %assign/vec4 v0x600003c00360_0, 0;
    %load/vec4 v0x600003c00360_0;
    %assign/vec4 v0x600003c002d0_0, 0;
    %load/vec4 v0x600003c003f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x600003c006c0_0;
    %assign/vec4 v0x600003c007e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600003c00750_0;
    %load/vec4 v0x600003c006c0_0;
    %add;
    %assign/vec4 v0x600003c007e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x142e80750;
T_20 ;
    %wait E_0x600001b69440;
    %load/vec4 v0x600003c01dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c01f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c018c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c01830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003c01d40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600003c01b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600003c01ef0_0;
    %assign/vec4 v0x600003c01f80_0, 0;
T_20.2 ;
    %load/vec4 v0x600003c01a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x600003c017a0_0;
    %assign/vec4 v0x600003c018c0_0, 0;
    %load/vec4 v0x600003c018c0_0;
    %assign/vec4 v0x600003c01830_0, 0;
    %load/vec4 v0x600003c01950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600003c01c20_0;
    %assign/vec4 v0x600003c01d40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600003c01cb0_0;
    %load/vec4 v0x600003c01c20_0;
    %add;
    %assign/vec4 v0x600003c01d40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x142e7e100;
T_21 ;
    %wait E_0x600001b69440;
    %load/vec4 v0x600003c03330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c034e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c02e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c02d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003c032a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600003c03060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600003c03450_0;
    %assign/vec4 v0x600003c034e0_0, 0;
T_21.2 ;
    %load/vec4 v0x600003c02fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600003c02d00_0;
    %assign/vec4 v0x600003c02e20_0, 0;
    %load/vec4 v0x600003c02e20_0;
    %assign/vec4 v0x600003c02d90_0, 0;
    %load/vec4 v0x600003c02eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600003c03180_0;
    %assign/vec4 v0x600003c032a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600003c03210_0;
    %load/vec4 v0x600003c03180_0;
    %add;
    %assign/vec4 v0x600003c032a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x142e7bab0;
T_22 ;
    %wait E_0x600001b69440;
    %load/vec4 v0x600003c0c900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c0cab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c0c3f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c0c360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003c0c870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600003c0c630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600003c0ca20_0;
    %assign/vec4 v0x600003c0cab0_0, 0;
T_22.2 ;
    %load/vec4 v0x600003c0c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x600003c0c2d0_0;
    %assign/vec4 v0x600003c0c3f0_0, 0;
    %load/vec4 v0x600003c0c3f0_0;
    %assign/vec4 v0x600003c0c360_0, 0;
    %load/vec4 v0x600003c0c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600003c0c750_0;
    %assign/vec4 v0x600003c0c870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x600003c0c7e0_0;
    %load/vec4 v0x600003c0c750_0;
    %add;
    %assign/vec4 v0x600003c0c870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x142e747c0;
T_23 ;
    %wait E_0x600001b69440;
    %load/vec4 v0x600003c0de60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c0e010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c0d950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c0d8c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003c0ddd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600003c0db90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600003c0df80_0;
    %assign/vec4 v0x600003c0e010_0, 0;
T_23.2 ;
    %load/vec4 v0x600003c0db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600003c0d830_0;
    %assign/vec4 v0x600003c0d950_0, 0;
    %load/vec4 v0x600003c0d950_0;
    %assign/vec4 v0x600003c0d8c0_0, 0;
    %load/vec4 v0x600003c0d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600003c0dcb0_0;
    %assign/vec4 v0x600003c0ddd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600003c0dd40_0;
    %load/vec4 v0x600003c0dcb0_0;
    %add;
    %assign/vec4 v0x600003c0ddd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x142e8b470;
T_24 ;
    %wait E_0x600001b69440;
    %load/vec4 v0x600003c086c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003c105a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x600003c105a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600003c105a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003c10510, 0, 4;
    %load/vec4 v0x600003c105a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c105a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600003c08360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c083f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003c10510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003c105a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x600003c105a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x600003c105a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003c10510, 4;
    %ix/getv/s 3, v0x600003c105a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003c10510, 0, 4;
    %load/vec4 v0x600003c105a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c105a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x142e867d0;
T_25 ;
    %wait E_0x600001b69440;
    %load/vec4 v0x600003c086c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003c106c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x600003c106c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600003c106c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003c10630, 0, 4;
    %load/vec4 v0x600003c106c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c106c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600003c08360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c083f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003c10630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003c106c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x600003c106c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x600003c106c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003c10630, 4;
    %ix/getv/s 3, v0x600003c106c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003c10630, 0, 4;
    %load/vec4 v0x600003c106c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c106c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x142e81b30;
T_26 ;
    %wait E_0x600001b69440;
    %load/vec4 v0x600003c086c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003c107e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x600003c107e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600003c107e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003c10750, 0, 4;
    %load/vec4 v0x600003c107e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c107e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600003c08360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c083f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003c10750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003c107e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x600003c107e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x600003c107e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003c10750, 4;
    %ix/getv/s 3, v0x600003c107e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003c10750, 0, 4;
    %load/vec4 v0x600003c107e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c107e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x142e6c8d0;
T_27 ;
    %wait E_0x600001b69440;
    %load/vec4 v0x600003c086c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003c08990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003c08090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600003c08a20_0;
    %assign/vec4 v0x600003c08990_0, 0;
    %load/vec4 v0x600003c08120_0;
    %assign/vec4 v0x600003c08090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x142e6c8d0;
T_28 ;
    %wait E_0x600001b69d40;
    %load/vec4 v0x600003c08990_0;
    %store/vec4 v0x600003c08a20_0, 0, 3;
    %load/vec4 v0x600003c08090_0;
    %store/vec4 v0x600003c08120_0, 0, 16;
    %load/vec4 v0x600003c08990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x600003c08900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600003c08bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x600003c08a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003c08120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x600003c08bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600003c08a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003c08120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x600003c08090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600003c08120_0, 0, 16;
    %load/vec4 v0x600003c0fe70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600003c08090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600003c08a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003c08120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x600003c08090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600003c08120_0, 0, 16;
    %load/vec4 v0x600003c082d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600003c08090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600003c08a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003c08120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600003c08a20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x142e9d4c0;
T_29 ;
    %wait E_0x600001b54fc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %load/vec4 v0x600003c75dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x600003c75050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x142e9d4c0;
T_30 ;
    %wait E_0x600001b54f80;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003c74990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x142e9d630;
T_31 ;
    %wait E_0x600001b54fc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %load/vec4 v0x600003c75dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x600003c75050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x142e9d630;
T_32 ;
    %wait E_0x600001b54f80;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003c74990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x142e9d7a0;
T_33 ;
    %wait E_0x600001b54fc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %load/vec4 v0x600003c75dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600003c75050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x142e9d7a0;
T_34 ;
    %wait E_0x600001b54f80;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003c74990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x142e9d910;
T_35 ;
    %wait E_0x600001b54fc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %load/vec4 v0x600003c75dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600003c75050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x142e9d910;
T_36 ;
    %wait E_0x600001b54f80;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003c74990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x142e9da80;
T_37 ;
    %wait E_0x600001b54fc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %load/vec4 v0x600003c75dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600003c75050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x142e9da80;
T_38 ;
    %wait E_0x600001b54f80;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003c74990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x142e9dbf0;
T_39 ;
    %wait E_0x600001b54fc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %load/vec4 v0x600003c75dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600003c75050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x142e9dbf0;
T_40 ;
    %wait E_0x600001b54f80;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003c74990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x142e9dd60;
T_41 ;
    %wait E_0x600001b54fc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %load/vec4 v0x600003c75dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600003c75050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x142e9dd60;
T_42 ;
    %wait E_0x600001b54f80;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003c74990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x142e9ded0;
T_43 ;
    %wait E_0x600001b54fc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %load/vec4 v0x600003c75dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600003c75050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x142e9ded0;
T_44 ;
    %wait E_0x600001b54f80;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003c74990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x142e9e040;
T_45 ;
    %wait E_0x600001b54fc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %load/vec4 v0x600003c75dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600003c75050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x142e9e040;
T_46 ;
    %wait E_0x600001b54f80;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003c74990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x142e9e1b0;
T_47 ;
    %wait E_0x600001b54fc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %load/vec4 v0x600003c75dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600003c75050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x142e9e1b0;
T_48 ;
    %wait E_0x600001b54f80;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003c74990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x142e9e320;
T_49 ;
    %wait E_0x600001b54fc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %load/vec4 v0x600003c75dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600003c75050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x142e9e320;
T_50 ;
    %wait E_0x600001b54f80;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003c74990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x142e9e490;
T_51 ;
    %wait E_0x600001b54fc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %load/vec4 v0x600003c75dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600003c75050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x142e9e490;
T_52 ;
    %wait E_0x600001b54f80;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003c74990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x142e9e600;
T_53 ;
    %wait E_0x600001b54fc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %load/vec4 v0x600003c75dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600003c75050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x142e9e600;
T_54 ;
    %wait E_0x600001b54f80;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003c74990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x142e9e770;
T_55 ;
    %wait E_0x600001b54fc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %load/vec4 v0x600003c75dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600003c75050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x142e9e770;
T_56 ;
    %wait E_0x600001b54f80;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003c74990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x142e9e8e0;
T_57 ;
    %wait E_0x600001b54fc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %load/vec4 v0x600003c75dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600003c75050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x142e9e8e0;
T_58 ;
    %wait E_0x600001b54f80;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003c74990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x142e9ea50;
T_59 ;
    %wait E_0x600001b54fc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %load/vec4 v0x600003c75dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600003c75050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c75290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x142e9ea50;
T_60 ;
    %wait E_0x600001b54f80;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003c74990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x142e9d040;
T_61 ;
    %wait E_0x600001b54ec0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003c750e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x600003c750e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x600003c750e0_0;
    %load/vec4a v0x600003c75170, 4;
    %ix/getv/s 4, v0x600003c750e0_0;
    %store/vec4a v0x600003c75560, 4, 0;
    %load/vec4 v0x600003c750e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c750e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003c75c20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x600003c75c20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003c750e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x600003c750e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600003c75c20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x600003c75dd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x600003c75c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003c750e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003c75560, 4;
    %load/vec4 v0x600003c75c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003c750e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003c75560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x600003c75c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003c750e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003c75560, 4;
    %load/vec4 v0x600003c75c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003c750e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003c75560, 4;
    %add;
    %load/vec4 v0x600003c75c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003c750e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003c75560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x600003c75c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003c750e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003c75560, 4;
    %load/vec4 v0x600003c75c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003c750e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003c75560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x600003c75c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003c750e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003c75560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x600003c75c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003c750e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003c75560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x600003c75c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003c750e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003c75560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x600003c75c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003c750e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003c75560, 4;
    %load/vec4 v0x600003c75c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003c750e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003c75560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x600003c75c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003c750e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003c75560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x600003c75c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003c750e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003c75560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x600003c75c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003c750e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003c75560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600003c750e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c750e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x600003c75c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c75c20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c75560, 4;
    %store/vec4 v0x600003c754d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x142e9d040;
T_62 ;
    %wait E_0x600001b69440;
    %load/vec4 v0x600003c755f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003c75cb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003c74c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003c74f30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003c74900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c75b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c758c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c74ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c75dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003c75ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003c76130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003c762e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003c75050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003c753b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003c74e10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c75b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c758c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c74ea0_0, 0;
    %load/vec4 v0x600003c75cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003c75cb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x600003c74cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x600003c74ab0_0;
    %assign/vec4 v0x600003c74c60_0, 0;
    %load/vec4 v0x600003c75d40_0;
    %assign/vec4 v0x600003c75dd0_0, 0;
    %load/vec4 v0x600003c75e60_0;
    %assign/vec4 v0x600003c75ef0_0, 0;
    %load/vec4 v0x600003c76010_0;
    %assign/vec4 v0x600003c76130_0, 0;
    %load/vec4 v0x600003c761c0_0;
    %assign/vec4 v0x600003c762e0_0, 0;
    %load/vec4 v0x600003c74fc0_0;
    %assign/vec4 v0x600003c75050_0, 0;
    %load/vec4 v0x600003c75320_0;
    %assign/vec4 v0x600003c753b0_0, 0;
    %load/vec4 v0x600003c74d80_0;
    %assign/vec4 v0x600003c74e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600003c75cb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x600003c74e10_0;
    %assign/vec4 v0x600003c74f30_0, 0;
    %load/vec4 v0x600003c753b0_0;
    %assign/vec4 v0x600003c74900_0, 0;
    %load/vec4 v0x600003c75dd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600003c75cb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003c758c0_0, 0;
    %load/vec4 v0x600003c753b0_0;
    %assign/vec4 v0x600003c75710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600003c75cb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003c75b90_0, 0;
    %load/vec4 v0x600003c753b0_0;
    %assign/vec4 v0x600003c75710_0, 0;
    %load/vec4 v0x600003c760a0_0;
    %assign/vec4 v0x600003c75a70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600003c75cb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003c75cb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003c75cb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003c75cb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x600003c74990_0;
    %load/vec4 v0x600003c75ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003c75f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003c75cb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x600003c75950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x600003c75dd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600003c75cb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003c75cb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x600003c757a0_0;
    %load/vec4 v0x600003c75ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003c75f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003c75cb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600003c754d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003c75ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003c75f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003c75cb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003c74ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003c75cb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x142e6d150;
T_63 ;
    %wait E_0x600001b69440;
    %load/vec4 v0x600003c14cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003c15320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c14b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003c14bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003c14360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003c14c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003c143f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003c147e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003c14ab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003c14630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003c146c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003c14900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003c14990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600003c14480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003c14e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600003c15170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c15290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c14fc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003c2b450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003c2b060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c2b570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c2b180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c2b720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c2b330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600003c2bcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c2bde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c2c6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c2bb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c14510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c15290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c14fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c14510_0, 0;
    %load/vec4 v0x600003c15320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003c15320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x600003c142d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x600003c153b0_0;
    %assign/vec4 v0x600003c14b40_0, 0;
    %load/vec4 v0x600003c145a0_0;
    %assign/vec4 v0x600003c14630_0, 0;
    %load/vec4 v0x600003c14870_0;
    %assign/vec4 v0x600003c14900_0, 0;
    %load/vec4 v0x600003c14000_0;
    %assign/vec4 v0x600003c14c60_0, 0;
    %load/vec4 v0x600003c2c630_0;
    %assign/vec4 v0x600003c143f0_0, 0;
    %load/vec4 v0x600003c14750_0;
    %assign/vec4 v0x600003c147e0_0, 0;
    %load/vec4 v0x600003c14a20_0;
    %assign/vec4 v0x600003c14ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003c15320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x600003c14630_0;
    %assign/vec4 v0x600003c146c0_0, 0;
    %load/vec4 v0x600003c14900_0;
    %assign/vec4 v0x600003c14990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003c14bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003c14360_0, 0;
    %load/vec4 v0x600003c14b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600003c15320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003c15320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003c15320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x600003c146c0_0;
    %assign/vec4 v0x600003c2b060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c2b180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003c2b330_0, 0;
    %load/vec4 v0x600003c2b210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x600003c2b330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c2b330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003c2bb10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600003c15320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x600003c2bba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x600003c2bb10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x600003c2b960_0;
    %assign/vec4 v0x600003c14480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c2bb10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003c15320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x600003c14990_0;
    %assign/vec4 v0x600003c14e10_0, 0;
    %load/vec4 v0x600003c14480_0;
    %assign/vec4 v0x600003c15170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003c15290_0, 0;
    %load/vec4 v0x600003c15050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600003c15320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x600003c14990_0;
    %assign/vec4 v0x600003c14e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003c14fc0_0, 0;
    %load/vec4 v0x600003c15050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600003c15320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600003c15320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x600003c14ea0_0;
    %assign/vec4 v0x600003c14480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600003c15320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x600003c146c0_0;
    %assign/vec4 v0x600003c2b450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003c2b570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003c2b720_0, 0;
    %load/vec4 v0x600003c2b600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x600003c2b720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c2b720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600003c15320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x600003c14480_0;
    %assign/vec4 v0x600003c2bcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003c2bde0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003c2c6c0_0, 0;
    %load/vec4 v0x600003c2be70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x600003c2c6c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c2c6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c2bde0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003c15320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x600003c2b8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600003c15320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x600003c14360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600003c14360_0, 0;
    %load/vec4 v0x600003c146c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600003c146c0_0, 0;
    %load/vec4 v0x600003c14990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600003c14990_0, 0;
    %load/vec4 v0x600003c143f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600003c14360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600003c15320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x600003c14b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600003c15320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003c15320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003c15320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x600003c14bd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600003c14bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003c14360_0, 0;
    %load/vec4 v0x600003c14c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600003c14bd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600003c15320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x600003c14630_0;
    %load/vec4 v0x600003c14bd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600003c147e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600003c146c0_0, 0;
    %load/vec4 v0x600003c14900_0;
    %load/vec4 v0x600003c14bd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600003c14ab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600003c14990_0, 0;
    %load/vec4 v0x600003c14b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600003c15320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003c15320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003c15320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003c14510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003c15320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x142ea23a0;
T_64 ;
    %wait E_0x600001b542c0;
    %load/vec4 v0x600003c090e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x600003c09050_0;
    %load/vec4 v0x600003c08cf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003c08ea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x600003c08fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600003c08cf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003c08ea0, 4;
    %assign/vec4 v0x600003c08f30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x142ea23a0;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003c08e10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600003c08e10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003c08e10_0;
    %store/vec4a v0x600003c08ea0, 4, 0;
    %load/vec4 v0x600003c08e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c08e10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x142ea2680;
T_66 ;
    %wait E_0x600001b542c0;
    %load/vec4 v0x600003c095f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600003c09560_0;
    %load/vec4 v0x600003c09200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003c093b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x600003c094d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600003c09200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003c093b0, 4;
    %assign/vec4 v0x600003c09440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x142ea2680;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003c09320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600003c09320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003c09320_0;
    %store/vec4a v0x600003c093b0, 4, 0;
    %load/vec4 v0x600003c09320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c09320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x142e9c710;
T_68 ;
    %wait E_0x600001b542c0;
    %load/vec4 v0x600003c09b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600003c09a70_0;
    %load/vec4 v0x600003c09710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003c098c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x600003c099e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600003c09710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003c098c0, 4;
    %assign/vec4 v0x600003c09950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x142e9c710;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003c09830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600003c09830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003c09830_0;
    %store/vec4a v0x600003c098c0, 4, 0;
    %load/vec4 v0x600003c09830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c09830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x142e9c9f0;
T_70 ;
    %wait E_0x600001b542c0;
    %load/vec4 v0x600003c0a010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600003c09f80_0;
    %load/vec4 v0x600003c09c20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003c09dd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x600003c09ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600003c09c20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003c09dd0, 4;
    %assign/vec4 v0x600003c09e60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x142e9c9f0;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003c09d40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600003c09d40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003c09d40_0;
    %store/vec4a v0x600003c09dd0, 4, 0;
    %load/vec4 v0x600003c09d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c09d40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x142e6b290;
T_72 ;
    %wait E_0x600001b54180;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003c0a2e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x600003c0a2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x600003c0b960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x600003c0a6d0_0;
    %pad/u 32;
    %load/vec4 v0x600003c0a2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4 v0x600003c0bc30_0, 4, 1;
    %load/vec4 v0x600003c0b450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x600003c0a520_0;
    %pad/u 32;
    %load/vec4 v0x600003c0a2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4 v0x600003c0bb10_0, 4, 1;
    %load/vec4 v0x600003c0b720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x600003c0a640_0;
    %pad/u 32;
    %load/vec4 v0x600003c0a2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4 v0x600003c0bba0_0, 4, 1;
    %load/vec4 v0x600003c741b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x600003c74000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x600003c0a910_0;
    %pad/u 32;
    %load/vec4 v0x600003c0a2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4 v0x600003c0bcc0_0, 4, 1;
    %load/vec4 v0x600003c0af40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x600003c0ad90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x600003c0a400_0;
    %pad/u 32;
    %load/vec4 v0x600003c0a2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4 v0x600003c0ba80_0, 4, 1;
    %load/vec4 v0x600003c0a2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c0a2e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x142e6b290;
T_73 ;
    %wait E_0x600001b54140;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003c0a2e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x600003c0a2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x600003c0bc30_0;
    %load/vec4 v0x600003c0a2e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4 v0x600003c0b180_0, 4, 1;
    %load/vec4 v0x600003c0bb10_0;
    %load/vec4 v0x600003c0a2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x600003c0bc30_0;
    %load/vec4 v0x600003c0a2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4 v0x600003c0b060_0, 4, 1;
    %load/vec4 v0x600003c0bba0_0;
    %load/vec4 v0x600003c0a2e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x600003c0bc30_0;
    %load/vec4 v0x600003c0a2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x600003c0bb10_0;
    %load/vec4 v0x600003c0a2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4 v0x600003c0b0f0_0, 4, 1;
    %load/vec4 v0x600003c0bcc0_0;
    %load/vec4 v0x600003c0a2e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x600003c0bc30_0;
    %load/vec4 v0x600003c0a2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x600003c0bb10_0;
    %load/vec4 v0x600003c0a2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x600003c0bba0_0;
    %load/vec4 v0x600003c0a2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4 v0x600003c0b210_0, 4, 1;
    %load/vec4 v0x600003c0ba80_0;
    %load/vec4 v0x600003c0a2e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x600003c0bc30_0;
    %load/vec4 v0x600003c0a2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x600003c0bb10_0;
    %load/vec4 v0x600003c0a2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x600003c0bba0_0;
    %load/vec4 v0x600003c0a2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x600003c0bcc0_0;
    %load/vec4 v0x600003c0a2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4 v0x600003c0afd0_0, 4, 1;
    %load/vec4 v0x600003c0b180_0;
    %load/vec4 v0x600003c0a2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x600003c743f0_0;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4a v0x600003c0a370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4a v0x600003c0aa30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4 v0x600003c0aac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4 v0x600003c0a880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x600003c0b060_0;
    %load/vec4 v0x600003c0a2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x600003c742d0_0;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4a v0x600003c0a370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4a v0x600003c0aa30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4 v0x600003c0aac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4 v0x600003c0a880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x600003c0b0f0_0;
    %load/vec4 v0x600003c0a2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x600003c74360_0;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4a v0x600003c0a370, 4, 0;
    %load/vec4 v0x600003c0b690_0;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4a v0x600003c0aa30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4 v0x600003c0aac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4 v0x600003c0a880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x600003c0b210_0;
    %load/vec4 v0x600003c0a2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x600003c74480_0;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4a v0x600003c0a370, 4, 0;
    %load/vec4 v0x600003c74120_0;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4a v0x600003c0aa30, 4, 0;
    %load/vec4 v0x600003c741b0_0;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4 v0x600003c0aac0_0, 4, 1;
    %load/vec4 v0x600003c74000_0;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4 v0x600003c0a880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x600003c0afd0_0;
    %load/vec4 v0x600003c0a2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x600003c74240_0;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4a v0x600003c0a370, 4, 0;
    %load/vec4 v0x600003c0aeb0_0;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4a v0x600003c0aa30, 4, 0;
    %load/vec4 v0x600003c0af40_0;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4 v0x600003c0aac0_0, 4, 1;
    %load/vec4 v0x600003c0ad90_0;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4 v0x600003c0a880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4a v0x600003c0a370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4a v0x600003c0aa30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4 v0x600003c0aac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600003c0a2e0_0;
    %store/vec4 v0x600003c0a880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x600003c0a2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c0a2e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x142e6b290;
T_74 ;
    %wait E_0x600001b542c0;
    %load/vec4 v0x600003c0a6d0_0;
    %assign/vec4 v0x600003c0a760_0, 0;
    %load/vec4 v0x600003c0a520_0;
    %assign/vec4 v0x600003c0a5b0_0, 0;
    %load/vec4 v0x600003c0a910_0;
    %assign/vec4 v0x600003c0a9a0_0, 0;
    %load/vec4 v0x600003c0a400_0;
    %assign/vec4 v0x600003c0a490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x142e6b290;
T_75 ;
    %wait E_0x600001b540c0;
    %load/vec4 v0x600003c0a760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003c0a7f0, 4;
    %store/vec4 v0x600003c0b8d0_0, 0, 256;
    %load/vec4 v0x600003c0a5b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003c0a7f0, 4;
    %store/vec4 v0x600003c0b3c0_0, 0, 256;
    %load/vec4 v0x600003c0a9a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003c0a7f0, 4;
    %store/vec4 v0x600003c0bf00_0, 0, 256;
    %load/vec4 v0x600003c0a490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003c0a7f0, 4;
    %store/vec4 v0x600003c0ad00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x142eac2e0;
T_76 ;
    %wait E_0x600001b69440;
    %load/vec4 v0x600003c72010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003c70360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c703f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x600003c706c0_0;
    %assign/vec4 v0x600003c703f0_0, 0;
    %load/vec4 v0x600003c706c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x600003c705a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600003c702d0, 4;
    %assign/vec4 v0x600003c70360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x142eac2e0;
T_77 ;
    %wait E_0x600001b542c0;
    %load/vec4 v0x600003c71d40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x600003c71cb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x600003c71c20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x600003c71b90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600003c71b00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003c702d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x142eac2e0;
T_78 ;
    %wait E_0x600001b69440;
    %load/vec4 v0x600003c72010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c72be0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003c72b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c770f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c77180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c71680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003c77060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x600003c71710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600003c72be0_0, 0;
    %load/vec4 v0x600003c70e10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600003c72b50_0, 0;
    %load/vec4 v0x600003c71710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600003c770f0_0, 0;
    %load/vec4 v0x600003c770f0_0;
    %assign/vec4 v0x600003c77180_0, 0;
    %load/vec4 v0x600003c715f0_0;
    %assign/vec4 v0x600003c71680_0, 0;
    %load/vec4 v0x600003c70ab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600003c77060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x142eac2e0;
T_79 ;
    %wait E_0x600001b69440;
    %load/vec4 v0x600003c72010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003c71710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003c70ea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003c713b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003c70e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c715f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003c71440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c70f30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c715f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c70f30_0, 0;
    %load/vec4 v0x600003c72370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x600003c71200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x600003c71710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x600003c71710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x600003c713b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600003c713b0_0, 0;
T_79.2 ;
    %load/vec4 v0x600003c71710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003c71440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003c713b0_0, 0;
    %load/vec4 v0x600003c70870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003c71440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003c70e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600003c71710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x600003c719e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x600003c70e10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600003c70e10_0, 0;
    %load/vec4 v0x600003c70e10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003c715f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003c70ea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600003c71710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x600003c70bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x600003c70ea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600003c70ea0_0, 0;
T_79.19 ;
    %load/vec4 v0x600003c72250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600003c71710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x600003c713b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003c71710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003c70f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003c71710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x142e9c1a0;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003c737b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003c73f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003c7c2d0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600003c7c360_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003c738d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003c7c000_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600003c73a80_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600003c739f0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003c73c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003c73b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003c73de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003c73060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003c72e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003c73690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003c732a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003c734e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003c733c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600003c73210_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600003c73330_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x142e9c1a0;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x600003c737b0_0;
    %inv;
    %store/vec4 v0x600003c737b0_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x142e9c1a0;
T_82 ;
    %vpi_call/w 3 95 "$display", "\000" {0 0 0};
    %vpi_call/w 3 96 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 97 "$display", "\342\225\221          2\303\2272 MaxPool Test: 4\303\2274 \342\206\222 2\303\2272                         \342\225\221" {0 0 0};
    %vpi_call/w 3 98 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 99 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003c73840_0, 0, 32;
    %vpi_call/w 3 106 "$display", "[SETUP] Initializing input matrix..." {0 0 0};
    %pushi/vec4 2147491840, 0, 236;
    %concati/vec4 327681, 0, 20;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c08ea0, 4, 0;
    %pushi/vec4 3221258240, 0, 237;
    %concati/vec4 458755, 0, 19;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c08ea0, 4, 0;
    %pushi/vec4 3758129152, 0, 237;
    %concati/vec4 196617, 0, 19;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c08ea0, 4, 0;
    %pushi/vec4 2147680257, 0, 239;
    %concati/vec4 5, 0, 17;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003c08ea0, 4, 0;
    %vpi_call/w 3 153 "$display", "  Window 0: [1,5,2,8] \342\206\222 expected max = 8" {0 0 0};
    %vpi_call/w 3 154 "$display", "  Window 1: [3,7,4,6] \342\206\222 expected max = 7" {0 0 0};
    %vpi_call/w 3 155 "$display", "  Window 2: [9,3,4,7] \342\206\222 expected max = 9" {0 0 0};
    %vpi_call/w 3 156 "$display", "  Window 3: [5,2,6,1] \342\206\222 expected max = 6" {0 0 0};
    %vpi_call/w 3 161 "$display", "\000" {0 0 0};
    %vpi_call/w 3 162 "$display", "[SETUP] Loading MaxPool program..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003c73960_0, 0, 32;
    %pushi/vec4 2348810240, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600003c73960_0;
    %store/vec4a v0x600003c702d0, 4, 0;
    %load/vec4 v0x600003c73960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c73960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600003c73960_0;
    %store/vec4a v0x600003c702d0, 4, 0;
    %load/vec4 v0x600003c73960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c73960_0, 0, 32;
    %pushi/vec4 2287992832, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600003c73960_0;
    %store/vec4a v0x600003c702d0, 4, 0;
    %load/vec4 v0x600003c73960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c73960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600003c73960_0;
    %store/vec4a v0x600003c702d0, 4, 0;
    %load/vec4 v0x600003c73960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c73960_0, 0, 32;
    %pushi/vec4 2353070080, 0, 38;
    %concati/vec4 2147483648, 0, 37;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 0, 0, 17;
    %ix/getv/s 4, v0x600003c73960_0;
    %store/vec4a v0x600003c702d0, 4, 0;
    %load/vec4 v0x600003c73960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c73960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600003c73960_0;
    %store/vec4a v0x600003c702d0, 4, 0;
    %load/vec4 v0x600003c73960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c73960_0, 0, 32;
    %pushi/vec4 2348941312, 0, 38;
    %concati/vec4 2147483656, 0, 43;
    %concati/vec4 0, 0, 47;
    %ix/getv/s 4, v0x600003c73960_0;
    %store/vec4a v0x600003c702d0, 4, 0;
    %load/vec4 v0x600003c73960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c73960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600003c73960_0;
    %store/vec4a v0x600003c702d0, 4, 0;
    %load/vec4 v0x600003c73960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c73960_0, 0, 32;
    %pushi/vec4 2288128128, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600003c73960_0;
    %store/vec4a v0x600003c702d0, 4, 0;
    %load/vec4 v0x600003c73960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c73960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600003c73960_0;
    %store/vec4a v0x600003c702d0, 4, 0;
    %load/vec4 v0x600003c73960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c73960_0, 0, 32;
    %pushi/vec4 2353074176, 0, 38;
    %concati/vec4 2181038080, 0, 37;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 0, 0, 17;
    %ix/getv/s 4, v0x600003c73960_0;
    %store/vec4a v0x600003c702d0, 4, 0;
    %load/vec4 v0x600003c73960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c73960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600003c73960_0;
    %store/vec4a v0x600003c702d0, 4, 0;
    %load/vec4 v0x600003c73960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c73960_0, 0, 32;
    %pushi/vec4 2349072384, 0, 38;
    %concati/vec4 2147483652, 0, 42;
    %concati/vec4 0, 0, 48;
    %ix/getv/s 4, v0x600003c73960_0;
    %store/vec4a v0x600003c702d0, 4, 0;
    %load/vec4 v0x600003c73960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c73960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600003c73960_0;
    %store/vec4a v0x600003c702d0, 4, 0;
    %load/vec4 v0x600003c73960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c73960_0, 0, 32;
    %pushi/vec4 2288263424, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600003c73960_0;
    %store/vec4a v0x600003c702d0, 4, 0;
    %load/vec4 v0x600003c73960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c73960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600003c73960_0;
    %store/vec4a v0x600003c702d0, 4, 0;
    %load/vec4 v0x600003c73960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c73960_0, 0, 32;
    %pushi/vec4 2353078272, 0, 38;
    %concati/vec4 2214592512, 0, 37;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 0, 0, 17;
    %ix/getv/s 4, v0x600003c73960_0;
    %store/vec4a v0x600003c702d0, 4, 0;
    %load/vec4 v0x600003c73960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c73960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600003c73960_0;
    %store/vec4a v0x600003c702d0, 4, 0;
    %load/vec4 v0x600003c73960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c73960_0, 0, 32;
    %pushi/vec4 2349203456, 0, 38;
    %concati/vec4 3221225476, 0, 42;
    %concati/vec4 0, 0, 48;
    %ix/getv/s 4, v0x600003c73960_0;
    %store/vec4a v0x600003c702d0, 4, 0;
    %load/vec4 v0x600003c73960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c73960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600003c73960_0;
    %store/vec4a v0x600003c702d0, 4, 0;
    %load/vec4 v0x600003c73960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c73960_0, 0, 32;
    %pushi/vec4 2288398720, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600003c73960_0;
    %store/vec4a v0x600003c702d0, 4, 0;
    %load/vec4 v0x600003c73960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c73960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600003c73960_0;
    %store/vec4a v0x600003c702d0, 4, 0;
    %load/vec4 v0x600003c73960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c73960_0, 0, 32;
    %pushi/vec4 2353082368, 0, 38;
    %concati/vec4 2248146944, 0, 37;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 0, 0, 17;
    %ix/getv/s 4, v0x600003c73960_0;
    %store/vec4a v0x600003c702d0, 4, 0;
    %load/vec4 v0x600003c73960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c73960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600003c73960_0;
    %store/vec4a v0x600003c702d0, 4, 0;
    %load/vec4 v0x600003c73960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c73960_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x600003c73960_0;
    %store/vec4a v0x600003c702d0, 4, 0;
    %load/vec4 v0x600003c73960_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 204 "$display", "  Program: %0d instructions", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 209 "$display", "\000" {0 0 0};
    %vpi_call/w 3 210 "$display", "[EXEC] Running MaxPool..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003c73f00_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003c73f00_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x600001b68a80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003c7c2d0_0, 0, 1;
    %wait E_0x600001b542c0;
    %wait E_0x600001b542c0;
    %wait E_0x600001b68a80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003c7c2d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003c73960_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x600003c73960_0;
    %cmpi/s 500, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x600001b542c0;
    %load/vec4 v0x600003c7c1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %vpi_call/w 3 224 "$display", "  Completed in %0d cycles", v0x600003c73960_0 {0 0 0};
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x600003c73960_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x600003c73960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c73960_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %load/vec4 v0x600003c73960_0;
    %cmpi/s 10000, 0, 32;
    %jmp/0xz  T_82.4, 5;
    %vpi_call/w 3 230 "$display", "  TIMEOUT!" {0 0 0};
    %load/vec4 v0x600003c73840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c73840_0, 0, 32;
T_82.4 ;
    %delay 50000, 0;
    %vpi_call/w 3 239 "$display", "\000" {0 0 0};
    %vpi_call/w 3 240 "$display", "[VERIFY] Checking MaxPool outputs..." {0 0 0};
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c093b0, 4;
    %parti/s 16, 0, 2;
    %pad/s 32;
    %store/vec4 v0x600003c72c70_0, 0, 32;
    %load/vec4 v0x600003c72c70_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_82.6, 4;
    %vpi_call/w 3 248 "$display", "  PASS: MaxPool[0,0] = 8 (max of [1,5,2,8])" {0 0 0};
    %jmp T_82.7;
T_82.6 ;
    %vpi_call/w 3 250 "$display", "  FAIL: MaxPool[0,0] = %0d (expected 8)", v0x600003c72c70_0 {0 0 0};
    %load/vec4 v0x600003c73840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c73840_0, 0, 32;
T_82.7 ;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c093b0, 4;
    %parti/s 16, 0, 2;
    %pad/s 32;
    %store/vec4 v0x600003c72c70_0, 0, 32;
    %load/vec4 v0x600003c72c70_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_82.8, 4;
    %vpi_call/w 3 256 "$display", "  PASS: MaxPool[0,1] = 7 (max of [3,7,4,6])" {0 0 0};
    %jmp T_82.9;
T_82.8 ;
    %vpi_call/w 3 258 "$display", "  FAIL: MaxPool[0,1] = %0d (expected 7)", v0x600003c72c70_0 {0 0 0};
    %load/vec4 v0x600003c73840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c73840_0, 0, 32;
T_82.9 ;
    %ix/load 4, 66, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c093b0, 4;
    %parti/s 16, 0, 2;
    %pad/s 32;
    %store/vec4 v0x600003c72c70_0, 0, 32;
    %load/vec4 v0x600003c72c70_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_82.10, 4;
    %vpi_call/w 3 264 "$display", "  PASS: MaxPool[1,0] = 9 (max of [9,3,4,7])" {0 0 0};
    %jmp T_82.11;
T_82.10 ;
    %vpi_call/w 3 266 "$display", "  FAIL: MaxPool[1,0] = %0d (expected 9)", v0x600003c72c70_0 {0 0 0};
    %load/vec4 v0x600003c73840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c73840_0, 0, 32;
T_82.11 ;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003c093b0, 4;
    %parti/s 16, 0, 2;
    %pad/s 32;
    %store/vec4 v0x600003c72c70_0, 0, 32;
    %load/vec4 v0x600003c72c70_0;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_82.12, 4;
    %vpi_call/w 3 272 "$display", "  PASS: MaxPool[1,1] = 6 (max of [5,2,6,1])" {0 0 0};
    %jmp T_82.13;
T_82.12 ;
    %vpi_call/w 3 274 "$display", "  FAIL: MaxPool[1,1] = %0d (expected 6)", v0x600003c72c70_0 {0 0 0};
    %load/vec4 v0x600003c73840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c73840_0, 0, 32;
T_82.13 ;
    %vpi_call/w 3 281 "$display", "\000" {0 0 0};
    %vpi_call/w 3 282 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 283 "$display", "\342\225\221                    TEST SUMMARY                              \342\225\221" {0 0 0};
    %vpi_call/w 3 284 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %load/vec4 v0x600003c73840_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.14, 4;
    %vpi_call/w 3 286 "$display", "\342\225\221   PASSED: 2\303\2272 MaxPool (4\303\2274 \342\206\222 2\303\2272)                           \342\225\221" {0 0 0};
    %vpi_call/w 3 287 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 288 "$display", ">>> MAXPOOL TEST PASSED! <<<" {0 0 0};
    %jmp T_82.15;
T_82.14 ;
    %vpi_call/w 3 290 "$display", "\342\225\221   FAILED: %0d errors                                        \342\225\221", v0x600003c73840_0 {0 0 0};
    %vpi_call/w 3 291 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 292 "$display", ">>> MAXPOOL TEST FAILED <<<" {0 0 0};
T_82.15 ;
    %delay 100000, 0;
    %vpi_call/w 3 296 "$finish" {0 0 0};
    %end;
    .thread T_82;
    .scope S_0x142e9c1a0;
T_83 ;
    %delay 500000000, 0;
    %vpi_call/w 3 301 "$display", "GLOBAL TIMEOUT!" {0 0 0};
    %vpi_call/w 3 302 "$finish" {0 0 0};
    %end;
    .thread T_83;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_maxpool_2x2.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
