// Seed: 1481178390
module module_0;
  assign id_1 = 1 ? 1 : 1;
  wire id_3;
  assign id_2 = 1;
endmodule
module module_1 (
    input  tri   id_0,
    output uwire id_1
    , id_10,
    input  wor   id_2,
    input  wor   id_3,
    output logic id_4,
    input  uwire id_5,
    input  wire  id_6
    , id_11,
    input  tri0  id_7,
    output wor   id_8
);
  logic [7:0] id_12;
  wire id_13;
  reg id_14;
  module_0();
  final id_14 <= 1;
  wire id_15 = id_15;
  wire id_16;
  always id_4 <= 1;
  assign id_12[1'b0] = 1;
endmodule
