
---------- Begin Simulation Statistics ----------
simSeconds                                   0.005275                       # Number of seconds simulated (Second)
simTicks                                   5274671500                       # Number of ticks simulated (Tick)
finalTick                                  5274671500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     98.50                       # Real time elapsed on the host (Second)
hostTickRate                                 53551904                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8590456                       # Number of bytes of host memory used (Byte)
simInsts                                     12961827                       # Number of instructions simulated (Count)
simOps                                       24681809                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   131597                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     250585                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         10549344                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        29058931                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    65627                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       27577082                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  47507                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              4442734                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           6629106                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved               36772                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            10397720                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.652224                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.491001                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   3456241     33.24%     33.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1010560      9.72%     42.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    926647      8.91%     51.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1138400     10.95%     62.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    945446      9.09%     71.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1045243     10.05%     81.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1049096     10.09%     92.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    613243      5.90%     97.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    212844      2.05%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              10397720                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  841302     95.12%     95.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      7      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    146      0.02%     95.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     95.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    985      0.11%     95.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    14      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   28      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  31455      3.56%     98.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  9677      1.09%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               599      0.07%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              290      0.03%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       133433      0.48%      0.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      23291683     84.46%     84.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       121604      0.44%     85.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         43477      0.16%     85.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         8536      0.03%     85.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     85.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         2146      0.01%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7821      0.03%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        15974      0.06%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            8      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        16877      0.06%     85.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        15129      0.05%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         2427      0.01%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            5      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt           10      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            3      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      2778622     10.08%     95.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1097411      3.98%     99.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        24989      0.09%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        16927      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       27577082                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.614104                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              884503                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.032074                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 66251943                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                33404531                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        27160874                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    231951                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   163063                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           110903                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    28211256                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       116896                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          27436192                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       2772548                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    140890                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            3877495                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        3371671                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1104947                       # Number of stores executed (Count)
system.cpu.numRate                           2.600749                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            2515                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          151624                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    12961827                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      24681809                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.813878                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.813878                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.228686                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.228686                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   39327802                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  22781959                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      152234                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      84278                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    18991488                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   11501744                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  10929313                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      990                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        2957412                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1225927                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       221101                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       116555                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 3925275                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           3634199                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             83262                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              2195223                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 2190357                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.997783                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   48922                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 24                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           48998                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              38301                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            10697                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         1665                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         4440456                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           28854                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             82370                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      9775430                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.524882                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.001483                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         4207368     43.04%     43.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1086548     11.12%     54.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          429836      4.40%     58.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1391819     14.24%     72.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          257258      2.63%     75.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          336890      3.45%     78.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          246980      2.53%     81.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          185078      1.89%     83.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1633653     16.71%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      9775430                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             12961827                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               24681809                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     3363188                       # Number of memory references committed (Count)
system.cpu.commit.loads                       2359140                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       18576                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    3180788                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      94235                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    24483029                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 44799                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       113729      0.46%      0.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     20986659     85.03%     85.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       120804      0.49%     85.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        40397      0.16%     86.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         6140      0.02%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1760      0.01%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         7208      0.03%     86.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        13141      0.05%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        14800      0.06%     86.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        12913      0.05%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1052      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            4      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            6      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2339968      9.48%     95.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       989083      4.01%     99.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        19172      0.08%     99.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        14965      0.06%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     24681809                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1633653                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        3187399                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           3187399                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       3187399                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          3187399                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       462771                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          462771                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       462771                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         462771                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   8965183882                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   8965183882                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   8965183882                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   8965183882                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      3650170                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       3650170                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      3650170                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      3650170                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.126781                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.126781                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.126781                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.126781                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 19372.829935                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 19372.829935                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 19372.829935                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 19372.829935                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs       191327                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          321                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        22511                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           56                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       8.499267                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets     5.732143                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       156629                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            156629                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       282320                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        282320                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       282320                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       282320                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       180451                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       180451                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       180451                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       180451                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   3432873890                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   3432873890                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   3432873890                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   3432873890                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.049436                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.049436                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.049436                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.049436                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 19023.856282                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 19023.856282                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 19023.856282                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 19023.856282                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                 180384                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      2214960                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2214960                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       431149                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        431149                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   7918615500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   7918615500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2646109                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2646109                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.162937                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.162937                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 18366.308399                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 18366.308399                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       282142                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       282142                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       149007                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       149007                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   2419431000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   2419431000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.056312                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.056312                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 16237.029133                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 16237.029133                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       972439                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         972439                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        31622                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        31622                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1046568382                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1046568382                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1004061                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1004061                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.031494                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.031494                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 33096.210929                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 33096.210929                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          178                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          178                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        31444                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        31444                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1013442890                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1013442890                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.031317                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.031317                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 32230.088093                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 32230.088093                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5274671500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse            63.980372                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              3367851                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             180448                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              18.663831                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              132500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data    63.980372                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999693                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999693                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           64                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            7480788                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           7480788                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5274671500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1929548                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               3618749                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   4281884                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                484278                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  83261                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2115022                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1581                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               30227727                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  7602                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5274671500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5274671500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles            2057263                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       16728502                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     3925275                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            2277580                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       8249287                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  169602                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  737                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          5508                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           41                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   1935136                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 17799                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           10397720                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.019410                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.404747                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  5033292     48.41%     48.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   314606      3.03%     51.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   426609      4.10%     55.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   610027      5.87%     61.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   287523      2.77%     64.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   296651      2.85%     67.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   684304      6.58%     73.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   299757      2.88%     76.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2444951     23.51%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             10397720                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.372087                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.585739                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        1930387                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1930387                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1930387                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1930387                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         4749                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            4749                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         4749                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           4749                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    222797499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    222797499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    222797499                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    222797499                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1935136                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1935136                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1935136                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1935136                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.002454                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.002454                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.002454                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.002454                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 46914.613392                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 46914.613392                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 46914.613392                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 46914.613392                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          753                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           20                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      37.650000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         3390                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              3390                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          844                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           844                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          844                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          844                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         3905                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         3905                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         3905                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         3905                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    183625499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    183625499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    183625499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    183625499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.002018                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.002018                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.002018                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.002018                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 47023.175160                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 47023.175160                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 47023.175160                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 47023.175160                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                   3390                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1930387                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1930387                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         4749                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          4749                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    222797499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    222797499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1935136                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1935136                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.002454                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.002454                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 46914.613392                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 46914.613392                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          844                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          844                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         3905                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         3905                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    183625499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    183625499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.002018                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.002018                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 47023.175160                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 47023.175160                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5274671500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           505.268708                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1934291                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               3904                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             495.463883                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               62500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   505.268708                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.986853                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.986853                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          511                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          148                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          264                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           94                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            3874176                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           3874176                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5274671500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     83261                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1501365                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   139022                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               29124558                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 4247                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  2957412                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1225927                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 22688                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     38955                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    79083                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            309                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          52559                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        52849                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               105408                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 27301256                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                27271777                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  21095386                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  34754206                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.585163                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.606988                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5274671500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5274671500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       58796                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  598272                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  171                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 309                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 221879                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   34                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  18975                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2359140                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              8.603319                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            18.624591                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                2008335     85.13%     85.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                49740      2.11%     87.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               217485      9.22%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                19180      0.81%     97.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 4008      0.17%     97.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 5108      0.22%     97.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1560      0.07%     97.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  575      0.02%     97.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 1293      0.05%     97.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 2803      0.12%     97.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               6505      0.28%     98.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              10482      0.44%     98.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              28433      1.21%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               3586      0.15%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 40      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              223                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2359140                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 2709469                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1104965                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      3372                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      2430                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5274671500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 1935922                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      1176                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5274671500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   5274671500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  83261                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  2135196                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1978817                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          19844                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   4504016                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1676586                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               29830727                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 22035                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 596294                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 177890                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 749502                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             156                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            37637454                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    77488032                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 43924893                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    190181                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              31135900                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  6501540                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    1043                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                1008                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   2302458                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         37255852                       # The number of ROB reads (Count)
system.cpu.rob.writes                        58868197                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 12961827                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   24681809                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    79                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                   1205                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 157322                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    158527                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                  1205                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                157322                       # number of overall hits (Count)
system.l2.overallHits::total                   158527                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 2698                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                23126                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   25824                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                2698                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               23126                       # number of overall misses (Count)
system.l2.overallMisses::total                  25824                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       164641500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1407159500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         1571801000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      164641500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1407159500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        1571801000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               3903                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             180448                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                184351                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              3903                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            180448                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               184351                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.691263                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.128159                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.140081                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.691263                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.128159                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.140081                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 61023.535953                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu.data 60847.509297                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    60865.899938                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.inst 61023.535953                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.data 60847.509297                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   60865.899938                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                   29                       # number of writebacks (Count)
system.l2.writebacks::total                        29                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             2698                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            23126                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               25824                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            2698                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           23126                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              25824                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    137671500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   1175899500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     1313571000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    137671500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   1175899500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    1313571000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.691263                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.128159                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.140081                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.691263                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.128159                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.140081                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 51027.242402                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 50847.509297                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 50866.287175                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 51027.242402                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 50847.509297                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 50866.287175                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                            131                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst            1205                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               1205                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          2698                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2698                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    164641500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    164641500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         3903                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           3903                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.691263                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.691263                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 61023.535953                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 61023.535953                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         2698                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2698                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    137671500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    137671500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.691263                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.691263                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 51027.242402                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 51027.242402                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              19246                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 19246                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            12202                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               12202                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    740593500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      740593500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          31448                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             31448                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.388006                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.388006                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 60694.435338                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 60694.435338                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        12202                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           12202                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    618573500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    618573500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.388006                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.388006                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 50694.435338                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 50694.435338                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         138076                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            138076                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        10924                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           10924                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    666566000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    666566000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       149000                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        149000                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.073315                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.073315                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 61018.491395                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 61018.491395                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        10924                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        10924                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    557326000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    557326000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.073315                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.073315                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 51018.491395                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 51018.491395                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                 3                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    3                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu.data             3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks         3389                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             3389                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         3389                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         3389                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       156629                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           156629                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       156629                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       156629                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5274671500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 18395.805752                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       368090                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      25827                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      14.252139                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       52000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       0.488179                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst      1859.928463                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     16535.389110                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000015                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.056761                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.504620                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.561395                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          25696                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  108                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  404                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  172                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                25012                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.784180                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    2970555                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   2970555                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5274671500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst           172672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data          1480064                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total             1652736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       172672                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          172672                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks         1856                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total             1856                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.inst              2698                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data             23126                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total                25824                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks             29                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total                  29                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst            32736067                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data           280598327                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total              313334394                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst        32736067                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total           32736067                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks           351870                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total                351870                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks           351870                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst           32736067                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data          280598327                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total             313686265                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5274671500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               13621                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            29                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                95                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              12202                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             12202                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          13622                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        51771                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        51771                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   51771                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      1654528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      1654528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1654528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              27110                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    27110    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                27110                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5274671500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            33283176                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          129115000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          27234                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          124                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             152904                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       156658                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         3390                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            23857                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                3                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               3                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             31448                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            31448                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           3905                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        149000                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        11197                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       541286                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 552483                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       466688                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     21572928                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                22039616                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             133                       # Total snoops (Count)
system.tol2bus.snoopTraffic                      1984                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            184487                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000412                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.020293                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  184411     99.96%     99.96% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      76      0.04%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              184487                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5274671500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          344084000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           5877956                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         270673999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        368130                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       183775                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           68                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               7                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            7                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
