# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.046/*         0.060/*         U0_RST_SYNC/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.065/*         0.062/*         U1_ClkDiv/\count_reg[0] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.657    0.075/*         0.052/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.657    0.077/*         0.052/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.657    0.077/*         0.052/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.656    0.077/*         0.052/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.085/*         0.048/*         U0_ClkDiv/odd_edge_tog_reg/SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.656    0.086/*         0.053/*         U0_PULSE_GEN/pls_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.088/*         0.048/*         U1_ClkDiv/odd_edge_tog_reg/SI    1
@(R)->SCAN_CLK(R)	0.583    0.097/*         0.062/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.097/*         0.052/*         U0_RST_SYNC/\sync_reg_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.599    0.101/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	0.598    0.101/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.105/*         0.060/*         U0_RST_SYNC/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.105/*         0.054/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /D    1
@(R)->SCAN_CLK(R)	0.583    0.105/*         0.062/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.594    0.105/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	0.594    0.105/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.106/*         0.052/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /D    1
@(R)->SCAN_CLK(R)	0.581    0.106/*         0.062/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.581    0.106/*         0.062/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.593    0.106/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.106/*         0.052/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.106/*         0.052/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.107/*         0.059/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.619    0.107/*         0.062/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.107/*         0.052/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.108/*         0.059/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.108/*         0.054/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.108/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.109/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.109/*         0.056/*         U1_RST_SYNC/\sync_reg_reg[1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.654    0.109/*         0.055/*         U0_PULSE_GEN/rcv_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.110/*         0.056/*         U0_ref_sync/\sync_reg_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.589    0.110/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.111/*         0.054/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /D    1
@(R)->SCAN_CLK(R)	0.594    0.112/*         0.061/*         U0_RegFile/\regArr_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.585    0.112/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.587    0.113/*         0.059/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /SI    1
@(R)->SCAN_CLK(R)	0.591    0.113/*         0.061/*         U0_RegFile/RdData_VLD_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.113/*         0.061/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.113/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.114/*         0.054/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.588    0.114/*         0.059/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /SI    1
@(R)->SCAN_CLK(R)	0.585    0.114/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.586    0.114/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.588    0.115/*         0.060/*         U0_ref_sync/enable_pulse_d_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.116/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.116/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.116/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.582    0.116/*         0.063/*         U1_RST_SYNC/\sync_reg_reg[1] /SI    1
@(R)->SCAN_CLK(R)	0.585    0.116/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.584    0.117/*         0.063/*         U0_ref_sync/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.606    0.117/*         0.060/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.118/*         0.060/*         U0_PULSE_GEN/rcv_flop_reg/SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.651    0.118/*         0.057/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.119/*         0.060/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.119/*         0.060/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.119/*         0.060/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /SI    1
@(R)->SCAN_CLK(R)	0.585    0.120/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.585    0.120/*         0.069/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.619    0.120/*         0.061/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	0.045    0.120/*         0.060/*         U0_ALU/\ALU_OUT_reg[7] /SI    1
@(R)->SCAN_CLK(R)	0.585    0.121/*         0.069/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /RN    1
@(R)->SCAN_CLK(R)	0.584    0.121/*         0.069/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /RN    1
@(R)->SCAN_CLK(R)	0.585    0.121/*         0.069/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.606    0.121/*         0.060/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.586    0.121/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.121/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.586    0.121/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /SI    1
@(R)->SCAN_CLK(R)	0.584    0.121/*         0.069/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.582    0.121/*         0.069/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.606    0.121/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /SI    1
@(R)->SCAN_CLK(R)	0.586    0.122/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /RN    1
ALU_CLK(R)->ALU_CLK(R)	0.045    0.122/*         0.060/*         U0_ALU/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.123/*         0.060/*         U0_ALU/\ALU_OUT_reg[8] /SI    1
@(R)->SCAN_CLK(R)	0.585    0.123/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.605    0.123/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.123/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.124/*         0.060/*         U0_RegFile/\regArr_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.606    0.124/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.124/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.124/*         0.061/*         U0_RegFile/\regArr_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.124/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.125/*         0.060/*         U0_ALU/\ALU_OUT_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.125/*         0.060/*         U0_RegFile/\regArr_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.125/*         0.061/*         U0_RegFile/\regArr_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.125/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.125/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.587    0.125/*         0.060/*         U0_RegFile/\regArr_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.605    0.125/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /SI    1
@(R)->SCAN_CLK(R)	0.585    0.125/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.126/*         0.061/*         U0_RegFile/\RdData_reg[1] /SI    1
@(R)->SCAN_CLK(R)	0.586    0.126/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	0.587    0.126/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.126/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.126/*         0.061/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.126/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.126/*         0.061/*         U0_RegFile/\regArr_reg[14][3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.126/*         0.060/*         U0_ALU/\ALU_OUT_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.126/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.126/*         0.060/*         U0_RegFile/\regArr_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.127/*         0.061/*         U0_RegFile/\regArr_reg[12][5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.042    0.127/*         0.060/*         U0_ALU/OUT_VALID_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.127/*         0.060/*         U0_ALU/\ALU_OUT_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.127/*         0.060/*         U0_RegFile/\regArr_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.127/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.127/*         0.060/*         U0_RegFile/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.127/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.127/*         0.060/*         U0_ALU/\ALU_OUT_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.593    0.127/*         0.060/*         U0_RegFile/\regArr_reg[13][6] /SI    1
@(R)->SCAN_CLK(R)	0.587    0.127/*         0.061/*         U0_ref_sync/enable_flop_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.127/*         0.060/*         U0_RegFile/\regArr_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.127/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.657    0.127/*         0.059/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.127/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.127/*         0.060/*         U0_ALU/\ALU_OUT_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.128/*         0.061/*         U0_RegFile/\regArr_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.128/*         0.061/*         U0_RegFile/\regArr_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.128/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.128/*         0.061/*         U0_RegFile/\regArr_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.128/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.128/*         0.061/*         U0_RegFile/\regArr_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.128/*         0.061/*         U0_RegFile/\regArr_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.128/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.128/*         0.061/*         U0_RegFile/\regArr_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.128/*         0.061/*         U0_RegFile/\regArr_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.128/*         0.061/*         U0_RegFile/\regArr_reg[10][7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.128/*         0.060/*         U0_ALU/\ALU_OUT_reg[9] /SI    1
@(R)->SCAN_CLK(R)	0.587    0.128/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.587    0.128/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.590    0.128/*         0.061/*         U0_RegFile/\regArr_reg[14][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.128/*         0.060/*         U0_ALU/\ALU_OUT_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.128/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.045    0.128/*         0.060/*         U0_ALU/\ALU_OUT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.128/*         0.061/*         U0_RegFile/\regArr_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.129/*         0.061/*         U0_RegFile/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.129/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.129/*         0.060/*         U0_RegFile/\regArr_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.129/*         0.061/*         U0_RegFile/\regArr_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.129/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.129/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.129/*         0.061/*         U0_RegFile/\regArr_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.129/*         0.060/*         U0_RegFile/\regArr_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.129/*         0.060/*         U0_RegFile/\regArr_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.129/*         0.061/*         U0_RegFile/\regArr_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.129/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.129/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.129/*         0.061/*         U0_RegFile/\regArr_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.129/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.590    0.129/*         0.061/*         U0_RegFile/\regArr_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.129/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.129/*         0.061/*         U0_RegFile/\regArr_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.129/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.590    0.129/*         0.061/*         U0_RegFile/\regArr_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.129/*         0.061/*         U0_RegFile/\regArr_reg[12][6] /SI    1
@(R)->SCAN_CLK(R)	0.587    0.130/*         0.061/*         U0_ref_sync/\sync_reg_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.593    0.130/*         0.060/*         U0_RegFile/\regArr_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.130/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.130/*         0.061/*         U0_RegFile/\regArr_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.130/*         0.061/*         U0_RegFile/\regArr_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.130/*         0.061/*         U0_RegFile/\regArr_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.130/*         0.061/*         U0_RegFile/\regArr_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.130/*         0.061/*         U0_RegFile/\regArr_reg[10][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.130/*         0.060/*         U0_ALU/\ALU_OUT_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.130/*         0.061/*         U0_RegFile/\regArr_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.130/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.130/*         0.061/*         U0_RegFile/\regArr_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.130/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.130/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.130/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.130/*         0.061/*         U0_RegFile/\regArr_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.130/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.130/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.130/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.130/*         0.061/*         U0_ALU/\ALU_OUT_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.130/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.130/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.130/*         0.061/*         U0_RegFile/\regArr_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.130/*         0.061/*         U0_RegFile/\regArr_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.130/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.130/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.130/*         0.061/*         U0_RegFile/\regArr_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.130/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.131/*         0.061/*         U0_RegFile/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.131/*         0.061/*         U0_RegFile/\regArr_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.131/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.131/*         0.061/*         U0_RegFile/\regArr_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.619    0.131/*         0.061/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.131/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.131/*         0.061/*         U0_RegFile/\regArr_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.131/*         0.061/*         U0_RegFile/\regArr_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.131/*         0.061/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.131/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.131/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.590    0.131/*         0.061/*         U0_RegFile/\regArr_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.131/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.131/*         0.061/*         U0_RegFile/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.131/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.131/*         0.061/*         U0_RegFile/\regArr_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.587    0.131/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.131/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.131/*         0.061/*         U0_RegFile/\regArr_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.131/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.131/*         0.061/*         U0_RegFile/\regArr_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.131/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.131/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.593    0.131/*         0.061/*         U0_RegFile/\regArr_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.131/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.131/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.131/*         0.061/*         U0_RegFile/\regArr_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.131/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.132/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.132/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.132/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /SI    1
@(R)->SCAN_CLK(R)	0.583    0.132/*         0.065/*         U0_ref_sync/\sync_reg_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.132/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.132/*         0.061/*         U0_RegFile/\regArr_reg[5][3] /SI    1
@(R)->SCAN_CLK(R)	0.588    0.132/*         0.061/*         U0_ref_sync/\sync_bus_reg[7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.132/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.132/*         0.061/*         U0_RegFile/\regArr_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.132/*         0.061/*         U0_RegFile/\regArr_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.132/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.132/*         0.061/*         U0_ALU/\ALU_OUT_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.132/*         0.061/*         U0_RegFile/\regArr_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.132/*         0.061/*         U0_RegFile/\regArr_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.132/*         0.061/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.132/*         0.061/*         U0_RegFile/\regArr_reg[4][6] /SI    1
@(R)->SCAN_CLK(R)	0.588    0.132/*         0.061/*         U0_ref_sync/\sync_bus_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.588    0.132/*         0.061/*         U0_ref_sync/\sync_bus_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.132/*         0.061/*         U0_RegFile/\regArr_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.593    0.132/*         0.061/*         U0_RegFile/\regArr_reg[6][3] /SI    1
@(R)->SCAN_CLK(R)	0.588    0.132/*         0.061/*         U0_ref_sync/\sync_bus_reg[6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.593    0.133/*         0.061/*         U0_RegFile/\regArr_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.587    0.133/*         0.060/*         U0_ref_sync/enable_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.593    0.133/*         0.061/*         U0_RegFile/\regArr_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.133/*         0.061/*         U0_RegFile/\regArr_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.593    0.133/*         0.061/*         U0_RegFile/\regArr_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.133/*         0.061/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.133/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.133/*         0.061/*         U0_RegFile/\regArr_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.133/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.133/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.133/*         0.061/*         U0_RegFile/\regArr_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.593    0.133/*         0.061/*         U0_RegFile/\regArr_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.133/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.133/*         0.061/*         U0_RegFile/\regArr_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.133/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.134/*         0.061/*         U0_RegFile/\RdData_reg[3] /SI    1
@(R)->SCAN_CLK(R)	0.588    0.134/*         0.061/*         U0_ref_sync/enable_pulse_d_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.593    0.134/*         0.061/*         U0_RegFile/\regArr_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.134/*         0.061/*         U0_RegFile/\regArr_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.134/*         0.061/*         U0_RegFile/\regArr_reg[6][2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.042    0.134/*         0.061/*         U0_ALU/\ALU_OUT_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.134/*         0.061/*         U0_RegFile/\regArr_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.134/*         0.061/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.134/*         0.061/*         U0_RegFile/\regArr_reg[4][5] /SI    1
@(R)->SCAN_CLK(R)	0.588    0.134/*         0.061/*         U0_ref_sync/\sync_bus_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.134/*         0.061/*         U0_RegFile/\regArr_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.134/*         0.061/*         U0_RegFile/\regArr_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.134/*         0.061/*         U0_RegFile/\regArr_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.134/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.135/*         0.061/*         U0_RegFile/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.135/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.593    0.135/*         0.061/*         U0_RegFile/\regArr_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.135/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.135/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.135/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /SI    1
@(R)->SCAN_CLK(R)	0.587    0.135/*         0.061/*         U0_SYS_CTRL/\current_state_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.593    0.135/*         0.061/*         U0_RegFile/\regArr_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.135/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.135/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.590    0.135/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.135/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.135/*         0.061/*         U0_RegFile/\regArr_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.135/*         0.061/*         U0_RegFile/\regArr_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.582    0.135/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.586    0.136/*         0.061/*         U0_SYS_CTRL/\current_state_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.586    0.136/*         0.061/*         U0_SYS_CTRL/\current_state_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.136/*         0.061/*         U0_RegFile/\regArr_reg[12][4] /SI    1
@(R)->SCAN_CLK(R)	0.587    0.136/*         0.061/*         U0_SYS_CTRL/\current_state_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.590    0.136/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.590    0.136/*         0.055/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.136/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.136/*         0.061/*         U0_RegFile/\regArr_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.136/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.136/*         0.061/*         U0_RegFile/\regArr_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.136/*         0.061/*         U0_RegFile/\regArr_reg[9][0] /SI    1
@(R)->SCAN_CLK(R)	0.587    0.136/*         0.061/*         U0_ref_sync/\sync_bus_reg[4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.584    0.136/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /SI    1
@(R)->SCAN_CLK(R)	0.587    0.136/*         0.061/*         U0_ref_sync/\sync_bus_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.587    0.136/*         0.061/*         U0_ref_sync/\sync_bus_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.136/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.137/*         0.061/*         U0_RegFile/\regArr_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.137/*         0.061/*         U0_RegFile/\regArr_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.590    0.137/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.137/*         0.064/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.137/*         0.061/*         U0_RegFile/\regArr_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.590    0.137/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.137/*         0.061/*         U0_RegFile/\regArr_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.137/*         0.055/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.138/*         0.062/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.663    0.138/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.138/*         0.064/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.138/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.138/*         0.062/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.138/*         0.064/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.588    0.138/*         0.060/*         U0_SYS_CTRL/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.138/*         0.061/*         U0_RegFile/\regArr_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.138/*         0.061/*         U0_RegFile/\regArr_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.138/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.138/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.139/*         0.064/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.139/*         0.055/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.139/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.663    0.139/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.139/*         0.061/*         U0_RegFile/\regArr_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.590    0.139/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.662    0.139/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.140/*         0.065/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.662    0.140/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.663    0.140/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.141/*         0.061/*         U0_RegFile/\regArr_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.141/*         0.061/*         U0_RegFile/\regArr_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.141/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.662    0.141/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.660    0.141/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.663    0.143/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.661    0.143/*         0.051/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.143/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.663    0.143/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.143/*         0.062/*         U0_ClkDiv/\count_reg[4] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.663    0.143/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.144/*         0.062/*         U0_ClkDiv/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.144/*         0.062/*         U0_ClkDiv/\count_reg[3] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.661    0.144/*         0.051/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.664    0.144/*         0.051/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.145/*         0.056/*         U0_ref_sync/enable_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.145/*         0.056/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.145/*         0.063/*         U1_ClkDiv/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.145/*         0.063/*         U1_ClkDiv/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.586    0.145/*         0.062/*         U0_ref_sync/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.146/*         0.055/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.661    0.147/*         0.051/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.662    0.147/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.147/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.147/*         0.063/*         U1_ClkDiv/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.147/*         0.063/*         U1_ClkDiv/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.148/*         0.063/*         U0_ClkDiv/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.148/*         0.063/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.149/*         0.063/*         U0_ClkDiv/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.149/*         0.063/*         U0_ClkDiv/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.149/*         0.063/*         U1_ClkDiv/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.149/*         0.062/*         U0_RegFile/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.586    0.149/*         0.062/*         U0_ref_sync/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.150/*         0.063/*         U1_ClkDiv/\count_reg[1] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.662    0.151/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.660    0.151/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.586    0.152/*         0.062/*         U0_ref_sync/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.586    0.155/*         0.063/*         U0_ref_sync/\sync_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.155/*         0.063/*         U0_ref_sync/\sync_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.605    0.155/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    0.156/*         0.063/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.586    0.156/*         0.063/*         U0_ref_sync/\sync_bus_reg[6] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.663    0.157/*         0.052/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.157/*         0.063/*         U0_ref_sync/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.158/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.657    0.158/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.158/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.654    0.158/*         0.054/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.584    0.160/*         0.063/*         U0_SYS_CTRL/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.160/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.613    0.161/*         0.066/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.161/*         0.063/*         U0_ref_sync/\sync_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.161/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.162/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.162/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.162/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.163/*         0.063/*         U0_RegFile/\regArr_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.165/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.581    0.165/*         0.063/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.166/*         0.064/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /SI    1
ALU_CLK(R)->REF_CLK(R)	0.339    0.167/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.661    0.167/*         0.053/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    0.168/*         0.051/*         U0_RegFile/\regArr_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.584    0.168/*         0.064/*         U0_ref_sync/\sync_bus_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.561    */0.168         */0.092         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.561    */0.169         */0.092         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.170/*         0.058/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /D    1
ALU_CLK(R)->REF_CLK(R)	0.333    0.171/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.623    */0.173         */0.085         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /D    1
ALU_CLK(R)->REF_CLK(R)	0.339    0.173/*         0.051/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /D    1
ALU_CLK(R)->REF_CLK(R)	0.339    0.174/*         0.051/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /D    1
ALU_CLK(R)->REF_CLK(R)	0.333    0.174/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.174/*         0.051/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.662    0.175/*         0.052/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.175/*         0.051/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.605    0.175/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.593    0.176/*         0.053/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    0.177/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.177/*         0.052/*         U0_RegFile/\regArr_reg[13][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.177/*         0.052/*         U0_RegFile/\regArr_reg[14][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.177/*         0.052/*         U0_RegFile/\regArr_reg[15][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.177/*         0.052/*         U0_RegFile/\regArr_reg[13][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.177/*         0.052/*         U0_RegFile/\regArr_reg[14][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.177/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.605    0.178/*         0.052/*         U0_RegFile/\regArr_reg[10][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.178/*         0.052/*         U0_RegFile/\regArr_reg[8][1] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.626    */0.178         */0.087         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.178/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.178/*         0.052/*         U0_RegFile/\regArr_reg[10][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.178/*         0.052/*         U0_RegFile/\regArr_reg[12][2] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.660    0.178/*         0.055/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.561    */0.179         */0.092         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.179/*         0.052/*         U0_RegFile/\regArr_reg[11][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.179/*         0.052/*         U0_RegFile/\regArr_reg[12][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.179/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.611    0.179/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.179/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.605    0.179/*         0.052/*         U0_RegFile/\RdData_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.179/*         0.052/*         U0_RegFile/\regArr_reg[13][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.179/*         0.052/*         U0_RegFile/\regArr_reg[12][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.179/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.179/*         0.052/*         U0_RegFile/\regArr_reg[14][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.179/*         0.052/*         U0_RegFile/\regArr_reg[9][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.179/*         0.052/*         U0_RegFile/\regArr_reg[13][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.606    0.179/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.179/*         0.052/*         U0_RegFile/\regArr_reg[8][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.179/*         0.052/*         U0_RegFile/\regArr_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.180/*         0.052/*         U0_RegFile/\regArr_reg[10][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.180/*         0.052/*         U0_RegFile/\regArr_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.606    0.180/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.605    0.180/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.180/*         0.052/*         U0_RegFile/\regArr_reg[14][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.180/*         0.052/*         U0_RegFile/\regArr_reg[13][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.612    0.180/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.180/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.605    0.180/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.180/*         0.052/*         U0_RegFile/\regArr_reg[11][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.180/*         0.052/*         U0_RegFile/\regArr_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.606    0.180/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.180/*         0.052/*         U0_RegFile/\regArr_reg[11][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.180/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.180/*         0.052/*         U0_RegFile/\regArr_reg[8][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.180/*         0.052/*         U0_RegFile/\regArr_reg[10][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.180/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.180/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.180/*         0.052/*         U0_RegFile/\regArr_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.180/*         0.052/*         U0_RegFile/\regArr_reg[12][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.180/*         0.052/*         U0_RegFile/\regArr_reg[14][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.180/*         0.052/*         U0_RegFile/\regArr_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.180/*         0.052/*         U0_RegFile/\regArr_reg[13][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    0.180/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.180/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.180/*         0.052/*         U0_RegFile/\regArr_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.180/*         0.052/*         U0_RegFile/\regArr_reg[12][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.180/*         0.052/*         U0_RegFile/\regArr_reg[14][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.180/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.181/*         0.052/*         U0_RegFile/\regArr_reg[8][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.611    0.181/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.181/*         0.052/*         U0_RegFile/\regArr_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.181/*         0.052/*         U0_RegFile/\regArr_reg[11][0] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.626    */0.181         */0.087         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.611    0.181/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.181/*         0.052/*         U0_RegFile/\regArr_reg[9][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    0.181/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.181/*         0.052/*         U0_RegFile/\regArr_reg[12][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    0.181/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.181/*         0.052/*         U0_RegFile/\regArr_reg[12][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.612    0.181/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.181/*         0.052/*         U0_RegFile/\regArr_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.181/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.181/*         0.052/*         U0_RegFile/\regArr_reg[8][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.181/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.612    0.181/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.182/*         0.052/*         U0_RegFile/\regArr_reg[10][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.182/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.182/*         0.052/*         U0_RegFile/\regArr_reg[15][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.182/*         0.052/*         U0_RegFile/\regArr_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.182/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.605    0.182/*         0.052/*         U0_RegFile/\RdData_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.182/*         0.052/*         U0_RegFile/\regArr_reg[10][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.182/*         0.052/*         U0_RegFile/\regArr_reg[9][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.182/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.182/*         0.052/*         U0_RegFile/\regArr_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.182/*         0.052/*         U0_RegFile/\regArr_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    0.182/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.182/*         0.052/*         U0_RegFile/\regArr_reg[9][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.605    0.182/*         0.052/*         U0_RegFile/\regArr_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.182/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.182/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.183/*         0.052/*         U0_RegFile/\regArr_reg[13][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.612    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.606    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.183/*         0.052/*         U0_RegFile/\regArr_reg[5][0] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.660    0.183/*         0.055/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.183/*         0.052/*         U0_RegFile/\regArr_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.606    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.183/*         0.052/*         U0_RegFile/\regArr_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.183/*         0.052/*         U0_RegFile/\regArr_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.590    0.183/*         0.065/*         U0_RegFile/\regArr_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.610    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.606    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.183/*         0.052/*         U0_RegFile/\regArr_reg[9][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.183/*         0.052/*         U0_RegFile/\regArr_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.183/*         0.053/*         U0_RegFile/\regArr_reg[11][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.611    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.183/*         0.052/*         U0_RegFile/\regArr_reg[13][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.184/*         0.052/*         U0_RegFile/\regArr_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.184/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.612    0.184/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.184/*         0.052/*         U0_RegFile/\regArr_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.184/*         0.052/*         U0_RegFile/\regArr_reg[15][5] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.629    */0.184         */0.086         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    0.184/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.184/*         0.052/*         U0_RegFile/\regArr_reg[11][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.184/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.606    0.184/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.184/*         0.052/*         U0_RegFile/\regArr_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.184/*         0.052/*         U0_RegFile/\regArr_reg[14][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.605    0.184/*         0.052/*         U0_RegFile/\RdData_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.612    0.184/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.184/*         0.052/*         U0_RegFile/\regArr_reg[8][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.612    0.184/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.660    0.184/*         0.055/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.184/*         0.052/*         U0_RegFile/\regArr_reg[10][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.185/*         0.052/*         U0_RegFile/\regArr_reg[11][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.605    0.185/*         0.052/*         U0_RegFile/\regArr_reg[4][5] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.658    0.185/*         0.055/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.185/*         0.052/*         U0_RegFile/\regArr_reg[8][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.185/*         0.052/*         U0_RegFile/\regArr_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.185/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.606    0.185/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.612    0.185/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    0.186/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.186/*         0.052/*         U0_RegFile/\RdData_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.612    0.186/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.186/*         0.053/*         U0_RegFile/\regArr_reg[8][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.186/*         0.052/*         U0_RegFile/\regArr_reg[15][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.606    0.186/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.186/*         0.053/*         U0_RegFile/\regArr_reg[15][2] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.630    */0.186         */0.085         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.186/*         0.053/*         U0_RegFile/\regArr_reg[11][5] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.658    0.186/*         0.055/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.186/*         0.053/*         U0_RegFile/\regArr_reg[9][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.186/*         0.052/*         U0_RegFile/\regArr_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.186/*         0.052/*         U0_RegFile/\regArr_reg[12][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.186/*         0.052/*         U0_RegFile/\regArr_reg[14][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.186/*         0.052/*         U0_RegFile/\RdData_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    0.187/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.187/*         0.052/*         U0_RegFile/\regArr_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.187/*         0.052/*         U0_RegFile/\regArr_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.187/*         0.052/*         U0_RegFile/\regArr_reg[15][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.187/*         0.052/*         U0_RegFile/\regArr_reg[6][7] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.659    0.187/*         0.054/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.187/*         0.053/*         U0_RegFile/\regArr_reg[9][4] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.659    0.187/*         0.055/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.187/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.188/*         0.053/*         U0_RegFile/\regArr_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.188/*         0.053/*         U0_RegFile/\regArr_reg[10][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.188/*         0.052/*         U0_RegFile/\regArr_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.188/*         0.052/*         U0_RegFile/\regArr_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.188/*         0.060/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    0.188/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.189/*         0.052/*         U0_RegFile/\RdData_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.611    0.189/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.189/*         0.052/*         U0_RegFile/\regArr_reg[15][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.189/*         0.053/*         U0_RegFile/\regArr_reg[15][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.189/*         0.052/*         U0_RegFile/\regArr_reg[4][0] /D    1
UART_CLK(R)->UART_CLK(R)	0.671    0.190/*         0.052/*         U0_ClkDiv/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.190/*         0.052/*         U0_RegFile/\regArr_reg[6][4] /D    1
UART_CLK(R)->UART_CLK(R)	0.671    0.191/*         0.052/*         U0_ClkDiv/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.191/*         0.053/*         U0_RegFile/\regArr_reg[9][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.605    0.191/*         0.052/*         U0_RegFile/\RdData_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.191/*         0.065/*         U0_RegFile/\regArr_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.191/*         0.052/*         U0_RegFile/\RdData_reg[1] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.660    0.191/*         0.055/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.581    0.191/*         0.065/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /SI    1
@(R)->UART_CLK(R)	0.652    0.191/*         0.073/*         U0_RST_SYNC/\sync_reg_reg[0] /RN    1
@(R)->UART_CLK(R)	0.652    0.191/*         0.073/*         U0_RST_SYNC/\sync_reg_reg[1] /RN    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.655    0.192/*         0.052/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /D    1
UART_CLK(R)->UART_CLK(R)	0.674    0.192/*         0.052/*         U1_ClkDiv/\count_reg[2] /D    1
UART_CLK(R)->UART_CLK(R)	0.671    0.193/*         0.052/*         U0_ClkDiv/\count_reg[2] /D    1
UART_CLK(R)->UART_CLK(R)	0.674    0.193/*         0.052/*         U1_ClkDiv/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.606    0.193/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /D    1
UART_CLK(R)->UART_CLK(R)	0.671    0.193/*         0.052/*         U0_ClkDiv/\count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    0.193/*         0.066/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.193/*         0.066/*         U0_RegFile/\regArr_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.193/*         0.066/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /SI    1
UART_CLK(R)->UART_CLK(R)	0.674    0.194/*         0.052/*         U1_ClkDiv/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.618    0.194/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.620    0.194/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.194/*         0.066/*         U0_RegFile/\regArr_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.620    0.194/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /SI    1
UART_CLK(R)->UART_CLK(R)	0.671    0.194/*         0.052/*         U0_ClkDiv/\count_reg[1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.663    0.194/*         0.052/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.195/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /SI    1
UART_CLK(R)->UART_CLK(R)	0.671    0.195/*         0.052/*         U0_ClkDiv/\count_reg[0] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.629    */0.195         */0.086         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /D    1
UART_CLK(R)->UART_CLK(R)	0.674    0.195/*         0.052/*         U1_ClkDiv/\count_reg[5] /D    1
UART_CLK(R)->UART_CLK(R)	0.671    0.195/*         0.052/*         U0_ClkDiv/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.196/*         0.053/*         U0_ClkDiv/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.612    0.196/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.620    0.196/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /SI    1
UART_CLK(R)->UART_CLK(R)	0.674    0.196/*         0.052/*         U1_ClkDiv/\count_reg[0] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.659    0.197/*         0.055/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.197/*         0.052/*         U0_RegFile/RdData_VLD_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.197/*         0.065/*         U0_RegFile/\regArr_reg[3][6] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.654    0.197/*         0.054/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.197/*         0.053/*         U1_ClkDiv/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.198/*         0.066/*         U0_RegFile/\regArr_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    0.198/*         0.066/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /SI    1
UART_CLK(R)->UART_CLK(R)	0.673    0.199/*         0.052/*         U1_ClkDiv/\count_reg[1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.654    0.200/*         0.057/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.620    0.200/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.630    */0.201         */0.085         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.620    0.201/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.659    0.201/*         0.056/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.630    */0.201         */0.085         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.663    0.203/*         0.052/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D    1
REF_CLK(R)->REF_CLK(R)	0.327    0.203/*         0.052/*         U0_ref_sync/\sync_bus_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    0.204/*         0.066/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.620    0.204/*         0.061/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /SI    1
UART_CLK(R)->UART_CLK(R)	0.673    0.204/*         0.053/*         U1_ClkDiv/\count_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	0.327    0.204/*         0.052/*         U0_ref_sync/\sync_bus_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    0.204/*         0.066/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.206/*         0.061/*         U0_RegFile/RdData_VLD_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.207/*         0.061/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.208/*         0.052/*         U0_ref_sync/\sync_bus_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.208/*         0.066/*         U0_RegFile/\regArr_reg[2][2] /SI    1
REF_CLK(R)->REF_CLK(R)	0.327    0.210/*         0.052/*         U0_ref_sync/\sync_bus_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	0.327    0.211/*         0.052/*         U0_ref_sync/\sync_bus_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.211/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.629    */0.212         */0.086         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	0.327    0.212/*         0.052/*         U0_ref_sync/\sync_bus_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    0.213/*         0.065/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.214/*         0.052/*         U0_RegFile/\regArr_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.612    0.215/*         0.065/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    0.215/*         0.065/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.215/*         0.052/*         U0_ref_sync/\sync_bus_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.218/*         0.052/*         U0_ref_sync/\sync_bus_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.219/*         0.052/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.220/*         0.065/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.221/*         0.065/*         U0_RegFile/\regArr_reg[1][4] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.628    */0.223         */0.088         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.620    0.223/*         0.061/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.224/*         0.062/*         U0_PULSE_GEN/pls_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    */0.226         */0.083         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.227/*         0.066/*         U0_RegFile/\regArr_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.228/*         0.065/*         U0_RegFile/\regArr_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.620    0.230/*         0.061/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.659    0.230/*         0.053/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.231/*         0.052/*         U0_RegFile/\regArr_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.231/*         0.064/*         U0_RegFile/\regArr_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.235/*         0.052/*         U0_RegFile/\regArr_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.612    0.236/*         0.047/*         U0_RegFile/\regArr_reg[2][0] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.631    */0.237         */0.084         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.560    */0.237         */0.084         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.237/*         0.052/*         U0_RegFile/\regArr_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.240/*         0.064/*         U0_RegFile/\regArr_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.241/*         0.052/*         U0_RegFile/\regArr_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.242/*         0.052/*         U0_RegFile/\regArr_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    0.242/*         0.063/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.582    0.244/*         0.063/*         U1_RST_SYNC/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.244/*         0.052/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.611    0.244/*         0.049/*         U0_RegFile/\regArr_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.246/*         0.052/*         U0_RegFile/\regArr_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.590    0.247/*         0.064/*         U0_RegFile/\regArr_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.248/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.250/*         0.053/*         U0_SYS_CTRL/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.253/*         0.063/*         U0_RegFile/\regArr_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.593    0.253/*         0.064/*         U0_RegFile/\regArr_reg[1][7] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.660    0.254/*         0.052/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.255/*         0.063/*         U0_RegFile/\regArr_reg[2][6] /SI    1
UART_CLK(R)->UART_CLK(R)	0.213    0.257/*         0.052/*         U0_ClkDiv/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.605    0.257/*         0.052/*         U0_RegFile/\regArr_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.259/*         0.062/*         U0_SYS_CTRL/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.614    0.260/*         0.045/*         U0_RegFile/\regArr_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.261/*         0.063/*         U0_RegFile/\regArr_reg[1][1] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.656    0.261/*         0.054/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.590    0.262/*         0.063/*         U0_RegFile/\regArr_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.586    0.262/*         0.061/*         U0_SYS_CTRL/\current_state_reg[2] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.663    0.265/*         0.053/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /D    1
UART_CLK(R)->UART_CLK(R)	0.212    0.266/*         0.052/*         U1_ClkDiv/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    */0.267         */0.086         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.268/*         0.055/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.268/*         0.062/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.268/*         0.063/*         U0_RegFile/\regArr_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.268/*         0.052/*         U0_RegFile/\regArr_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.273/*         0.062/*         U0_RegFile/\regArr_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.275/*         0.052/*         U0_RegFile/\regArr_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.593    0.276/*         0.062/*         U0_RegFile/\regArr_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.277/*         0.062/*         U0_RegFile/\regArr_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    0.277/*         0.050/*         U0_RegFile/\regArr_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.278/*         0.063/*         U0_RegFile/\regArr_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.278/*         0.062/*         U0_RegFile/\regArr_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    */0.278         */0.083         U0_SYS_CTRL/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.279/*         0.062/*         U0_RegFile/\regArr_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.280/*         0.052/*         U0_RegFile/\regArr_reg[1][4] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.655    0.283/*         0.053/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.285/*         0.052/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.593    0.287/*         0.062/*         U0_RegFile/\regArr_reg[0][3] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.662    0.288/*         0.053/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.630    */0.288         */0.085         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.289/*         0.052/*         U0_RegFile/\regArr_reg[1][5] /D    1
@(R)->SCAN_CLK(R)	0.574    0.291/*         0.072/*         U1_RST_SYNC/\sync_reg_reg[0] /RN    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.662    0.291/*         0.053/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.593    0.293/*         0.062/*         U0_RegFile/\regArr_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.293/*         0.052/*         U0_RegFile/\regArr_reg[1][1] /D    1
@(R)->SCAN_CLK(R)	0.570    0.294/*         0.075/*         U1_RST_SYNC/\sync_reg_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.563    */0.295         */0.084         U0_ref_sync/\sync_reg_reg[0] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.662    0.299/*         0.053/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.300/*         0.066/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.605    0.300/*         0.052/*         U0_RegFile/\regArr_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.619    0.301/*         0.059/*         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.606    0.301/*         0.052/*         U0_RegFile/\regArr_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.302/*         0.052/*         U0_SYS_CTRL/\current_state_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.606    0.302/*         0.052/*         U0_RegFile/\regArr_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.303/*         0.052/*         U0_RegFile/\regArr_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.304/*         0.052/*         U0_SYS_CTRL/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.590    0.304/*         0.058/*         U0_ref_sync/enable_pulse_d_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.304/*         0.061/*         U0_RegFile/\regArr_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.606    0.304/*         0.052/*         U0_RegFile/\regArr_reg[0][7] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.655    0.304/*         0.053/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.309/*         0.052/*         U0_RegFile/\regArr_reg[1][0] /D    1
@(R)->SCAN_CLK(R)	0.786    0.310/*         -0.056/*        U0_ClkDiv/odd_edge_tog_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.555    */0.315         */0.123         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.319/*         0.062/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    0.321/*         0.049/*         U0_RegFile/\regArr_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.605    0.322/*         0.053/*         U0_RegFile/\regArr_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.322/*         0.052/*         U0_RegFile/\regArr_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.323/*         0.053/*         U0_RegFile/\regArr_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.323/*         0.052/*         U0_RegFile/\regArr_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.326/*         0.052/*         U0_RegFile/\regArr_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.327/*         0.052/*         U0_RegFile/\regArr_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.329/*         0.052/*         U0_RegFile/\regArr_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.334/*         0.052/*         U0_RegFile/\regArr_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.339/*         0.052/*         U0_RegFile/\regArr_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.606    0.347/*         0.052/*         U0_RegFile/\regArr_reg[2][3] /D    1
REF_CLK(R)->ALU_CLK(R)	0.321    0.349/*         0.062/*         U0_ALU/OUT_VALID_reg/D    1
REF_CLK(R)->ALU_CLK(R)	0.331    0.400/*         0.054/*         U0_ALU/\ALU_OUT_reg[7] /D    1
REF_CLK(R)->ALU_CLK(R)	0.332    0.402/*         0.054/*         U0_ALU/\ALU_OUT_reg[6] /D    1
REF_CLK(R)->ALU_CLK(R)	0.300    */0.413         */0.086         U0_ALU/\ALU_OUT_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	0.300    */0.418         */0.086         U0_ALU/\ALU_OUT_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	0.332    0.421/*         0.054/*         U0_ALU/\ALU_OUT_reg[5] /D    1
@(R)->SCAN_CLK(R)	0.669    0.426/*         0.062/*         U0_ClkDiv/\count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.426/*         0.062/*         U0_ClkDiv/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.427/*         0.062/*         U0_ClkDiv/\count_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.427/*         0.062/*         U0_ClkDiv/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.427/*         0.062/*         U0_ClkDiv/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.427/*         0.062/*         U0_ClkDiv/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.427/*         0.062/*         U0_ClkDiv/\count_reg[3] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.331    0.432/*         0.055/*         U0_ALU/\ALU_OUT_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	0.307    */0.433         */-0.052        U0_CLK_GATE/U0_TLATNCAX12M/E    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.436/*         0.054/*         U0_RegFile/\regArr_reg[6][3] /D    1
REF_CLK(R)->ALU_CLK(R)	0.331    0.441/*         0.054/*         U0_ALU/\ALU_OUT_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	0.302    */0.453         */0.083         U0_ALU/\ALU_OUT_reg[8] /D    1
REF_CLK(R)->ALU_CLK(R)	0.303    */0.454         */0.082         U0_ALU/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	0.302    */0.456         */0.082         U0_ALU/\ALU_OUT_reg[11] /D    1
REF_CLK(R)->ALU_CLK(R)	0.302    */0.457         */0.082         U0_ALU/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	0.302    */0.457         */0.082         U0_ALU/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	0.302    */0.458         */0.082         U0_ALU/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	0.302    */0.458         */0.082         U0_ALU/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->ALU_CLK(R)	0.301    */0.459         */0.082         U0_ALU/\ALU_OUT_reg[15] /D    1
REF_CLK(R)->ALU_CLK(R)	0.330    0.466/*         0.055/*         U0_ALU/\ALU_OUT_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.598    0.487/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.600    0.488/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.602    0.489/*         0.062/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/RN    1
@(R)->SCAN_CLK(R)	0.602    0.489/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.599    0.490/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.599    0.491/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.599    0.491/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.599    0.492/*         0.062/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.324    0.529/*         0.060/*         U0_ALU/\ALU_OUT_reg[13] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.323    0.530/*         0.060/*         U0_ALU/OUT_VALID_reg/RN    1
@(R)->SCAN_CLK(R)	0.595    0.576/*         0.062/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.596    0.578/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.578/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.578/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.579/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	0.596    0.582/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.584/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.584/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.585/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.586/*         0.061/*         U0_RegFile/\regArr_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	0.598    0.588/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.598    0.592/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.596    0.593/*         0.061/*         U0_RegFile/\regArr_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	0.598    0.595/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	0.599    0.596/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.210    0.600/*         0.062/*         U0_ClkDiv/div_clk_reg/SI    1
@(R)->SCAN_CLK(R)	0.599    0.601/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.209    0.604/*         0.062/*         U1_ClkDiv/div_clk_reg/SI    1
@(R)->SCAN_CLK(R)	0.598    0.606/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.600    0.608/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.598    0.609/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.599    0.609/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	0.598    0.609/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	0.598    0.610/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	0.599    0.610/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.599    0.610/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	0.592    0.610/*         0.060/*         U0_RegFile/\regArr_reg[15][7] /RN    1
@(R)->SCAN_CLK(R)	0.599    0.610/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	0.598    0.610/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	0.592    0.610/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.599    0.611/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	0.784    0.612/*         -0.051/*        U1_ClkDiv/odd_edge_tog_reg/SN    1
@(R)->SCAN_CLK(R)	0.599    0.613/*         0.060/*         U0_RegFile/\regArr_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	0.584    0.614/*         0.069/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.600    0.614/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.584    0.616/*         0.069/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.600    0.616/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	0.599    0.616/*         0.060/*         U0_RegFile/\regArr_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.599    0.617/*         0.060/*         U0_RegFile/\regArr_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	0.599    0.617/*         0.060/*         U0_RegFile/\regArr_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	0.584    0.617/*         0.069/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.618/*         0.060/*         U0_RegFile/\regArr_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	0.599    0.618/*         0.060/*         U0_RegFile/\regArr_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	0.603    0.618/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.603    0.618/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	0.603    0.618/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	0.601    0.619/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	0.596    0.619/*         0.060/*         U0_RegFile/\regArr_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	0.600    0.619/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	0.602    0.619/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	0.602    0.620/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.595    0.620/*         0.060/*         U0_RegFile/\regArr_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.600    0.620/*         0.060/*         U0_RegFile/\regArr_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	0.601    0.620/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.598    0.620/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.594    0.621/*         0.060/*         U0_RegFile/\regArr_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.593    0.621/*         0.060/*         U0_RegFile/\regArr_reg[14][7] /RN    1
@(R)->SCAN_CLK(R)	0.599    0.621/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	0.601    0.621/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	0.601    0.621/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	0.599    0.622/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.598    0.622/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	0.598    0.622/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.604    0.623/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.604    0.623/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	0.593    0.623/*         0.060/*         U0_RegFile/\regArr_reg[13][6] /RN    1
@(R)->SCAN_CLK(R)	0.590    0.623/*         0.060/*         U0_RegFile/\regArr_reg[12][7] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.624/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	0.601    0.624/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /RN    1
@(R)->SCAN_CLK(R)	0.596    0.625/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	0.601    0.625/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	0.604    0.625/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.601    0.625/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	0.594    0.626/*         0.060/*         U0_RegFile/\regArr_reg[14][6] /RN    1
@(R)->SCAN_CLK(R)	0.593    0.626/*         0.060/*         U0_RegFile/\regArr_reg[12][6] /RN    1
@(R)->SCAN_CLK(R)	0.604    0.627/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.604    0.627/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.627/*         0.060/*         U0_RegFile/\regArr_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	0.604    0.628/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.592    0.628/*         0.060/*         U0_RegFile/\regArr_reg[15][1] /RN    1
@(R)->SCAN_CLK(R)	0.604    0.628/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.592    0.629/*         0.060/*         U0_RegFile/\regArr_reg[10][6] /RN    1
@(R)->SCAN_CLK(R)	0.600    0.629/*         0.060/*         U0_RegFile/\regArr_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	0.595    0.629/*         0.060/*         U0_RegFile/\regArr_reg[14][5] /RN    1
@(R)->SCAN_CLK(R)	0.592    0.629/*         0.060/*         U0_RegFile/\regArr_reg[9][5] /RN    1
@(R)->SCAN_CLK(R)	0.604    0.629/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.594    0.629/*         0.060/*         U0_RegFile/\regArr_reg[15][6] /RN    1
@(R)->SCAN_CLK(R)	0.604    0.629/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.604    0.630/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.603    0.630/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.590    0.630/*         0.060/*         U0_RegFile/\regArr_reg[14][1] /RN    1
@(R)->SCAN_CLK(R)	0.604    0.630/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.591    0.630/*         0.060/*         U0_RegFile/\regArr_reg[11][6] /RN    1
@(R)->SCAN_CLK(R)	0.595    0.630/*         0.060/*         U0_RegFile/\regArr_reg[13][5] /RN    1
@(R)->SCAN_CLK(R)	0.590    0.630/*         0.060/*         U0_RegFile/\regArr_reg[12][1] /RN    1
@(R)->SCAN_CLK(R)	0.595    0.631/*         0.060/*         U0_RegFile/\regArr_reg[12][5] /RN    1
@(R)->SCAN_CLK(R)	0.595    0.631/*         0.060/*         U0_RegFile/\regArr_reg[14][4] /RN    1
@(R)->SCAN_CLK(R)	0.589    0.631/*         0.060/*         U0_RegFile/\regArr_reg[14][2] /RN    1
@(R)->SCAN_CLK(R)	0.595    0.631/*         0.060/*         U0_RegFile/\regArr_reg[15][4] /RN    1
@(R)->SCAN_CLK(R)	0.595    0.632/*         0.060/*         U0_RegFile/\regArr_reg[15][5] /RN    1
@(R)->SCAN_CLK(R)	0.600    0.632/*         0.060/*         U0_RegFile/\regArr_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	0.595    0.632/*         0.060/*         U0_RegFile/\regArr_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.595    0.633/*         0.060/*         U0_RegFile/\regArr_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.595    0.633/*         0.060/*         U0_RegFile/\regArr_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.595    0.633/*         0.060/*         U0_RegFile/\regArr_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.600    0.633/*         0.060/*         U0_RegFile/\regArr_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.601    0.633/*         0.060/*         U0_RegFile/\regArr_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	0.595    0.633/*         0.060/*         U0_RegFile/\regArr_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.594    0.634/*         0.060/*         U0_RegFile/\regArr_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.592    0.635/*         0.060/*         U0_RegFile/\regArr_reg[12][4] /RN    1
@(R)->SCAN_CLK(R)	0.594    0.635/*         0.060/*         U0_RegFile/\regArr_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.594    0.635/*         0.060/*         U0_RegFile/\regArr_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.594    0.635/*         0.060/*         U0_RegFile/\regArr_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.592    0.635/*         0.060/*         U0_RegFile/\regArr_reg[15][2] /RN    1
@(R)->SCAN_CLK(R)	0.594    0.637/*         0.060/*         U0_RegFile/\regArr_reg[11][4] /RN    1
@(R)->SCAN_CLK(R)	0.593    0.637/*         0.060/*         U0_RegFile/\regArr_reg[13][2] /RN    1
@(R)->SCAN_CLK(R)	0.593    0.637/*         0.060/*         U0_RegFile/\regArr_reg[12][3] /RN    1
@(R)->SCAN_CLK(R)	0.593    0.637/*         0.060/*         U0_RegFile/\regArr_reg[13][3] /RN    1
@(R)->SCAN_CLK(R)	0.593    0.637/*         0.060/*         U0_RegFile/\regArr_reg[15][3] /RN    1
@(R)->SCAN_CLK(R)	0.594    0.637/*         0.060/*         U0_RegFile/\regArr_reg[9][4] /RN    1
@(R)->SCAN_CLK(R)	0.593    0.637/*         0.060/*         U0_RegFile/\regArr_reg[14][3] /RN    1
@(R)->SCAN_CLK(R)	0.593    0.637/*         0.060/*         U0_RegFile/\regArr_reg[13][4] /RN    1
@(R)->SCAN_CLK(R)	0.594    0.637/*         0.060/*         U0_RegFile/\regArr_reg[10][4] /RN    1
@(R)->SCAN_CLK(R)	0.594    0.637/*         0.060/*         U0_RegFile/\regArr_reg[10][5] /RN    1
@(R)->SCAN_CLK(R)	0.591    0.638/*         0.060/*         U0_RegFile/\regArr_reg[12][2] /RN    1
@(R)->SCAN_CLK(R)	0.591    0.638/*         0.060/*         U0_RegFile/\regArr_reg[11][5] /RN    1
@(R)->SCAN_CLK(R)	0.596    0.639/*         0.060/*         U0_RegFile/\regArr_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.639/*         0.060/*         U0_RegFile/\regArr_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.639/*         0.060/*         U0_RegFile/\regArr_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	0.596    0.640/*         0.060/*         U0_RegFile/\regArr_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	0.595    0.641/*         0.060/*         U0_RegFile/\regArr_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.596    0.641/*         0.060/*         U0_RegFile/\regArr_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	0.596    0.643/*         0.059/*         U0_RegFile/\regArr_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	0.596    0.645/*         0.059/*         U0_RegFile/\regArr_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.595    0.645/*         0.059/*         U0_RegFile/\regArr_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.595    0.645/*         0.059/*         U0_RegFile/\regArr_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	0.595    0.645/*         0.060/*         U0_RegFile/\regArr_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.596    0.646/*         0.059/*         U0_RegFile/\regArr_reg[8][0] /RN    1
@(R)->SCAN_CLK(R)	0.596    0.646/*         0.059/*         U0_RegFile/\regArr_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.596    0.647/*         0.059/*         U0_RegFile/\regArr_reg[11][0] /RN    1
@(R)->SCAN_CLK(R)	0.596    0.647/*         0.059/*         U0_RegFile/\regArr_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	0.595    0.647/*         0.059/*         U0_RegFile/\regArr_reg[10][0] /RN    1
@(R)->SCAN_CLK(R)	0.595    0.648/*         0.059/*         U0_RegFile/\regArr_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.700/*         0.064/*         U1_ClkDiv/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.712/*         0.064/*         U1_ClkDiv/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.717/*         0.064/*         U1_ClkDiv/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.720/*         0.064/*         U1_ClkDiv/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.721/*         0.064/*         U1_ClkDiv/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.722/*         0.064/*         U1_ClkDiv/\count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.722/*         0.064/*         U1_ClkDiv/\count_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.596    0.725/*         0.065/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.596    0.734/*         0.065/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.596    0.735/*         0.065/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.749/*         0.064/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.598    0.755/*         0.064/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.598    0.760/*         0.064/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	0.598    0.765/*         0.064/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.598    0.765/*         0.064/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.598    0.766/*         0.064/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.618    0.770/*         0.064/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.618    0.772/*         0.064/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.618    0.772/*         0.064/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.617    0.773/*         0.064/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.617    0.773/*         0.064/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.617    0.774/*         0.064/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.617    0.778/*         0.064/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.610    0.781/*         0.072/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.617    0.782/*         0.064/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.617    0.783/*         0.064/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.604    0.787/*         0.063/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.616    0.788/*         0.064/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.604    0.788/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.615    0.788/*         0.064/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.604    0.788/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.616    0.788/*         0.064/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/RN    1
@(R)->SCAN_CLK(R)	0.615    0.789/*         0.064/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.616    0.790/*         0.064/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.614    0.790/*         0.064/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.614    0.790/*         0.064/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	0.614    0.791/*         0.064/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.614    0.791/*         0.064/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.616    0.791/*         0.064/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.616    0.791/*         0.064/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.612    0.792/*         0.065/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/RN    1
@(R)->SCAN_CLK(R)	0.616    0.792/*         0.064/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.616    0.792/*         0.064/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.616    0.792/*         0.064/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.604    0.793/*         0.063/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.614    0.794/*         0.064/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.614    0.794/*         0.064/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.613    0.795/*         0.065/*         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/RN    1
@(R)->SCAN_CLK(R)	0.604    0.796/*         0.063/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.604    0.797/*         0.063/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/RN    1
@(R)->SCAN_CLK(R)	0.604    0.799/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.604    0.799/*         0.063/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.724    0.799/*         -0.066/*        U0_RegFile/\regArr_reg[2][7] /SN    1
@(R)->SCAN_CLK(R)	0.725    0.801/*         -0.066/*        U0_RegFile/\regArr_reg[2][0] /SN    1
@(R)->SCAN_CLK(R)	0.602    0.803/*         0.064/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.599    0.803/*         0.063/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/RN    1
@(R)->SCAN_CLK(R)	0.604    0.803/*         0.064/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.604    0.803/*         0.064/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.604    0.803/*         0.064/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.598    0.804/*         0.063/*         U0_PULSE_GEN/rcv_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.598    0.804/*         0.063/*         U0_PULSE_GEN/pls_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.603    0.804/*         0.064/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.603    0.804/*         0.064/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.604    0.804/*         0.064/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.604    0.804/*         0.064/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.604    0.804/*         0.064/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.603    0.804/*         0.064/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.602    0.805/*         0.064/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.602    0.806/*         0.064/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.602    0.806/*         0.064/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.600    0.808/*         0.064/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.600    0.808/*         0.064/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.726    0.808/*         -0.066/*        U0_RegFile/\regArr_reg[3][5] /SN    1
@(R)->SCAN_CLK(R)	0.214    0.880/*         0.058/*         U0_ClkDiv/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	0.591    0.921/*         0.060/*         U0_RegFile/\regArr_reg[13][7] /RN    1
@(R)->SCAN_CLK(R)	0.592    0.921/*         0.060/*         U0_RegFile/\regArr_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.599    0.922/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.590    0.922/*         0.060/*         U0_RegFile/\regArr_reg[15][0] /RN    1
@(R)->SCAN_CLK(R)	0.599    0.923/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.599    0.923/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.589    0.924/*         0.060/*         U0_RegFile/\regArr_reg[14][0] /RN    1
@(R)->SCAN_CLK(R)	0.599    0.924/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.599    0.924/*         0.060/*         U0_RegFile/\regArr_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	0.599    0.924/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.595    0.925/*         0.060/*         U0_RegFile/\RdData_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.598    0.926/*         0.060/*         U0_RegFile/\regArr_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	0.598    0.926/*         0.060/*         U0_RegFile/\regArr_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	0.593    0.927/*         0.061/*         U0_RegFile/\regArr_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.585    0.927/*         0.060/*         U0_RegFile/\regArr_reg[13][0] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.928/*         0.060/*         U0_RegFile/\regArr_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.593    0.930/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.930/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.593    0.931/*         0.060/*         U0_RegFile/\regArr_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.932/*         0.060/*         U0_RegFile/\RdData_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.595    0.932/*         0.060/*         U0_RegFile/\regArr_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	0.594    0.932/*         0.060/*         U0_RegFile/\regArr_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.593    0.933/*         0.060/*         U0_RegFile/\regArr_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.934/*         0.060/*         U0_RegFile/\RdData_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.600    0.935/*         0.060/*         U0_RegFile/\regArr_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.586    0.935/*         0.068/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /RN    1
@(R)->SCAN_CLK(R)	0.586    0.935/*         0.068/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.935/*         0.060/*         U0_RegFile/\RdData_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.935/*         0.060/*         U0_RegFile/\RdData_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.586    0.936/*         0.068/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.936/*         0.060/*         U0_RegFile/\RdData_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.592    0.937/*         0.060/*         U0_RegFile/\regArr_reg[9][7] /RN    1
@(R)->SCAN_CLK(R)	0.595    0.937/*         0.060/*         U0_RegFile/\RdData_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.937/*         0.060/*         U0_RegFile/\regArr_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.938/*         0.060/*         U0_RegFile/\regArr_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.939/*         0.060/*         U0_RegFile/\regArr_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.594    0.939/*         0.060/*         U0_RegFile/\regArr_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	0.594    0.939/*         0.060/*         U0_RegFile/\RdData_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.594    0.939/*         0.060/*         U0_RegFile/\regArr_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	0.596    0.940/*         0.060/*         U0_RegFile/\regArr_reg[8][7] /RN    1
@(R)->SCAN_CLK(R)	0.596    0.940/*         0.060/*         U0_RegFile/\regArr_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	0.596    0.940/*         0.060/*         U0_RegFile/\regArr_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	0.596    0.940/*         0.060/*         U0_RegFile/\regArr_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	0.591    0.940/*         0.060/*         U0_RegFile/\regArr_reg[9][6] /RN    1
@(R)->SCAN_CLK(R)	0.591    0.940/*         0.060/*         U0_RegFile/\regArr_reg[11][7] /RN    1
@(R)->SCAN_CLK(R)	0.596    0.940/*         0.060/*         U0_RegFile/\regArr_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.591    0.941/*         0.060/*         U0_RegFile/\regArr_reg[10][7] /RN    1
@(R)->SCAN_CLK(R)	0.596    0.941/*         0.060/*         U0_RegFile/\regArr_reg[11][1] /RN    1
@(R)->SCAN_CLK(R)	0.596    0.942/*         0.060/*         U0_RegFile/\regArr_reg[9][0] /RN    1
@(R)->SCAN_CLK(R)	0.590    0.942/*         0.060/*         U0_RegFile/\regArr_reg[12][0] /RN    1
@(R)->SCAN_CLK(R)	0.596    0.943/*         0.060/*         U0_RegFile/\regArr_reg[8][1] /RN    1
@(R)->SCAN_CLK(R)	0.596    0.944/*         0.060/*         U0_RegFile/\regArr_reg[9][1] /RN    1
@(R)->SCAN_CLK(R)	0.596    0.945/*         0.060/*         U0_RegFile/\regArr_reg[8][2] /RN    1
@(R)->SCAN_CLK(R)	0.587    0.945/*         0.060/*         U0_RegFile/\regArr_reg[13][1] /RN    1
@(R)->SCAN_CLK(R)	0.596    0.947/*         0.060/*         U0_RegFile/\regArr_reg[11][2] /RN    1
@(R)->SCAN_CLK(R)	0.596    0.947/*         0.060/*         U0_RegFile/\regArr_reg[10][1] /RN    1
@(R)->SCAN_CLK(R)	0.596    0.947/*         0.060/*         U0_RegFile/\regArr_reg[10][2] /RN    1
@(R)->SCAN_CLK(R)	0.596    0.947/*         0.060/*         U0_RegFile/\regArr_reg[9][2] /RN    1
@(R)->SCAN_CLK(R)	0.592    0.951/*         0.060/*         U0_RegFile/\regArr_reg[8][6] /RN    1
@(R)->SCAN_CLK(R)	0.593    0.951/*         0.060/*         U0_RegFile/\regArr_reg[8][3] /RN    1
@(R)->SCAN_CLK(R)	0.593    0.951/*         0.060/*         U0_RegFile/\regArr_reg[8][4] /RN    1
@(R)->SCAN_CLK(R)	0.592    0.951/*         0.060/*         U0_RegFile/\regArr_reg[8][5] /RN    1
@(R)->SCAN_CLK(R)	0.593    0.951/*         0.060/*         U0_RegFile/\regArr_reg[9][3] /RN    1
@(R)->SCAN_CLK(R)	0.593    0.952/*         0.060/*         U0_RegFile/\regArr_reg[10][3] /RN    1
@(R)->SCAN_CLK(R)	0.593    0.952/*         0.060/*         U0_RegFile/\regArr_reg[11][3] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.325    1.008/*         0.060/*         U0_ALU/\ALU_OUT_reg[7] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.325    1.008/*         0.060/*         U0_ALU/\ALU_OUT_reg[8] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.325    1.009/*         0.060/*         U0_ALU/\ALU_OUT_reg[10] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.324    1.009/*         0.060/*         U0_ALU/\ALU_OUT_reg[9] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.324    1.010/*         0.060/*         U0_ALU/\ALU_OUT_reg[12] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.325    1.010/*         0.060/*         U0_ALU/\ALU_OUT_reg[4] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.325    1.010/*         0.060/*         U0_ALU/\ALU_OUT_reg[3] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.325    1.010/*         0.060/*         U0_ALU/\ALU_OUT_reg[6] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.325    1.010/*         0.060/*         U0_ALU/\ALU_OUT_reg[2] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.325    1.010/*         0.060/*         U0_ALU/\ALU_OUT_reg[5] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.324    1.010/*         0.060/*         U0_ALU/\ALU_OUT_reg[11] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.323    1.011/*         0.060/*         U0_ALU/\ALU_OUT_reg[14] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.323    1.011/*         0.060/*         U0_ALU/\ALU_OUT_reg[15] /RN    1
@(R)->SCAN_CLK(R)	0.211    1.184/*         0.061/*         U1_ClkDiv/div_clk_reg/RN    1
REF_CLK(R)->ALU_CLK(R)	0.326    1.328/*         0.060/*         U0_ALU/\ALU_OUT_reg[0] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.326    1.328/*         0.060/*         U0_ALU/\ALU_OUT_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.605    19.403/*        0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    19.436/*        0.061/*         U0_RegFile/\regArr_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.584    19.459/*        0.067/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */20.837        */20.000        SO[3]    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */20.868        */20.000        SO[1]    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */20.880        */20.000        SO[0]    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  21.046/*        20.000/*        SO[2]    1
UART_TX_CLK(R)->UART_TX_CLK(R)	-53.715  */54.935        */54.253        UART_TX_O    1
UART_RX_CLK(R)->UART_CLK(R)	-54.153  */55.127        */54.253        framing_error    1
UART_RX_CLK(R)->UART_CLK(R)	-54.153  */55.148        */54.253        parity_error    1
