<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CamelStudio Library Documentaion: src/TC1.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="cmstudiox-1.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CamelStudio Library Documentaion
   &#160;<span id="projectnumber">1.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('_t_c1_8h.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">TC1.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Timer1 Library for M2.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="mcu_8h_source.html">mcu.h</a>&quot;</code><br />
</div>
<p><a href="_t_c1_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ade1093a6b28016a59b5e5b0c2733ab2c"><td class="memItemLeft" align="right" valign="top"><a id="ade1093a6b28016a59b5e5b0c2733ab2c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RT_TC1_Stop</b>()&#160;&#160;&#160;MemoryWrite32(T1_CTL0_REG, 0)</td></tr>
<tr class="separator:ade1093a6b28016a59b5e5b0c2733ab2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9c21242bf3ba2144aa45a336a4dc7ea"><td class="memItemLeft" align="right" valign="top"><a id="ab9c21242bf3ba2144aa45a336a4dc7ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RT_TC1_ClearIrq</b>()&#160;&#160;&#160;MemoryWrite32(T1_CLRIRQ_REG, 0)</td></tr>
<tr class="separator:ab9c21242bf3ba2144aa45a336a4dc7ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcd4f7c1a53b5d0a31f45076725a1ed6"><td class="memItemLeft" align="right" valign="top"><a id="abcd4f7c1a53b5d0a31f45076725a1ed6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RT_TC1_ClearCnt</b>()&#160;&#160;&#160;MemoryWrite32(T1_CLRCNT_REG, 0)</td></tr>
<tr class="separator:abcd4f7c1a53b5d0a31f45076725a1ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a7757de241add69f5fffc4e1dfa431a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>RT_TC1_ClearAll</b>()</td></tr>
<tr class="separator:a2a7757de241add69f5fffc4e1dfa431a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbef657c94c7b32f07e4210fbf7f4745"><td class="memItemLeft" align="right" valign="top"><a id="adbef657c94c7b32f07e4210fbf7f4745"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RT_TC1_TcIrqOn</b>()&#160;&#160;&#160;MemoryOr32(T1_CTL0_REG, 1 &lt;&lt; 7)</td></tr>
<tr class="separator:adbef657c94c7b32f07e4210fbf7f4745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8775d32f1b8cb982c2abf045e3b6b95"><td class="memItemLeft" align="right" valign="top"><a id="ad8775d32f1b8cb982c2abf045e3b6b95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RT_TC1_TcIrqOff</b>()&#160;&#160;&#160;MemoryAnd32(T1_CTL0_REG, ~(1 &lt;&lt; 7))</td></tr>
<tr class="separator:ad8775d32f1b8cb982c2abf045e3b6b95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61477182241a8629176801cca44ce09a"><td class="memItemLeft" align="right" valign="top"><a id="a61477182241a8629176801cca44ce09a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RT_TC1_PWMIrqOn</b>()&#160;&#160;&#160;MemoryOr32(T1_CTL0_REG, 1 &lt;&lt; 6)</td></tr>
<tr class="separator:a61477182241a8629176801cca44ce09a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c33903adfe470964d7eb5126c4ce7d4"><td class="memItemLeft" align="right" valign="top"><a id="a1c33903adfe470964d7eb5126c4ce7d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RT_TC1_PWMIrqOff</b>()&#160;&#160;&#160;MemoryAnd32(T1_CTL0_REG, ~(1 &lt;&lt; 6))</td></tr>
<tr class="separator:a1c33903adfe470964d7eb5126c4ce7d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3395d62010d1ca815676f3086f0dfb4a"><td class="memItemLeft" align="right" valign="top"><a id="a3395d62010d1ca815676f3086f0dfb4a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RT_TC1_CheckTcFlag</b>()&#160;&#160;&#160;((MemoryRead32(T1_CTL0_REG) &amp; 0x80000000) &gt;&gt; 31)</td></tr>
<tr class="separator:a3395d62010d1ca815676f3086f0dfb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf0b6d73b626b9f56f9f6fda79d0860c"><td class="memItemLeft" align="right" valign="top"><a id="acf0b6d73b626b9f56f9f6fda79d0860c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RT_TC1_CheckPWMFlag</b>()&#160;&#160;&#160;((MemoryRead32(T1_CTL0_REG) &amp; 0x40000000) &gt;&gt; 30)</td></tr>
<tr class="separator:acf0b6d73b626b9f56f9f6fda79d0860c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac76393581e0b1d58a9628139db72cdaf"><td class="memItemLeft" align="right" valign="top"><a id="ac76393581e0b1d58a9628139db72cdaf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RT_TC1_TimerOn</b>()&#160;&#160;&#160;MemoryOr32(T1_CTL0_REG, 1 &lt;&lt; 1)</td></tr>
<tr class="separator:ac76393581e0b1d58a9628139db72cdaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bccbc833364c4f1c6ce63a758136817"><td class="memItemLeft" align="right" valign="top"><a id="a1bccbc833364c4f1c6ce63a758136817"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RT_TC1_TimerOff</b>()&#160;&#160;&#160;MemoryAnd32(T1_CTL0_REG, ~(1 &lt;&lt; 1))</td></tr>
<tr class="separator:a1bccbc833364c4f1c6ce63a758136817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69c07e4e9fc56ae94d167f79399e7867"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c1_8h.html#a69c07e4e9fc56ae94d167f79399e7867">RT_TC1_TimerSet1us</a>(T,  irq)</td></tr>
<tr class="memdesc:a69c07e4e9fc56ae94d167f79399e7867"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the timer function of TC1.  <a href="#a69c07e4e9fc56ae94d167f79399e7867">More...</a><br /></td></tr>
<tr class="separator:a69c07e4e9fc56ae94d167f79399e7867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac04f2d9427689062596382399aa7d909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c1_8h.html#ac04f2d9427689062596382399aa7d909">RT_TC1_SetCounter</a>(n)</td></tr>
<tr class="memdesc:ac04f2d9427689062596382399aa7d909"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the frequency counter of TC1 The base frequency of the counter is 45Hz.  <a href="#ac04f2d9427689062596382399aa7d909">More...</a><br /></td></tr>
<tr class="separator:ac04f2d9427689062596382399aa7d909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add9b6f778a744d79226f5165a04a38d9"><td class="memItemLeft" align="right" valign="top"><a id="add9b6f778a744d79226f5165a04a38d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RT_TC1_EcntOn</b>()&#160;&#160;&#160;MemoryOr32(T1_CTL0_REG, 1)</td></tr>
<tr class="separator:add9b6f778a744d79226f5165a04a38d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c9b9839a03d3e9b1158a2be2feebf42"><td class="memItemLeft" align="right" valign="top"><a id="a1c9b9839a03d3e9b1158a2be2feebf42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RT_TC1_EcntOff</b>()&#160;&#160;&#160;MemoryAnd32(T1_CTL0_REG, ~1)</td></tr>
<tr class="separator:a1c9b9839a03d3e9b1158a2be2feebf42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b786bd70b41c950892beeef4cbd2b27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c1_8h.html#a4b786bd70b41c950892beeef4cbd2b27">RT_TC1_SetEcnt</a>(n,  trigger,  irq)</td></tr>
<tr class="memdesc:a4b786bd70b41c950892beeef4cbd2b27"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the ECNT function of TC1.  <a href="#a4b786bd70b41c950892beeef4cbd2b27">More...</a><br /></td></tr>
<tr class="separator:a4b786bd70b41c950892beeef4cbd2b27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66b006ccc7fcf8165e1bed013985b92e"><td class="memItemLeft" align="right" valign="top"><a id="a66b006ccc7fcf8165e1bed013985b92e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RT_TC1_PWMOn</b>()&#160;&#160;&#160;MemoryOr32(T1_CTL0_REG, 1 &lt;&lt; 4)</td></tr>
<tr class="separator:a66b006ccc7fcf8165e1bed013985b92e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbffb90a80851e9a1e6e3dc03938c547"><td class="memItemLeft" align="right" valign="top"><a id="afbffb90a80851e9a1e6e3dc03938c547"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RT_TC1_PWMOff</b>()&#160;&#160;&#160;MemoryAnd32(T1_CTL0_REG, ~(1 &lt;&lt; 4))</td></tr>
<tr class="separator:afbffb90a80851e9a1e6e3dc03938c547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7f2a1fa7c0f6bf6e61dbc2c1ecb1730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c1_8h.html#af7f2a1fa7c0f6bf6e61dbc2c1ecb1730">RT_TC1_SetPWM</a>(div,  ref,  irq)</td></tr>
<tr class="memdesc:af7f2a1fa7c0f6bf6e61dbc2c1ecb1730"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the PWM function of TC1.  <a href="#af7f2a1fa7c0f6bf6e61dbc2c1ecb1730">More...</a><br /></td></tr>
<tr class="separator:af7f2a1fa7c0f6bf6e61dbc2c1ecb1730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f11e47b5a8e7947fc76e9955e94acea"><td class="memItemLeft" align="right" valign="top"><a id="a6f11e47b5a8e7947fc76e9955e94acea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RT_TC1_PWMMOn</b>()&#160;&#160;&#160;MemoryOr32(T1_CTL0_REG, 1 &lt;&lt; 3)</td></tr>
<tr class="separator:a6f11e47b5a8e7947fc76e9955e94acea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa070a043272a38ae84492146683a00d3"><td class="memItemLeft" align="right" valign="top"><a id="aa070a043272a38ae84492146683a00d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RT_TC1_PWMMOff</b>()&#160;&#160;&#160;MemoryAnd32(T1_CTL0_REG, ~(1 &lt;&lt; 3))</td></tr>
<tr class="separator:aa070a043272a38ae84492146683a00d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a326645a1e9eb49468e696ba7a186cdba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>RT_TC1_PWMMTriggerMode</b>(mode)</td></tr>
<tr class="separator:a326645a1e9eb49468e696ba7a186cdba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e92ad68930f990a6437c74432689e1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c1_8h.html#a1e92ad68930f990a6437c74432689e1b">RT_TC1_SetPWMM</a>(trigger,  irq)</td></tr>
<tr class="memdesc:a1e92ad68930f990a6437c74432689e1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the Pulse width measure for TC1.  <a href="#a1e92ad68930f990a6437c74432689e1b">More...</a><br /></td></tr>
<tr class="separator:a1e92ad68930f990a6437c74432689e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98f0ff60ac42d9ca3eef5f7d6e893df2"><td class="memItemLeft" align="right" valign="top"><a id="a98f0ff60ac42d9ca3eef5f7d6e893df2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RT_TC1_ReadCnt</b>()&#160;&#160;&#160;MemoryRead32(T1_READ_REG)</td></tr>
<tr class="separator:a98f0ff60ac42d9ca3eef5f7d6e893df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Timer1 Library for M2. </p>
<dl class="section author"><dt>Author</dt><dd>Zhirui Dai </dd></dl>
<dl class="section date"><dt>Date</dt><dd>16 Jun 2018 </dd></dl>
<dl class="section copyright"><dt>Copyright</dt><dd>2018 Zhirui </dd></dl>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a2a7757de241add69f5fffc4e1dfa431a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a7757de241add69f5fffc4e1dfa431a">&#9670;&nbsp;</a></span>RT_TC1_ClearAll</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_TC1_ClearAll</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                   \</div><div class="line">        RT_TC1_ClearIrq(); \</div><div class="line">        RT_TC1_ClearCnt(); \</div><div class="line">    }</div></div><!-- fragment -->
</div>
</div>
<a id="a326645a1e9eb49468e696ba7a186cdba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a326645a1e9eb49468e696ba7a186cdba">&#9670;&nbsp;</a></span>RT_TC1_PWMMTriggerMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_TC1_PWMMTriggerMode</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mode</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                                        \</div><div class="line">        MemoryAnd32(T1_CTL0_REG, ~(1 &lt;&lt; 2)); \</div><div class="line">        MemoryOr32(T1_CTL0_REG, mode &lt;&lt; 2);  \</div><div class="line">    }</div></div><!-- fragment -->
</div>
</div>
<a id="ac04f2d9427689062596382399aa7d909"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac04f2d9427689062596382399aa7d909">&#9670;&nbsp;</a></span>RT_TC1_SetCounter</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_TC1_SetCounter</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                                        \</div><div class="line">        MemoryAnd32(T1_CTL0_REG, ~(1 &lt;&lt; 7)); \</div><div class="line">        MemoryWrite32(T1_CLK_REG, n);        \</div><div class="line">        MemoryWrite32(T1_REF_REG, 0x0);      \</div><div class="line">        MemoryOr32(T1_CTL0_REG, (0x02));     \</div><div class="line">    }</div></div><!-- fragment -->
<p>This function sets the frequency counter of TC1 The base frequency of the counter is 45Hz. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">n</td><td>times of 45Hz </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>void </dd></dl>

</div>
</div>
<a id="a4b786bd70b41c950892beeef4cbd2b27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b786bd70b41c950892beeef4cbd2b27">&#9670;&nbsp;</a></span>RT_TC1_SetEcnt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_TC1_SetEcnt</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">trigger, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">irq&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                                                                 \</div><div class="line">        MemoryAnd32(T1_CTL0_REG, ~((0x1 &lt;&lt; 7) + (0x1 &lt;&lt; 2)));         \</div><div class="line">        MemoryOr32(T1_CTL0_REG, ((trigger &lt;&lt; 2) | (irq &lt;&lt; 7) | 0x1)); \</div><div class="line">        MemoryWrite32(T1_REF_REG, n);                                 \</div><div class="line">        MemoryOr32(<a class="code" href="mcu_8h.html#ab34acec79daf4fcc12a662cde9e75df7">SYS_CTL0_REG</a>, irq);                                \</div><div class="line">    }</div><div class="ttc" id="mcu_8h_html_ab34acec79daf4fcc12a662cde9e75df7"><div class="ttname"><a href="mcu_8h.html#ab34acec79daf4fcc12a662cde9e75df7">SYS_CTL0_REG</a></div><div class="ttdeci">#define SYS_CTL0_REG</div><div class="ttdoc">Hardware address. </div><div class="ttdef"><b>Definition:</b> mcu.h:24</div></div>
</div><!-- fragment -->
<p>This function sets the ECNT function of TC1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">n</td><td>the target value to reach </td></tr>
    <tr><td class="paramname">trigger</td><td>the trigger mode, RISING or FALLING </td></tr>
    <tr><td class="paramname">irq</td><td>when ON, the interrupt is enabled; when OFF, disabled </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>void </dd></dl>

</div>
</div>
<a id="af7f2a1fa7c0f6bf6e61dbc2c1ecb1730"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7f2a1fa7c0f6bf6e61dbc2c1ecb1730">&#9670;&nbsp;</a></span>RT_TC1_SetPWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_TC1_SetPWM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">div, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ref, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">irq&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                                                              \</div><div class="line">        MemoryAnd32(T1_CTL0_REG, ~(0x3 &lt;&lt; 6));                     \</div><div class="line">        MemoryWrite32(T1_CLK_REG, div);                            \</div><div class="line">        MemoryWrite32(T1_REF_REG, ref);                            \</div><div class="line">        MemoryOr32(T1_CTL0_REG, (0x10 | (irq &lt;&lt; 6) | (irq &lt;&lt; 7))); \</div><div class="line">    }</div></div><!-- fragment -->
<p>This function sets the PWM function of TC1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">div</td><td>the clock freq divider </td></tr>
    <tr><td class="paramname">ref</td><td>0-255, the clock high length </td></tr>
    <tr><td class="paramname">irq</td><td>when ON, the interrupt is enabled; when OFF, disabled </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>void </dd></dl>

</div>
</div>
<a id="a1e92ad68930f990a6437c74432689e1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e92ad68930f990a6437c74432689e1b">&#9670;&nbsp;</a></span>RT_TC1_SetPWMM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_TC1_SetPWMM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">trigger, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">irq&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                                                               \</div><div class="line">        MemoryAnd32(T1_CTL0_REG, ~((0x1 &lt;&lt; 7) + (0x1 &lt;&lt; 2)));       \</div><div class="line">        MemoryOr32(T1_CTL0_REG, (0x18 | (irq &lt;&lt; 7) | (rise &lt;&lt; 2))); \</div><div class="line">        MemoryOr32(<a class="code" href="mcu_8h.html#ab34acec79daf4fcc12a662cde9e75df7">SYS_CTL0_REG</a>, irq);                              \</div><div class="line">    }</div><div class="ttc" id="mcu_8h_html_ab34acec79daf4fcc12a662cde9e75df7"><div class="ttname"><a href="mcu_8h.html#ab34acec79daf4fcc12a662cde9e75df7">SYS_CTL0_REG</a></div><div class="ttdeci">#define SYS_CTL0_REG</div><div class="ttdoc">Hardware address. </div><div class="ttdef"><b>Definition:</b> mcu.h:24</div></div>
</div><!-- fragment -->
<p>This function sets the Pulse width measure for TC1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">trigger</td><td>the trigger mode, RISING or FALLING </td></tr>
    <tr><td class="paramname">irq</td><td>when ON, the interrupt is enabled; when OFF, disabled </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>void </dd></dl>

</div>
</div>
<a id="a69c07e4e9fc56ae94d167f79399e7867"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69c07e4e9fc56ae94d167f79399e7867">&#9670;&nbsp;</a></span>RT_TC1_TimerSet1us</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_TC1_TimerSet1us</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">T, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">irq&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                                                  \</div><div class="line">        MemoryAnd32(T1_CTL0_REG, ~(1 &lt;&lt; 7));           \</div><div class="line">        MemoryWrite32(T1_CLK_REG, T / 81 + 1);             \</div><div class="line">        MemoryWrite32(T1_REF_REG, 243 * T / (T + 81)); \</div><div class="line">        MemoryOr32(T1_CTL0_REG, (0x02 | (irq &lt;&lt; 7)));  \</div><div class="line">        MemoryOr32(<a class="code" href="mcu_8h.html#ab34acec79daf4fcc12a662cde9e75df7">SYS_CTL0_REG</a>, irq);                 \</div><div class="line">    }</div><div class="ttc" id="mcu_8h_html_ab34acec79daf4fcc12a662cde9e75df7"><div class="ttname"><a href="mcu_8h.html#ab34acec79daf4fcc12a662cde9e75df7">SYS_CTL0_REG</a></div><div class="ttdeci">#define SYS_CTL0_REG</div><div class="ttdoc">Hardware address. </div><div class="ttdef"><b>Definition:</b> mcu.h:24</div></div>
</div><!-- fragment -->
<p>This function sets the timer function of TC1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">T</td><td>the target time to reach </td></tr>
    <tr><td class="paramname">irq</td><td>when ON, the interrupt is enabled; when OFF, disabled </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>void </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="_t_c1_8h.html">TC1.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.14 </li>
  </ul>
</div>
</body>
</html>
