[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 8112019 heartbeat IPC: 1.233 cumulative IPC: 1.233 (Simulation time: 00 hr 02 min 01 sec)
Tendency balance: 0.222641.
Warmup finished CPU 0 instructions: 20000000 cycles: 16188949 cumulative IPC: 1.235 (Simulation time: 00 hr 04 min 02 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 16188949 cumulative IPC: 1.235 (Simulation time: 00 hr 04 min 02 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 16188951 heartbeat IPC: 1.238 cumulative IPC: 2 (Simulation time: 00 hr 04 min 02 sec)
Tendency balance: 0.233322.
Simulation finished CPU 0 instructions: 10000002 cycles: 6604552 cumulative IPC: 1.514 (Simulation time: 00 hr 05 min 15 sec)
Simulation complete CPU 0 instructions: 10000002 cycles: 6604552 cumulative IPC: 1.514 (Simulation time: 00 hr 05 min 15 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/hugo/APA/traces/403.gcc-16B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.514 instructions: 10000002 cycles: 6604552
CPU 0 Branch Prediction Accuracy: 99.59% MPKI: 0.8076 Average ROB Occupancy at Mispredict: 27.18
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0065
BRANCH_INDIRECT: 0.0182
BRANCH_CONDITIONAL: 0.7828
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.0001
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:      10964 HIT:      10870 MISS:         94 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      10964 HIT:      10870 MISS:         94 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 354.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     995244 HIT:     642892 MISS:     352352 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:       6262 HIT:       1346 MISS:       4916 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     493626 HIT:     146516 MISS:     347110 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     495260 HIT:     495030 MISS:        230 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:         96 HIT:          0 MISS:         96 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 13.48 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    2017119 HIT:    2016528 MISS:        591 MSHR_MERGE:        128
cpu0->cpu0_L1I LOAD         ACCESS:    2017119 HIT:    2016528 MISS:        591 MSHR_MERGE:        128
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 36.64 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:    4071010 HIT:     414319 MISS:    3656691 MSHR_MERGE:    3157169
cpu0->cpu0_L1D LOAD         ACCESS:      54916 HIT:      47708 MISS:       