

================================================================
== Vitis HLS Report for 'two_complement_adder_Pipeline_VITIS_LOOP_8_1'
================================================================
* Date:           Mon Apr  1 07:18:03 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        two_complement_adder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.282 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1  |        8|        8|         1|          1|          1|     8|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       56|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|        7|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        7|       92|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln8_fu_169_p2     |         +|   0|  0|  12|           4|           2|
    |and_ln11_1_fu_157_p2  |       and|   0|  0|   2|           1|           1|
    |and_ln11_fu_151_p2    |       and|   0|  0|   2|           1|           1|
    |lshr_ln9_1_fu_128_p2  |      lshr|   0|  0|  17|           8|           8|
    |lshr_ln9_fu_118_p2    |      lshr|   0|  0|  17|           8|           8|
    |carry_1_fu_163_p2     |        or|   0|  0|   2|           1|           1|
    |temp_sum_d0           |       xor|   0|  0|   2|           1|           1|
    |xor_ln9_fu_138_p2     |       xor|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  56|          25|          23|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_phi_mux_carry_phi_fu_81_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2           |   9|          2|    4|          8|
    |i_fu_42                        |   9|          2|    4|          8|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  36|          8|   10|         20|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------+---+----+-----+-----------+
    |     Name     | FF| LUT| Bits| Const Bits|
    +--------------+---+----+-----+-----------+
    |ap_CS_fsm     |  1|   0|    1|          0|
    |ap_done_reg   |  1|   0|    1|          0|
    |carry_reg_78  |  1|   0|    1|          0|
    |i_fu_42       |  4|   0|    4|          0|
    +--------------+---+----+-----+-----------+
    |Total         |  7|   0|    7|          0|
    +--------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  two_complement_adder_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  two_complement_adder_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  two_complement_adder_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  two_complement_adder_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  two_complement_adder_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  two_complement_adder_Pipeline_VITIS_LOOP_8_1|  return value|
|a_load             |   in|    8|     ap_none|                                        a_load|        scalar|
|b_load             |   in|    8|     ap_none|                                        b_load|        scalar|
|temp_sum_address0  |  out|    4|   ap_memory|                                      temp_sum|         array|
|temp_sum_ce0       |  out|    1|   ap_memory|                                      temp_sum|         array|
|temp_sum_we0       |  out|    1|   ap_memory|                                      temp_sum|         array|
|temp_sum_d0        |  out|    1|   ap_memory|                                      temp_sum|         array|
|carry_out          |  out|    1|      ap_vld|                                     carry_out|       pointer|
|carry_out_ap_vld   |  out|    1|      ap_vld|                                     carry_out|       pointer|
+-------------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.28>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->two_complement_adder.cpp:10]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%b_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %b_load"   --->   Operation 5 'read' 'b_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %a_load"   --->   Operation 6 'read' 'a_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.46ns)   --->   "%store_ln55 = store i4 7, i4 %i" [C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->two_complement_adder.cpp:10]   --->   Operation 7 'store' 'store_ln55' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%carry = phi i1 %carry_1, void %for.inc.split, i1 0, void %newFuncRoot"   --->   Operation 9 'phi' 'carry' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [two_complement_adder.cpp:9]   --->   Operation 10 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_2, i32 3" [two_complement_adder.cpp:8]   --->   Operation 11 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %tmp, void %for.inc.split, void %for.end.exitStub" [two_complement_adder.cpp:8]   --->   Operation 12 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i4 %i_2" [two_complement_adder.cpp:8]   --->   Operation 13 'zext' 'zext_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [two_complement_adder.cpp:7]   --->   Operation 14 'specpipeline' 'specpipeline_ln7' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln7 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [two_complement_adder.cpp:7]   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln7' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [two_complement_adder.cpp:8]   --->   Operation 16 'specloopname' 'specloopname_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i4 %i_2" [two_complement_adder.cpp:9]   --->   Operation 17 'trunc' 'trunc_ln9' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i3 %trunc_ln9" [two_complement_adder.cpp:9]   --->   Operation 18 'zext' 'zext_ln9' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.79ns)   --->   "%lshr_ln9 = lshr i8 %a_load_read, i8 %zext_ln9" [two_complement_adder.cpp:9]   --->   Operation 19 'lshr' 'lshr_ln9' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln9_1 = trunc i8 %lshr_ln9" [two_complement_adder.cpp:9]   --->   Operation 20 'trunc' 'trunc_ln9_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%lshr_ln9_1 = lshr i8 %b_load_read, i8 %zext_ln9" [two_complement_adder.cpp:9]   --->   Operation 21 'lshr' 'lshr_ln9_1' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln9_2 = trunc i8 %lshr_ln9_1" [two_complement_adder.cpp:9]   --->   Operation 22 'trunc' 'trunc_ln9_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.14ns)   --->   "%xor_ln9 = xor i1 %trunc_ln9_1, i1 %trunc_ln9_2" [two_complement_adder.cpp:9]   --->   Operation 23 'xor' 'xor_ln9' <Predicate = (!tmp)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.14ns)   --->   "%sum_bit = xor i1 %xor_ln9, i1 %carry" [two_complement_adder.cpp:9]   --->   Operation 24 'xor' 'sum_bit' <Predicate = (!tmp)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%temp_sum_addr = getelementptr i1 %temp_sum, i64 0, i64 %zext_ln8" [C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->two_complement_adder.cpp:10]   --->   Operation 25 'getelementptr' 'temp_sum_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.73ns)   --->   "%store_ln10 = store i1 %sum_bit, i4 %temp_sum_addr" [two_complement_adder.cpp:10]   --->   Operation 26 'store' 'store_ln10' <Predicate = (!tmp)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%and_ln11 = and i1 %trunc_ln9_1, i1 %trunc_ln9_2" [two_complement_adder.cpp:11]   --->   Operation 27 'and' 'and_ln11' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%and_ln11_1 = and i1 %xor_ln9, i1 %carry" [two_complement_adder.cpp:11]   --->   Operation 28 'and' 'and_ln11_1' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.14ns) (out node of the LUT)   --->   "%carry_1 = or i1 %and_ln11_1, i1 %and_ln11" [two_complement_adder.cpp:11]   --->   Operation 29 'or' 'carry_1' <Predicate = (!tmp)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.80ns)   --->   "%add_ln8 = add i4 %i_2, i4 15" [two_complement_adder.cpp:8]   --->   Operation 30 'add' 'add_ln8' <Predicate = (!tmp)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln55 = store i4 %add_ln8, i4 %i" [C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->two_complement_adder.cpp:10]   --->   Operation 31 'store' 'store_ln55' <Predicate = (!tmp)> <Delay = 0.46>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln8 = br void %for.inc" [two_complement_adder.cpp:8]   --->   Operation 32 'br' 'br_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %carry_out, i1 %carry" [two_complement_adder.cpp:11]   --->   Operation 33 'write' 'write_ln11' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_sum]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ carry_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 01]
b_load_read           (read             ) [ 00]
a_load_read           (read             ) [ 00]
store_ln55            (store            ) [ 00]
br_ln0                (br               ) [ 00]
carry                 (phi              ) [ 01]
i_2                   (load             ) [ 00]
tmp                   (bitselect        ) [ 01]
br_ln8                (br               ) [ 00]
zext_ln8              (zext             ) [ 00]
specpipeline_ln7      (specpipeline     ) [ 00]
speclooptripcount_ln7 (speclooptripcount) [ 00]
specloopname_ln8      (specloopname     ) [ 00]
trunc_ln9             (trunc            ) [ 00]
zext_ln9              (zext             ) [ 00]
lshr_ln9              (lshr             ) [ 00]
trunc_ln9_1           (trunc            ) [ 00]
lshr_ln9_1            (lshr             ) [ 00]
trunc_ln9_2           (trunc            ) [ 00]
xor_ln9               (xor              ) [ 00]
sum_bit               (xor              ) [ 00]
temp_sum_addr         (getelementptr    ) [ 00]
store_ln10            (store            ) [ 00]
and_ln11              (and              ) [ 00]
and_ln11_1            (and              ) [ 00]
carry_1               (or               ) [ 01]
add_ln8               (add              ) [ 00]
store_ln55            (store            ) [ 00]
br_ln8                (br               ) [ 01]
write_ln11            (write            ) [ 00]
ret_ln0               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="temp_sum">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_sum"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="carry_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="carry_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="b_load_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_load_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="a_load_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_load_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln11_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="1" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln11/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="temp_sum_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="1" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="4" slack="0"/>
<pin id="69" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_sum_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="store_ln10_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="4" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="78" class="1005" name="carry_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="80" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="carry (phireg) "/>
</bind>
</comp>

<comp id="81" class="1004" name="carry_phi_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="1" slack="0"/>
<pin id="85" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="carry/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln55_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="4" slack="0"/>
<pin id="91" dir="0" index="1" bw="4" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_2_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="tmp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="4" slack="0"/>
<pin id="100" dir="0" index="2" bw="3" slack="0"/>
<pin id="101" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="zext_ln8_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="0"/>
<pin id="107" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="trunc_ln9_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln9_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="lshr_ln9_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="3" slack="0"/>
<pin id="121" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln9/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="trunc_ln9_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="lshr_ln9_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="3" slack="0"/>
<pin id="131" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln9_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="trunc_ln9_2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9_2/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="xor_ln9_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln9/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="sum_bit_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sum_bit/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="and_ln11_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln11/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="and_ln11_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln11_1/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="carry_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="carry_1/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="add_ln8_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln55_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="4" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="180" class="1005" name="i_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="190" class="1005" name="carry_1_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="carry_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="40" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="36" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="81" pin=2"/></net>

<net id="88"><net_src comp="81" pin="4"/><net_sink comp="58" pin=2"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="94" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="108"><net_src comp="94" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="113"><net_src comp="94" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="52" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="114" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="118" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="46" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="114" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="128" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="124" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="134" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="138" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="81" pin="4"/><net_sink comp="144" pin=1"/></net>

<net id="150"><net_src comp="144" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="155"><net_src comp="124" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="134" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="138" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="81" pin="4"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="157" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="151" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="94" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="38" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="169" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="42" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="186"><net_src comp="180" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="193"><net_src comp="163" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="81" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: temp_sum | {1 }
	Port: carry_out | {1 }
 - Input state : 
	Port: two_complement_adder_Pipeline_VITIS_LOOP_8_1 : a_load | {1 }
	Port: two_complement_adder_Pipeline_VITIS_LOOP_8_1 : b_load | {1 }
  - Chain level:
	State 1
		store_ln55 : 1
		carry : 1
		i_2 : 1
		tmp : 2
		br_ln8 : 3
		zext_ln8 : 2
		trunc_ln9 : 2
		zext_ln9 : 3
		lshr_ln9 : 4
		trunc_ln9_1 : 5
		lshr_ln9_1 : 4
		trunc_ln9_2 : 5
		xor_ln9 : 6
		sum_bit : 6
		temp_sum_addr : 3
		store_ln10 : 6
		and_ln11 : 6
		and_ln11_1 : 6
		carry_1 : 6
		add_ln8 : 2
		store_ln55 : 3
		write_ln11 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|   lshr   |     lshr_ln9_fu_118    |    0    |    17   |
|          |    lshr_ln9_1_fu_128   |    0    |    17   |
|----------|------------------------|---------|---------|
|    add   |     add_ln8_fu_169     |    0    |    12   |
|----------|------------------------|---------|---------|
|    xor   |     xor_ln9_fu_138     |    0    |    2    |
|          |     sum_bit_fu_144     |    0    |    2    |
|----------|------------------------|---------|---------|
|    and   |     and_ln11_fu_151    |    0    |    2    |
|          |    and_ln11_1_fu_157   |    0    |    2    |
|----------|------------------------|---------|---------|
|    or    |     carry_1_fu_163     |    0    |    2    |
|----------|------------------------|---------|---------|
|   read   | b_load_read_read_fu_46 |    0    |    0    |
|          | a_load_read_read_fu_52 |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln11_write_fu_58 |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|        tmp_fu_97       |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |     zext_ln8_fu_105    |    0    |    0    |
|          |     zext_ln9_fu_114    |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    trunc_ln9_fu_110    |    0    |    0    |
|   trunc  |   trunc_ln9_1_fu_124   |    0    |    0    |
|          |   trunc_ln9_2_fu_134   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    56   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|carry_1_reg_190|    1   |
|  carry_reg_78 |    1   |
|   i_reg_180   |    4   |
+---------------+--------+
|     Total     |    6   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   56   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    6   |    -   |
+-----------+--------+--------+
|   Total   |    6   |   56   |
+-----------+--------+--------+
