abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/alu4.blif
abc command print_stats
[1;37malu4                          :[0m i/o =   14/    8  lat =    0  nd =  1114  edge =   2789  area =2798.00  delay =12.70  lev = 11
--------------- round 1 ---------------
seed = 1612528447
n688 is replaced by n305 with estimated error 0
error = 0
area = 2793
delay = 12.7
#gates = 1114
output circuit result/alu4_1_0_2793_12.7.blif
time = 18095534 us
--------------- round 2 ---------------
seed = 161240401
n900 is replaced by n1129 with estimated error 0
error = 0
area = 2789
delay = 12.7
#gates = 1112
output circuit result/alu4_2_0_2789_12.7.blif
time = 38352773 us
--------------- round 3 ---------------
seed = 1131086826
n441 is replaced by n1115 with estimated error 0
error = 0
area = 2786
delay = 12.7
#gates = 1111
output circuit result/alu4_3_0_2786_12.7.blif
time = 58474249 us
--------------- round 4 ---------------
seed = 1488990027
n409 is replaced by n770 with estimated error 0
error = 0
area = 2783
delay = 12.7
#gates = 1110
output circuit result/alu4_4_0_2783_12.7.blif
time = 79018400 us
--------------- round 5 ---------------
seed = 3970938037
n1106 is replaced by n1059 with estimated error 0
error = 0
area = 2780
delay = 12.7
#gates = 1109
output circuit result/alu4_5_0_2780_12.7.blif
time = 98754574 us
--------------- round 6 ---------------
seed = 3407270993
n569 is replaced by one with estimated error 0
error = 0
area = 2777
delay = 12.7
#gates = 1108
output circuit result/alu4_6_0_2777_12.7.blif
time = 116923108 us
--------------- round 7 ---------------
seed = 2375892529
n325 is replaced by n286 with estimated error 0
error = 0
area = 2775
delay = 12.7
#gates = 1107
output circuit result/alu4_7_0_2775_12.7.blif
time = 134737512 us
--------------- round 8 ---------------
seed = 3519376257
n967 is replaced by n345 with estimated error 0
error = 0
area = 2773
delay = 12.7
#gates = 1106
output circuit result/alu4_8_0_2773_12.7.blif
time = 154377531 us
--------------- round 9 ---------------
seed = 3206996517
n292 is replaced by n574 with estimated error 0
error = 0
area = 2771
delay = 12.7
#gates = 1105
output circuit result/alu4_9_0_2771_12.7.blif
time = 173539457 us
--------------- round 10 ---------------
seed = 4250380216
n659 is replaced by n611 with estimated error 0
error = 0
area = 2769
delay = 12.7
#gates = 1104
output circuit result/alu4_10_0_2769_12.7.blif
time = 192976950 us
--------------- round 11 ---------------
seed = 3065518808
n108 is replaced by n39 with estimated error 0
error = 0
area = 2767
delay = 12.7
#gates = 1103
output circuit result/alu4_11_0_2767_12.7.blif
time = 214493485 us
--------------- round 12 ---------------
seed = 2289193074
n588 is replaced by n327 with estimated error 0
error = 0
area = 2765
delay = 12.7
#gates = 1102
output circuit result/alu4_12_0_2765_12.7.blif
time = 236865933 us
--------------- round 13 ---------------
seed = 3203128793
n334 is replaced by n408 with estimated error 0
error = 0
area = 2764
delay = 12.7
#gates = 1101
output circuit result/alu4_13_0_2764_12.7.blif
time = 257414583 us
--------------- round 14 ---------------
seed = 2599896800
n799 is replaced by n797 with estimated error 0
error = 0
area = 2763
delay = 12.7
#gates = 1100
output circuit result/alu4_14_0_2763_12.7.blif
time = 277567541 us
--------------- round 15 ---------------
seed = 2269985863
n496 is replaced by one with estimated error 1e-05
error = 1e-05
area = 2760
delay = 12.7
#gates = 1099
output circuit result/alu4_15_1e-05_2760_12.7.blif
time = 295569859 us
--------------- round 16 ---------------
seed = 3795733271
n896 is replaced by zero with estimated error 4e-05
error = 4e-05
area = 2757
delay = 12.7
#gates = 1098
output circuit result/alu4_16_4e-05_2757_12.7.blif
time = 313884548 us
--------------- round 17 ---------------
seed = 3573056395
n834 is replaced by one with estimated error 0.00012
error = 0.00012
area = 2755
delay = 12.7
#gates = 1097
output circuit result/alu4_17_0.00012_2755_12.7.blif
time = 332235272 us
--------------- round 18 ---------------
seed = 554079171
n1004 is replaced by one with estimated error 0.00021
error = 0.00021
area = 2752
delay = 12.7
#gates = 1096
output circuit result/alu4_18_0.00021_2752_12.7.blif
time = 352830870 us
--------------- round 19 ---------------
seed = 73079480
n1127 is replaced by one with estimated error 0.00024
error = 0.00024
area = 2747
delay = 12.7
#gates = 1094
output circuit result/alu4_19_0.00024_2747_12.7.blif
time = 372209506 us
--------------- round 20 ---------------
seed = 1120072645
n473 is replaced by one with estimated error 0.0003
error = 0.0003
area = 2743
delay = 12.7
#gates = 1093
output circuit result/alu4_20_0.0003_2743_12.7.blif
time = 390995838 us
--------------- round 21 ---------------
seed = 3446059876
n504 is replaced by one with estimated error 0.00045
error = 0.00045
area = 2740
delay = 12.7
#gates = 1092
output circuit result/alu4_21_0.00045_2740_12.7.blif
time = 408730035 us
--------------- round 22 ---------------
seed = 2339908975
n858 is replaced by n1087 with estimated error 0.00051
error = 0.00051
area = 2733
delay = 12.7
#gates = 1089
output circuit result/alu4_22_0.00051_2733_12.7.blif
time = 426127237 us
--------------- round 23 ---------------
seed = 2912632798
n1087 is replaced by one with estimated error 0.00075
error = 0.00075
area = 2727
delay = 12.7
#gates = 1087
output circuit result/alu4_23_0.00075_2727_12.7.blif
time = 444041643 us
--------------- round 24 ---------------
seed = 3850093123
n467 is replaced by n428 with estimated error 0.00076
error = 0.00076
area = 2725
delay = 12.7
#gates = 1086
output circuit result/alu4_24_0.00076_2725_12.7.blif
time = 462347353 us
--------------- round 25 ---------------
seed = 4242176421
n468 is replaced by n898 with estimated error 0.00093
error = 0.00093
area = 2721
delay = 12.7
#gates = 1085
output circuit result/alu4_25_0.00093_2721_12.7.blif
time = 480572673 us
--------------- round 26 ---------------
seed = 2001344760
n898 is replaced by zero with estimated error 0.00098
error = 0.00098
area = 2718
delay = 12.7
#gates = 1084
output circuit result/alu4_26_0.00098_2718_12.7.blif
time = 497988786 us
--------------- round 27 ---------------
seed = 1954858948
n901 is replaced by one with estimated error 0.0008
error = 0.0008
area = 2715
delay = 12.7
#gates = 1083
output circuit result/alu4_27_0.0008_2715_12.7.blif
time = 515893032 us
--------------- round 28 ---------------
seed = 3754034314
n469 is replaced by one with estimated error 0.00093
error = 0.00093
area = 2713
delay = 12.7
#gates = 1082
output circuit result/alu4_28_0.00093_2713_12.7.blif
time = 534439765 us
--------------- round 29 ---------------
seed = 2443829509
n487 is replaced by one with estimated error 0.00097
error = 0.00097
area = 2707
delay = 12.7
#gates = 1080
output circuit result/alu4_29_0.00097_2707_12.7.blif
time = 559792478 us
--------------- round 30 ---------------
seed = 890052355
n289 is replaced by one with estimated error 0.00096
error = 0.00096
area = 2704
delay = 12.7
#gates = 1079
output circuit result/alu4_30_0.00096_2704_12.7.blif
time = 578313340 us
--------------- round 31 ---------------
seed = 622566301
n300 is replaced by n67 with estimated error 0.00117
error = 0.00117
area = 2701
delay = 12.7
#gates = 1078
output circuit result/alu4_31_0.00117_2701_12.7.blif
time = 600380970 us
--------------- round 32 ---------------
seed = 2015161560
n635 is replaced by one with estimated error 0.0012
error = 0.0012
area = 2697
delay = 12.7
#gates = 1077
output circuit result/alu4_32_0.0012_2697_12.7.blif
time = 618350790 us
--------------- round 33 ---------------
seed = 3491067956
n949 is replaced by one with estimated error 0.00103
error = 0.00103
area = 2694
delay = 12.7
#gates = 1076
output circuit result/alu4_33_0.00103_2694_12.7.blif
time = 637473584 us
--------------- round 34 ---------------
seed = 613749305
n928 is replaced by one with estimated error 0.00122
error = 0.00122
area = 2690
delay = 12.7
#gates = 1075
output circuit result/alu4_34_0.00122_2690_12.7.blif
time = 654748812 us
--------------- round 35 ---------------
seed = 792943371
n505 is replaced by one with estimated error 0.00141
error = 0.00141
area = 2687
delay = 12.7
#gates = 1074
output circuit result/alu4_35_0.00141_2687_12.7.blif
time = 673855517 us
--------------- round 36 ---------------
seed = 3938928452
n883 is replaced by one with estimated error 0.00119
error = 0.00119
area = 2683
delay = 12.7
#gates = 1073
output circuit result/alu4_36_0.00119_2683_12.7.blif
time = 693177206 us
--------------- round 37 ---------------
seed = 1062296693
n843 is replaced by one with estimated error 0.00177
error = 0.00177
area = 2679
delay = 12.7
#gates = 1072
output circuit result/alu4_37_0.00177_2679_12.7.blif
time = 711705245 us
--------------- round 38 ---------------
seed = 1563089053
n507 is replaced by one with estimated error 0.00137
error = 0.00137
area = 2670
delay = 12.7
#gates = 1068
output circuit result/alu4_38_0.00137_2670_12.7.blif
time = 731748116 us
--------------- round 39 ---------------
seed = 2963756427
n559 is replaced by one with estimated error 0.0016
error = 0.0016
area = 2666
delay = 12.7
#gates = 1067
output circuit result/alu4_39_0.0016_2666_12.7.blif
time = 752139428 us
--------------- round 40 ---------------
seed = 2087509350
n560 is replaced by n134 with estimated error 0.00144
error = 0.00144
area = 2662
delay = 12.7
#gates = 1066
output circuit result/alu4_40_0.00144_2662_12.7.blif
time = 769415595 us
--------------- round 41 ---------------
seed = 1379086669
n316 is replaced by one with estimated error 0.00146
error = 0.00146
area = 2659
delay = 12.7
#gates = 1065
output circuit result/alu4_41_0.00146_2659_12.7.blif
time = 785819652 us
--------------- round 42 ---------------
seed = 1884807705
n1027 is replaced by one with estimated error 0.00155
error = 0.00155
area = 2657
delay = 12.7
#gates = 1064
output circuit result/alu4_42_0.00155_2657_12.7.blif
time = 802890368 us
--------------- round 43 ---------------
seed = 1804520507
n940 is replaced by zero with estimated error 0.00174
error = 0.00174
area = 2653
delay = 12.7
#gates = 1063
output circuit result/alu4_43_0.00174_2653_12.7.blif
time = 820129445 us
--------------- round 44 ---------------
seed = 2158563635
n497 is replaced by one with estimated error 0.0018
error = 0.0018
area = 2650
delay = 12.7
#gates = 1062
output circuit result/alu4_44_0.0018_2650_12.7.blif
time = 836956852 us
--------------- round 45 ---------------
seed = 4107560907
n1018 is replaced by n258 with estimated error 0.00199
error = 0.00199
area = 2648
delay = 12.7
#gates = 1061
output circuit result/alu4_45_0.00199_2648_12.7.blif
time = 853182122 us
--------------- round 46 ---------------
seed = 3517016371
n629 is replaced by one with estimated error 0.00166
error = 0.00166
area = 2645
delay = 12.7
#gates = 1060
output circuit result/alu4_46_0.00166_2645_12.7.blif
time = 870861761 us
--------------- round 47 ---------------
seed = 2835692780
n950 is replaced by one with estimated error 0.00177
error = 0.00177
area = 2643
delay = 12.7
#gates = 1059
output circuit result/alu4_47_0.00177_2643_12.7.blif
time = 889595478 us
--------------- round 48 ---------------
seed = 585355883
n485 is replaced by one with estimated error 0.00192
error = 0.00192
area = 2640
delay = 12.7
#gates = 1058
output circuit result/alu4_48_0.00192_2640_12.7.blif
time = 908156116 us
--------------- round 49 ---------------
seed = 130631595
n561 is replaced by n135 with estimated error 0.00232
error = 0.00232
area = 2637
delay = 12.7
#gates = 1057
output circuit result/alu4_49_0.00232_2637_12.7.blif
time = 926454806 us
--------------- round 50 ---------------
seed = 4154186681
n489 is replaced by one with estimated error 0.00228
error = 0.00228
area = 2631
delay = 12.7
#gates = 1055
output circuit result/alu4_50_0.00228_2631_12.7.blif
time = 943850996 us
--------------- round 51 ---------------
seed = 1411018248
n476 is replaced by one with estimated error 0.00243
error = 0.00243
area = 2618
delay = 12.7
#gates = 1051
output circuit result/alu4_51_0.00243_2618_12.7.blif
time = 960652238 us
--------------- round 52 ---------------
seed = 2133047776
n562 is replaced by one with estimated error 0.00242
error = 0.00242
area = 2616
delay = 12.7
#gates = 1050
output circuit result/alu4_52_0.00242_2616_12.7.blif
time = 977611260 us
--------------- round 53 ---------------
seed = 2226195419
n568 is replaced by one with estimated error 0.00213
error = 0.00213
area = 2613
delay = 12.7
#gates = 1049
output circuit result/alu4_53_0.00213_2613_12.7.blif
time = 995078978 us
--------------- round 54 ---------------
seed = 141237993
n343 is replaced by one with estimated error 0.0024
error = 0.0024
area = 2611
delay = 12.7
#gates = 1048
output circuit result/alu4_54_0.0024_2611_12.7.blif
time = 1012891371 us
--------------- round 55 ---------------
seed = 471547126
n1025 is replaced by zero with estimated error 0.00232
error = 0.00232
area = 2607
delay = 12.7
#gates = 1047
output circuit result/alu4_55_0.00232_2607_12.7.blif
time = 1029188023 us
--------------- round 56 ---------------
seed = 1777282557
n1026 is replaced by one with estimated error 0.00255
error = 0.00255
area = 2604
delay = 12.7
#gates = 1046
output circuit result/alu4_56_0.00255_2604_12.7.blif
time = 1045144837 us
--------------- round 57 ---------------
seed = 2586994242
n465 is replaced by one with estimated error 0.00253
error = 0.00253
area = 2597
delay = 12.7
#gates = 1043
output circuit result/alu4_57_0.00253_2597_12.7.blif
time = 1062045818 us
--------------- round 58 ---------------
seed = 1470028679
n986 is replaced by zero with estimated error 0.00273
error = 0.00273
area = 2595
delay = 12.7
#gates = 1042
output circuit result/alu4_58_0.00273_2595_12.7.blif
time = 1078000701 us
--------------- round 59 ---------------
seed = 749304940
n513 is replaced by one with estimated error 0.00257
error = 0.00257
area = 2592
delay = 12.7
#gates = 1041
output circuit result/alu4_59_0.00257_2592_12.7.blif
time = 1094411611 us
--------------- round 60 ---------------
seed = 2060336842
n613 is replaced by n160 with estimated error 0.00278
error = 0.00278
area = 2590
delay = 12.7
#gates = 1040
output circuit result/alu4_60_0.00278_2590_12.7.blif
time = 1111195986 us
--------------- round 61 ---------------
seed = 2675533746
n614 is replaced by n641 with estimated error 0.00265
error = 0.00265
area = 2587
delay = 12.7
#gates = 1039
output circuit result/alu4_61_0.00265_2587_12.7.blif
time = 1127117775 us
--------------- round 62 ---------------
seed = 4169933928
n191 is replaced by zero with estimated error 0.00307
error = 0.00307
area = 2584
delay = 12.7
#gates = 1038
output circuit result/alu4_62_0.00307_2584_12.7.blif
time = 1144264833 us
--------------- round 63 ---------------
seed = 2793986888
n1023 is replaced by n350 with estimated error 0.00272
error = 0.00272
area = 2581
delay = 12.7
#gates = 1036
output circuit result/alu4_63_0.00272_2581_12.7.blif
time = 1161621766 us
--------------- round 64 ---------------
seed = 566543383
n511 is replaced by one with estimated error 0.003
error = 0.003
area = 2577
delay = 12.7
#gates = 1035
output circuit result/alu4_64_0.003_2577_12.7.blif
time = 1178127908 us
--------------- round 65 ---------------
seed = 1148517220
n1051 is replaced by one with estimated error 0.00281
error = 0.00281
area = 2574
delay = 12.7
#gates = 1034
output circuit result/alu4_65_0.00281_2574_12.7.blif
time = 1193453698 us
--------------- round 66 ---------------
seed = 2172158223
n1053 is replaced by one with estimated error 0.00305
error = 0.00305
area = 2572
delay = 12.7
#gates = 1033
output circuit result/alu4_66_0.00305_2572_12.7.blif
time = 1209702865 us
--------------- round 67 ---------------
seed = 2685626331
n1129 is replaced by n705 with estimated error 0.0032
error = 0.0032
area = 2567
delay = 12.7
#gates = 1031
output circuit result/alu4_67_0.0032_2567_12.7.blif
time = 1225074606 us
--------------- round 68 ---------------
seed = 313731913
n419 is replaced by zero with estimated error 0.00326
error = 0.00326
area = 2565
delay = 12.7
#gates = 1030
output circuit result/alu4_68_0.00326_2565_12.7.blif
time = 1240265145 us
--------------- round 69 ---------------
seed = 804758465
n1130 is replaced by zero with estimated error 0.00353
error = 0.00353
area = 2563
delay = 12.7
#gates = 1029
output circuit result/alu4_69_0.00353_2563_12.7.blif
time = 1255325634 us
--------------- round 70 ---------------
seed = 1162122758
n543 is replaced by one with estimated error 0.00322
error = 0.00322
area = 2557
delay = 12.7
#gates = 1027
output circuit result/alu4_70_0.00322_2557_12.7.blif
time = 1271666030 us
--------------- round 71 ---------------
seed = 1165578460
n1084 is replaced by one with estimated error 0.00371
error = 0.00371
area = 2555
delay = 12.7
#gates = 1026
output circuit result/alu4_71_0.00371_2555_12.7.blif
time = 1286850470 us
--------------- round 72 ---------------
seed = 3640634034
n952 is replaced by one with estimated error 0.00329
error = 0.00329
area = 2548
delay = 12.7
#gates = 1023
output circuit result/alu4_72_0.00329_2548_12.7.blif
time = 1302514179 us
--------------- round 73 ---------------
seed = 1664611842
n933 is replaced by n267 with estimated error 0.00364
error = 0.00364
area = 2544
delay = 12.7
#gates = 1021
output circuit result/alu4_73_0.00364_2544_12.7.blif
time = 1318477820 us
--------------- round 74 ---------------
seed = 459388164
n303 is replaced by one with estimated error 0.00323
error = 0.00323
area = 2541
delay = 12.7
#gates = 1020
output circuit result/alu4_74_0.00323_2541_12.7.blif
time = 1333947064 us
--------------- round 75 ---------------
seed = 874533578
n240 is replaced by zero with estimated error 0.00381
error = 0.00381
area = 2539
delay = 12.7
#gates = 1019
output circuit result/alu4_75_0.00381_2539_12.7.blif
time = 1349765552 us
--------------- round 76 ---------------
seed = 2391803428
n285 is replaced by zero with estimated error 0.00383
error = 0.00383
area = 2533
delay = 12.7
#gates = 1017
output circuit result/alu4_76_0.00383_2533_12.7.blif
time = 1365561960 us
--------------- round 77 ---------------
seed = 1976531548
n893 is replaced by zero with estimated error 0.00396
error = 0.00396
area = 2527
delay = 12.7
#gates = 1014
output circuit result/alu4_77_0.00396_2527_12.7.blif
time = 1381575172 us
--------------- round 78 ---------------
seed = 3265437892
n198 is replaced by n259 with estimated error 0.00401
error = 0.00401
area = 2524
delay = 12.7
#gates = 1012
output circuit result/alu4_78_0.00401_2524_12.7.blif
time = 1397525913 us
--------------- round 79 ---------------
seed = 1742337968
n887 is replaced by zero with estimated error 0.00409
error = 0.00409
area = 2523
delay = 12.7
#gates = 1011
output circuit result/alu4_79_0.00409_2523_12.7.blif
time = 1413400169 us
--------------- round 80 ---------------
seed = 732526056
n842 is replaced by one with estimated error 0.00402
error = 0.00402
area = 2521
delay = 12.7
#gates = 1010
output circuit result/alu4_80_0.00402_2521_12.7.blif
time = 1429331705 us
--------------- round 81 ---------------
seed = 2958938999
n404 is replaced by one with estimated error 0.00448
error = 0.00448
area = 2512
delay = 12.7
#gates = 1007
output circuit result/alu4_81_0.00448_2512_12.7.blif
time = 1445306010 us
--------------- round 82 ---------------
seed = 2454621376
n346 is replaced by n344 with estimated error 0.00414
error = 0.00414
area = 2510
delay = 12.7
#gates = 1006
output circuit result/alu4_82_0.00414_2510_12.7.blif
time = 1460238502 us
--------------- round 83 ---------------
seed = 403371434
n345 is replaced by n444 with estimated error 0.00453
error = 0.00453
area = 2508
delay = 12.7
#gates = 1005
output circuit result/alu4_83_0.00453_2508_12.7.blif
time = 1476148772 us
--------------- round 84 ---------------
seed = 3943170922
n996 is replaced by n508 with estimated error 0.00443
error = 0.00443
area = 2506
delay = 12.7
#gates = 1004
output circuit result/alu4_84_0.00443_2506_12.7.blif
time = 1491551359 us
--------------- round 85 ---------------
seed = 1029090227
n440 is replaced by one with estimated error 0.00436
error = 0.00436
area = 2504
delay = 12.7
#gates = 1003
output circuit result/alu4_85_0.00436_2504_12.7.blif
time = 1507839782 us
--------------- round 86 ---------------
seed = 2896883027
n993 is replaced by n572 with estimated error 0.00449
error = 0.00449
area = 2501
delay = 12.7
#gates = 1001
output circuit result/alu4_86_0.00449_2501_12.7.blif
time = 1523813665 us
--------------- round 87 ---------------
seed = 4151051102
n995 is replaced by one with estimated error 0.00446
error = 0.00446
area = 2498
delay = 12.7
#gates = 1000
output circuit result/alu4_87_0.00446_2498_12.7.blif
time = 1539674700 us
--------------- round 88 ---------------
seed = 1070894967
n547 is replaced by one with estimated error 0.00473
error = 0.00473
area = 2496
delay = 12.7
#gates = 999
output circuit result/alu4_88_0.00473_2496_12.7.blif
time = 1557322534 us
--------------- round 89 ---------------
seed = 3503541948
n308 is replaced by n306 with estimated error 0.00457
error = 0.00457
area = 2482
delay = 12.7
#gates = 993
output circuit result/alu4_89_0.00457_2482_12.7.blif
time = 1572166819 us
--------------- round 90 ---------------
seed = 4132944996
n840 is replaced by n789 with estimated error 0.00528
error = 0.00528
area = 2478
delay = 12.7
#gates = 991
output circuit result/alu4_90_0.00528_2478_12.7.blif
time = 1586814920 us
--------------- round 91 ---------------
seed = 3092456073
n1055 is replaced by n770 with estimated error 0.00483
error = 0.00483
area = 2469
delay = 12.7
#gates = 988
output circuit result/alu4_91_0.00483_2469_12.7.blif
time = 1601376182 us
--------------- round 92 ---------------
seed = 3152123372
n572 is replaced by zero with estimated error 0.00478
error = 0.00478
area = 2467
delay = 12.7
#gates = 987
output circuit result/alu4_92_0.00478_2467_12.7.blif
time = 1617594266 us
--------------- round 93 ---------------
seed = 2682743516
n939 is replaced by n622 with inverter with estimated error 0.00499
error = 0.00499
area = 2464
delay = 12.7
#gates = 987
output circuit result/alu4_93_0.00499_2464_12.7.blif
time = 1632096816 us
--------------- round 94 ---------------
seed = 2798170439
n1063 is replaced by one with estimated error 0.00503
error = 0.00503
area = 2459
delay = 12.7
#gates = 985
output circuit result/alu4_94_0.00503_2459_12.7.blif
time = 1647621263 us
--------------- round 95 ---------------
seed = 1814818584
n435 is replaced by n836 with estimated error 0.00568
error = 0.00568
area = 2457
delay = 12.7
#gates = 984
output circuit result/alu4_95_0.00568_2457_12.7.blif
time = 1663089395 us
--------------- round 96 ---------------
seed = 2969788960
n442 is replaced by n55 with estimated error 0.00498
error = 0.00498
area = 2455
delay = 12.7
#gates = 983
output circuit result/alu4_96_0.00498_2455_12.7.blif
time = 1678291771 us
--------------- round 97 ---------------
seed = 1519386226
n438 is replaced by one with estimated error 0.00536
error = 0.00536
area = 2452
delay = 12.7
#gates = 982
output circuit result/alu4_97_0.00536_2452_12.7.blif
time = 1693433345 us
--------------- round 98 ---------------
seed = 3551741666
n449 is replaced by one with estimated error 0.00545
error = 0.00545
area = 2444
delay = 12.7
#gates = 979
output circuit result/alu4_98_0.00545_2444_12.7.blif
time = 1707336766 us
--------------- round 99 ---------------
seed = 3302329488
n633 is replaced by one with estimated error 0.00519
error = 0.00519
area = 2437
delay = 12.7
#gates = 976
output circuit result/alu4_99_0.00519_2437_12.7.blif
time = 1721575664 us
--------------- round 100 ---------------
seed = 3894594875
n515 is replaced by n1070 with estimated error 0.00575
error = 0.00575
area = 2427
delay = 12.7
#gates = 972
output circuit result/alu4_100_0.00575_2427_12.7.blif
time = 1737788382 us
--------------- round 101 ---------------
seed = 4037029732
n931 is replaced by n929 with estimated error 0.00569
error = 0.00569
area = 2421
delay = 12.7
#gates = 969
output circuit result/alu4_101_0.00569_2421_12.7.blif
time = 1751474545 us
--------------- round 102 ---------------
seed = 768123286
n631 is replaced by one with estimated error 0.0055
error = 0.0055
area = 2418
delay = 12.7
#gates = 967
output circuit result/alu4_102_0.0055_2418_12.7.blif
time = 1765884650 us
--------------- round 103 ---------------
seed = 2432606358
n434 is replaced by n78 with estimated error 0.00573
error = 0.00573
area = 2415
delay = 12.7
#gates = 966
output circuit result/alu4_103_0.00573_2415_12.7.blif
time = 1779968075 us
--------------- round 104 ---------------
seed = 4106208600
n871 is replaced by one with estimated error 0.00561
error = 0.00561
area = 2407
delay = 12.7
#gates = 963
output circuit result/alu4_104_0.00561_2407_12.7.blif
time = 1795202807 us
--------------- round 105 ---------------
seed = 1528701533
n466 is replaced by n553 with estimated error 0.00608
error = 0.00608
area = 2406
delay = 12.7
#gates = 962
output circuit result/alu4_105_0.00608_2406_12.7.blif
time = 1810311051 us
--------------- round 106 ---------------
seed = 803183845
n992 is replaced by one with estimated error 0.00593
error = 0.00593
area = 2403
delay = 12.7
#gates = 961
output circuit result/alu4_106_0.00593_2403_12.7.blif
time = 1825091041 us
--------------- round 107 ---------------
seed = 1947066615
n844 is replaced by zero with estimated error 0.00611
error = 0.00611
area = 2397
delay = 12.7
#gates = 959
output circuit result/alu4_107_0.00611_2397_12.7.blif
time = 1839431958 us
--------------- round 108 ---------------
seed = 3745189264
n987 is replaced by n290 with estimated error 0.00642
error = 0.00642
area = 2391
delay = 12.7
#gates = 957
output circuit result/alu4_108_0.00642_2391_12.7.blif
time = 1853373355 us
--------------- round 109 ---------------
seed = 2021942869
n379 is replaced by one with estimated error 0.00664
error = 0.00664
area = 2385
delay = 12.7
#gates = 954
output circuit result/alu4_109_0.00664_2385_12.7.blif
time = 1869208828 us
--------------- round 110 ---------------
seed = 2651657472
n347 is replaced by zero with estimated error 0.00668
error = 0.00668
area = 2382
delay = 12.7
#gates = 953
output circuit result/alu4_110_0.00668_2382_12.7.blif
time = 1883152093 us
--------------- round 111 ---------------
seed = 353743158
n1081 is replaced by one with estimated error 0.00628
error = 0.00628
area = 2380
delay = 12.7
#gates = 952
output circuit result/alu4_111_0.00628_2380_12.7.blif
time = 1896764841 us
--------------- round 112 ---------------
seed = 2190453357
n988 is replaced by one with estimated error 0.00614
error = 0.00614
area = 2377
delay = 12.7
#gates = 951
output circuit result/alu4_112_0.00614_2377_12.7.blif
time = 1910947015 us
--------------- round 113 ---------------
seed = 2769290088
n640 is replaced by n1042 with estimated error 0.00669
error = 0.00669
area = 2371
delay = 12.7
#gates = 949
output circuit result/alu4_113_0.00669_2371_12.7.blif
time = 1925304971 us
--------------- round 114 ---------------
seed = 890131688
n941 is replaced by one with estimated error 0.0071
error = 0.0071
area = 2366
delay = 12.7
#gates = 946
output circuit result/alu4_114_0.0071_2366_12.7.blif
time = 1938788050 us
--------------- round 115 ---------------
seed = 883188446
n52 is replaced by n807 with estimated error 0.00661
error = 0.00661
area = 2365
delay = 12.7
#gates = 945
output circuit result/alu4_115_0.00661_2365_12.7.blif
time = 1952062761 us
--------------- round 116 ---------------
seed = 494073427
n957 is replaced by one with estimated error 0.00726
error = 0.00726
area = 2355
delay = 12.7
#gates = 941
output circuit result/alu4_116_0.00726_2355_12.7.blif
time = 1965040213 us
--------------- round 117 ---------------
seed = 1159729264
n1077 is replaced by one with estimated error 0.00707
error = 0.00707
area = 2347
delay = 12.7
#gates = 938
output circuit result/alu4_117_0.00707_2347_12.7.blif
time = 1977934462 us
--------------- round 118 ---------------
seed = 1530197137
n1039 is replaced by zero with estimated error 0.00726
error = 0.00726
area = 2345
delay = 12.7
#gates = 937
output circuit result/alu4_118_0.00726_2345_12.7.blif
time = 1990743936 us
--------------- round 119 ---------------
seed = 4230322450
n317 is replaced by n841 with estimated error 0.00712
error = 0.00712
area = 2339
delay = 12.7
#gates = 935
output circuit result/alu4_119_0.00712_2339_12.7.blif
time = 2003513349 us
--------------- round 120 ---------------
seed = 1045457542
n244 is replaced by one with estimated error 0.00709
error = 0.00709
area = 2336
delay = 12.7
#gates = 934
output circuit result/alu4_120_0.00709_2336_12.7.blif
time = 2016201592 us
--------------- round 121 ---------------
seed = 250796228
n994 is replaced by n242 with estimated error 0.00796
error = 0.00796
area = 2332
delay = 12.7
#gates = 932
output circuit result/alu4_121_0.00796_2332_12.7.blif
time = 2028902477 us
--------------- round 122 ---------------
seed = 3410237461
n998 is replaced by zero with estimated error 0.00796
error = 0.00796
area = 2325
delay = 12.7
#gates = 930
output circuit result/alu4_122_0.00796_2325_12.7.blif
time = 2041576845 us
--------------- round 123 ---------------
seed = 53787492
n318 is replaced by one with estimated error 0.00762
error = 0.00762
area = 2323
delay = 12.7
#gates = 929
output circuit result/alu4_123_0.00762_2323_12.7.blif
time = 2054353882 us
--------------- round 124 ---------------
seed = 1552583607
exceed error bound
