D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\icecube\MULT\MULT_Implmnt   -part iCE40HX8K  -package CT256    -maxfan 10000 -RWCheckOnRam 0 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -summaryfile D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\icecube\MULT\MULT_Implmnt\synlog\report\MULT_fpga_mapper.xml  -flow mapping  -multisrs  -oedif  D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT.edf   -autoconstraint  -freq 1.000   D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\icecube\MULT\MULT_Implmnt\synwork\MULT_prem.srd  -sap  D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT.sap  -otap  D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT.tap  -omap  D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT.map  -devicelib  D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\generic\sb_ice40.v  -sap  D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT.sap  -ologparam  D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\icecube\MULT\MULT_Implmnt\syntmp\MULT.plg  -osyn  D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT.srm  -prjdir  D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\icecube\MULT\  -prjname  MULT_syn  -log  D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\icecube\MULT\MULT_Implmnt\synlog\MULT_fpga_mapper.srr 
rc:1 success:1 runtime:12
file:D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT.edf|io:o|time:1601190153|size:1342215|exec:0
file:D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\icecube\MULT\MULT_Implmnt\synwork\MULT_prem.srd|io:i|time:1601190141|size:43928|exec:0
file:D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT.sap|io:o|time:1601190142|size:1673|exec:0
file:D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT.tap|io:o|time:0|size:0|exec:0
file:D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT.map|io:o|time:1601190154|size:28|exec:0
file:D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\generic\sb_ice40.v|io:i|time:1585950454|size:224837|exec:0
file:D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT.sap|io:o|time:1601190142|size:1673|exec:0
file:D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\icecube\MULT\MULT_Implmnt\syntmp\MULT.plg|io:o|time:1601190154|size:471|exec:0
file:D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT.srm|io:o|time:1601190153|size:29070|exec:0
file:D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\icecube\MULT\MULT_Implmnt\synlog\MULT_fpga_mapper.srr|io:o|time:1601190154|size:126364|exec:0
file:D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\bin\m_generic.exe|io:i|time:1585950451|size:17853440|exec:1
file:D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\bin64\m_generic.exe|io:i|time:1585950452|size:32355840|exec:1
