<stg><name>twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > ></name>


<trans_list>

<trans id="275" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:0 %p_k_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_k

]]></Node>
<StgValue><ssdm name="p_k_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:1 %p_read_10 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read7

]]></Node>
<StgValue><ssdm name="p_read_10"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:2 %p_read_11 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read6

]]></Node>
<StgValue><ssdm name="p_read_11"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:3 %p_read_12 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read5

]]></Node>
<StgValue><ssdm name="p_read_12"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:4 %p_read_13 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_13"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:5 %p_read_14 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_14"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:6 %p_read_15 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_15"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:7 %p_read_16 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_16"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:8 %p_read39 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read

]]></Node>
<StgValue><ssdm name="p_read39"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:24 %index_cos_V = add i4 %p_k_read, i4 12

]]></Node>
<StgValue><ssdm name="index_cos_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:25 %index_invert_control_imag_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %p_k_read, i32 2

]]></Node>
<StgValue><ssdm name="index_invert_control_imag_4"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:30 %lut_index_imag_V = trunc i4 %p_k_read

]]></Node>
<StgValue><ssdm name="lut_index_imag_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:31 %lut_index_imag_V_9 = sub i2 0, i2 %lut_index_imag_V

]]></Node>
<StgValue><ssdm name="lut_index_imag_V_9"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:32 %lut_index_imag_V_10 = select i1 %index_invert_control_imag_4, i2 %lut_index_imag_V_9, i2 %lut_index_imag_V

]]></Node>
<StgValue><ssdm name="lut_index_imag_V_10"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:33 %zext_ln573 = zext i2 %lut_index_imag_V_10

]]></Node>
<StgValue><ssdm name="zext_ln573"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:34 %p_twiddleTable_M_imag_0_0_0_addr_7 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573

]]></Node>
<StgValue><ssdm name="p_twiddleTable_M_imag_0_0_0_addr_7"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>6 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:35 %lut_out_imag_V = load i4 %p_twiddleTable_M_imag_0_0_0_addr_7

]]></Node>
<StgValue><ssdm name="lut_out_imag_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:48 %index_invert_control_real_V = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V, i32 2

]]></Node>
<StgValue><ssdm name="index_invert_control_real_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:53 %lut_index_real_V = trunc i4 %index_cos_V

]]></Node>
<StgValue><ssdm name="lut_index_real_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:54 %lut_index_real_V_9 = sub i2 0, i2 %lut_index_real_V

]]></Node>
<StgValue><ssdm name="lut_index_real_V_9"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:55 %lut_index_real_V_10 = select i1 %index_invert_control_real_V, i2 %lut_index_real_V_9, i2 %lut_index_real_V

]]></Node>
<StgValue><ssdm name="lut_index_real_V_10"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:56 %zext_ln573_6 = zext i2 %lut_index_real_V_10

]]></Node>
<StgValue><ssdm name="zext_ln573_6"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:57 %p_twiddleTable_M_imag_0_0_0_addr_8 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573_6

]]></Node>
<StgValue><ssdm name="p_twiddleTable_M_imag_0_0_0_addr_8"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>5 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:58 %lut_out_real_V = load i4 %p_twiddleTable_M_imag_0_0_0_addr_8

]]></Node>
<StgValue><ssdm name="lut_out_real_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:83 %index_V = shl i4 %p_k_read, i4 1

]]></Node>
<StgValue><ssdm name="index_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:84 %index_cos_V_3 = add i4 %index_V, i4 12

]]></Node>
<StgValue><ssdm name="index_cos_V_3"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:85 %index_invert_control_imag_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %p_k_read, i32 1

]]></Node>
<StgValue><ssdm name="index_invert_control_imag_3"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:86 %icmp_ln1049_15 = icmp_eq  i4 %index_V, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln1049_15"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:87 %icmp_ln1049_16 = icmp_eq  i4 %index_V, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln1049_16"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:89 %trunc_ln674 = trunc i4 %p_k_read

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:90 %lut_index_imag_V_11 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln674, i1 0

]]></Node>
<StgValue><ssdm name="lut_index_imag_V_11"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:91 %lut_index_imag_V_12 = sub i2 0, i2 %lut_index_imag_V_11

]]></Node>
<StgValue><ssdm name="lut_index_imag_V_12"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:92 %lut_index_imag_V_13 = select i1 %index_invert_control_imag_3, i2 %lut_index_imag_V_12, i2 %lut_index_imag_V_11

]]></Node>
<StgValue><ssdm name="lut_index_imag_V_13"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:93 %zext_ln573_7 = zext i2 %lut_index_imag_V_13

]]></Node>
<StgValue><ssdm name="zext_ln573_7"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:94 %p_twiddleTable_M_imag_0_0_0_addr_9 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573_7

]]></Node>
<StgValue><ssdm name="p_twiddleTable_M_imag_0_0_0_addr_9"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>4 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:95 %lut_out_imag_V_6 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_9

]]></Node>
<StgValue><ssdm name="lut_out_imag_V_6"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:108 %index_invert_control_real_V_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V_3, i32 2

]]></Node>
<StgValue><ssdm name="index_invert_control_real_V_3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:111 %icmp_ln1049_18 = icmp_eq  i4 %index_V, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln1049_18"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="2" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:113 %lut_index_real_V_11 = trunc i4 %index_cos_V_3

]]></Node>
<StgValue><ssdm name="lut_index_real_V_11"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:114 %lut_index_real_V_12 = sub i2 0, i2 %lut_index_real_V_11

]]></Node>
<StgValue><ssdm name="lut_index_real_V_12"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:115 %lut_index_real_V_13 = select i1 %index_invert_control_real_V_3, i2 %lut_index_real_V_12, i2 %lut_index_real_V_11

]]></Node>
<StgValue><ssdm name="lut_index_real_V_13"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:116 %zext_ln573_8 = zext i2 %lut_index_real_V_13

]]></Node>
<StgValue><ssdm name="zext_ln573_8"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:117 %p_twiddleTable_M_imag_0_0_0_addr_10 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573_8

]]></Node>
<StgValue><ssdm name="p_twiddleTable_M_imag_0_0_0_addr_10"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>3 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:118 %lut_out_real_V_3 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_10

]]></Node>
<StgValue><ssdm name="lut_out_real_V_3"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:143 %shl_ln315 = shl i4 %p_k_read, i4 2

]]></Node>
<StgValue><ssdm name="shl_ln315"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:144 %index_V_2 = sub i4 %shl_ln315, i4 %p_k_read

]]></Node>
<StgValue><ssdm name="index_V_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:145 %index_cos_V_4 = add i4 %index_V_2, i4 12

]]></Node>
<StgValue><ssdm name="index_cos_V_4"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:146 %index_invert_control_imag = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_V_2, i32 2

]]></Node>
<StgValue><ssdm name="index_invert_control_imag"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="2" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:151 %lut_index_imag_V_14 = trunc i4 %index_V_2

]]></Node>
<StgValue><ssdm name="lut_index_imag_V_14"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:152 %lut_index_imag_V_15 = sub i2 0, i2 %lut_index_imag_V_14

]]></Node>
<StgValue><ssdm name="lut_index_imag_V_15"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:153 %lut_index_imag_V_16 = select i1 %index_invert_control_imag, i2 %lut_index_imag_V_15, i2 %lut_index_imag_V_14

]]></Node>
<StgValue><ssdm name="lut_index_imag_V_16"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:154 %zext_ln573_9 = zext i2 %lut_index_imag_V_16

]]></Node>
<StgValue><ssdm name="zext_ln573_9"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:155 %p_twiddleTable_M_imag_0_0_0_addr_11 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573_9

]]></Node>
<StgValue><ssdm name="p_twiddleTable_M_imag_0_0_0_addr_11"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>2 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:156 %lut_out_imag_V_7 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_11

]]></Node>
<StgValue><ssdm name="lut_out_imag_V_7"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:169 %index_invert_control_real_V_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V_4, i32 2

]]></Node>
<StgValue><ssdm name="index_invert_control_real_V_4"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:172 %icmp_ln1049_22 = icmp_eq  i4 %shl_ln315, i4 %p_k_read

]]></Node>
<StgValue><ssdm name="icmp_ln1049_22"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="2" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:174 %lut_index_real_V_14 = trunc i4 %index_cos_V_4

]]></Node>
<StgValue><ssdm name="lut_index_real_V_14"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:175 %lut_index_real_V_15 = sub i2 0, i2 %lut_index_real_V_14

]]></Node>
<StgValue><ssdm name="lut_index_real_V_15"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:176 %lut_index_real_V_16 = select i1 %index_invert_control_real_V_4, i2 %lut_index_real_V_15, i2 %lut_index_real_V_14

]]></Node>
<StgValue><ssdm name="lut_index_real_V_16"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:177 %zext_ln573_10 = zext i2 %lut_index_real_V_16

]]></Node>
<StgValue><ssdm name="zext_ln573_10"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:178 %p_twiddleTable_M_imag_0_0_0_addr_12 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573_10

]]></Node>
<StgValue><ssdm name="p_twiddleTable_M_imag_0_0_0_addr_12"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:179 %lut_out_real_V_4 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_12

]]></Node>
<StgValue><ssdm name="lut_out_real_V_4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:9 %p_twiddleTable_M_imag_0_0_0_addr = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="p_twiddleTable_M_imag_0_0_0_addr"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:10 %lut_out_imag_V_8 = load i4 %p_twiddleTable_M_imag_0_0_0_addr

]]></Node>
<StgValue><ssdm name="lut_out_imag_V_8"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:26 %output_negate_control_imag = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %p_k_read, i32 3

]]></Node>
<StgValue><ssdm name="output_negate_control_imag"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:27 %icmp_ln1049 = icmp_eq  i4 %p_k_read, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln1049"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:28 %icmp_ln1049_12 = icmp_eq  i4 %p_k_read, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln1049_12"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:29 %output_saturation_control_imag = or i1 %icmp_ln1049, i1 %icmp_ln1049_12

]]></Node>
<StgValue><ssdm name="output_saturation_control_imag"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>6 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:35 %lut_out_imag_V = load i4 %p_twiddleTable_M_imag_0_0_0_addr_7

]]></Node>
<StgValue><ssdm name="lut_out_imag_V"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:36 %temp_out_sin_V = select i1 %output_saturation_control_imag, i18 196608, i18 %lut_out_imag_V

]]></Node>
<StgValue><ssdm name="temp_out_sin_V"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="19" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:37 %sext_ln712_9 = sext i18 %temp_out_sin_V

]]></Node>
<StgValue><ssdm name="sext_ln712_9"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:38 %r = sub i19 0, i19 %sext_ln712_9

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:39 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="18" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:40 %p_Val2_17 = trunc i19 %r

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:41 %p_Result_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r, i32 17

]]></Node>
<StgValue><ssdm name="p_Result_42"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:42 %xor_ln794 = xor i1 %p_Result_s, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:43 %overflow = and i1 %p_Result_42, i1 %xor_ln794

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:44 %xor_ln340 = xor i1 %p_Result_s, i1 %p_Result_42

]]></Node>
<StgValue><ssdm name="xor_ln340"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:45 %select_ln384 = select i1 %overflow, i18 131071, i18 131072

]]></Node>
<StgValue><ssdm name="select_ln384"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:46 %select_ln340 = select i1 %xor_ln340, i18 %select_ln384, i18 %p_Val2_17

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:47 %imagSinVal = select i1 %output_negate_control_imag, i18 %select_ln340, i18 %temp_out_sin_V

]]></Node>
<StgValue><ssdm name="imagSinVal"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:49 %output_negate_control_real_V = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V, i32 3

]]></Node>
<StgValue><ssdm name="output_negate_control_real_V"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:50 %icmp_ln1049_13 = icmp_eq  i4 %index_cos_V, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln1049_13"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:51 %icmp_ln1049_14 = icmp_eq  i4 %p_k_read, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln1049_14"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:52 %output_saturation_control_real_V = or i1 %icmp_ln1049_13, i1 %icmp_ln1049_14

]]></Node>
<StgValue><ssdm name="output_saturation_control_real_V"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>5 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:58 %lut_out_real_V = load i4 %p_twiddleTable_M_imag_0_0_0_addr_8

]]></Node>
<StgValue><ssdm name="lut_out_real_V"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:59 %temp_out_cos_V = select i1 %output_saturation_control_real_V, i18 196608, i18 %lut_out_real_V

]]></Node>
<StgValue><ssdm name="temp_out_cos_V"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="19" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:60 %sext_ln712_10 = sext i18 %temp_out_cos_V

]]></Node>
<StgValue><ssdm name="sext_ln712_10"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:61 %r_V_18 = sub i19 0, i19 %sext_ln712_10

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:62 %p_Result_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_18, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_43"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="18" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:63 %p_Val2_20 = trunc i19 %r_V_18

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:64 %p_Result_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_18, i32 17

]]></Node>
<StgValue><ssdm name="p_Result_44"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:65 %xor_ln794_6 = xor i1 %p_Result_43, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_6"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:66 %overflow_6 = and i1 %p_Result_44, i1 %xor_ln794_6

]]></Node>
<StgValue><ssdm name="overflow_6"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:67 %xor_ln340_6 = xor i1 %p_Result_43, i1 %p_Result_44

]]></Node>
<StgValue><ssdm name="xor_ln340_6"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:68 %select_ln384_6 = select i1 %overflow_6, i18 131071, i18 131072

]]></Node>
<StgValue><ssdm name="select_ln384_6"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:69 %select_ln340_6 = select i1 %xor_ln340_6, i18 %select_ln384_6, i18 %p_Val2_20

]]></Node>
<StgValue><ssdm name="select_ln340_6"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:70 %realCosVal = select i1 %output_negate_control_real_V, i18 %select_ln340_6, i18 %temp_out_cos_V

]]></Node>
<StgValue><ssdm name="realCosVal"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="41" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:71 %sext_ln1171_17 = sext i24 %p_read_16

]]></Node>
<StgValue><ssdm name="sext_ln1171_17"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="41" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:72 %sext_ln1171_18 = sext i18 %realCosVal

]]></Node>
<StgValue><ssdm name="sext_ln1171_18"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="41" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:73 %sext_ln1171_19 = sext i24 %p_read_12

]]></Node>
<StgValue><ssdm name="sext_ln1171_19"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:75 %mul_ln712_7 = mul i41 %sext_ln1171_17, i41 %sext_ln1171_18

]]></Node>
<StgValue><ssdm name="mul_ln712_7"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:80 %mul_ln1245 = mul i41 %sext_ln1171_19, i41 %sext_ln1171_18

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:88 %output_saturation_control_imag_3 = or i1 %icmp_ln1049_15, i1 %icmp_ln1049_16

]]></Node>
<StgValue><ssdm name="output_saturation_control_imag_3"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>4 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:95 %lut_out_imag_V_6 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_9

]]></Node>
<StgValue><ssdm name="lut_out_imag_V_6"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:96 %temp_out_sin_V_5 = select i1 %output_saturation_control_imag_3, i18 196608, i18 %lut_out_imag_V_6

]]></Node>
<StgValue><ssdm name="temp_out_sin_V_5"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="index_invert_control_imag_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="19" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:97 %sext_ln712_11 = sext i18 %temp_out_sin_V_5

]]></Node>
<StgValue><ssdm name="sext_ln712_11"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="index_invert_control_imag_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:98 %r_14 = sub i19 0, i19 %sext_ln712_11

]]></Node>
<StgValue><ssdm name="r_14"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="index_invert_control_imag_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:99 %p_Result_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_14, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_45"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="index_invert_control_imag_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="18" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:100 %p_Val2_23 = trunc i19 %r_14

]]></Node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="index_invert_control_imag_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:101 %p_Result_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_14, i32 17

]]></Node>
<StgValue><ssdm name="p_Result_46"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="index_invert_control_imag_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:102 %xor_ln794_7 = xor i1 %p_Result_45, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_7"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="index_invert_control_imag_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:103 %overflow_7 = and i1 %p_Result_46, i1 %xor_ln794_7

]]></Node>
<StgValue><ssdm name="overflow_7"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="index_invert_control_imag_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:104 %xor_ln340_7 = xor i1 %p_Result_45, i1 %p_Result_46

]]></Node>
<StgValue><ssdm name="xor_ln340_7"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="index_invert_control_imag_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:105 %select_ln384_7 = select i1 %overflow_7, i18 131071, i18 131072

]]></Node>
<StgValue><ssdm name="select_ln384_7"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="index_invert_control_imag_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:106 %select_ln340_7 = select i1 %xor_ln340_7, i18 %select_ln384_7, i18 %p_Val2_23

]]></Node>
<StgValue><ssdm name="select_ln340_7"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:107 %imagSinVal_3 = select i1 %index_invert_control_imag_4, i18 %select_ln340_7, i18 %temp_out_sin_V_5

]]></Node>
<StgValue><ssdm name="imagSinVal_3"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:109 %output_negate_control_real_V_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V_3, i32 3

]]></Node>
<StgValue><ssdm name="output_negate_control_real_V_3"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:110 %icmp_ln1049_17 = icmp_eq  i4 %index_cos_V_3, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln1049_17"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:112 %output_saturation_control_real_V_3 = or i1 %icmp_ln1049_17, i1 %icmp_ln1049_18

]]></Node>
<StgValue><ssdm name="output_saturation_control_real_V_3"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>3 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:118 %lut_out_real_V_3 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_10

]]></Node>
<StgValue><ssdm name="lut_out_real_V_3"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:119 %temp_out_cos_V_3 = select i1 %output_saturation_control_real_V_3, i18 196608, i18 %lut_out_real_V_3

]]></Node>
<StgValue><ssdm name="temp_out_cos_V_3"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="19" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:120 %sext_ln712_12 = sext i18 %temp_out_cos_V_3

]]></Node>
<StgValue><ssdm name="sext_ln712_12"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:121 %r_V_19 = sub i19 0, i19 %sext_ln712_12

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:122 %p_Result_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_19, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_47"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="18" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:123 %p_Val2_26 = trunc i19 %r_V_19

]]></Node>
<StgValue><ssdm name="p_Val2_26"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:124 %p_Result_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_19, i32 17

]]></Node>
<StgValue><ssdm name="p_Result_48"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:125 %xor_ln794_8 = xor i1 %p_Result_47, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_8"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:126 %overflow_8 = and i1 %p_Result_48, i1 %xor_ln794_8

]]></Node>
<StgValue><ssdm name="overflow_8"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:127 %xor_ln340_8 = xor i1 %p_Result_47, i1 %p_Result_48

]]></Node>
<StgValue><ssdm name="xor_ln340_8"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:128 %select_ln384_8 = select i1 %overflow_8, i18 131071, i18 131072

]]></Node>
<StgValue><ssdm name="select_ln384_8"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:129 %select_ln340_8 = select i1 %xor_ln340_8, i18 %select_ln384_8, i18 %p_Val2_26

]]></Node>
<StgValue><ssdm name="select_ln340_8"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:130 %realCosVal_3 = select i1 %output_negate_control_real_V_3, i18 %select_ln340_8, i18 %temp_out_cos_V_3

]]></Node>
<StgValue><ssdm name="realCosVal_3"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="41" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:131 %sext_ln1171_21 = sext i24 %p_read_15

]]></Node>
<StgValue><ssdm name="sext_ln1171_21"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="41" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:132 %sext_ln1171_22 = sext i18 %realCosVal_3

]]></Node>
<StgValue><ssdm name="sext_ln1171_22"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="41" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:133 %sext_ln1171_23 = sext i24 %p_read_11

]]></Node>
<StgValue><ssdm name="sext_ln1171_23"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:135 %mul_ln712_9 = mul i41 %sext_ln1171_21, i41 %sext_ln1171_22

]]></Node>
<StgValue><ssdm name="mul_ln712_9"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:140 %mul_ln1245_3 = mul i41 %sext_ln1171_23, i41 %sext_ln1171_22

]]></Node>
<StgValue><ssdm name="mul_ln1245_3"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:147 %output_negate_control_imag_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_V_2, i32 3

]]></Node>
<StgValue><ssdm name="output_negate_control_imag_4"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:148 %icmp_ln1049_19 = icmp_eq  i4 %index_V_2, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln1049_19"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:149 %icmp_ln1049_20 = icmp_eq  i4 %index_V_2, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln1049_20"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:150 %output_saturation_control_imag_4 = or i1 %icmp_ln1049_19, i1 %icmp_ln1049_20

]]></Node>
<StgValue><ssdm name="output_saturation_control_imag_4"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>2 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:156 %lut_out_imag_V_7 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_11

]]></Node>
<StgValue><ssdm name="lut_out_imag_V_7"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:157 %temp_out_sin_V_6 = select i1 %output_saturation_control_imag_4, i18 196608, i18 %lut_out_imag_V_7

]]></Node>
<StgValue><ssdm name="temp_out_sin_V_6"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="19" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:158 %sext_ln712_13 = sext i18 %temp_out_sin_V_6

]]></Node>
<StgValue><ssdm name="sext_ln712_13"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:159 %r_15 = sub i19 0, i19 %sext_ln712_13

]]></Node>
<StgValue><ssdm name="r_15"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:160 %p_Result_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_15, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_49"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="18" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:161 %p_Val2_29 = trunc i19 %r_15

]]></Node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:162 %p_Result_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_15, i32 17

]]></Node>
<StgValue><ssdm name="p_Result_50"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:163 %xor_ln794_9 = xor i1 %p_Result_49, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_9"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:164 %overflow_9 = and i1 %p_Result_50, i1 %xor_ln794_9

]]></Node>
<StgValue><ssdm name="overflow_9"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:165 %xor_ln340_9 = xor i1 %p_Result_49, i1 %p_Result_50

]]></Node>
<StgValue><ssdm name="xor_ln340_9"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:166 %select_ln384_9 = select i1 %overflow_9, i18 131071, i18 131072

]]></Node>
<StgValue><ssdm name="select_ln384_9"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:167 %select_ln340_9 = select i1 %xor_ln340_9, i18 %select_ln384_9, i18 %p_Val2_29

]]></Node>
<StgValue><ssdm name="select_ln340_9"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:168 %imagSinVal_4 = select i1 %output_negate_control_imag_4, i18 %select_ln340_9, i18 %temp_out_sin_V_6

]]></Node>
<StgValue><ssdm name="imagSinVal_4"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:170 %output_negate_control_real_V_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V_4, i32 3

]]></Node>
<StgValue><ssdm name="output_negate_control_real_V_4"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:171 %icmp_ln1049_21 = icmp_eq  i4 %index_cos_V_4, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln1049_21"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:173 %output_saturation_control_real_V_4 = or i1 %icmp_ln1049_21, i1 %icmp_ln1049_22

]]></Node>
<StgValue><ssdm name="output_saturation_control_real_V_4"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:179 %lut_out_real_V_4 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_12

]]></Node>
<StgValue><ssdm name="lut_out_real_V_4"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:180 %temp_out_cos_V_4 = select i1 %output_saturation_control_real_V_4, i18 196608, i18 %lut_out_real_V_4

]]></Node>
<StgValue><ssdm name="temp_out_cos_V_4"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="19" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:181 %sext_ln712_14 = sext i18 %temp_out_cos_V_4

]]></Node>
<StgValue><ssdm name="sext_ln712_14"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:182 %r_V_20 = sub i19 0, i19 %sext_ln712_14

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:183 %p_Result_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_20, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_51"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="18" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:184 %p_Val2_32 = trunc i19 %r_V_20

]]></Node>
<StgValue><ssdm name="p_Val2_32"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:185 %p_Result_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_20, i32 17

]]></Node>
<StgValue><ssdm name="p_Result_52"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:186 %xor_ln794_10 = xor i1 %p_Result_51, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_10"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:187 %overflow_10 = and i1 %p_Result_52, i1 %xor_ln794_10

]]></Node>
<StgValue><ssdm name="overflow_10"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:188 %xor_ln340_10 = xor i1 %p_Result_51, i1 %p_Result_52

]]></Node>
<StgValue><ssdm name="xor_ln340_10"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:189 %select_ln384_10 = select i1 %overflow_10, i18 131071, i18 131072

]]></Node>
<StgValue><ssdm name="select_ln384_10"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:190 %select_ln340_10 = select i1 %xor_ln340_10, i18 %select_ln384_10, i18 %p_Val2_32

]]></Node>
<StgValue><ssdm name="select_ln340_10"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:191 %realCosVal_4 = select i1 %output_negate_control_real_V_4, i18 %select_ln340_10, i18 %temp_out_cos_V_4

]]></Node>
<StgValue><ssdm name="realCosVal_4"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="41" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:192 %sext_ln1171_25 = sext i24 %p_read_14

]]></Node>
<StgValue><ssdm name="sext_ln1171_25"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="41" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:193 %sext_ln1171_26 = sext i18 %realCosVal_4

]]></Node>
<StgValue><ssdm name="sext_ln1171_26"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="41" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:194 %sext_ln1171_27 = sext i24 %p_read_10

]]></Node>
<StgValue><ssdm name="sext_ln1171_27"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:196 %mul_ln712_11 = mul i41 %sext_ln1171_25, i41 %sext_ln1171_26

]]></Node>
<StgValue><ssdm name="mul_ln712_11"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:201 %mul_ln1245_4 = mul i41 %sext_ln1171_27, i41 %sext_ln1171_26

]]></Node>
<StgValue><ssdm name="mul_ln1245_4"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="183" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:10 %lut_out_imag_V_8 = load i4 %p_twiddleTable_M_imag_0_0_0_addr

]]></Node>
<StgValue><ssdm name="lut_out_imag_V_8"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="41" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:12 %sext_ln1171 = sext i24 %p_read_13

]]></Node>
<StgValue><ssdm name="sext_ln1171"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="41" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:13 %sext_ln1171_15 = sext i18 %lut_out_imag_V_8

]]></Node>
<StgValue><ssdm name="sext_ln1171_15"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:15 %mul_ln1246 = mul i41 %sext_ln1171, i41 %sext_ln1171_15

]]></Node>
<StgValue><ssdm name="mul_ln1246"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="41" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:18 %sext_ln1171_16 = sext i24 %p_read39

]]></Node>
<StgValue><ssdm name="sext_ln1171_16"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:20 %mul_ln712 = mul i41 %sext_ln1171_16, i41 %sext_ln1171_15

]]></Node>
<StgValue><ssdm name="mul_ln712"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="41" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:74 %sext_ln1171_20 = sext i18 %imagSinVal

]]></Node>
<StgValue><ssdm name="sext_ln1171_20"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:75 %mul_ln712_7 = mul i41 %sext_ln1171_17, i41 %sext_ln1171_18

]]></Node>
<StgValue><ssdm name="mul_ln712_7"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:76 %mul_ln1246_4 = mul i41 %sext_ln1171_19, i41 %sext_ln1171_20

]]></Node>
<StgValue><ssdm name="mul_ln1246_4"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:79 %mul_ln712_8 = mul i41 %sext_ln1171_17, i41 %sext_ln1171_20

]]></Node>
<StgValue><ssdm name="mul_ln712_8"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:80 %mul_ln1245 = mul i41 %sext_ln1171_19, i41 %sext_ln1171_18

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="41" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:134 %sext_ln1171_24 = sext i18 %imagSinVal_3

]]></Node>
<StgValue><ssdm name="sext_ln1171_24"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:135 %mul_ln712_9 = mul i41 %sext_ln1171_21, i41 %sext_ln1171_22

]]></Node>
<StgValue><ssdm name="mul_ln712_9"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:136 %mul_ln1246_5 = mul i41 %sext_ln1171_23, i41 %sext_ln1171_24

]]></Node>
<StgValue><ssdm name="mul_ln1246_5"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:139 %mul_ln712_10 = mul i41 %sext_ln1171_21, i41 %sext_ln1171_24

]]></Node>
<StgValue><ssdm name="mul_ln712_10"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:140 %mul_ln1245_3 = mul i41 %sext_ln1171_23, i41 %sext_ln1171_22

]]></Node>
<StgValue><ssdm name="mul_ln1245_3"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="41" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:195 %sext_ln1171_28 = sext i18 %imagSinVal_4

]]></Node>
<StgValue><ssdm name="sext_ln1171_28"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:196 %mul_ln712_11 = mul i41 %sext_ln1171_25, i41 %sext_ln1171_26

]]></Node>
<StgValue><ssdm name="mul_ln712_11"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:197 %mul_ln1246_6 = mul i41 %sext_ln1171_27, i41 %sext_ln1171_28

]]></Node>
<StgValue><ssdm name="mul_ln1246_6"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:200 %mul_ln712_12 = mul i41 %sext_ln1171_25, i41 %sext_ln1171_28

]]></Node>
<StgValue><ssdm name="mul_ln712_12"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:201 %mul_ln1245_4 = mul i41 %sext_ln1171_27, i41 %sext_ln1171_26

]]></Node>
<StgValue><ssdm name="mul_ln1245_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="204" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:15 %mul_ln1246 = mul i41 %sext_ln1171, i41 %sext_ln1171_15

]]></Node>
<StgValue><ssdm name="mul_ln1246"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:20 %mul_ln712 = mul i41 %sext_ln1171_16, i41 %sext_ln1171_15

]]></Node>
<StgValue><ssdm name="mul_ln712"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:75 %mul_ln712_7 = mul i41 %sext_ln1171_17, i41 %sext_ln1171_18

]]></Node>
<StgValue><ssdm name="mul_ln712_7"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:76 %mul_ln1246_4 = mul i41 %sext_ln1171_19, i41 %sext_ln1171_20

]]></Node>
<StgValue><ssdm name="mul_ln1246_4"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:79 %mul_ln712_8 = mul i41 %sext_ln1171_17, i41 %sext_ln1171_20

]]></Node>
<StgValue><ssdm name="mul_ln712_8"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:80 %mul_ln1245 = mul i41 %sext_ln1171_19, i41 %sext_ln1171_18

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:135 %mul_ln712_9 = mul i41 %sext_ln1171_21, i41 %sext_ln1171_22

]]></Node>
<StgValue><ssdm name="mul_ln712_9"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:136 %mul_ln1246_5 = mul i41 %sext_ln1171_23, i41 %sext_ln1171_24

]]></Node>
<StgValue><ssdm name="mul_ln1246_5"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:139 %mul_ln712_10 = mul i41 %sext_ln1171_21, i41 %sext_ln1171_24

]]></Node>
<StgValue><ssdm name="mul_ln712_10"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:140 %mul_ln1245_3 = mul i41 %sext_ln1171_23, i41 %sext_ln1171_22

]]></Node>
<StgValue><ssdm name="mul_ln1245_3"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:196 %mul_ln712_11 = mul i41 %sext_ln1171_25, i41 %sext_ln1171_26

]]></Node>
<StgValue><ssdm name="mul_ln712_11"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:197 %mul_ln1246_6 = mul i41 %sext_ln1171_27, i41 %sext_ln1171_28

]]></Node>
<StgValue><ssdm name="mul_ln1246_6"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:200 %mul_ln712_12 = mul i41 %sext_ln1171_25, i41 %sext_ln1171_28

]]></Node>
<StgValue><ssdm name="mul_ln712_12"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:201 %mul_ln1245_4 = mul i41 %sext_ln1171_27, i41 %sext_ln1171_26

]]></Node>
<StgValue><ssdm name="mul_ln1245_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:11 %r_V = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %p_read39, i16 0

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="41" op_0_bw="40">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:14 %sext_ln712 = sext i40 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln712"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:15 %mul_ln1246 = mul i41 %sext_ln1171, i41 %sext_ln1171_15

]]></Node>
<StgValue><ssdm name="mul_ln1246"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:16 %ret_V = sub i41 %sext_ln712, i41 %mul_ln1246

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:19 %r_V_11 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %p_read_13, i16 0

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:20 %mul_ln712 = mul i41 %sext_ln1171_16, i41 %sext_ln1171_15

]]></Node>
<StgValue><ssdm name="mul_ln712"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="41" op_0_bw="40">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:21 %sext_ln712_8 = sext i40 %r_V_11

]]></Node>
<StgValue><ssdm name="sext_ln712_8"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:22 %ret_V_55 = add i41 %mul_ln712, i41 %sext_ln712_8

]]></Node>
<StgValue><ssdm name="ret_V_55"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:75 %mul_ln712_7 = mul i41 %sext_ln1171_17, i41 %sext_ln1171_18

]]></Node>
<StgValue><ssdm name="mul_ln712_7"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:76 %mul_ln1246_4 = mul i41 %sext_ln1171_19, i41 %sext_ln1171_20

]]></Node>
<StgValue><ssdm name="mul_ln1246_4"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:77 %ret_V_56 = sub i41 %mul_ln712_7, i41 %mul_ln1246_4

]]></Node>
<StgValue><ssdm name="ret_V_56"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:79 %mul_ln712_8 = mul i41 %sext_ln1171_17, i41 %sext_ln1171_20

]]></Node>
<StgValue><ssdm name="mul_ln712_8"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:80 %mul_ln1245 = mul i41 %sext_ln1171_19, i41 %sext_ln1171_18

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:81 %ret_V_57 = add i41 %mul_ln1245, i41 %mul_ln712_8

]]></Node>
<StgValue><ssdm name="ret_V_57"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:135 %mul_ln712_9 = mul i41 %sext_ln1171_21, i41 %sext_ln1171_22

]]></Node>
<StgValue><ssdm name="mul_ln712_9"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:136 %mul_ln1246_5 = mul i41 %sext_ln1171_23, i41 %sext_ln1171_24

]]></Node>
<StgValue><ssdm name="mul_ln1246_5"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:137 %ret_V_58 = sub i41 %mul_ln712_9, i41 %mul_ln1246_5

]]></Node>
<StgValue><ssdm name="ret_V_58"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:139 %mul_ln712_10 = mul i41 %sext_ln1171_21, i41 %sext_ln1171_24

]]></Node>
<StgValue><ssdm name="mul_ln712_10"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:140 %mul_ln1245_3 = mul i41 %sext_ln1171_23, i41 %sext_ln1171_22

]]></Node>
<StgValue><ssdm name="mul_ln1245_3"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:141 %ret_V_59 = add i41 %mul_ln1245_3, i41 %mul_ln712_10

]]></Node>
<StgValue><ssdm name="ret_V_59"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:196 %mul_ln712_11 = mul i41 %sext_ln1171_25, i41 %sext_ln1171_26

]]></Node>
<StgValue><ssdm name="mul_ln712_11"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:197 %mul_ln1246_6 = mul i41 %sext_ln1171_27, i41 %sext_ln1171_28

]]></Node>
<StgValue><ssdm name="mul_ln1246_6"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:198 %ret_V_60 = sub i41 %mul_ln712_11, i41 %mul_ln1246_6

]]></Node>
<StgValue><ssdm name="ret_V_60"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:200 %mul_ln712_12 = mul i41 %sext_ln1171_25, i41 %sext_ln1171_28

]]></Node>
<StgValue><ssdm name="mul_ln712_12"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:201 %mul_ln1245_4 = mul i41 %sext_ln1171_27, i41 %sext_ln1171_26

]]></Node>
<StgValue><ssdm name="mul_ln1245_4"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:202 %ret_V_61 = add i41 %mul_ln1245_4, i41 %mul_ln712_12

]]></Node>
<StgValue><ssdm name="ret_V_61"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="244" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:16 %ret_V = sub i41 %sext_ln712, i41 %mul_ln1246

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="25" op_0_bw="25" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:17 %p_val_V = partselect i25 @_ssdm_op_PartSelect.i25.i41.i32.i32, i41 %ret_V, i32 16, i32 40

]]></Node>
<StgValue><ssdm name="p_val_V"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:22 %ret_V_55 = add i41 %mul_ln712, i41 %sext_ln712_8

]]></Node>
<StgValue><ssdm name="ret_V_55"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:23 %p_val_V_8 = partselect i25 @_ssdm_op_PartSelect.i25.i41.i32.i32, i41 %ret_V_55, i32 16, i32 40

]]></Node>
<StgValue><ssdm name="p_val_V_8"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:77 %ret_V_56 = sub i41 %mul_ln712_7, i41 %mul_ln1246_4

]]></Node>
<StgValue><ssdm name="ret_V_56"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="25" op_0_bw="25" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:78 %p_val_V_9 = partselect i25 @_ssdm_op_PartSelect.i25.i41.i32.i32, i41 %ret_V_56, i32 16, i32 40

]]></Node>
<StgValue><ssdm name="p_val_V_9"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:81 %ret_V_57 = add i41 %mul_ln1245, i41 %mul_ln712_8

]]></Node>
<StgValue><ssdm name="ret_V_57"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="25" op_0_bw="25" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:82 %p_val_V_10 = partselect i25 @_ssdm_op_PartSelect.i25.i41.i32.i32, i41 %ret_V_57, i32 16, i32 40

]]></Node>
<StgValue><ssdm name="p_val_V_10"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:137 %ret_V_58 = sub i41 %mul_ln712_9, i41 %mul_ln1246_5

]]></Node>
<StgValue><ssdm name="ret_V_58"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="25" op_0_bw="25" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:138 %p_val_V_11 = partselect i25 @_ssdm_op_PartSelect.i25.i41.i32.i32, i41 %ret_V_58, i32 16, i32 40

]]></Node>
<StgValue><ssdm name="p_val_V_11"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:141 %ret_V_59 = add i41 %mul_ln1245_3, i41 %mul_ln712_10

]]></Node>
<StgValue><ssdm name="ret_V_59"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="25" op_0_bw="25" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:142 %p_val_V_12 = partselect i25 @_ssdm_op_PartSelect.i25.i41.i32.i32, i41 %ret_V_59, i32 16, i32 40

]]></Node>
<StgValue><ssdm name="p_val_V_12"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:198 %ret_V_60 = sub i41 %mul_ln712_11, i41 %mul_ln1246_6

]]></Node>
<StgValue><ssdm name="ret_V_60"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="25" op_0_bw="25" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:199 %p_val_V_13 = partselect i25 @_ssdm_op_PartSelect.i25.i41.i32.i32, i41 %ret_V_60, i32 16, i32 40

]]></Node>
<StgValue><ssdm name="p_val_V_13"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:202 %ret_V_61 = add i41 %mul_ln1245_4, i41 %mul_ln712_12

]]></Node>
<StgValue><ssdm name="ret_V_61"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="25" op_0_bw="25" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:203 %p_val_V_14 = partselect i25 @_ssdm_op_PartSelect.i25.i41.i32.i32, i41 %ret_V_61, i32 16, i32 40

]]></Node>
<StgValue><ssdm name="p_val_V_14"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="200" op_0_bw="200" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:204 %mrv = insertvalue i200 <undef>, i25 %p_val_V

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="200" op_0_bw="200" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:205 %mrv_1 = insertvalue i200 %mrv, i25 %p_val_V_9

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="200" op_0_bw="200" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:206 %mrv_2 = insertvalue i200 %mrv_1, i25 %p_val_V_11

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="200" op_0_bw="200" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:207 %mrv_3 = insertvalue i200 %mrv_2, i25 %p_val_V_13

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="200" op_0_bw="200" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:208 %mrv_4 = insertvalue i200 %mrv_3, i25 %p_val_V_8

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="200" op_0_bw="200" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:209 %mrv_5 = insertvalue i200 %mrv_4, i25 %p_val_V_10

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="200" op_0_bw="200" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:210 %mrv_6 = insertvalue i200 %mrv_5, i25 %p_val_V_12

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="200" op_0_bw="200" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:211 %mrv_7 = insertvalue i200 %mrv_6, i25 %p_val_V_14

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="200">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:212 %ret_ln122 = ret i200 %mrv_7

]]></Node>
<StgValue><ssdm name="ret_ln122"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="280" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
<port id="281" name="p_read1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read1"/></StgValue>
</port>
<port id="282" name="p_read2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read2"/></StgValue>
</port>
<port id="283" name="p_read3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read3"/></StgValue>
</port>
<port id="284" name="p_read4" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read4"/></StgValue>
</port>
<port id="285" name="p_read5" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read5"/></StgValue>
</port>
<port id="286" name="p_read6" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read6"/></StgValue>
</port>
<port id="287" name="p_read7" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read7"/></StgValue>
</port>
<port id="288" name="p_twiddleTable_M_imag_0_0_0" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="p_twiddleTable_M_imag_0_0_0"/><MemPortTyVec>1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="289" name="p_k" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_k"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="291" from="_ssdm_op_Read.ap_auto.i4" to="p_k_read" fromId="290" toId="7">
</dataflow>
<dataflow id="292" from="p_k" to="p_k_read" fromId="289" toId="7">
</dataflow>
<dataflow id="294" from="_ssdm_op_Read.ap_auto.i24" to="p_read_10" fromId="293" toId="8">
</dataflow>
<dataflow id="295" from="p_read7" to="p_read_10" fromId="287" toId="8">
</dataflow>
<dataflow id="296" from="_ssdm_op_Read.ap_auto.i24" to="p_read_11" fromId="293" toId="9">
</dataflow>
<dataflow id="297" from="p_read6" to="p_read_11" fromId="286" toId="9">
</dataflow>
<dataflow id="298" from="_ssdm_op_Read.ap_auto.i24" to="p_read_12" fromId="293" toId="10">
</dataflow>
<dataflow id="299" from="p_read5" to="p_read_12" fromId="285" toId="10">
</dataflow>
<dataflow id="300" from="_ssdm_op_Read.ap_auto.i24" to="p_read_13" fromId="293" toId="11">
</dataflow>
<dataflow id="301" from="p_read4" to="p_read_13" fromId="284" toId="11">
</dataflow>
<dataflow id="302" from="_ssdm_op_Read.ap_auto.i24" to="p_read_14" fromId="293" toId="12">
</dataflow>
<dataflow id="303" from="p_read3" to="p_read_14" fromId="283" toId="12">
</dataflow>
<dataflow id="304" from="_ssdm_op_Read.ap_auto.i24" to="p_read_15" fromId="293" toId="13">
</dataflow>
<dataflow id="305" from="p_read2" to="p_read_15" fromId="282" toId="13">
</dataflow>
<dataflow id="306" from="_ssdm_op_Read.ap_auto.i24" to="p_read_16" fromId="293" toId="14">
</dataflow>
<dataflow id="307" from="p_read1" to="p_read_16" fromId="281" toId="14">
</dataflow>
<dataflow id="308" from="_ssdm_op_Read.ap_auto.i24" to="p_read39" fromId="293" toId="15">
</dataflow>
<dataflow id="309" from="p_read" to="p_read39" fromId="280" toId="15">
</dataflow>
<dataflow id="310" from="p_k_read" to="index_cos_V" fromId="7" toId="16">
</dataflow>
<dataflow id="312" from="StgValue_311" to="index_cos_V" fromId="311" toId="16">
</dataflow>
<dataflow id="314" from="_ssdm_op_BitSelect.i1.i4.i32" to="index_invert_control_imag_4" fromId="313" toId="17">
</dataflow>
<dataflow id="315" from="p_k_read" to="index_invert_control_imag_4" fromId="7" toId="17">
</dataflow>
<dataflow id="317" from="StgValue_316" to="index_invert_control_imag_4" fromId="316" toId="17">
</dataflow>
<dataflow id="318" from="p_k_read" to="lut_index_imag_V" fromId="7" toId="18">
</dataflow>
<dataflow id="320" from="StgValue_319" to="lut_index_imag_V_9" fromId="319" toId="19">
</dataflow>
<dataflow id="321" from="lut_index_imag_V" to="lut_index_imag_V_9" fromId="18" toId="19">
</dataflow>
<dataflow id="322" from="index_invert_control_imag_4" to="lut_index_imag_V_10" fromId="17" toId="20">
</dataflow>
<dataflow id="323" from="lut_index_imag_V_9" to="lut_index_imag_V_10" fromId="19" toId="20">
</dataflow>
<dataflow id="324" from="lut_index_imag_V" to="lut_index_imag_V_10" fromId="18" toId="20">
</dataflow>
<dataflow id="325" from="lut_index_imag_V_10" to="zext_ln573" fromId="20" toId="21">
</dataflow>
<dataflow id="326" from="p_twiddleTable_M_imag_0_0_0" to="p_twiddleTable_M_imag_0_0_0_addr_7" fromId="288" toId="22">
</dataflow>
<dataflow id="328" from="StgValue_327" to="p_twiddleTable_M_imag_0_0_0_addr_7" fromId="327" toId="22">
</dataflow>
<dataflow id="329" from="zext_ln573" to="p_twiddleTable_M_imag_0_0_0_addr_7" fromId="21" toId="22">
</dataflow>
<dataflow id="330" from="p_twiddleTable_M_imag_0_0_0_addr_7" to="lut_out_imag_V" fromId="22" toId="23">
</dataflow>
<dataflow id="331" from="_ssdm_op_BitSelect.i1.i4.i32" to="index_invert_control_real_V" fromId="313" toId="24">
</dataflow>
<dataflow id="332" from="index_cos_V" to="index_invert_control_real_V" fromId="16" toId="24">
</dataflow>
<dataflow id="333" from="StgValue_316" to="index_invert_control_real_V" fromId="316" toId="24">
</dataflow>
<dataflow id="334" from="index_cos_V" to="lut_index_real_V" fromId="16" toId="25">
</dataflow>
<dataflow id="335" from="StgValue_319" to="lut_index_real_V_9" fromId="319" toId="26">
</dataflow>
<dataflow id="336" from="lut_index_real_V" to="lut_index_real_V_9" fromId="25" toId="26">
</dataflow>
<dataflow id="337" from="index_invert_control_real_V" to="lut_index_real_V_10" fromId="24" toId="27">
</dataflow>
<dataflow id="338" from="lut_index_real_V_9" to="lut_index_real_V_10" fromId="26" toId="27">
</dataflow>
<dataflow id="339" from="lut_index_real_V" to="lut_index_real_V_10" fromId="25" toId="27">
</dataflow>
<dataflow id="340" from="lut_index_real_V_10" to="zext_ln573_6" fromId="27" toId="28">
</dataflow>
<dataflow id="341" from="p_twiddleTable_M_imag_0_0_0" to="p_twiddleTable_M_imag_0_0_0_addr_8" fromId="288" toId="29">
</dataflow>
<dataflow id="342" from="StgValue_327" to="p_twiddleTable_M_imag_0_0_0_addr_8" fromId="327" toId="29">
</dataflow>
<dataflow id="343" from="zext_ln573_6" to="p_twiddleTable_M_imag_0_0_0_addr_8" fromId="28" toId="29">
</dataflow>
<dataflow id="344" from="p_twiddleTable_M_imag_0_0_0_addr_8" to="lut_out_real_V" fromId="29" toId="30">
</dataflow>
<dataflow id="345" from="p_k_read" to="index_V" fromId="7" toId="31">
</dataflow>
<dataflow id="347" from="StgValue_346" to="index_V" fromId="346" toId="31">
</dataflow>
<dataflow id="348" from="index_V" to="index_cos_V_3" fromId="31" toId="32">
</dataflow>
<dataflow id="349" from="StgValue_311" to="index_cos_V_3" fromId="311" toId="32">
</dataflow>
<dataflow id="350" from="_ssdm_op_BitSelect.i1.i4.i32" to="index_invert_control_imag_3" fromId="313" toId="33">
</dataflow>
<dataflow id="351" from="p_k_read" to="index_invert_control_imag_3" fromId="7" toId="33">
</dataflow>
<dataflow id="353" from="StgValue_352" to="index_invert_control_imag_3" fromId="352" toId="33">
</dataflow>
<dataflow id="354" from="index_V" to="icmp_ln1049_15" fromId="31" toId="34">
</dataflow>
<dataflow id="356" from="StgValue_355" to="icmp_ln1049_15" fromId="355" toId="34">
</dataflow>
<dataflow id="357" from="index_V" to="icmp_ln1049_16" fromId="31" toId="35">
</dataflow>
<dataflow id="358" from="StgValue_311" to="icmp_ln1049_16" fromId="311" toId="35">
</dataflow>
<dataflow id="359" from="p_k_read" to="trunc_ln674" fromId="7" toId="36">
</dataflow>
<dataflow id="361" from="_ssdm_op_BitConcatenate.i2.i1.i1" to="lut_index_imag_V_11" fromId="360" toId="37">
</dataflow>
<dataflow id="362" from="trunc_ln674" to="lut_index_imag_V_11" fromId="36" toId="37">
</dataflow>
<dataflow id="364" from="StgValue_363" to="lut_index_imag_V_11" fromId="363" toId="37">
</dataflow>
<dataflow id="365" from="StgValue_319" to="lut_index_imag_V_12" fromId="319" toId="38">
</dataflow>
<dataflow id="366" from="lut_index_imag_V_11" to="lut_index_imag_V_12" fromId="37" toId="38">
</dataflow>
<dataflow id="367" from="index_invert_control_imag_3" to="lut_index_imag_V_13" fromId="33" toId="39">
</dataflow>
<dataflow id="368" from="lut_index_imag_V_12" to="lut_index_imag_V_13" fromId="38" toId="39">
</dataflow>
<dataflow id="369" from="lut_index_imag_V_11" to="lut_index_imag_V_13" fromId="37" toId="39">
</dataflow>
<dataflow id="370" from="lut_index_imag_V_13" to="zext_ln573_7" fromId="39" toId="40">
</dataflow>
<dataflow id="371" from="p_twiddleTable_M_imag_0_0_0" to="p_twiddleTable_M_imag_0_0_0_addr_9" fromId="288" toId="41">
</dataflow>
<dataflow id="372" from="StgValue_327" to="p_twiddleTable_M_imag_0_0_0_addr_9" fromId="327" toId="41">
</dataflow>
<dataflow id="373" from="zext_ln573_7" to="p_twiddleTable_M_imag_0_0_0_addr_9" fromId="40" toId="41">
</dataflow>
<dataflow id="374" from="p_twiddleTable_M_imag_0_0_0_addr_9" to="lut_out_imag_V_6" fromId="41" toId="42">
</dataflow>
<dataflow id="375" from="_ssdm_op_BitSelect.i1.i4.i32" to="index_invert_control_real_V_3" fromId="313" toId="43">
</dataflow>
<dataflow id="376" from="index_cos_V_3" to="index_invert_control_real_V_3" fromId="32" toId="43">
</dataflow>
<dataflow id="377" from="StgValue_316" to="index_invert_control_real_V_3" fromId="316" toId="43">
</dataflow>
<dataflow id="378" from="index_V" to="icmp_ln1049_18" fromId="31" toId="44">
</dataflow>
<dataflow id="380" from="StgValue_379" to="icmp_ln1049_18" fromId="379" toId="44">
</dataflow>
<dataflow id="381" from="index_cos_V_3" to="lut_index_real_V_11" fromId="32" toId="45">
</dataflow>
<dataflow id="382" from="StgValue_319" to="lut_index_real_V_12" fromId="319" toId="46">
</dataflow>
<dataflow id="383" from="lut_index_real_V_11" to="lut_index_real_V_12" fromId="45" toId="46">
</dataflow>
<dataflow id="384" from="index_invert_control_real_V_3" to="lut_index_real_V_13" fromId="43" toId="47">
</dataflow>
<dataflow id="385" from="lut_index_real_V_12" to="lut_index_real_V_13" fromId="46" toId="47">
</dataflow>
<dataflow id="386" from="lut_index_real_V_11" to="lut_index_real_V_13" fromId="45" toId="47">
</dataflow>
<dataflow id="387" from="lut_index_real_V_13" to="zext_ln573_8" fromId="47" toId="48">
</dataflow>
<dataflow id="388" from="p_twiddleTable_M_imag_0_0_0" to="p_twiddleTable_M_imag_0_0_0_addr_10" fromId="288" toId="49">
</dataflow>
<dataflow id="389" from="StgValue_327" to="p_twiddleTable_M_imag_0_0_0_addr_10" fromId="327" toId="49">
</dataflow>
<dataflow id="390" from="zext_ln573_8" to="p_twiddleTable_M_imag_0_0_0_addr_10" fromId="48" toId="49">
</dataflow>
<dataflow id="391" from="p_twiddleTable_M_imag_0_0_0_addr_10" to="lut_out_real_V_3" fromId="49" toId="50">
</dataflow>
<dataflow id="392" from="p_k_read" to="shl_ln315" fromId="7" toId="51">
</dataflow>
<dataflow id="394" from="StgValue_393" to="shl_ln315" fromId="393" toId="51">
</dataflow>
<dataflow id="395" from="shl_ln315" to="index_V_2" fromId="51" toId="52">
</dataflow>
<dataflow id="396" from="p_k_read" to="index_V_2" fromId="7" toId="52">
</dataflow>
<dataflow id="397" from="index_V_2" to="index_cos_V_4" fromId="52" toId="53">
</dataflow>
<dataflow id="398" from="StgValue_311" to="index_cos_V_4" fromId="311" toId="53">
</dataflow>
<dataflow id="399" from="_ssdm_op_BitSelect.i1.i4.i32" to="index_invert_control_imag" fromId="313" toId="54">
</dataflow>
<dataflow id="400" from="index_V_2" to="index_invert_control_imag" fromId="52" toId="54">
</dataflow>
<dataflow id="401" from="StgValue_316" to="index_invert_control_imag" fromId="316" toId="54">
</dataflow>
<dataflow id="402" from="index_V_2" to="lut_index_imag_V_14" fromId="52" toId="55">
</dataflow>
<dataflow id="403" from="StgValue_319" to="lut_index_imag_V_15" fromId="319" toId="56">
</dataflow>
<dataflow id="404" from="lut_index_imag_V_14" to="lut_index_imag_V_15" fromId="55" toId="56">
</dataflow>
<dataflow id="405" from="index_invert_control_imag" to="lut_index_imag_V_16" fromId="54" toId="57">
</dataflow>
<dataflow id="406" from="lut_index_imag_V_15" to="lut_index_imag_V_16" fromId="56" toId="57">
</dataflow>
<dataflow id="407" from="lut_index_imag_V_14" to="lut_index_imag_V_16" fromId="55" toId="57">
</dataflow>
<dataflow id="408" from="lut_index_imag_V_16" to="zext_ln573_9" fromId="57" toId="58">
</dataflow>
<dataflow id="409" from="p_twiddleTable_M_imag_0_0_0" to="p_twiddleTable_M_imag_0_0_0_addr_11" fromId="288" toId="59">
</dataflow>
<dataflow id="410" from="StgValue_327" to="p_twiddleTable_M_imag_0_0_0_addr_11" fromId="327" toId="59">
</dataflow>
<dataflow id="411" from="zext_ln573_9" to="p_twiddleTable_M_imag_0_0_0_addr_11" fromId="58" toId="59">
</dataflow>
<dataflow id="412" from="p_twiddleTable_M_imag_0_0_0_addr_11" to="lut_out_imag_V_7" fromId="59" toId="60">
</dataflow>
<dataflow id="413" from="_ssdm_op_BitSelect.i1.i4.i32" to="index_invert_control_real_V_4" fromId="313" toId="61">
</dataflow>
<dataflow id="414" from="index_cos_V_4" to="index_invert_control_real_V_4" fromId="53" toId="61">
</dataflow>
<dataflow id="415" from="StgValue_316" to="index_invert_control_real_V_4" fromId="316" toId="61">
</dataflow>
<dataflow id="416" from="shl_ln315" to="icmp_ln1049_22" fromId="51" toId="62">
</dataflow>
<dataflow id="417" from="p_k_read" to="icmp_ln1049_22" fromId="7" toId="62">
</dataflow>
<dataflow id="418" from="index_cos_V_4" to="lut_index_real_V_14" fromId="53" toId="63">
</dataflow>
<dataflow id="419" from="StgValue_319" to="lut_index_real_V_15" fromId="319" toId="64">
</dataflow>
<dataflow id="420" from="lut_index_real_V_14" to="lut_index_real_V_15" fromId="63" toId="64">
</dataflow>
<dataflow id="421" from="index_invert_control_real_V_4" to="lut_index_real_V_16" fromId="61" toId="65">
</dataflow>
<dataflow id="422" from="lut_index_real_V_15" to="lut_index_real_V_16" fromId="64" toId="65">
</dataflow>
<dataflow id="423" from="lut_index_real_V_14" to="lut_index_real_V_16" fromId="63" toId="65">
</dataflow>
<dataflow id="424" from="lut_index_real_V_16" to="zext_ln573_10" fromId="65" toId="66">
</dataflow>
<dataflow id="425" from="p_twiddleTable_M_imag_0_0_0" to="p_twiddleTable_M_imag_0_0_0_addr_12" fromId="288" toId="67">
</dataflow>
<dataflow id="426" from="StgValue_327" to="p_twiddleTable_M_imag_0_0_0_addr_12" fromId="327" toId="67">
</dataflow>
<dataflow id="427" from="zext_ln573_10" to="p_twiddleTable_M_imag_0_0_0_addr_12" fromId="66" toId="67">
</dataflow>
<dataflow id="428" from="p_twiddleTable_M_imag_0_0_0_addr_12" to="lut_out_real_V_4" fromId="67" toId="68">
</dataflow>
<dataflow id="429" from="p_twiddleTable_M_imag_0_0_0" to="p_twiddleTable_M_imag_0_0_0_addr" fromId="288" toId="69">
</dataflow>
<dataflow id="430" from="StgValue_327" to="p_twiddleTable_M_imag_0_0_0_addr" fromId="327" toId="69">
</dataflow>
<dataflow id="431" from="StgValue_327" to="p_twiddleTable_M_imag_0_0_0_addr" fromId="327" toId="69">
</dataflow>
<dataflow id="432" from="p_twiddleTable_M_imag_0_0_0_addr" to="lut_out_imag_V_8" fromId="69" toId="70">
</dataflow>
<dataflow id="433" from="_ssdm_op_BitSelect.i1.i4.i32" to="output_negate_control_imag" fromId="313" toId="71">
</dataflow>
<dataflow id="434" from="p_k_read" to="output_negate_control_imag" fromId="7" toId="71">
</dataflow>
<dataflow id="436" from="StgValue_435" to="output_negate_control_imag" fromId="435" toId="71">
</dataflow>
<dataflow id="437" from="p_k_read" to="icmp_ln1049" fromId="7" toId="72">
</dataflow>
<dataflow id="438" from="StgValue_355" to="icmp_ln1049" fromId="355" toId="72">
</dataflow>
<dataflow id="439" from="p_k_read" to="icmp_ln1049_12" fromId="7" toId="73">
</dataflow>
<dataflow id="440" from="StgValue_311" to="icmp_ln1049_12" fromId="311" toId="73">
</dataflow>
<dataflow id="441" from="icmp_ln1049" to="output_saturation_control_imag" fromId="72" toId="74">
</dataflow>
<dataflow id="442" from="icmp_ln1049_12" to="output_saturation_control_imag" fromId="73" toId="74">
</dataflow>
<dataflow id="443" from="p_twiddleTable_M_imag_0_0_0_addr_7" to="lut_out_imag_V" fromId="22" toId="75">
</dataflow>
<dataflow id="444" from="output_saturation_control_imag" to="temp_out_sin_V" fromId="74" toId="76">
</dataflow>
<dataflow id="446" from="StgValue_445" to="temp_out_sin_V" fromId="445" toId="76">
</dataflow>
<dataflow id="447" from="lut_out_imag_V" to="temp_out_sin_V" fromId="75" toId="76">
</dataflow>
<dataflow id="448" from="temp_out_sin_V" to="sext_ln712_9" fromId="76" toId="77">
</dataflow>
<dataflow id="450" from="StgValue_449" to="r" fromId="449" toId="78">
</dataflow>
<dataflow id="451" from="sext_ln712_9" to="r" fromId="77" toId="78">
</dataflow>
<dataflow id="453" from="_ssdm_op_BitSelect.i1.i19.i32" to="p_Result_s" fromId="452" toId="79">
</dataflow>
<dataflow id="454" from="r" to="p_Result_s" fromId="78" toId="79">
</dataflow>
<dataflow id="456" from="StgValue_455" to="p_Result_s" fromId="455" toId="79">
</dataflow>
<dataflow id="457" from="r" to="p_Val2_17" fromId="78" toId="80">
</dataflow>
<dataflow id="458" from="_ssdm_op_BitSelect.i1.i19.i32" to="p_Result_42" fromId="452" toId="81">
</dataflow>
<dataflow id="459" from="r" to="p_Result_42" fromId="78" toId="81">
</dataflow>
<dataflow id="461" from="StgValue_460" to="p_Result_42" fromId="460" toId="81">
</dataflow>
<dataflow id="462" from="p_Result_s" to="xor_ln794" fromId="79" toId="82">
</dataflow>
<dataflow id="464" from="StgValue_463" to="xor_ln794" fromId="463" toId="82">
</dataflow>
<dataflow id="465" from="p_Result_42" to="overflow" fromId="81" toId="83">
</dataflow>
<dataflow id="466" from="xor_ln794" to="overflow" fromId="82" toId="83">
</dataflow>
<dataflow id="467" from="p_Result_s" to="xor_ln340" fromId="79" toId="84">
</dataflow>
<dataflow id="468" from="p_Result_42" to="xor_ln340" fromId="81" toId="84">
</dataflow>
<dataflow id="469" from="overflow" to="select_ln384" fromId="83" toId="85">
</dataflow>
<dataflow id="471" from="StgValue_470" to="select_ln384" fromId="470" toId="85">
</dataflow>
<dataflow id="473" from="StgValue_472" to="select_ln384" fromId="472" toId="85">
</dataflow>
<dataflow id="474" from="xor_ln340" to="select_ln340" fromId="84" toId="86">
</dataflow>
<dataflow id="475" from="select_ln384" to="select_ln340" fromId="85" toId="86">
</dataflow>
<dataflow id="476" from="p_Val2_17" to="select_ln340" fromId="80" toId="86">
</dataflow>
<dataflow id="477" from="output_negate_control_imag" to="imagSinVal" fromId="71" toId="87">
</dataflow>
<dataflow id="478" from="select_ln340" to="imagSinVal" fromId="86" toId="87">
</dataflow>
<dataflow id="479" from="temp_out_sin_V" to="imagSinVal" fromId="76" toId="87">
</dataflow>
<dataflow id="480" from="_ssdm_op_BitSelect.i1.i4.i32" to="output_negate_control_real_V" fromId="313" toId="88">
</dataflow>
<dataflow id="481" from="index_cos_V" to="output_negate_control_real_V" fromId="16" toId="88">
</dataflow>
<dataflow id="482" from="StgValue_435" to="output_negate_control_real_V" fromId="435" toId="88">
</dataflow>
<dataflow id="483" from="index_cos_V" to="icmp_ln1049_13" fromId="16" toId="89">
</dataflow>
<dataflow id="484" from="StgValue_355" to="icmp_ln1049_13" fromId="355" toId="89">
</dataflow>
<dataflow id="485" from="p_k_read" to="icmp_ln1049_14" fromId="7" toId="90">
</dataflow>
<dataflow id="486" from="StgValue_379" to="icmp_ln1049_14" fromId="379" toId="90">
</dataflow>
<dataflow id="487" from="icmp_ln1049_13" to="output_saturation_control_real_V" fromId="89" toId="91">
</dataflow>
<dataflow id="488" from="icmp_ln1049_14" to="output_saturation_control_real_V" fromId="90" toId="91">
</dataflow>
<dataflow id="489" from="p_twiddleTable_M_imag_0_0_0_addr_8" to="lut_out_real_V" fromId="29" toId="92">
</dataflow>
<dataflow id="490" from="output_saturation_control_real_V" to="temp_out_cos_V" fromId="91" toId="93">
</dataflow>
<dataflow id="491" from="StgValue_445" to="temp_out_cos_V" fromId="445" toId="93">
</dataflow>
<dataflow id="492" from="lut_out_real_V" to="temp_out_cos_V" fromId="92" toId="93">
</dataflow>
<dataflow id="493" from="temp_out_cos_V" to="sext_ln712_10" fromId="93" toId="94">
</dataflow>
<dataflow id="494" from="StgValue_449" to="r_V_18" fromId="449" toId="95">
</dataflow>
<dataflow id="495" from="sext_ln712_10" to="r_V_18" fromId="94" toId="95">
</dataflow>
<dataflow id="496" from="_ssdm_op_BitSelect.i1.i19.i32" to="p_Result_43" fromId="452" toId="96">
</dataflow>
<dataflow id="497" from="r_V_18" to="p_Result_43" fromId="95" toId="96">
</dataflow>
<dataflow id="498" from="StgValue_455" to="p_Result_43" fromId="455" toId="96">
</dataflow>
<dataflow id="499" from="r_V_18" to="p_Val2_20" fromId="95" toId="97">
</dataflow>
<dataflow id="500" from="_ssdm_op_BitSelect.i1.i19.i32" to="p_Result_44" fromId="452" toId="98">
</dataflow>
<dataflow id="501" from="r_V_18" to="p_Result_44" fromId="95" toId="98">
</dataflow>
<dataflow id="502" from="StgValue_460" to="p_Result_44" fromId="460" toId="98">
</dataflow>
<dataflow id="503" from="p_Result_43" to="xor_ln794_6" fromId="96" toId="99">
</dataflow>
<dataflow id="504" from="StgValue_463" to="xor_ln794_6" fromId="463" toId="99">
</dataflow>
<dataflow id="505" from="p_Result_44" to="overflow_6" fromId="98" toId="100">
</dataflow>
<dataflow id="506" from="xor_ln794_6" to="overflow_6" fromId="99" toId="100">
</dataflow>
<dataflow id="507" from="p_Result_43" to="xor_ln340_6" fromId="96" toId="101">
</dataflow>
<dataflow id="508" from="p_Result_44" to="xor_ln340_6" fromId="98" toId="101">
</dataflow>
<dataflow id="509" from="overflow_6" to="select_ln384_6" fromId="100" toId="102">
</dataflow>
<dataflow id="510" from="StgValue_470" to="select_ln384_6" fromId="470" toId="102">
</dataflow>
<dataflow id="511" from="StgValue_472" to="select_ln384_6" fromId="472" toId="102">
</dataflow>
<dataflow id="512" from="xor_ln340_6" to="select_ln340_6" fromId="101" toId="103">
</dataflow>
<dataflow id="513" from="select_ln384_6" to="select_ln340_6" fromId="102" toId="103">
</dataflow>
<dataflow id="514" from="p_Val2_20" to="select_ln340_6" fromId="97" toId="103">
</dataflow>
<dataflow id="515" from="output_negate_control_real_V" to="realCosVal" fromId="88" toId="104">
</dataflow>
<dataflow id="516" from="select_ln340_6" to="realCosVal" fromId="103" toId="104">
</dataflow>
<dataflow id="517" from="temp_out_cos_V" to="realCosVal" fromId="93" toId="104">
</dataflow>
<dataflow id="518" from="p_read_16" to="sext_ln1171_17" fromId="14" toId="105">
</dataflow>
<dataflow id="519" from="realCosVal" to="sext_ln1171_18" fromId="104" toId="106">
</dataflow>
<dataflow id="520" from="p_read_12" to="sext_ln1171_19" fromId="10" toId="107">
</dataflow>
<dataflow id="521" from="sext_ln1171_17" to="mul_ln712_7" fromId="105" toId="108">
</dataflow>
<dataflow id="522" from="sext_ln1171_18" to="mul_ln712_7" fromId="106" toId="108">
</dataflow>
<dataflow id="523" from="sext_ln1171_19" to="mul_ln1245" fromId="107" toId="109">
</dataflow>
<dataflow id="524" from="sext_ln1171_18" to="mul_ln1245" fromId="106" toId="109">
</dataflow>
<dataflow id="525" from="icmp_ln1049_15" to="output_saturation_control_imag_3" fromId="34" toId="110">
</dataflow>
<dataflow id="526" from="icmp_ln1049_16" to="output_saturation_control_imag_3" fromId="35" toId="110">
</dataflow>
<dataflow id="527" from="p_twiddleTable_M_imag_0_0_0_addr_9" to="lut_out_imag_V_6" fromId="41" toId="111">
</dataflow>
<dataflow id="528" from="output_saturation_control_imag_3" to="temp_out_sin_V_5" fromId="110" toId="112">
</dataflow>
<dataflow id="529" from="StgValue_445" to="temp_out_sin_V_5" fromId="445" toId="112">
</dataflow>
<dataflow id="530" from="lut_out_imag_V_6" to="temp_out_sin_V_5" fromId="111" toId="112">
</dataflow>
<dataflow id="531" from="temp_out_sin_V_5" to="sext_ln712_11" fromId="112" toId="113">
</dataflow>
<dataflow id="532" from="StgValue_449" to="r_14" fromId="449" toId="114">
</dataflow>
<dataflow id="533" from="sext_ln712_11" to="r_14" fromId="113" toId="114">
</dataflow>
<dataflow id="534" from="_ssdm_op_BitSelect.i1.i19.i32" to="p_Result_45" fromId="452" toId="115">
</dataflow>
<dataflow id="535" from="r_14" to="p_Result_45" fromId="114" toId="115">
</dataflow>
<dataflow id="536" from="StgValue_455" to="p_Result_45" fromId="455" toId="115">
</dataflow>
<dataflow id="537" from="r_14" to="p_Val2_23" fromId="114" toId="116">
</dataflow>
<dataflow id="538" from="_ssdm_op_BitSelect.i1.i19.i32" to="p_Result_46" fromId="452" toId="117">
</dataflow>
<dataflow id="539" from="r_14" to="p_Result_46" fromId="114" toId="117">
</dataflow>
<dataflow id="540" from="StgValue_460" to="p_Result_46" fromId="460" toId="117">
</dataflow>
<dataflow id="541" from="p_Result_45" to="xor_ln794_7" fromId="115" toId="118">
</dataflow>
<dataflow id="542" from="StgValue_463" to="xor_ln794_7" fromId="463" toId="118">
</dataflow>
<dataflow id="543" from="p_Result_46" to="overflow_7" fromId="117" toId="119">
</dataflow>
<dataflow id="544" from="xor_ln794_7" to="overflow_7" fromId="118" toId="119">
</dataflow>
<dataflow id="545" from="p_Result_45" to="xor_ln340_7" fromId="115" toId="120">
</dataflow>
<dataflow id="546" from="p_Result_46" to="xor_ln340_7" fromId="117" toId="120">
</dataflow>
<dataflow id="547" from="overflow_7" to="select_ln384_7" fromId="119" toId="121">
</dataflow>
<dataflow id="548" from="StgValue_470" to="select_ln384_7" fromId="470" toId="121">
</dataflow>
<dataflow id="549" from="StgValue_472" to="select_ln384_7" fromId="472" toId="121">
</dataflow>
<dataflow id="550" from="xor_ln340_7" to="select_ln340_7" fromId="120" toId="122">
</dataflow>
<dataflow id="551" from="select_ln384_7" to="select_ln340_7" fromId="121" toId="122">
</dataflow>
<dataflow id="552" from="p_Val2_23" to="select_ln340_7" fromId="116" toId="122">
</dataflow>
<dataflow id="553" from="index_invert_control_imag_4" to="imagSinVal_3" fromId="17" toId="123">
</dataflow>
<dataflow id="554" from="select_ln340_7" to="imagSinVal_3" fromId="122" toId="123">
</dataflow>
<dataflow id="555" from="temp_out_sin_V_5" to="imagSinVal_3" fromId="112" toId="123">
</dataflow>
<dataflow id="556" from="_ssdm_op_BitSelect.i1.i4.i32" to="output_negate_control_real_V_3" fromId="313" toId="124">
</dataflow>
<dataflow id="557" from="index_cos_V_3" to="output_negate_control_real_V_3" fromId="32" toId="124">
</dataflow>
<dataflow id="558" from="StgValue_435" to="output_negate_control_real_V_3" fromId="435" toId="124">
</dataflow>
<dataflow id="559" from="index_cos_V_3" to="icmp_ln1049_17" fromId="32" toId="125">
</dataflow>
<dataflow id="560" from="StgValue_355" to="icmp_ln1049_17" fromId="355" toId="125">
</dataflow>
<dataflow id="561" from="icmp_ln1049_17" to="output_saturation_control_real_V_3" fromId="125" toId="126">
</dataflow>
<dataflow id="562" from="icmp_ln1049_18" to="output_saturation_control_real_V_3" fromId="44" toId="126">
</dataflow>
<dataflow id="563" from="p_twiddleTable_M_imag_0_0_0_addr_10" to="lut_out_real_V_3" fromId="49" toId="127">
</dataflow>
<dataflow id="564" from="output_saturation_control_real_V_3" to="temp_out_cos_V_3" fromId="126" toId="128">
</dataflow>
<dataflow id="565" from="StgValue_445" to="temp_out_cos_V_3" fromId="445" toId="128">
</dataflow>
<dataflow id="566" from="lut_out_real_V_3" to="temp_out_cos_V_3" fromId="127" toId="128">
</dataflow>
<dataflow id="567" from="temp_out_cos_V_3" to="sext_ln712_12" fromId="128" toId="129">
</dataflow>
<dataflow id="568" from="StgValue_449" to="r_V_19" fromId="449" toId="130">
</dataflow>
<dataflow id="569" from="sext_ln712_12" to="r_V_19" fromId="129" toId="130">
</dataflow>
<dataflow id="570" from="_ssdm_op_BitSelect.i1.i19.i32" to="p_Result_47" fromId="452" toId="131">
</dataflow>
<dataflow id="571" from="r_V_19" to="p_Result_47" fromId="130" toId="131">
</dataflow>
<dataflow id="572" from="StgValue_455" to="p_Result_47" fromId="455" toId="131">
</dataflow>
<dataflow id="573" from="r_V_19" to="p_Val2_26" fromId="130" toId="132">
</dataflow>
<dataflow id="574" from="_ssdm_op_BitSelect.i1.i19.i32" to="p_Result_48" fromId="452" toId="133">
</dataflow>
<dataflow id="575" from="r_V_19" to="p_Result_48" fromId="130" toId="133">
</dataflow>
<dataflow id="576" from="StgValue_460" to="p_Result_48" fromId="460" toId="133">
</dataflow>
<dataflow id="577" from="p_Result_47" to="xor_ln794_8" fromId="131" toId="134">
</dataflow>
<dataflow id="578" from="StgValue_463" to="xor_ln794_8" fromId="463" toId="134">
</dataflow>
<dataflow id="579" from="p_Result_48" to="overflow_8" fromId="133" toId="135">
</dataflow>
<dataflow id="580" from="xor_ln794_8" to="overflow_8" fromId="134" toId="135">
</dataflow>
<dataflow id="581" from="p_Result_47" to="xor_ln340_8" fromId="131" toId="136">
</dataflow>
<dataflow id="582" from="p_Result_48" to="xor_ln340_8" fromId="133" toId="136">
</dataflow>
<dataflow id="583" from="overflow_8" to="select_ln384_8" fromId="135" toId="137">
</dataflow>
<dataflow id="584" from="StgValue_470" to="select_ln384_8" fromId="470" toId="137">
</dataflow>
<dataflow id="585" from="StgValue_472" to="select_ln384_8" fromId="472" toId="137">
</dataflow>
<dataflow id="586" from="xor_ln340_8" to="select_ln340_8" fromId="136" toId="138">
</dataflow>
<dataflow id="587" from="select_ln384_8" to="select_ln340_8" fromId="137" toId="138">
</dataflow>
<dataflow id="588" from="p_Val2_26" to="select_ln340_8" fromId="132" toId="138">
</dataflow>
<dataflow id="589" from="output_negate_control_real_V_3" to="realCosVal_3" fromId="124" toId="139">
</dataflow>
<dataflow id="590" from="select_ln340_8" to="realCosVal_3" fromId="138" toId="139">
</dataflow>
<dataflow id="591" from="temp_out_cos_V_3" to="realCosVal_3" fromId="128" toId="139">
</dataflow>
<dataflow id="592" from="p_read_15" to="sext_ln1171_21" fromId="13" toId="140">
</dataflow>
<dataflow id="593" from="realCosVal_3" to="sext_ln1171_22" fromId="139" toId="141">
</dataflow>
<dataflow id="594" from="p_read_11" to="sext_ln1171_23" fromId="9" toId="142">
</dataflow>
<dataflow id="595" from="sext_ln1171_21" to="mul_ln712_9" fromId="140" toId="143">
</dataflow>
<dataflow id="596" from="sext_ln1171_22" to="mul_ln712_9" fromId="141" toId="143">
</dataflow>
<dataflow id="597" from="sext_ln1171_23" to="mul_ln1245_3" fromId="142" toId="144">
</dataflow>
<dataflow id="598" from="sext_ln1171_22" to="mul_ln1245_3" fromId="141" toId="144">
</dataflow>
<dataflow id="599" from="_ssdm_op_BitSelect.i1.i4.i32" to="output_negate_control_imag_4" fromId="313" toId="145">
</dataflow>
<dataflow id="600" from="index_V_2" to="output_negate_control_imag_4" fromId="52" toId="145">
</dataflow>
<dataflow id="601" from="StgValue_435" to="output_negate_control_imag_4" fromId="435" toId="145">
</dataflow>
<dataflow id="602" from="index_V_2" to="icmp_ln1049_19" fromId="52" toId="146">
</dataflow>
<dataflow id="603" from="StgValue_355" to="icmp_ln1049_19" fromId="355" toId="146">
</dataflow>
<dataflow id="604" from="index_V_2" to="icmp_ln1049_20" fromId="52" toId="147">
</dataflow>
<dataflow id="605" from="StgValue_311" to="icmp_ln1049_20" fromId="311" toId="147">
</dataflow>
<dataflow id="606" from="icmp_ln1049_19" to="output_saturation_control_imag_4" fromId="146" toId="148">
</dataflow>
<dataflow id="607" from="icmp_ln1049_20" to="output_saturation_control_imag_4" fromId="147" toId="148">
</dataflow>
<dataflow id="608" from="p_twiddleTable_M_imag_0_0_0_addr_11" to="lut_out_imag_V_7" fromId="59" toId="149">
</dataflow>
<dataflow id="609" from="output_saturation_control_imag_4" to="temp_out_sin_V_6" fromId="148" toId="150">
</dataflow>
<dataflow id="610" from="StgValue_445" to="temp_out_sin_V_6" fromId="445" toId="150">
</dataflow>
<dataflow id="611" from="lut_out_imag_V_7" to="temp_out_sin_V_6" fromId="149" toId="150">
</dataflow>
<dataflow id="612" from="temp_out_sin_V_6" to="sext_ln712_13" fromId="150" toId="151">
</dataflow>
<dataflow id="613" from="StgValue_449" to="r_15" fromId="449" toId="152">
</dataflow>
<dataflow id="614" from="sext_ln712_13" to="r_15" fromId="151" toId="152">
</dataflow>
<dataflow id="615" from="_ssdm_op_BitSelect.i1.i19.i32" to="p_Result_49" fromId="452" toId="153">
</dataflow>
<dataflow id="616" from="r_15" to="p_Result_49" fromId="152" toId="153">
</dataflow>
<dataflow id="617" from="StgValue_455" to="p_Result_49" fromId="455" toId="153">
</dataflow>
<dataflow id="618" from="r_15" to="p_Val2_29" fromId="152" toId="154">
</dataflow>
<dataflow id="619" from="_ssdm_op_BitSelect.i1.i19.i32" to="p_Result_50" fromId="452" toId="155">
</dataflow>
<dataflow id="620" from="r_15" to="p_Result_50" fromId="152" toId="155">
</dataflow>
<dataflow id="621" from="StgValue_460" to="p_Result_50" fromId="460" toId="155">
</dataflow>
<dataflow id="622" from="p_Result_49" to="xor_ln794_9" fromId="153" toId="156">
</dataflow>
<dataflow id="623" from="StgValue_463" to="xor_ln794_9" fromId="463" toId="156">
</dataflow>
<dataflow id="624" from="p_Result_50" to="overflow_9" fromId="155" toId="157">
</dataflow>
<dataflow id="625" from="xor_ln794_9" to="overflow_9" fromId="156" toId="157">
</dataflow>
<dataflow id="626" from="p_Result_49" to="xor_ln340_9" fromId="153" toId="158">
</dataflow>
<dataflow id="627" from="p_Result_50" to="xor_ln340_9" fromId="155" toId="158">
</dataflow>
<dataflow id="628" from="overflow_9" to="select_ln384_9" fromId="157" toId="159">
</dataflow>
<dataflow id="629" from="StgValue_470" to="select_ln384_9" fromId="470" toId="159">
</dataflow>
<dataflow id="630" from="StgValue_472" to="select_ln384_9" fromId="472" toId="159">
</dataflow>
<dataflow id="631" from="xor_ln340_9" to="select_ln340_9" fromId="158" toId="160">
</dataflow>
<dataflow id="632" from="select_ln384_9" to="select_ln340_9" fromId="159" toId="160">
</dataflow>
<dataflow id="633" from="p_Val2_29" to="select_ln340_9" fromId="154" toId="160">
</dataflow>
<dataflow id="634" from="output_negate_control_imag_4" to="imagSinVal_4" fromId="145" toId="161">
</dataflow>
<dataflow id="635" from="select_ln340_9" to="imagSinVal_4" fromId="160" toId="161">
</dataflow>
<dataflow id="636" from="temp_out_sin_V_6" to="imagSinVal_4" fromId="150" toId="161">
</dataflow>
<dataflow id="637" from="_ssdm_op_BitSelect.i1.i4.i32" to="output_negate_control_real_V_4" fromId="313" toId="162">
</dataflow>
<dataflow id="638" from="index_cos_V_4" to="output_negate_control_real_V_4" fromId="53" toId="162">
</dataflow>
<dataflow id="639" from="StgValue_435" to="output_negate_control_real_V_4" fromId="435" toId="162">
</dataflow>
<dataflow id="640" from="index_cos_V_4" to="icmp_ln1049_21" fromId="53" toId="163">
</dataflow>
<dataflow id="641" from="StgValue_355" to="icmp_ln1049_21" fromId="355" toId="163">
</dataflow>
<dataflow id="642" from="icmp_ln1049_21" to="output_saturation_control_real_V_4" fromId="163" toId="164">
</dataflow>
<dataflow id="643" from="icmp_ln1049_22" to="output_saturation_control_real_V_4" fromId="62" toId="164">
</dataflow>
<dataflow id="644" from="p_twiddleTable_M_imag_0_0_0_addr_12" to="lut_out_real_V_4" fromId="67" toId="165">
</dataflow>
<dataflow id="645" from="output_saturation_control_real_V_4" to="temp_out_cos_V_4" fromId="164" toId="166">
</dataflow>
<dataflow id="646" from="StgValue_445" to="temp_out_cos_V_4" fromId="445" toId="166">
</dataflow>
<dataflow id="647" from="lut_out_real_V_4" to="temp_out_cos_V_4" fromId="165" toId="166">
</dataflow>
<dataflow id="648" from="temp_out_cos_V_4" to="sext_ln712_14" fromId="166" toId="167">
</dataflow>
<dataflow id="649" from="StgValue_449" to="r_V_20" fromId="449" toId="168">
</dataflow>
<dataflow id="650" from="sext_ln712_14" to="r_V_20" fromId="167" toId="168">
</dataflow>
<dataflow id="651" from="_ssdm_op_BitSelect.i1.i19.i32" to="p_Result_51" fromId="452" toId="169">
</dataflow>
<dataflow id="652" from="r_V_20" to="p_Result_51" fromId="168" toId="169">
</dataflow>
<dataflow id="653" from="StgValue_455" to="p_Result_51" fromId="455" toId="169">
</dataflow>
<dataflow id="654" from="r_V_20" to="p_Val2_32" fromId="168" toId="170">
</dataflow>
<dataflow id="655" from="_ssdm_op_BitSelect.i1.i19.i32" to="p_Result_52" fromId="452" toId="171">
</dataflow>
<dataflow id="656" from="r_V_20" to="p_Result_52" fromId="168" toId="171">
</dataflow>
<dataflow id="657" from="StgValue_460" to="p_Result_52" fromId="460" toId="171">
</dataflow>
<dataflow id="658" from="p_Result_51" to="xor_ln794_10" fromId="169" toId="172">
</dataflow>
<dataflow id="659" from="StgValue_463" to="xor_ln794_10" fromId="463" toId="172">
</dataflow>
<dataflow id="660" from="p_Result_52" to="overflow_10" fromId="171" toId="173">
</dataflow>
<dataflow id="661" from="xor_ln794_10" to="overflow_10" fromId="172" toId="173">
</dataflow>
<dataflow id="662" from="p_Result_51" to="xor_ln340_10" fromId="169" toId="174">
</dataflow>
<dataflow id="663" from="p_Result_52" to="xor_ln340_10" fromId="171" toId="174">
</dataflow>
<dataflow id="664" from="overflow_10" to="select_ln384_10" fromId="173" toId="175">
</dataflow>
<dataflow id="665" from="StgValue_470" to="select_ln384_10" fromId="470" toId="175">
</dataflow>
<dataflow id="666" from="StgValue_472" to="select_ln384_10" fromId="472" toId="175">
</dataflow>
<dataflow id="667" from="xor_ln340_10" to="select_ln340_10" fromId="174" toId="176">
</dataflow>
<dataflow id="668" from="select_ln384_10" to="select_ln340_10" fromId="175" toId="176">
</dataflow>
<dataflow id="669" from="p_Val2_32" to="select_ln340_10" fromId="170" toId="176">
</dataflow>
<dataflow id="670" from="output_negate_control_real_V_4" to="realCosVal_4" fromId="162" toId="177">
</dataflow>
<dataflow id="671" from="select_ln340_10" to="realCosVal_4" fromId="176" toId="177">
</dataflow>
<dataflow id="672" from="temp_out_cos_V_4" to="realCosVal_4" fromId="166" toId="177">
</dataflow>
<dataflow id="673" from="p_read_14" to="sext_ln1171_25" fromId="12" toId="178">
</dataflow>
<dataflow id="674" from="realCosVal_4" to="sext_ln1171_26" fromId="177" toId="179">
</dataflow>
<dataflow id="675" from="p_read_10" to="sext_ln1171_27" fromId="8" toId="180">
</dataflow>
<dataflow id="676" from="sext_ln1171_25" to="mul_ln712_11" fromId="178" toId="181">
</dataflow>
<dataflow id="677" from="sext_ln1171_26" to="mul_ln712_11" fromId="179" toId="181">
</dataflow>
<dataflow id="678" from="sext_ln1171_27" to="mul_ln1245_4" fromId="180" toId="182">
</dataflow>
<dataflow id="679" from="sext_ln1171_26" to="mul_ln1245_4" fromId="179" toId="182">
</dataflow>
<dataflow id="680" from="p_twiddleTable_M_imag_0_0_0_addr" to="lut_out_imag_V_8" fromId="69" toId="183">
</dataflow>
<dataflow id="681" from="p_read_13" to="sext_ln1171" fromId="11" toId="184">
</dataflow>
<dataflow id="682" from="lut_out_imag_V_8" to="sext_ln1171_15" fromId="183" toId="185">
</dataflow>
<dataflow id="683" from="sext_ln1171" to="mul_ln1246" fromId="184" toId="186">
</dataflow>
<dataflow id="684" from="sext_ln1171_15" to="mul_ln1246" fromId="185" toId="186">
</dataflow>
<dataflow id="685" from="p_read39" to="sext_ln1171_16" fromId="15" toId="187">
</dataflow>
<dataflow id="686" from="sext_ln1171_16" to="mul_ln712" fromId="187" toId="188">
</dataflow>
<dataflow id="687" from="sext_ln1171_15" to="mul_ln712" fromId="185" toId="188">
</dataflow>
<dataflow id="688" from="imagSinVal" to="sext_ln1171_20" fromId="87" toId="189">
</dataflow>
<dataflow id="689" from="sext_ln1171_17" to="mul_ln712_7" fromId="105" toId="190">
</dataflow>
<dataflow id="690" from="sext_ln1171_18" to="mul_ln712_7" fromId="106" toId="190">
</dataflow>
<dataflow id="691" from="sext_ln1171_19" to="mul_ln1246_4" fromId="107" toId="191">
</dataflow>
<dataflow id="692" from="sext_ln1171_20" to="mul_ln1246_4" fromId="189" toId="191">
</dataflow>
<dataflow id="693" from="sext_ln1171_17" to="mul_ln712_8" fromId="105" toId="192">
</dataflow>
<dataflow id="694" from="sext_ln1171_20" to="mul_ln712_8" fromId="189" toId="192">
</dataflow>
<dataflow id="695" from="sext_ln1171_19" to="mul_ln1245" fromId="107" toId="193">
</dataflow>
<dataflow id="696" from="sext_ln1171_18" to="mul_ln1245" fromId="106" toId="193">
</dataflow>
<dataflow id="697" from="imagSinVal_3" to="sext_ln1171_24" fromId="123" toId="194">
</dataflow>
<dataflow id="698" from="sext_ln1171_21" to="mul_ln712_9" fromId="140" toId="195">
</dataflow>
<dataflow id="699" from="sext_ln1171_22" to="mul_ln712_9" fromId="141" toId="195">
</dataflow>
<dataflow id="700" from="sext_ln1171_23" to="mul_ln1246_5" fromId="142" toId="196">
</dataflow>
<dataflow id="701" from="sext_ln1171_24" to="mul_ln1246_5" fromId="194" toId="196">
</dataflow>
<dataflow id="702" from="sext_ln1171_21" to="mul_ln712_10" fromId="140" toId="197">
</dataflow>
<dataflow id="703" from="sext_ln1171_24" to="mul_ln712_10" fromId="194" toId="197">
</dataflow>
<dataflow id="704" from="sext_ln1171_23" to="mul_ln1245_3" fromId="142" toId="198">
</dataflow>
<dataflow id="705" from="sext_ln1171_22" to="mul_ln1245_3" fromId="141" toId="198">
</dataflow>
<dataflow id="706" from="imagSinVal_4" to="sext_ln1171_28" fromId="161" toId="199">
</dataflow>
<dataflow id="707" from="sext_ln1171_25" to="mul_ln712_11" fromId="178" toId="200">
</dataflow>
<dataflow id="708" from="sext_ln1171_26" to="mul_ln712_11" fromId="179" toId="200">
</dataflow>
<dataflow id="709" from="sext_ln1171_27" to="mul_ln1246_6" fromId="180" toId="201">
</dataflow>
<dataflow id="710" from="sext_ln1171_28" to="mul_ln1246_6" fromId="199" toId="201">
</dataflow>
<dataflow id="711" from="sext_ln1171_25" to="mul_ln712_12" fromId="178" toId="202">
</dataflow>
<dataflow id="712" from="sext_ln1171_28" to="mul_ln712_12" fromId="199" toId="202">
</dataflow>
<dataflow id="713" from="sext_ln1171_27" to="mul_ln1245_4" fromId="180" toId="203">
</dataflow>
<dataflow id="714" from="sext_ln1171_26" to="mul_ln1245_4" fromId="179" toId="203">
</dataflow>
<dataflow id="715" from="sext_ln1171" to="mul_ln1246" fromId="184" toId="204">
</dataflow>
<dataflow id="716" from="sext_ln1171_15" to="mul_ln1246" fromId="185" toId="204">
</dataflow>
<dataflow id="717" from="sext_ln1171_16" to="mul_ln712" fromId="187" toId="205">
</dataflow>
<dataflow id="718" from="sext_ln1171_15" to="mul_ln712" fromId="185" toId="205">
</dataflow>
<dataflow id="719" from="sext_ln1171_17" to="mul_ln712_7" fromId="105" toId="206">
</dataflow>
<dataflow id="720" from="sext_ln1171_18" to="mul_ln712_7" fromId="106" toId="206">
</dataflow>
<dataflow id="721" from="sext_ln1171_19" to="mul_ln1246_4" fromId="107" toId="207">
</dataflow>
<dataflow id="722" from="sext_ln1171_20" to="mul_ln1246_4" fromId="189" toId="207">
</dataflow>
<dataflow id="723" from="sext_ln1171_17" to="mul_ln712_8" fromId="105" toId="208">
</dataflow>
<dataflow id="724" from="sext_ln1171_20" to="mul_ln712_8" fromId="189" toId="208">
</dataflow>
<dataflow id="725" from="sext_ln1171_19" to="mul_ln1245" fromId="107" toId="209">
</dataflow>
<dataflow id="726" from="sext_ln1171_18" to="mul_ln1245" fromId="106" toId="209">
</dataflow>
<dataflow id="727" from="sext_ln1171_21" to="mul_ln712_9" fromId="140" toId="210">
</dataflow>
<dataflow id="728" from="sext_ln1171_22" to="mul_ln712_9" fromId="141" toId="210">
</dataflow>
<dataflow id="729" from="sext_ln1171_23" to="mul_ln1246_5" fromId="142" toId="211">
</dataflow>
<dataflow id="730" from="sext_ln1171_24" to="mul_ln1246_5" fromId="194" toId="211">
</dataflow>
<dataflow id="731" from="sext_ln1171_21" to="mul_ln712_10" fromId="140" toId="212">
</dataflow>
<dataflow id="732" from="sext_ln1171_24" to="mul_ln712_10" fromId="194" toId="212">
</dataflow>
<dataflow id="733" from="sext_ln1171_23" to="mul_ln1245_3" fromId="142" toId="213">
</dataflow>
<dataflow id="734" from="sext_ln1171_22" to="mul_ln1245_3" fromId="141" toId="213">
</dataflow>
<dataflow id="735" from="sext_ln1171_25" to="mul_ln712_11" fromId="178" toId="214">
</dataflow>
<dataflow id="736" from="sext_ln1171_26" to="mul_ln712_11" fromId="179" toId="214">
</dataflow>
<dataflow id="737" from="sext_ln1171_27" to="mul_ln1246_6" fromId="180" toId="215">
</dataflow>
<dataflow id="738" from="sext_ln1171_28" to="mul_ln1246_6" fromId="199" toId="215">
</dataflow>
<dataflow id="739" from="sext_ln1171_25" to="mul_ln712_12" fromId="178" toId="216">
</dataflow>
<dataflow id="740" from="sext_ln1171_28" to="mul_ln712_12" fromId="199" toId="216">
</dataflow>
<dataflow id="741" from="sext_ln1171_27" to="mul_ln1245_4" fromId="180" toId="217">
</dataflow>
<dataflow id="742" from="sext_ln1171_26" to="mul_ln1245_4" fromId="179" toId="217">
</dataflow>
<dataflow id="744" from="_ssdm_op_BitConcatenate.i40.i24.i16" to="r_V" fromId="743" toId="218">
</dataflow>
<dataflow id="745" from="p_read39" to="r_V" fromId="15" toId="218">
</dataflow>
<dataflow id="747" from="StgValue_746" to="r_V" fromId="746" toId="218">
</dataflow>
<dataflow id="748" from="r_V" to="sext_ln712" fromId="218" toId="219">
</dataflow>
<dataflow id="749" from="sext_ln1171" to="mul_ln1246" fromId="184" toId="220">
</dataflow>
<dataflow id="750" from="sext_ln1171_15" to="mul_ln1246" fromId="185" toId="220">
</dataflow>
<dataflow id="751" from="sext_ln712" to="ret_V" fromId="219" toId="221">
</dataflow>
<dataflow id="752" from="mul_ln1246" to="ret_V" fromId="220" toId="221">
</dataflow>
<dataflow id="753" from="_ssdm_op_BitConcatenate.i40.i24.i16" to="r_V_11" fromId="743" toId="222">
</dataflow>
<dataflow id="754" from="p_read_13" to="r_V_11" fromId="11" toId="222">
</dataflow>
<dataflow id="755" from="StgValue_746" to="r_V_11" fromId="746" toId="222">
</dataflow>
<dataflow id="756" from="sext_ln1171_16" to="mul_ln712" fromId="187" toId="223">
</dataflow>
<dataflow id="757" from="sext_ln1171_15" to="mul_ln712" fromId="185" toId="223">
</dataflow>
<dataflow id="758" from="r_V_11" to="sext_ln712_8" fromId="222" toId="224">
</dataflow>
<dataflow id="759" from="mul_ln712" to="ret_V_55" fromId="223" toId="225">
</dataflow>
<dataflow id="760" from="sext_ln712_8" to="ret_V_55" fromId="224" toId="225">
</dataflow>
<dataflow id="761" from="sext_ln1171_17" to="mul_ln712_7" fromId="105" toId="226">
</dataflow>
<dataflow id="762" from="sext_ln1171_18" to="mul_ln712_7" fromId="106" toId="226">
</dataflow>
<dataflow id="763" from="sext_ln1171_19" to="mul_ln1246_4" fromId="107" toId="227">
</dataflow>
<dataflow id="764" from="sext_ln1171_20" to="mul_ln1246_4" fromId="189" toId="227">
</dataflow>
<dataflow id="765" from="mul_ln712_7" to="ret_V_56" fromId="226" toId="228">
</dataflow>
<dataflow id="766" from="mul_ln1246_4" to="ret_V_56" fromId="227" toId="228">
</dataflow>
<dataflow id="767" from="sext_ln1171_17" to="mul_ln712_8" fromId="105" toId="229">
</dataflow>
<dataflow id="768" from="sext_ln1171_20" to="mul_ln712_8" fromId="189" toId="229">
</dataflow>
<dataflow id="769" from="sext_ln1171_19" to="mul_ln1245" fromId="107" toId="230">
</dataflow>
<dataflow id="770" from="sext_ln1171_18" to="mul_ln1245" fromId="106" toId="230">
</dataflow>
<dataflow id="771" from="mul_ln1245" to="ret_V_57" fromId="230" toId="231">
</dataflow>
<dataflow id="772" from="mul_ln712_8" to="ret_V_57" fromId="229" toId="231">
</dataflow>
<dataflow id="773" from="sext_ln1171_21" to="mul_ln712_9" fromId="140" toId="232">
</dataflow>
<dataflow id="774" from="sext_ln1171_22" to="mul_ln712_9" fromId="141" toId="232">
</dataflow>
<dataflow id="775" from="sext_ln1171_23" to="mul_ln1246_5" fromId="142" toId="233">
</dataflow>
<dataflow id="776" from="sext_ln1171_24" to="mul_ln1246_5" fromId="194" toId="233">
</dataflow>
<dataflow id="777" from="mul_ln712_9" to="ret_V_58" fromId="232" toId="234">
</dataflow>
<dataflow id="778" from="mul_ln1246_5" to="ret_V_58" fromId="233" toId="234">
</dataflow>
<dataflow id="779" from="sext_ln1171_21" to="mul_ln712_10" fromId="140" toId="235">
</dataflow>
<dataflow id="780" from="sext_ln1171_24" to="mul_ln712_10" fromId="194" toId="235">
</dataflow>
<dataflow id="781" from="sext_ln1171_23" to="mul_ln1245_3" fromId="142" toId="236">
</dataflow>
<dataflow id="782" from="sext_ln1171_22" to="mul_ln1245_3" fromId="141" toId="236">
</dataflow>
<dataflow id="783" from="mul_ln1245_3" to="ret_V_59" fromId="236" toId="237">
</dataflow>
<dataflow id="784" from="mul_ln712_10" to="ret_V_59" fromId="235" toId="237">
</dataflow>
<dataflow id="785" from="sext_ln1171_25" to="mul_ln712_11" fromId="178" toId="238">
</dataflow>
<dataflow id="786" from="sext_ln1171_26" to="mul_ln712_11" fromId="179" toId="238">
</dataflow>
<dataflow id="787" from="sext_ln1171_27" to="mul_ln1246_6" fromId="180" toId="239">
</dataflow>
<dataflow id="788" from="sext_ln1171_28" to="mul_ln1246_6" fromId="199" toId="239">
</dataflow>
<dataflow id="789" from="mul_ln712_11" to="ret_V_60" fromId="238" toId="240">
</dataflow>
<dataflow id="790" from="mul_ln1246_6" to="ret_V_60" fromId="239" toId="240">
</dataflow>
<dataflow id="791" from="sext_ln1171_25" to="mul_ln712_12" fromId="178" toId="241">
</dataflow>
<dataflow id="792" from="sext_ln1171_28" to="mul_ln712_12" fromId="199" toId="241">
</dataflow>
<dataflow id="793" from="sext_ln1171_27" to="mul_ln1245_4" fromId="180" toId="242">
</dataflow>
<dataflow id="794" from="sext_ln1171_26" to="mul_ln1245_4" fromId="179" toId="242">
</dataflow>
<dataflow id="795" from="mul_ln1245_4" to="ret_V_61" fromId="242" toId="243">
</dataflow>
<dataflow id="796" from="mul_ln712_12" to="ret_V_61" fromId="241" toId="243">
</dataflow>
<dataflow id="797" from="sext_ln712" to="ret_V" fromId="219" toId="244">
</dataflow>
<dataflow id="798" from="mul_ln1246" to="ret_V" fromId="220" toId="244">
</dataflow>
<dataflow id="800" from="_ssdm_op_PartSelect.i25.i41.i32.i32" to="p_val_V" fromId="799" toId="245">
</dataflow>
<dataflow id="801" from="ret_V" to="p_val_V" fromId="244" toId="245">
</dataflow>
<dataflow id="803" from="StgValue_802" to="p_val_V" fromId="802" toId="245">
</dataflow>
<dataflow id="805" from="StgValue_804" to="p_val_V" fromId="804" toId="245">
</dataflow>
<dataflow id="806" from="mul_ln712" to="ret_V_55" fromId="223" toId="246">
</dataflow>
<dataflow id="807" from="sext_ln712_8" to="ret_V_55" fromId="224" toId="246">
</dataflow>
<dataflow id="808" from="_ssdm_op_PartSelect.i25.i41.i32.i32" to="p_val_V_8" fromId="799" toId="247">
</dataflow>
<dataflow id="809" from="ret_V_55" to="p_val_V_8" fromId="246" toId="247">
</dataflow>
<dataflow id="810" from="StgValue_802" to="p_val_V_8" fromId="802" toId="247">
</dataflow>
<dataflow id="811" from="StgValue_804" to="p_val_V_8" fromId="804" toId="247">
</dataflow>
<dataflow id="812" from="mul_ln712_7" to="ret_V_56" fromId="226" toId="248">
</dataflow>
<dataflow id="813" from="mul_ln1246_4" to="ret_V_56" fromId="227" toId="248">
</dataflow>
<dataflow id="814" from="_ssdm_op_PartSelect.i25.i41.i32.i32" to="p_val_V_9" fromId="799" toId="249">
</dataflow>
<dataflow id="815" from="ret_V_56" to="p_val_V_9" fromId="248" toId="249">
</dataflow>
<dataflow id="816" from="StgValue_802" to="p_val_V_9" fromId="802" toId="249">
</dataflow>
<dataflow id="817" from="StgValue_804" to="p_val_V_9" fromId="804" toId="249">
</dataflow>
<dataflow id="818" from="mul_ln1245" to="ret_V_57" fromId="230" toId="250">
</dataflow>
<dataflow id="819" from="mul_ln712_8" to="ret_V_57" fromId="229" toId="250">
</dataflow>
<dataflow id="820" from="_ssdm_op_PartSelect.i25.i41.i32.i32" to="p_val_V_10" fromId="799" toId="251">
</dataflow>
<dataflow id="821" from="ret_V_57" to="p_val_V_10" fromId="250" toId="251">
</dataflow>
<dataflow id="822" from="StgValue_802" to="p_val_V_10" fromId="802" toId="251">
</dataflow>
<dataflow id="823" from="StgValue_804" to="p_val_V_10" fromId="804" toId="251">
</dataflow>
<dataflow id="824" from="mul_ln712_9" to="ret_V_58" fromId="232" toId="252">
</dataflow>
<dataflow id="825" from="mul_ln1246_5" to="ret_V_58" fromId="233" toId="252">
</dataflow>
<dataflow id="826" from="_ssdm_op_PartSelect.i25.i41.i32.i32" to="p_val_V_11" fromId="799" toId="253">
</dataflow>
<dataflow id="827" from="ret_V_58" to="p_val_V_11" fromId="252" toId="253">
</dataflow>
<dataflow id="828" from="StgValue_802" to="p_val_V_11" fromId="802" toId="253">
</dataflow>
<dataflow id="829" from="StgValue_804" to="p_val_V_11" fromId="804" toId="253">
</dataflow>
<dataflow id="830" from="mul_ln1245_3" to="ret_V_59" fromId="236" toId="254">
</dataflow>
<dataflow id="831" from="mul_ln712_10" to="ret_V_59" fromId="235" toId="254">
</dataflow>
<dataflow id="832" from="_ssdm_op_PartSelect.i25.i41.i32.i32" to="p_val_V_12" fromId="799" toId="255">
</dataflow>
<dataflow id="833" from="ret_V_59" to="p_val_V_12" fromId="254" toId="255">
</dataflow>
<dataflow id="834" from="StgValue_802" to="p_val_V_12" fromId="802" toId="255">
</dataflow>
<dataflow id="835" from="StgValue_804" to="p_val_V_12" fromId="804" toId="255">
</dataflow>
<dataflow id="836" from="mul_ln712_11" to="ret_V_60" fromId="238" toId="256">
</dataflow>
<dataflow id="837" from="mul_ln1246_6" to="ret_V_60" fromId="239" toId="256">
</dataflow>
<dataflow id="838" from="_ssdm_op_PartSelect.i25.i41.i32.i32" to="p_val_V_13" fromId="799" toId="257">
</dataflow>
<dataflow id="839" from="ret_V_60" to="p_val_V_13" fromId="256" toId="257">
</dataflow>
<dataflow id="840" from="StgValue_802" to="p_val_V_13" fromId="802" toId="257">
</dataflow>
<dataflow id="841" from="StgValue_804" to="p_val_V_13" fromId="804" toId="257">
</dataflow>
<dataflow id="842" from="mul_ln1245_4" to="ret_V_61" fromId="242" toId="258">
</dataflow>
<dataflow id="843" from="mul_ln712_12" to="ret_V_61" fromId="241" toId="258">
</dataflow>
<dataflow id="844" from="_ssdm_op_PartSelect.i25.i41.i32.i32" to="p_val_V_14" fromId="799" toId="259">
</dataflow>
<dataflow id="845" from="ret_V_61" to="p_val_V_14" fromId="258" toId="259">
</dataflow>
<dataflow id="846" from="StgValue_802" to="p_val_V_14" fromId="802" toId="259">
</dataflow>
<dataflow id="847" from="StgValue_804" to="p_val_V_14" fromId="804" toId="259">
</dataflow>
<dataflow id="849" from="StgValue_848" to="mrv" fromId="848" toId="260">
</dataflow>
<dataflow id="850" from="p_val_V" to="mrv" fromId="245" toId="260">
</dataflow>
<dataflow id="851" from="mrv" to="mrv_1" fromId="260" toId="261">
</dataflow>
<dataflow id="852" from="p_val_V_9" to="mrv_1" fromId="249" toId="261">
</dataflow>
<dataflow id="853" from="mrv_1" to="mrv_2" fromId="261" toId="262">
</dataflow>
<dataflow id="854" from="p_val_V_11" to="mrv_2" fromId="253" toId="262">
</dataflow>
<dataflow id="855" from="mrv_2" to="mrv_3" fromId="262" toId="263">
</dataflow>
<dataflow id="856" from="p_val_V_13" to="mrv_3" fromId="257" toId="263">
</dataflow>
<dataflow id="857" from="mrv_3" to="mrv_4" fromId="263" toId="264">
</dataflow>
<dataflow id="858" from="p_val_V_8" to="mrv_4" fromId="247" toId="264">
</dataflow>
<dataflow id="859" from="mrv_4" to="mrv_5" fromId="264" toId="265">
</dataflow>
<dataflow id="860" from="p_val_V_10" to="mrv_5" fromId="251" toId="265">
</dataflow>
<dataflow id="861" from="mrv_5" to="mrv_6" fromId="265" toId="266">
</dataflow>
<dataflow id="862" from="p_val_V_12" to="mrv_6" fromId="255" toId="266">
</dataflow>
<dataflow id="863" from="mrv_6" to="mrv_7" fromId="266" toId="267">
</dataflow>
<dataflow id="864" from="p_val_V_14" to="mrv_7" fromId="259" toId="267">
</dataflow>
<dataflow id="865" from="mrv_7" to="ret_ln122" fromId="267" toId="268">
</dataflow>
<dataflow id="866" from="index_invert_control_imag_4" to="StgValue_2" fromId="17" toId="2">
</dataflow>
</dataflows>


</stg>
