{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553327243479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553327243491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 15:47:23 2019 " "Processing started: Sat Mar 23 15:47:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553327243491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327243491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NIOS_DE2-115 -c NIOS_DE2-115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off NIOS_DE2-115 -c NIOS_DE2-115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327243492 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553327244921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553327244921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/nios_core.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/nios_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core " "Found entity 1: NIOS_core" {  } { { "NIOS_core/synthesis/NIOS_core.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/NIOS_core.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NIOS_core/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NIOS_core/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_irq_mapper " "Found entity 1: NIOS_core_irq_mapper" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_irq_mapper.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_mm_interconnect_0 " "Found entity 1: NIOS_core_mm_interconnect_0" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NIOS_core_mm_interconnect_0_avalon_st_adapter" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NIOS_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_mm_interconnect_0_rsp_mux_001 " "Found entity 1: NIOS_core_mm_interconnect_0_rsp_mux_001" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_core/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "NIOS_core/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259858 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "NIOS_core/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_mm_interconnect_0_rsp_mux " "Found entity 1: NIOS_core_mm_interconnect_0_rsp_mux" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_mm_interconnect_0_rsp_demux_001 " "Found entity 1: NIOS_core_mm_interconnect_0_rsp_demux_001" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_mm_interconnect_0_rsp_demux " "Found entity 1: NIOS_core_mm_interconnect_0_rsp_demux" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_mm_interconnect_0_cmd_mux_001 " "Found entity 1: NIOS_core_mm_interconnect_0_cmd_mux_001" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_mm_interconnect_0_cmd_mux " "Found entity 1: NIOS_core_mm_interconnect_0_cmd_mux" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_mm_interconnect_0_cmd_demux_001 " "Found entity 1: NIOS_core_mm_interconnect_0_cmd_demux_001" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_mm_interconnect_0_cmd_demux " "Found entity 1: NIOS_core_mm_interconnect_0_cmd_demux" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "NIOS_core/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_core/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "NIOS_core/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259894 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "NIOS_core/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "NIOS_core/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "NIOS_core/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_core_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at NIOS_core_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_003.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553327259906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_core_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at NIOS_core_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_003.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553327259906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_mm_interconnect_0_router_003_default_decode " "Found entity 1: NIOS_core_mm_interconnect_0_router_003_default_decode" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_003.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259907 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_core_mm_interconnect_0_router_003 " "Found entity 2: NIOS_core_mm_interconnect_0_router_003" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_003.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_core_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at NIOS_core_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_002.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553327259911 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_core_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at NIOS_core_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_002.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553327259911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_mm_interconnect_0_router_002_default_decode " "Found entity 1: NIOS_core_mm_interconnect_0_router_002_default_decode" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_002.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259912 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_core_mm_interconnect_0_router_002 " "Found entity 2: NIOS_core_mm_interconnect_0_router_002" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_002.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_core_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at NIOS_core_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_001.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553327259915 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_core_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at NIOS_core_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_001.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553327259915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_mm_interconnect_0_router_001_default_decode " "Found entity 1: NIOS_core_mm_interconnect_0_router_001_default_decode" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_001.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259916 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_core_mm_interconnect_0_router_001 " "Found entity 2: NIOS_core_mm_interconnect_0_router_001" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_001.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_core_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at NIOS_core_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553327259919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_core_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at NIOS_core_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553327259919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_mm_interconnect_0_router_default_decode " "Found entity 1: NIOS_core_mm_interconnect_0_router_default_decode" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259920 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_core_mm_interconnect_0_router " "Found entity 2: NIOS_core_mm_interconnect_0_router" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "NIOS_core/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "NIOS_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "NIOS_core/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "NIOS_core/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "NIOS_core/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_timer " "Found entity 1: NIOS_core_timer" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_timer.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_sysid_qsys " "Found entity 1: NIOS_core_sysid_qsys" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_sysid_qsys.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_sw " "Found entity 1: NIOS_core_sw" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_sw.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_onchip_memory2 " "Found entity 1: NIOS_core_onchip_memory2" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_onchip_memory2.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_nios2_gen2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_nios2_gen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_nios2_gen2 " "Found entity 1: NIOS_core_nios2_gen2" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327259967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327259967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_nios2_gen2_cpu_ic_data_module " "Found entity 1: NIOS_core_nios2_gen2_cpu_ic_data_module" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260899 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_core_nios2_gen2_cpu_ic_tag_module " "Found entity 2: NIOS_core_nios2_gen2_cpu_ic_tag_module" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260899 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS_core_nios2_gen2_cpu_bht_module " "Found entity 3: NIOS_core_nios2_gen2_cpu_bht_module" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260899 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS_core_nios2_gen2_cpu_register_bank_a_module " "Found entity 4: NIOS_core_nios2_gen2_cpu_register_bank_a_module" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260899 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS_core_nios2_gen2_cpu_register_bank_b_module " "Found entity 5: NIOS_core_nios2_gen2_cpu_register_bank_b_module" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260899 ""} { "Info" "ISGN_ENTITY_NAME" "6 NIOS_core_nios2_gen2_cpu_dc_tag_module " "Found entity 6: NIOS_core_nios2_gen2_cpu_dc_tag_module" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260899 ""} { "Info" "ISGN_ENTITY_NAME" "7 NIOS_core_nios2_gen2_cpu_dc_data_module " "Found entity 7: NIOS_core_nios2_gen2_cpu_dc_data_module" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260899 ""} { "Info" "ISGN_ENTITY_NAME" "8 NIOS_core_nios2_gen2_cpu_dc_victim_module " "Found entity 8: NIOS_core_nios2_gen2_cpu_dc_victim_module" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260899 ""} { "Info" "ISGN_ENTITY_NAME" "9 NIOS_core_nios2_gen2_cpu_nios2_oci_debug " "Found entity 9: NIOS_core_nios2_gen2_cpu_nios2_oci_debug" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260899 ""} { "Info" "ISGN_ENTITY_NAME" "10 NIOS_core_nios2_gen2_cpu_nios2_oci_break " "Found entity 10: NIOS_core_nios2_gen2_cpu_nios2_oci_break" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260899 ""} { "Info" "ISGN_ENTITY_NAME" "11 NIOS_core_nios2_gen2_cpu_nios2_oci_xbrk " "Found entity 11: NIOS_core_nios2_gen2_cpu_nios2_oci_xbrk" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260899 ""} { "Info" "ISGN_ENTITY_NAME" "12 NIOS_core_nios2_gen2_cpu_nios2_oci_dbrk " "Found entity 12: NIOS_core_nios2_gen2_cpu_nios2_oci_dbrk" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260899 ""} { "Info" "ISGN_ENTITY_NAME" "13 NIOS_core_nios2_gen2_cpu_nios2_oci_itrace " "Found entity 13: NIOS_core_nios2_gen2_cpu_nios2_oci_itrace" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260899 ""} { "Info" "ISGN_ENTITY_NAME" "14 NIOS_core_nios2_gen2_cpu_nios2_oci_td_mode " "Found entity 14: NIOS_core_nios2_gen2_cpu_nios2_oci_td_mode" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260899 ""} { "Info" "ISGN_ENTITY_NAME" "15 NIOS_core_nios2_gen2_cpu_nios2_oci_dtrace " "Found entity 15: NIOS_core_nios2_gen2_cpu_nios2_oci_dtrace" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260899 ""} { "Info" "ISGN_ENTITY_NAME" "16 NIOS_core_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: NIOS_core_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260899 ""} { "Info" "ISGN_ENTITY_NAME" "17 NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260899 ""} { "Info" "ISGN_ENTITY_NAME" "18 NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260899 ""} { "Info" "ISGN_ENTITY_NAME" "19 NIOS_core_nios2_gen2_cpu_nios2_oci_fifo " "Found entity 19: NIOS_core_nios2_gen2_cpu_nios2_oci_fifo" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260899 ""} { "Info" "ISGN_ENTITY_NAME" "20 NIOS_core_nios2_gen2_cpu_nios2_oci_pib " "Found entity 20: NIOS_core_nios2_gen2_cpu_nios2_oci_pib" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260899 ""} { "Info" "ISGN_ENTITY_NAME" "21 NIOS_core_nios2_gen2_cpu_nios2_oci_im " "Found entity 21: NIOS_core_nios2_gen2_cpu_nios2_oci_im" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260899 ""} { "Info" "ISGN_ENTITY_NAME" "22 NIOS_core_nios2_gen2_cpu_nios2_performance_monitors " "Found entity 22: NIOS_core_nios2_gen2_cpu_nios2_performance_monitors" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260899 ""} { "Info" "ISGN_ENTITY_NAME" "23 NIOS_core_nios2_gen2_cpu_nios2_avalon_reg " "Found entity 23: NIOS_core_nios2_gen2_cpu_nios2_avalon_reg" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260899 ""} { "Info" "ISGN_ENTITY_NAME" "24 NIOS_core_nios2_gen2_cpu_ociram_sp_ram_module " "Found entity 24: NIOS_core_nios2_gen2_cpu_ociram_sp_ram_module" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260899 ""} { "Info" "ISGN_ENTITY_NAME" "25 NIOS_core_nios2_gen2_cpu_nios2_ocimem " "Found entity 25: NIOS_core_nios2_gen2_cpu_nios2_ocimem" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260899 ""} { "Info" "ISGN_ENTITY_NAME" "26 NIOS_core_nios2_gen2_cpu_nios2_oci " "Found entity 26: NIOS_core_nios2_gen2_cpu_nios2_oci" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260899 ""} { "Info" "ISGN_ENTITY_NAME" "27 NIOS_core_nios2_gen2_cpu " "Found entity 27: NIOS_core_nios2_gen2_cpu" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327260899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_nios2_gen2_cpu_debug_slave_sysclk " "Found entity 1: NIOS_core_nios2_gen2_cpu_debug_slave_sysclk" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_debug_slave_sysclk.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327260905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_nios2_gen2_cpu_debug_slave_tck " "Found entity 1: NIOS_core_nios2_gen2_cpu_debug_slave_tck" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_debug_slave_tck.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327260910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_nios2_gen2_cpu_debug_slave_wrapper " "Found entity 1: NIOS_core_nios2_gen2_cpu_debug_slave_wrapper" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327260914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_nios2_gen2_cpu_mult_cell " "Found entity 1: NIOS_core_nios2_gen2_cpu_mult_cell" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_mult_cell.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327260919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_nios2_gen2_cpu_test_bench " "Found entity 1: NIOS_core_nios2_gen2_cpu_test_bench" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_test_bench.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327260926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_ledr.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_ledr.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_ledr " "Found entity 1: NIOS_core_ledr" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_ledr.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_ledr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327260931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_ledg.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_ledg.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_ledg " "Found entity 1: NIOS_core_ledg" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_ledg.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_ledg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327260935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_key.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_key " "Found entity 1: NIOS_core_key" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_key.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327260940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_core/synthesis/submodules/nios_core_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_jtag_uart_sim_scfifo_w " "Found entity 1: NIOS_core_jtag_uart_sim_scfifo_w" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260947 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_core_jtag_uart_scfifo_w " "Found entity 2: NIOS_core_jtag_uart_scfifo_w" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260947 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS_core_jtag_uart_sim_scfifo_r " "Found entity 3: NIOS_core_jtag_uart_sim_scfifo_r" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260947 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS_core_jtag_uart_scfifo_r " "Found entity 4: NIOS_core_jtag_uart_scfifo_r" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260947 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS_core_jtag_uart " "Found entity 5: NIOS_core_jtag_uart" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327260947 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "NIOS_DE2-115.v(483) " "Verilog HDL warning at NIOS_DE2-115.v(483): extended using \"x\" or \"z\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 483 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1553327260951 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "NIOS_DE2-115.v(484) " "Verilog HDL warning at NIOS_DE2-115.v(484): extended using \"x\" or \"z\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 484 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1553327260951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_de2-115.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_de2-115.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_DE2_115 " "Found entity 1: NIOS_DE2_115" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327260953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327260953 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NIOS_DE2_115 " "Elaborating entity \"NIOS_DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553327261220 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] NIOS_DE2-115.v(251) " "Output port \"LEDG\[8\]\" at NIOS_DE2-115.v(251) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 251 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261223 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..16\] NIOS_DE2-115.v(252) " "Output port \"LEDR\[17..16\]\" at NIOS_DE2-115.v(252) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 252 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261223 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 NIOS_DE2-115.v(261) " "Output port \"HEX0\" at NIOS_DE2-115.v(261) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 261 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261223 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 NIOS_DE2-115.v(262) " "Output port \"HEX1\" at NIOS_DE2-115.v(262) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 262 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261223 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 NIOS_DE2-115.v(263) " "Output port \"HEX2\" at NIOS_DE2-115.v(263) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 263 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261224 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 NIOS_DE2-115.v(264) " "Output port \"HEX3\" at NIOS_DE2-115.v(264) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 264 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261224 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 NIOS_DE2-115.v(265) " "Output port \"HEX4\" at NIOS_DE2-115.v(265) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 265 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261224 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 NIOS_DE2-115.v(266) " "Output port \"HEX5\" at NIOS_DE2-115.v(266) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261224 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 NIOS_DE2-115.v(267) " "Output port \"HEX6\" at NIOS_DE2-115.v(267) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261224 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 NIOS_DE2-115.v(268) " "Output port \"HEX7\" at NIOS_DE2-115.v(268) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 268 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261224 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B NIOS_DE2-115.v(297) " "Output port \"VGA_B\" at NIOS_DE2-115.v(297) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 297 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261224 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G NIOS_DE2-115.v(300) " "Output port \"VGA_G\" at NIOS_DE2-115.v(300) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 300 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261224 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R NIOS_DE2-115.v(302) " "Output port \"VGA_R\" at NIOS_DE2-115.v(302) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 302 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261224 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR NIOS_DE2-115.v(368) " "Output port \"OTG_ADDR\" at NIOS_DE2-115.v(368) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 368 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261224 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR NIOS_DE2-115.v(379) " "Output port \"DRAM_ADDR\" at NIOS_DE2-115.v(379) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 379 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261224 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA NIOS_DE2-115.v(380) " "Output port \"DRAM_BA\" at NIOS_DE2-115.v(380) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 380 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261224 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM NIOS_DE2-115.v(386) " "Output port \"DRAM_DQM\" at NIOS_DE2-115.v(386) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 386 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261224 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR NIOS_DE2-115.v(391) " "Output port \"SRAM_ADDR\" at NIOS_DE2-115.v(391) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261224 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR NIOS_DE2-115.v(400) " "Output port \"FL_ADDR\" at NIOS_DE2-115.v(400) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261224 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT NIOS_DE2-115.v(248) " "Output port \"SMA_CLKOUT\" at NIOS_DE2-115.v(248) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 248 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261224 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN NIOS_DE2-115.v(273) " "Output port \"LCD_EN\" at NIOS_DE2-115.v(273) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 273 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261224 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS NIOS_DE2-115.v(275) " "Output port \"LCD_RS\" at NIOS_DE2-115.v(275) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 275 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261224 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW NIOS_DE2-115.v(276) " "Output port \"LCD_RW\" at NIOS_DE2-115.v(276) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 276 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261224 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS NIOS_DE2-115.v(279) " "Output port \"UART_CTS\" at NIOS_DE2-115.v(279) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 279 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261225 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD NIOS_DE2-115.v(282) " "Output port \"UART_TXD\" at NIOS_DE2-115.v(282) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 282 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261225 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK NIOS_DE2-115.v(291) " "Output port \"SD_CLK\" at NIOS_DE2-115.v(291) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 291 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261225 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK NIOS_DE2-115.v(299) " "Output port \"VGA_CLK\" at NIOS_DE2-115.v(299) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 299 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261225 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS NIOS_DE2-115.v(301) " "Output port \"VGA_HS\" at NIOS_DE2-115.v(301) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 301 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261225 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS NIOS_DE2-115.v(304) " "Output port \"VGA_VS\" at NIOS_DE2-115.v(304) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 304 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261225 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT NIOS_DE2-115.v(310) " "Output port \"AUD_DACDAT\" at NIOS_DE2-115.v(310) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 310 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261225 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK NIOS_DE2-115.v(312) " "Output port \"AUD_XCK\" at NIOS_DE2-115.v(312) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 312 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261225 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EEP_I2C_SCLK NIOS_DE2-115.v(315) " "Output port \"EEP_I2C_SCLK\" at NIOS_DE2-115.v(315) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 315 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261225 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK NIOS_DE2-115.v(319) " "Output port \"I2C_SCLK\" at NIOS_DE2-115.v(319) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 319 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261225 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N NIOS_DE2-115.v(369) " "Output port \"OTG_CS_N\" at NIOS_DE2-115.v(369) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 369 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261225 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N NIOS_DE2-115.v(370) " "Output port \"OTG_WR_N\" at NIOS_DE2-115.v(370) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 370 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261225 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N NIOS_DE2-115.v(371) " "Output port \"OTG_RD_N\" at NIOS_DE2-115.v(371) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 371 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261225 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N NIOS_DE2-115.v(373) " "Output port \"OTG_RST_N\" at NIOS_DE2-115.v(373) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 373 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261225 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N NIOS_DE2-115.v(381) " "Output port \"DRAM_CAS_N\" at NIOS_DE2-115.v(381) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 381 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261225 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE NIOS_DE2-115.v(382) " "Output port \"DRAM_CKE\" at NIOS_DE2-115.v(382) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 382 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261225 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK NIOS_DE2-115.v(383) " "Output port \"DRAM_CLK\" at NIOS_DE2-115.v(383) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 383 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261225 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N NIOS_DE2-115.v(384) " "Output port \"DRAM_CS_N\" at NIOS_DE2-115.v(384) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 384 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261225 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N NIOS_DE2-115.v(387) " "Output port \"DRAM_RAS_N\" at NIOS_DE2-115.v(387) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 387 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261226 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N NIOS_DE2-115.v(388) " "Output port \"DRAM_WE_N\" at NIOS_DE2-115.v(388) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 388 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261226 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N NIOS_DE2-115.v(392) " "Output port \"SRAM_CE_N\" at NIOS_DE2-115.v(392) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 392 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261226 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N NIOS_DE2-115.v(394) " "Output port \"SRAM_LB_N\" at NIOS_DE2-115.v(394) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 394 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261226 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N NIOS_DE2-115.v(395) " "Output port \"SRAM_OE_N\" at NIOS_DE2-115.v(395) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 395 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261226 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N NIOS_DE2-115.v(396) " "Output port \"SRAM_UB_N\" at NIOS_DE2-115.v(396) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 396 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261226 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N NIOS_DE2-115.v(397) " "Output port \"SRAM_WE_N\" at NIOS_DE2-115.v(397) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 397 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261226 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N NIOS_DE2-115.v(401) " "Output port \"FL_CE_N\" at NIOS_DE2-115.v(401) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 401 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261226 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N NIOS_DE2-115.v(403) " "Output port \"FL_OE_N\" at NIOS_DE2-115.v(403) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 403 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261226 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N NIOS_DE2-115.v(406) " "Output port \"FL_WE_N\" at NIOS_DE2-115.v(406) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 406 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553327261226 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "PS2_CLK PS2_DAT NIOS_DE2-115.v(286) " "Bidirectional port \"PS2_DAT\" at NIOS_DE2-115.v(286) has a one-way connection to bidirectional port \"PS2_CLK\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 286 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327261227 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "PS2_CLK2 PS2_DAT2 NIOS_DE2-115.v(288) " "Bidirectional port \"PS2_DAT2\" at NIOS_DE2-115.v(288) has a one-way connection to bidirectional port \"PS2_CLK2\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 288 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327261227 "|NIOS_DE2_115"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core NIOS_core:u0 " "Elaborating entity \"NIOS_core\" for hierarchy \"NIOS_core:u0\"" {  } { { "NIOS_DE2-115.v" "u0" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327261245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_jtag_uart NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart " "Elaborating entity \"NIOS_core_jtag_uart\" for hierarchy \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\"" {  } { { "NIOS_core/synthesis/NIOS_core.v" "jtag_uart" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/NIOS_core.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327261281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_jtag_uart_scfifo_w NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w " "Elaborating entity \"NIOS_core_jtag_uart_scfifo_w\" for hierarchy \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" "the_NIOS_core_jtag_uart_scfifo_w" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327261301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" "wfifo" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327261571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327261582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327261582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327261582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327261582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327261582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327261582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327261582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327261582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327261582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327261582 ""}  } { { "NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553327261582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327261657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327261657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327261660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327261703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327261703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/FPGA/NIOS_DE2-115/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327261706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327261747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327261747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/FPGA/NIOS_DE2-115/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327261750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327261841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327261841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/FPGA/NIOS_DE2-115/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327261846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327261933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327261933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/FPGA/NIOS_DE2-115/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327261937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327262022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327262022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/FPGA/NIOS_DE2-115/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327262025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_jtag_uart_scfifo_r NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_r:the_NIOS_core_jtag_uart_scfifo_r " "Elaborating entity \"NIOS_core_jtag_uart_scfifo_r\" for hierarchy \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_r:the_NIOS_core_jtag_uart_scfifo_r\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" "the_NIOS_core_jtag_uart_scfifo_r" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327262049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOS_core_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOS_core_jtag_uart_alt_jtag_atlantic\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" "NIOS_core_jtag_uart_alt_jtag_atlantic" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327262456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOS_core_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOS_core_jtag_uart_alt_jtag_atlantic\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327262487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOS_core_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOS_core_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327262487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327262487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327262487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327262487 ""}  } { { "NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553327262487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOS_core_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOS_core_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327263199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOS_core_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOS_core_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327263409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_key NIOS_core:u0\|NIOS_core_key:key " "Elaborating entity \"NIOS_core_key\" for hierarchy \"NIOS_core:u0\|NIOS_core_key:key\"" {  } { { "NIOS_core/synthesis/NIOS_core.v" "key" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/NIOS_core.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327263469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_ledg NIOS_core:u0\|NIOS_core_ledg:ledg " "Elaborating entity \"NIOS_core_ledg\" for hierarchy \"NIOS_core:u0\|NIOS_core_ledg:ledg\"" {  } { { "NIOS_core/synthesis/NIOS_core.v" "ledg" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/NIOS_core.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327263520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_ledr NIOS_core:u0\|NIOS_core_ledr:ledr " "Elaborating entity \"NIOS_core_ledr\" for hierarchy \"NIOS_core:u0\|NIOS_core_ledr:ledr\"" {  } { { "NIOS_core/synthesis/NIOS_core.v" "ledr" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/NIOS_core.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327263542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2 NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2 " "Elaborating entity \"NIOS_core_nios2_gen2\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\"" {  } { { "NIOS_core/synthesis/NIOS_core.v" "nios2_gen2" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/NIOS_core.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327263579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu " "Elaborating entity \"NIOS_core_nios2_gen2_cpu\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2.v" "cpu" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327263635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_test_bench NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_test_bench:the_NIOS_core_nios2_gen2_cpu_test_bench " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_test_bench\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_test_bench:the_NIOS_core_nios2_gen2_cpu_test_bench\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_test_bench" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 5979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327264267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_ic_data_module NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_ic_data_module:NIOS_core_nios2_gen2_cpu_ic_data " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_ic_data_module\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_ic_data_module:NIOS_core_nios2_gen2_cpu_ic_data\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "NIOS_core_nios2_gen2_cpu_ic_data" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 6981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327264334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_ic_data_module:NIOS_core_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_ic_data_module:NIOS_core_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_altsyncram" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327264437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327264534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327264534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_ic_data_module:NIOS_core_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_ic_data_module:NIOS_core_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327264536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_ic_tag_module NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_ic_tag_module:NIOS_core_nios2_gen2_cpu_ic_tag " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_ic_tag_module\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_ic_tag_module:NIOS_core_nios2_gen2_cpu_ic_tag\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "NIOS_core_nios2_gen2_cpu_ic_tag" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 7047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327264609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_ic_tag_module:NIOS_core_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_ic_tag_module:NIOS_core_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_altsyncram" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327264633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ad1 " "Found entity 1: altsyncram_9ad1" {  } { { "db/altsyncram_9ad1.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/altsyncram_9ad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327264728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327264728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ad1 NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_ic_tag_module:NIOS_core_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_9ad1:auto_generated " "Elaborating entity \"altsyncram_9ad1\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_ic_tag_module:NIOS_core_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_9ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327264729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_bht_module NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_bht_module:NIOS_core_nios2_gen2_cpu_bht " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_bht_module\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_bht_module:NIOS_core_nios2_gen2_cpu_bht\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "NIOS_core_nios2_gen2_cpu_bht" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 7245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327264794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_bht_module:NIOS_core_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_bht_module:NIOS_core_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_altsyncram" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327264815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327264908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327264908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_bht_module:NIOS_core_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_bht_module:NIOS_core_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327264910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_register_bank_a_module NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_register_bank_a_module:NIOS_core_nios2_gen2_cpu_register_bank_a " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_register_bank_a_module\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_register_bank_a_module:NIOS_core_nios2_gen2_cpu_register_bank_a\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "NIOS_core_nios2_gen2_cpu_register_bank_a" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 8202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327264970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_register_bank_a_module:NIOS_core_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_register_bank_a_module:NIOS_core_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_altsyncram" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327264992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327265090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327265090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_register_bank_a_module:NIOS_core_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_register_bank_a_module:NIOS_core_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327265092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_register_bank_b_module NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_register_bank_b_module:NIOS_core_nios2_gen2_cpu_register_bank_b " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_register_bank_b_module\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_register_bank_b_module:NIOS_core_nios2_gen2_cpu_register_bank_b\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "NIOS_core_nios2_gen2_cpu_register_bank_b" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 8220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327265161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_mult_cell NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_mult_cell\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_mult_cell" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 8805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327265199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_mult_cell.v" "the_altmult_add_p1" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327265259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "D:/FPGA/NIOS_DE2-115/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327265367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327265367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327265372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "D:/FPGA/NIOS_DE2-115/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327265495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327265577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327265600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327265624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327265673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327265787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327265814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327265863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327265906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327265936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327265958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327266006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327266290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327266387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327266414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327266457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327266515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327266561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327266642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_dc_tag_module NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_tag_module:NIOS_core_nios2_gen2_cpu_dc_tag " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_dc_tag_module\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_tag_module:NIOS_core_nios2_gen2_cpu_dc_tag\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "NIOS_core_nios2_gen2_cpu_dc_tag" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 9227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327268268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_tag_module:NIOS_core_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_tag_module:NIOS_core_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_altsyncram" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327268290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3gc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3gc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3gc1 " "Found entity 1: altsyncram_3gc1" {  } { { "db/altsyncram_3gc1.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/altsyncram_3gc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327268390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327268390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3gc1 NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_tag_module:NIOS_core_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3gc1:auto_generated " "Elaborating entity \"altsyncram_3gc1\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_tag_module:NIOS_core_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3gc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327268392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_dc_data_module NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_data_module:NIOS_core_nios2_gen2_cpu_dc_data " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_dc_data_module\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_data_module:NIOS_core_nios2_gen2_cpu_dc_data\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "NIOS_core_nios2_gen2_cpu_dc_data" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 9293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327268454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_data_module:NIOS_core_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_data_module:NIOS_core_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_altsyncram" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327268479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327268581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327268581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_data_module:NIOS_core_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_data_module:NIOS_core_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327268584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_dc_victim_module NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_victim_module:NIOS_core_nios2_gen2_cpu_dc_victim " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_dc_victim_module\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_victim_module:NIOS_core_nios2_gen2_cpu_dc_victim\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "NIOS_core_nios2_gen2_cpu_dc_victim" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 9405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327268664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_victim_module:NIOS_core_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_victim_module:NIOS_core_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_altsyncram" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327268690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327268804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327268804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_victim_module:NIOS_core_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_victim_module:NIOS_core_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327268806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_nios2_oci NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_nios2_oci\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_nios2_oci" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 10184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327268888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_nios2_oci_debug NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_debug:the_NIOS_core_nios2_gen2_cpu_nios2_oci_debug " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_nios2_oci_debug\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_debug:the_NIOS_core_nios2_gen2_cpu_nios2_oci_debug\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_nios2_oci_debug" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327269082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_debug:the_NIOS_core_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_debug:the_NIOS_core_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_altera_std_synchronizer" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327269187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_nios2_oci_break NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_break:the_NIOS_core_nios2_gen2_cpu_nios2_oci_break " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_nios2_oci_break\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_break:the_NIOS_core_nios2_gen2_cpu_nios2_oci_break\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_nios2_oci_break" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327269259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_nios2_oci_xbrk NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_xbrk:the_NIOS_core_nios2_gen2_cpu_nios2_oci_xbrk " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_nios2_oci_xbrk\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_xbrk:the_NIOS_core_nios2_gen2_cpu_nios2_oci_xbrk\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_nios2_oci_xbrk" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327269374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_nios2_oci_dbrk NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_dbrk:the_NIOS_core_nios2_gen2_cpu_nios2_oci_dbrk " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_nios2_oci_dbrk\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_dbrk:the_NIOS_core_nios2_gen2_cpu_nios2_oci_dbrk\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_nios2_oci_dbrk" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327269438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_nios2_oci_itrace NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_itrace:the_NIOS_core_nios2_gen2_cpu_nios2_oci_itrace " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_nios2_oci_itrace\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_itrace:the_NIOS_core_nios2_gen2_cpu_nios2_oci_itrace\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_nios2_oci_itrace" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327269507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_nios2_oci_dtrace NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_dtrace:the_NIOS_core_nios2_gen2_cpu_nios2_oci_dtrace " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_nios2_oci_dtrace\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_dtrace:the_NIOS_core_nios2_gen2_cpu_nios2_oci_dtrace\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_nios2_oci_dtrace" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327269573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_nios2_oci_td_mode NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_dtrace:the_NIOS_core_nios2_gen2_cpu_nios2_oci_dtrace\|NIOS_core_nios2_gen2_cpu_nios2_oci_td_mode:NIOS_core_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_nios2_oci_td_mode\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_dtrace:the_NIOS_core_nios2_gen2_cpu_nios2_oci_dtrace\|NIOS_core_nios2_gen2_cpu_nios2_oci_td_mode:NIOS_core_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "NIOS_core_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327269711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_nios2_oci_fifo NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_fifo:the_NIOS_core_nios2_gen2_cpu_nios2_oci_fifo " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_nios2_oci_fifo\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_fifo:the_NIOS_core_nios2_gen2_cpu_nios2_oci_fifo\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_nios2_oci_fifo" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327269766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_fifo:the_NIOS_core_nios2_gen2_cpu_nios2_oci_fifo\|NIOS_core_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS_core_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_fifo:the_NIOS_core_nios2_gen2_cpu_nios2_oci_fifo\|NIOS_core_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS_core_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327269860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_fifo:the_NIOS_core_nios2_gen2_cpu_nios2_oci_fifo\|NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_fifo:the_NIOS_core_nios2_gen2_cpu_nios2_oci_fifo\|NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327269910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_fifo:the_NIOS_core_nios2_gen2_cpu_nios2_oci_fifo\|NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_fifo:the_NIOS_core_nios2_gen2_cpu_nios2_oci_fifo\|NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327269965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_nios2_oci_pib NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_pib:the_NIOS_core_nios2_gen2_cpu_nios2_oci_pib " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_nios2_oci_pib\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_pib:the_NIOS_core_nios2_gen2_cpu_nios2_oci_pib\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_nios2_oci_pib" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327270018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_nios2_oci_im NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_im:the_NIOS_core_nios2_gen2_cpu_nios2_oci_im " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_nios2_oci_im\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_im:the_NIOS_core_nios2_gen2_cpu_nios2_oci_im\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_nios2_oci_im" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327270069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_nios2_avalon_reg NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_avalon_reg:the_NIOS_core_nios2_gen2_cpu_nios2_avalon_reg " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_nios2_avalon_reg\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_avalon_reg:the_NIOS_core_nios2_gen2_cpu_nios2_avalon_reg\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_nios2_avalon_reg" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327270125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_nios2_ocimem NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_ocimem:the_NIOS_core_nios2_gen2_cpu_nios2_ocimem " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_nios2_ocimem\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_ocimem:the_NIOS_core_nios2_gen2_cpu_nios2_ocimem\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_nios2_ocimem" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327270182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_ociram_sp_ram_module NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_ocimem:the_NIOS_core_nios2_gen2_cpu_nios2_ocimem\|NIOS_core_nios2_gen2_cpu_ociram_sp_ram_module:NIOS_core_nios2_gen2_cpu_ociram_sp_ram " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_ociram_sp_ram_module\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_ocimem:the_NIOS_core_nios2_gen2_cpu_nios2_ocimem\|NIOS_core_nios2_gen2_cpu_ociram_sp_ram_module:NIOS_core_nios2_gen2_cpu_ociram_sp_ram\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "NIOS_core_nios2_gen2_cpu_ociram_sp_ram" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327270328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_ocimem:the_NIOS_core_nios2_gen2_cpu_nios2_ocimem\|NIOS_core_nios2_gen2_cpu_ociram_sp_ram_module:NIOS_core_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_ocimem:the_NIOS_core_nios2_gen2_cpu_nios2_ocimem\|NIOS_core_nios2_gen2_cpu_ociram_sp_ram_module:NIOS_core_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_altsyncram" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327270435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327270601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327270601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_ocimem:the_NIOS_core_nios2_gen2_cpu_nios2_ocimem\|NIOS_core_nios2_gen2_cpu_ociram_sp_ram_module:NIOS_core_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_ocimem:the_NIOS_core_nios2_gen2_cpu_nios2_ocimem\|NIOS_core_nios2_gen2_cpu_ociram_sp_ram_module:NIOS_core_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327270605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_debug_slave_wrapper NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_debug_slave_wrapper:the_NIOS_core_nios2_gen2_cpu_debug_slave_wrapper " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_debug_slave_wrapper\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_debug_slave_wrapper:the_NIOS_core_nios2_gen2_cpu_debug_slave_wrapper\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_debug_slave_wrapper" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327270673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_debug_slave_tck NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_debug_slave_wrapper:the_NIOS_core_nios2_gen2_cpu_debug_slave_wrapper\|NIOS_core_nios2_gen2_cpu_debug_slave_tck:the_NIOS_core_nios2_gen2_cpu_debug_slave_tck " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_debug_slave_tck\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_debug_slave_wrapper:the_NIOS_core_nios2_gen2_cpu_debug_slave_wrapper\|NIOS_core_nios2_gen2_cpu_debug_slave_tck:the_NIOS_core_nios2_gen2_cpu_debug_slave_tck\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_debug_slave_wrapper.v" "the_NIOS_core_nios2_gen2_cpu_debug_slave_tck" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327270703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_debug_slave_sysclk NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_debug_slave_wrapper:the_NIOS_core_nios2_gen2_cpu_debug_slave_wrapper\|NIOS_core_nios2_gen2_cpu_debug_slave_sysclk:the_NIOS_core_nios2_gen2_cpu_debug_slave_sysclk " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_debug_slave_sysclk\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_debug_slave_wrapper:the_NIOS_core_nios2_gen2_cpu_debug_slave_wrapper\|NIOS_core_nios2_gen2_cpu_debug_slave_sysclk:the_NIOS_core_nios2_gen2_cpu_debug_slave_sysclk\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_debug_slave_wrapper.v" "the_NIOS_core_nios2_gen2_cpu_debug_slave_sysclk" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327270890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_debug_slave_wrapper:the_NIOS_core_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_core_nios2_gen2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_debug_slave_wrapper:the_NIOS_core_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_core_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_debug_slave_wrapper.v" "NIOS_core_nios2_gen2_cpu_debug_slave_phy" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327271129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_debug_slave_wrapper:the_NIOS_core_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_core_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_debug_slave_wrapper:the_NIOS_core_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_core_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327271170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_debug_slave_wrapper:the_NIOS_core_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_core_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_debug_slave_wrapper:the_NIOS_core_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_core_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327271220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_debug_slave_wrapper:the_NIOS_core_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_core_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_debug_slave_wrapper:the_NIOS_core_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_core_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327271269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_onchip_memory2 NIOS_core:u0\|NIOS_core_onchip_memory2:onchip_memory2 " "Elaborating entity \"NIOS_core_onchip_memory2\" for hierarchy \"NIOS_core:u0\|NIOS_core_onchip_memory2:onchip_memory2\"" {  } { { "NIOS_core/synthesis/NIOS_core.v" "onchip_memory2" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/NIOS_core.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327271336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_core:u0\|NIOS_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_core:u0\|NIOS_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_onchip_memory2.v" "the_altsyncram" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_onchip_memory2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327271389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_core:u0\|NIOS_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS_core:u0\|NIOS_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_onchip_memory2.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_onchip_memory2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327271442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_core:u0\|NIOS_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS_core:u0\|NIOS_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327271442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NIOS_core_onchip_memory2.hex " "Parameter \"init_file\" = \"NIOS_core_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327271442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327271442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327271442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327271442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327271442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327271442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327271442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327271442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327271442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327271442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327271442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327271442 ""}  } { { "NIOS_core/synthesis/submodules/NIOS_core_onchip_memory2.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_onchip_memory2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553327271442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qah1 " "Found entity 1: altsyncram_qah1" {  } { { "db/altsyncram_qah1.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/altsyncram_qah1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327271819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327271819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qah1 NIOS_core:u0\|NIOS_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_qah1:auto_generated " "Elaborating entity \"altsyncram_qah1\" for hierarchy \"NIOS_core:u0\|NIOS_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_qah1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327271824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327273189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327273189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa NIOS_core:u0\|NIOS_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_qah1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"NIOS_core:u0\|NIOS_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_qah1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_qah1.tdf" "decode3" { Text "D:/FPGA/NIOS_DE2-115/db/altsyncram_qah1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327273193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327273416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327273416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob NIOS_core:u0\|NIOS_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_qah1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"NIOS_core:u0\|NIOS_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_qah1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_qah1.tdf" "mux2" { Text "D:/FPGA/NIOS_DE2-115/db/altsyncram_qah1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327273419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_sw NIOS_core:u0\|NIOS_core_sw:sw " "Elaborating entity \"NIOS_core_sw\" for hierarchy \"NIOS_core:u0\|NIOS_core_sw:sw\"" {  } { { "NIOS_core/synthesis/NIOS_core.v" "sw" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/NIOS_core.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327273616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_sysid_qsys NIOS_core:u0\|NIOS_core_sysid_qsys:sysid_qsys " "Elaborating entity \"NIOS_core_sysid_qsys\" for hierarchy \"NIOS_core:u0\|NIOS_core_sysid_qsys:sysid_qsys\"" {  } { { "NIOS_core/synthesis/NIOS_core.v" "sysid_qsys" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/NIOS_core.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327273632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_timer NIOS_core:u0\|NIOS_core_timer:timer " "Elaborating entity \"NIOS_core_timer\" for hierarchy \"NIOS_core:u0\|NIOS_core_timer:timer\"" {  } { { "NIOS_core/synthesis/NIOS_core.v" "timer" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/NIOS_core.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327273646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0 NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NIOS_core_mm_interconnect_0\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\"" {  } { { "NIOS_core/synthesis/NIOS_core.v" "mm_interconnect_0" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/NIOS_core.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327273679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "nios2_gen2_data_master_translator" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327274079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "nios2_gen2_instruction_master_translator" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327274103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327274129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327274156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "nios2_gen2_debug_mem_slave_translator" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 1011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327274189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327274217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "timer_s1_translator" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327274292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledg_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledg_s1_translator\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "ledg_s1_translator" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 1203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327274391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "nios2_gen2_data_master_agent" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 1476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327274443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "nios2_gen2_instruction_master_agent" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 1557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327274466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 1641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327274484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NIOS_core/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327274526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 1682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327274549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_router NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_router:router " "Elaborating entity \"NIOS_core_mm_interconnect_0_router\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_router:router\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "router" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 2698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327274723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_router_default_decode NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_router:router\|NIOS_core_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NIOS_core_mm_interconnect_0_router_default_decode\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_router:router\|NIOS_core_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327274763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_router_001 NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"NIOS_core_mm_interconnect_0_router_001\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_router_001:router_001\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "router_001" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 2714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327274777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_router_001_default_decode NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_router_001:router_001\|NIOS_core_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"NIOS_core_mm_interconnect_0_router_001_default_decode\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_router_001:router_001\|NIOS_core_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327274806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_router_002 NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"NIOS_core_mm_interconnect_0_router_002\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_router_002:router_002\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "router_002" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 2730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327274821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_router_002_default_decode NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_router_002:router_002\|NIOS_core_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"NIOS_core_mm_interconnect_0_router_002_default_decode\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_router_002:router_002\|NIOS_core_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327274848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_router_003 NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"NIOS_core_mm_interconnect_0_router_003\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_router_003:router_003\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "router_003" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 2746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327274862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_router_003_default_decode NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_router_003:router_003\|NIOS_core_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"NIOS_core_mm_interconnect_0_router_003_default_decode\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_router_003:router_003\|NIOS_core_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327274881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "nios2_gen2_data_master_limiter" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327274943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_cmd_demux NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NIOS_core_mm_interconnect_0_cmd_demux\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "cmd_demux" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 3023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327274979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_cmd_demux_001 NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"NIOS_core_mm_interconnect_0_cmd_demux_001\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 3052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327275008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_cmd_mux NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NIOS_core_mm_interconnect_0_cmd_mux\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "cmd_mux" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 3075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327275039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327275069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS_core/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327275083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_cmd_mux_001 NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"NIOS_core_mm_interconnect_0_cmd_mux_001\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 3092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327275098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_rsp_demux NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"NIOS_core_mm_interconnect_0_rsp_demux\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "rsp_demux" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327275156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_rsp_demux_001 NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"NIOS_core_mm_interconnect_0_rsp_demux_001\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 3263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327275178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_rsp_mux NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NIOS_core_mm_interconnect_0_rsp_mux\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "rsp_mux" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 3459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327275213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327275277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS_core/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327275294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_rsp_mux_001 NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"NIOS_core_mm_interconnect_0_rsp_mux_001\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 3488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327275309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327275347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS_core/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327275360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_avalon_st_adapter NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NIOS_core_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 3517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327275378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOS_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOS_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOS_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327275396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_irq_mapper NIOS_core:u0\|NIOS_core_irq_mapper:irq_mapper " "Elaborating entity \"NIOS_core_irq_mapper\" for hierarchy \"NIOS_core:u0\|NIOS_core_irq_mapper:irq_mapper\"" {  } { { "NIOS_core/synthesis/NIOS_core.v" "irq_mapper" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/NIOS_core.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327275466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOS_core:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOS_core:u0\|altera_reset_controller:rst_controller\"" {  } { { "NIOS_core/synthesis/NIOS_core.v" "rst_controller" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/NIOS_core.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327275547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOS_core:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOS_core:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NIOS_core/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327275609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOS_core:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOS_core:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "NIOS_core/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327275626 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_NIOS_core_nios2_gen2_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_NIOS_core_nios2_gen2_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_nios2_oci_itrace" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1553327277533 "|NIOS_DE2_115|NIOS_core:u0|NIOS_core_nios2_gen2:nios2_gen2|NIOS_core_nios2_gen2_cpu:cpu|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci|NIOS_core_nios2_gen2_cpu_nios2_oci_itrace:the_NIOS_core_nios2_gen2_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1553327278717 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.03.23.15:48:06 Progress: Loading sld2b44d33f/alt_sld_fab_wrapper_hw.tcl " "2019.03.23.15:48:06 Progress: Loading sld2b44d33f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327286753 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327293305 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327293609 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327302402 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327302606 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327302811 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327303039 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327303046 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327303047 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1553327303762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2b44d33f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2b44d33f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2b44d33f/alt_sld_fab.v" "" { Text "D:/FPGA/NIOS_DE2-115/db/ip/sld2b44d33f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327304037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327304037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/FPGA/NIOS_DE2-115/db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327304166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327304166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/FPGA/NIOS_DE2-115/db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327304172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327304172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/FPGA/NIOS_DE2-115/db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327304251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327304251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/FPGA/NIOS_DE2-115/db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327304365 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/FPGA/NIOS_DE2-115/db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327304365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327304365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/FPGA/NIOS_DE2-115/db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327304458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327304458 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1553327310652 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1553327310652 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1553327310652 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1553327310652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327310760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327310760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327310760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327310760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327310760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327310760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327310760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327310760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327310760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327310760 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553327310760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327310840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327310840 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327310880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327310880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327310880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327310880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327310880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327310880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327310880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327310880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327310880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327310880 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553327310880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553327310962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327310962 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1553327312010 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1553327312010 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1553327312062 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1553327312062 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1553327312062 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1553327312062 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1553327312062 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1553327312081 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 286 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 288 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 292 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 293 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 293 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 293 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "bidirectional pin \"SD_DAT\[3\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 293 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 309 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 311 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "bidirectional pin \"EEP_I2C_SDAT\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 316 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 320 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET0_MDIO " "bidirectional pin \"ENET0_MDIO\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 326 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET1_MDIO " "bidirectional pin \"ENET1_MDIO\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 344 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "bidirectional pin \"OTG_DATA\[0\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "bidirectional pin \"OTG_DATA\[1\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "bidirectional pin \"OTG_DATA\[2\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "bidirectional pin \"OTG_DATA\[3\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "bidirectional pin \"OTG_DATA\[4\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "bidirectional pin \"OTG_DATA\[5\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "bidirectional pin \"OTG_DATA\[6\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "bidirectional pin \"OTG_DATA\[7\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "bidirectional pin \"OTG_DATA\[8\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "bidirectional pin \"OTG_DATA\[9\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "bidirectional pin \"OTG_DATA\[10\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "bidirectional pin \"OTG_DATA\[11\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "bidirectional pin \"OTG_DATA\[12\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "bidirectional pin \"OTG_DATA\[13\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "bidirectional pin \"OTG_DATA\[14\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "bidirectional pin \"OTG_DATA\[15\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "bidirectional pin \"DRAM_DQ\[16\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "bidirectional pin \"DRAM_DQ\[17\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "bidirectional pin \"DRAM_DQ\[18\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "bidirectional pin \"DRAM_DQ\[19\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "bidirectional pin \"DRAM_DQ\[20\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "bidirectional pin \"DRAM_DQ\[21\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "bidirectional pin \"DRAM_DQ\[22\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "bidirectional pin \"DRAM_DQ\[23\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "bidirectional pin \"DRAM_DQ\[24\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "bidirectional pin \"DRAM_DQ\[25\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "bidirectional pin \"DRAM_DQ\[26\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "bidirectional pin \"DRAM_DQ\[27\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "bidirectional pin \"DRAM_DQ\[28\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "bidirectional pin \"DRAM_DQ\[29\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "bidirectional pin \"DRAM_DQ\[30\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "bidirectional pin \"DRAM_DQ\[31\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "bidirectional pin \"SRAM_DQ\[0\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "bidirectional pin \"SRAM_DQ\[1\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "bidirectional pin \"SRAM_DQ\[2\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "bidirectional pin \"SRAM_DQ\[3\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "bidirectional pin \"SRAM_DQ\[4\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "bidirectional pin \"SRAM_DQ\[5\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "bidirectional pin \"SRAM_DQ\[6\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "bidirectional pin \"SRAM_DQ\[7\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "bidirectional pin \"SRAM_DQ\[8\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "bidirectional pin \"SRAM_DQ\[9\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "bidirectional pin \"SRAM_DQ\[10\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "bidirectional pin \"SRAM_DQ\[11\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "bidirectional pin \"SRAM_DQ\[12\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "bidirectional pin \"SRAM_DQ\[13\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "bidirectional pin \"SRAM_DQ\[14\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "bidirectional pin \"SRAM_DQ\[15\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "bidirectional pin \"FL_DQ\[0\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "bidirectional pin \"FL_DQ\[1\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "bidirectional pin \"FL_DQ\[2\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "bidirectional pin \"FL_DQ\[3\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "bidirectional pin \"FL_DQ\[4\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "bidirectional pin \"FL_DQ\[5\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "bidirectional pin \"FL_DQ\[6\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "bidirectional pin \"FL_DQ\[7\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "bidirectional pin \"EX_IO\[0\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "bidirectional pin \"EX_IO\[1\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "bidirectional pin \"EX_IO\[2\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "bidirectional pin \"EX_IO\[3\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "bidirectional pin \"EX_IO\[4\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "bidirectional pin \"EX_IO\[5\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "bidirectional pin \"EX_IO\[6\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553327312257 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1553327312257 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "NIOS_core/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 7651 -1 0 } } { "NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" 398 -1 0 } } { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 2618 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 4045 -1 0 } } { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 5903 -1 0 } } { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 7660 -1 0 } } { "NIOS_core/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "NIOS_core/synthesis/submodules/NIOS_core_timer.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_timer.v" 167 -1 0 } } { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 5822 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1553327312299 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1553327312300 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "PS2_CLK~synth " "Node \"PS2_CLK~synth\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 285 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553327314780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PS2_CLK2~synth " "Node \"PS2_CLK2~synth\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 287 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553327314780 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553327314780 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 264 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 264 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 264 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 264 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 264 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 264 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 264 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 297 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 297 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 297 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 297 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 297 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 297 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 297 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 297 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 298 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 301 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 303 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 310 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 312 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 315 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|EEP_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 319 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 369 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 371 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 373 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 380 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 380 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 382 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 387 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 388 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 392 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 394 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 397 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|FL_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 403 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N VCC " "Pin \"FL_RST_N\" is stuck at VCC" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N VCC " "Pin \"FL_WP_N\" is stuck at VCC" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 407 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553327314782 "|NIOS_DE2_115|FL_WP_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1553327314782 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327315222 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "54 " "54 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1553327318816 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327319147 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/NIOS_DE2-115/output_files/NIOS_DE2-115.map.smsg " "Generated suppressed messages file D:/FPGA/NIOS_DE2-115/output_files/NIOS_DE2-115.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327320193 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1553327324405 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553327324405 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 242 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553327325080 "|NIOS_DE2_115|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 243 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553327325080 "|NIOS_DE2_115|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 244 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553327325080 "|NIOS_DE2_115|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553327325080 "|NIOS_DE2_115|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 258 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553327325080 "|NIOS_DE2_115|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 258 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553327325080 "|NIOS_DE2_115|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 280 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553327325080 "|NIOS_DE2_115|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 281 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553327325080 "|NIOS_DE2_115|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553327325080 "|NIOS_DE2_115|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 307 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553327325080 "|NIOS_DE2_115|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 328 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553327325080 "|NIOS_DE2_115|ENET0_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 332 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553327325080 "|NIOS_DE2_115|ENET0_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "No output dependent on input pin \"ENET0_LINK100\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 338 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553327325080 "|NIOS_DE2_115|ENET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 346 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553327325080 "|NIOS_DE2_115|ENET1_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 350 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553327325080 "|NIOS_DE2_115|ENET1_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "No output dependent on input pin \"ENET1_LINK100\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 356 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553327325080 "|NIOS_DE2_115|ENET1_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 372 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553327325080 "|NIOS_DE2_115|OTG_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 376 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553327325080 "|NIOS_DE2_115|IRDA_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1553327325080 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5074 " "Implemented 5074 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "92 " "Implemented 92 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553327325081 ""} { "Info" "ICUT_CUT_TM_OPINS" "249 " "Implemented 249 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553327325081 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "143 " "Implemented 143 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1553327325081 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4286 " "Implemented 4286 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1553327325081 ""} { "Info" "ICUT_CUT_TM_RAMS" "297 " "Implemented 297 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1553327325081 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1553327325081 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553327325081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 372 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 372 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4982 " "Peak virtual memory: 4982 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553327325180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 23 15:48:45 2019 " "Processing ended: Sat Mar 23 15:48:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553327325180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:22 " "Elapsed time: 00:01:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553327325180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:50 " "Total CPU time (on all processors): 00:01:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553327325180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553327325180 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1553327327216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553327327227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 15:48:46 2019 " "Processing started: Sat Mar 23 15:48:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553327327227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1553327327227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NIOS_DE2-115 -c NIOS_DE2-115 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off NIOS_DE2-115 -c NIOS_DE2-115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1553327327227 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1553327327609 ""}
{ "Info" "0" "" "Project  = NIOS_DE2-115" {  } {  } 0 0 "Project  = NIOS_DE2-115" 0 0 "Fitter" 0 0 1553327327610 ""}
{ "Info" "0" "" "Revision = NIOS_DE2-115" {  } {  } 0 0 "Revision = NIOS_DE2-115" 0 0 "Fitter" 0 0 1553327327610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1553327327926 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1553327327927 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "NIOS_DE2-115 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"NIOS_DE2-115\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1553327327999 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553327328081 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553327328081 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1553327328569 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1553327328577 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553327329070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553327329070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553327329070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553327329070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553327329070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553327329070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553327329070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553327329070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553327329070 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1553327329070 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 15012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553327329098 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 15014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553327329098 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 15016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553327329098 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 15018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553327329098 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 15020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553327329098 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1553327329098 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1553327329116 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1553327330299 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "38 " "Following 38 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKOUT_P1 HSMC_CLKOUT_P1(n) " "Pin \"HSMC_CLKOUT_P1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKOUT_P1(n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P1 } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 416 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 1006 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15042 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P1(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKOUT_P2 HSMC_CLKOUT_P2(n) " "Pin \"HSMC_CLKOUT_P2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKOUT_P2(n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P2 } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 1007 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15044 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P2(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[0\] HSMC_TX_D_P\[0\](n) " "Pin \"HSMC_TX_D_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[0\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 887 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15046 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[1\] HSMC_TX_D_P\[1\](n) " "Pin \"HSMC_TX_D_P\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[1\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 888 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15048 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[2\] HSMC_TX_D_P\[2\](n) " "Pin \"HSMC_TX_D_P\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[2\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 889 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15050 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[3\] HSMC_TX_D_P\[3\](n) " "Pin \"HSMC_TX_D_P\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[3\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 890 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15052 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[4\] HSMC_TX_D_P\[4\](n) " "Pin \"HSMC_TX_D_P\[4\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[4\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[4] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 891 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15054 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[4](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[5\] HSMC_TX_D_P\[5\](n) " "Pin \"HSMC_TX_D_P\[5\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[5\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[5] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 892 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15056 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[5](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[6\] HSMC_TX_D_P\[6\](n) " "Pin \"HSMC_TX_D_P\[6\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[6\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[6] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 893 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15058 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[6](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[7\] HSMC_TX_D_P\[7\](n) " "Pin \"HSMC_TX_D_P\[7\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[7\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[7] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 894 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15060 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[7](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[8\] HSMC_TX_D_P\[8\](n) " "Pin \"HSMC_TX_D_P\[8\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[8\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[8] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 895 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15062 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[8](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[9\] HSMC_TX_D_P\[9\](n) " "Pin \"HSMC_TX_D_P\[9\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[9\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[9] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 896 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15064 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[9](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[10\] HSMC_TX_D_P\[10\](n) " "Pin \"HSMC_TX_D_P\[10\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[10\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[10] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 897 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15066 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[10](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[11\] HSMC_TX_D_P\[11\](n) " "Pin \"HSMC_TX_D_P\[11\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[11\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[11] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 898 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15068 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[11](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[12\] HSMC_TX_D_P\[12\](n) " "Pin \"HSMC_TX_D_P\[12\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[12\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[12] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15070 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[12](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[13\] HSMC_TX_D_P\[13\](n) " "Pin \"HSMC_TX_D_P\[13\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[13\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[13] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 900 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15072 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[13](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[14\] HSMC_TX_D_P\[14\](n) " "Pin \"HSMC_TX_D_P\[14\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[14\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[14] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 901 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15074 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[14](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[15\] HSMC_TX_D_P\[15\](n) " "Pin \"HSMC_TX_D_P\[15\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[15\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[15] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 902 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15076 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[15](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[16\] HSMC_TX_D_P\[16\](n) " "Pin \"HSMC_TX_D_P\[16\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[16\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[16] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15078 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[16](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKIN_P1 HSMC_CLKIN_P1(n) " "Pin \"HSMC_CLKIN_P1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKIN_P1(n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P1 } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 413 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 1003 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15080 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P1(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKIN_P2 HSMC_CLKIN_P2(n) " "Pin \"HSMC_CLKIN_P2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKIN_P2(n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P2 } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 1004 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15081 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P2(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[0\] HSMC_RX_D_P\[0\](n) " "Pin \"HSMC_RX_D_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[0\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 870 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15082 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[1\] HSMC_RX_D_P\[1\](n) " "Pin \"HSMC_RX_D_P\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[1\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 871 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15083 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[2\] HSMC_RX_D_P\[2\](n) " "Pin \"HSMC_RX_D_P\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[2\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 872 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15084 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[3\] HSMC_RX_D_P\[3\](n) " "Pin \"HSMC_RX_D_P\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[3\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15085 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[4\] HSMC_RX_D_P\[4\](n) " "Pin \"HSMC_RX_D_P\[4\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[4\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[4] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 874 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15086 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[4](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[5\] HSMC_RX_D_P\[5\](n) " "Pin \"HSMC_RX_D_P\[5\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[5\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[5] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 875 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15087 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[5](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[6\] HSMC_RX_D_P\[6\](n) " "Pin \"HSMC_RX_D_P\[6\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[6\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[6] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 876 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15088 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[6](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[7\] HSMC_RX_D_P\[7\](n) " "Pin \"HSMC_RX_D_P\[7\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[7\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[7] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 877 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15089 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[7](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[8\] HSMC_RX_D_P\[8\](n) " "Pin \"HSMC_RX_D_P\[8\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[8\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[8] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 878 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15090 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[8](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[9\] HSMC_RX_D_P\[9\](n) " "Pin \"HSMC_RX_D_P\[9\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[9\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[9] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 879 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15091 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[9](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[10\] HSMC_RX_D_P\[10\](n) " "Pin \"HSMC_RX_D_P\[10\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[10\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[10] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 880 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15092 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[10](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[11\] HSMC_RX_D_P\[11\](n) " "Pin \"HSMC_RX_D_P\[11\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[11\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[11] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 881 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15093 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[11](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[12\] HSMC_RX_D_P\[12\](n) " "Pin \"HSMC_RX_D_P\[12\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[12\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[12] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 882 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15094 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[12](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[13\] HSMC_RX_D_P\[13\](n) " "Pin \"HSMC_RX_D_P\[13\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[13\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[13] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 883 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15095 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[13](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[14\] HSMC_RX_D_P\[14\](n) " "Pin \"HSMC_RX_D_P\[14\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[14\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[14] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 884 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15096 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[14](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[15\] HSMC_RX_D_P\[15\](n) " "Pin \"HSMC_RX_D_P\[15\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[15\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[15] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 885 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15097 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[15](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[16\] HSMC_RX_D_P\[16\](n) " "Pin \"HSMC_RX_D_P\[16\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[16\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[16] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 886 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15098 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[16](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1553327331412 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1553327331412 ""}
{ "Error" "EFIOMGR_ATOM_DESTINATION_ALREADY_USED" "~ALTERA_nCEO~ P28 HSMC_TX_D_P\[9\](n) " "Cannot place node ~ALTERA_nCEO~ in location P28 because location already occupied by node HSMC_TX_D_P\[9\](n)" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[9](n) } } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 15064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169014 "Cannot place node %1!s! in location %2!s! because location already occupied by node %3!s!" 0 0 "Fitter" 0 -1 1553327331649 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553327331652 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1553327336399 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1553327336694 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "163 Cyclone IV E " "163 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 243 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { ENETCLK_25 } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 244 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH14 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SMA_CLKIN } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL G14 " "Pin UART_RTS uses I/O standard 3.3-V LVTTL at G14" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { UART_RTS } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 280 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AF14 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SD_WP_N } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL C14 " "Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { ENET0_LINK100 } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 338 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_LINK100 3.3-V LVTTL D13 " "Pin ENET1_LINK100 uses I/O standard 3.3-V LVTTL at D13" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { ENET1_LINK100 } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 356 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT 3.3-V LVTTL D5 " "Pin OTG_INT uses I/O standard 3.3-V LVTTL at D5" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_INT } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y15 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y15" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { IRDA_RXD } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 376 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 292 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 309 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 311 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL E14 " "Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at E14" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 316 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 320 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[0\] 3.3-V LVTTL J10 " "Pin EX_IO\[0\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { EX_IO[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[1\] 3.3-V LVTTL J14 " "Pin EX_IO\[1\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { EX_IO[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[2\] 3.3-V LVTTL H13 " "Pin EX_IO\[2\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { EX_IO[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[3\] 3.3-V LVTTL H14 " "Pin EX_IO\[3\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { EX_IO[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[4\] 3.3-V LVTTL F14 " "Pin EX_IO\[4\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { EX_IO[4] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[5\] 3.3-V LVTTL E10 " "Pin EX_IO\[5\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { EX_IO[5] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[6\] 3.3-V LVTTL D9 " "Pin EX_IO\[6\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { EX_IO[6] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 285 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 286 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL G5 " "Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at G5" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 287 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL F5 " "Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at F5" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 288 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL AB22 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL AC15 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL AB21 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL Y17 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL AC21 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL Y16 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL AD21 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL AE16 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL AD15 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL AE15 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL AC19 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AF16 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AD19 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL AF15 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL AF24 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AE21 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AF25 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL AC22 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AE22 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL AF21 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AF22 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AD22 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AG25 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL AD25 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AH25 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL AE25 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AG22 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL AE24 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AH22 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL AF26 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AE20 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL AG23 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AF20 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AH26 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AH23 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AG26 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { TD_VS } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 363 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_CLKIN0 3.0-V LVTTL AH15 " "Pin HSMC_CLKIN0 uses I/O standard 3.0-V LVTTL at AH15" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN0 } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 415 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 1005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { TD_CLK27 } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 359 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { TD_DATA[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { TD_DATA[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { TD_DATA[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { TD_DATA[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { TD_DATA[4] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { TD_DATA[5] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { TD_DATA[6] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { TD_DATA[7] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { TD_HS } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 361 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL Y1 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_RY } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 405 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 1000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553327336713 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1553327336713 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "103 " "Following 103 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 292 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 309 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 311 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 316 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 320 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET0_MDIO a permanently disabled " "Pin ENET0_MDIO has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { ENET0_MDIO } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 326 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET1_MDIO a permanently disabled " "Pin ENET1_MDIO has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { ENET1_MDIO } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { EX_IO[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { EX_IO[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { EX_IO[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { EX_IO[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { EX_IO[4] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { EX_IO[5] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { EX_IO[6] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently enabled " "Pin PS2_CLK has a permanently enabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 285 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 286 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently enabled " "Pin PS2_CLK2 has a permanently enabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 287 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 288 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553327336733 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1553327336733 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 45 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 45 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5044 " "Peak virtual memory: 5044 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553327337737 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 23 15:48:57 2019 " "Processing ended: Sat Mar 23 15:48:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553327337737 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553327337737 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553327337737 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1553327337737 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 417 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 417 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1553327338642 ""}
