<stg><name>backward_input<2, 1, ap_fixed<16, 6, 4, 0, 0> >_Pipeline_BWD_I</name>


<trans_list>

<trans id="722" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:2 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:3 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:4 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %delta_2_cast2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %delta_2_cast2

]]></Node>
<StgValue><ssdm name="delta_2_cast2_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:6 %delta_2_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %delta_2_cast

]]></Node>
<StgValue><ssdm name="delta_2_cast_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="26" op_0_bw="16">
<![CDATA[
newFuncRoot:7 %delta_2_cast2_cast = sext i16 %delta_2_cast2_read

]]></Node>
<StgValue><ssdm name="delta_2_cast2_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:8 %delta_2_cast_cast = sext i16 %delta_2_cast_read

]]></Node>
<StgValue><ssdm name="delta_2_cast_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %LUT_B3, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %LUT_B2, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %LUT_B1, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %LUT_B0, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:21 %store_ln104 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:22 %br_ln0 = br void %for.body4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.body4:0 %i_1 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body4:1 %icmp_ln104 = icmp_eq  i2 %i_1, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body4.split:3 %icmp_ln108 = icmp_eq  i2 %i_1, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.body4.split:4 %k = select i1 %icmp_ln108, i3 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load_read, i3 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load_read

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="3">
<![CDATA[
for.body4.split:5 %trunc_ln108 = trunc i3 %k

]]></Node>
<StgValue><ssdm name="trunc_ln108"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
for.body4.split:6 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k, i32 2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body4.split:8 %u_index = select i1 %icmp_ln108, i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load_read, i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load_read

]]></Node>
<StgValue><ssdm name="u_index"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="8">
<![CDATA[
for.body4.split:9 %zext_ln112_1 = zext i8 %u_index

]]></Node>
<StgValue><ssdm name="zext_ln112_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body4.split:10 %LUT_B0_addr = getelementptr i8 %LUT_B0, i64 0, i64 %zext_ln112_1

]]></Node>
<StgValue><ssdm name="LUT_B0_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8">
<![CDATA[
for.body4.split:11 %LUT_B0_load = load i8 %LUT_B0_addr

]]></Node>
<StgValue><ssdm name="LUT_B0_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:0 %LUT_B1_addr = getelementptr i10 %LUT_B1, i64 0, i64 %zext_ln112_1

]]></Node>
<StgValue><ssdm name="LUT_B1_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:1 %LUT_B1_load = load i8 %LUT_B1_addr

]]></Node>
<StgValue><ssdm name="LUT_B1_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:0 %LUT_B2_addr = getelementptr i10 %LUT_B2, i64 0, i64 %zext_ln112_1

]]></Node>
<StgValue><ssdm name="LUT_B2_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="10" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:1 %LUT_B2_load = load i8 %LUT_B2_addr

]]></Node>
<StgValue><ssdm name="LUT_B2_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:0 %LUT_B3_addr = getelementptr i8 %LUT_B3, i64 0, i64 %zext_ln112_1

]]></Node>
<StgValue><ssdm name="LUT_B3_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:1 %LUT_B3_load = load i8 %LUT_B3_addr

]]></Node>
<StgValue><ssdm name="LUT_B3_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="1">
<![CDATA[
for.body4.split:7 %zext_ln108 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8">
<![CDATA[
for.body4.split:11 %LUT_B0_load = load i8 %LUT_B0_addr

]]></Node>
<StgValue><ssdm name="LUT_B0_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="24" op_0_bw="8">
<![CDATA[
for.body4.split:12 %zext_ln112_2 = zext i8 %LUT_B0_load

]]></Node>
<StgValue><ssdm name="zext_ln112_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body4.split:13 %mul_ln112 = mul i24 %zext_ln112_2, i24 %delta_2_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln112"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body4.split:14 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body4.split:15 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body4.split:16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body4.split:17 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body4.split:18 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body4.split:19 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body4.split:20 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body4.split:21 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="1">
<![CDATA[
for.body4.split:22 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_6"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="1">
<![CDATA[
for.body4.split:23 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_6"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="1">
<![CDATA[
for.body4.split:24 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_6"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="1">
<![CDATA[
for.body4.split:25 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_6"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="1">
<![CDATA[
for.body4.split:27 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_6"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="1">
<![CDATA[
for.body4.split:28 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_6"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="1">
<![CDATA[
for.body4.split:29 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_6"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="1">
<![CDATA[
for.body4.split:30 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_6"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:1 %LUT_B1_load = load i8 %LUT_B1_addr

]]></Node>
<StgValue><ssdm name="LUT_B1_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="26" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:2 %zext_ln113_2 = zext i10 %LUT_B1_load

]]></Node>
<StgValue><ssdm name="zext_ln113_2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:3 %mul_ln113 = mul i26 %zext_ln113_2, i26 %delta_2_cast2_cast

]]></Node>
<StgValue><ssdm name="mul_ln113"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:4 %add_ln113 = add i3 %k, i3 1

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:5 %tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln113, i32 2

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:6 %zext_ln113 = zext i1 %tmp_66

]]></Node>
<StgValue><ssdm name="zext_ln113"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:7 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:8 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:9 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:10 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:11 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:12 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:13 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:14 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:15 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_5"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_5"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:17 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_5"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:18 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_5"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:20 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_5"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:21 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_5"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:22 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_5"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:23 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_5"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="10" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:1 %LUT_B2_load = load i8 %LUT_B2_addr

]]></Node>
<StgValue><ssdm name="LUT_B2_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:4 %add_ln114 = add i3 %k, i3 2

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:5 %tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln114, i32 2

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:6 %zext_ln114 = zext i1 %tmp_72

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:7 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:8 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:9 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:10 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:11 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:12 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:13 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:14 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:15 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_4"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_4"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:17 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_4"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:18 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_4"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:20 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_4"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:21 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_4"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:22 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_4"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:23 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_4"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:1 %LUT_B3_load = load i8 %LUT_B3_addr

]]></Node>
<StgValue><ssdm name="LUT_B3_load"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:4 %add_ln115 = add i3 %k, i3 3

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:5 %tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln115, i32 2

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:6 %zext_ln115 = zext i1 %tmp_78

]]></Node>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:7 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:8 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:9 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:10 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:11 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:12 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:13 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:14 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:15 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:17 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:18 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:20 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:21 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:22 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:23 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="129" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body4:2 %add_ln104 = add i2 %i_1, i2 1

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4:3 %br_ln104 = br i1 %icmp_ln104, void %for.body4.split, void %for.end62.exitStub

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body4.split:0 %specpipeline_ln105 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln105"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body4.split:1 %speclooptripcount_ln104 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln104"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body4.split:2 %specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln104"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="1">
<![CDATA[
for.body4.split:22 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_6"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="1">
<![CDATA[
for.body4.split:23 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_6"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="1">
<![CDATA[
for.body4.split:24 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_6"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="1">
<![CDATA[
for.body4.split:25 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_6"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
for.body4.split:26 %tmp_s = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_6, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_6, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_6, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_6, i16 0, i2 %trunc_ln108

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="1">
<![CDATA[
for.body4.split:27 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_6"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="1">
<![CDATA[
for.body4.split:28 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_6"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="1">
<![CDATA[
for.body4.split:29 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_6"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="1">
<![CDATA[
for.body4.split:30 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_6"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
for.body4.split:31 %tmp_47 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_6, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_6, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_6, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_6, i16 0, i2 %trunc_ln108

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body4.split:32 %select_ln112 = select i1 %icmp_ln108, i16 %tmp_47, i16 %tmp_s

]]></Node>
<StgValue><ssdm name="select_ln112"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.body4.split:33 %shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln112, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="27" op_0_bw="26">
<![CDATA[
for.body4.split:34 %sext_ln112 = sext i26 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln112"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="26" op_0_bw="24">
<![CDATA[
for.body4.split:35 %sext_ln112_1 = sext i24 %mul_ln112

]]></Node>
<StgValue><ssdm name="sext_ln112_1"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="27" op_0_bw="24">
<![CDATA[
for.body4.split:36 %sext_ln112_2 = sext i24 %mul_ln112

]]></Node>
<StgValue><ssdm name="sext_ln112_2"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.body4.split:37 %sub_ln112 = sub i27 %sext_ln112, i27 %sext_ln112_2

]]></Node>
<StgValue><ssdm name="sub_ln112"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body4.split:38 %icmp_ln112 = icmp_eq  i26 %shl_ln, i26 %sext_ln112_1

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body4.split:39 %icmp_ln112_1 = icmp_eq  i2 %i_1, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln112_1"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4.split:40 %br_ln112 = br i1 %icmp_ln112, void %if.end.i.i511, void %if.then.i.i509

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i509:0 %br_ln112 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i482680.case.191, void %V42.i.i22.i.i482680.case.090

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.191:0 %switch_ln112 = switch i2 %trunc_ln108, void %V42.i.i22.i.i482680.case.3103, i2 0, void %V42.i.i22.i.i482680.case.0100, i2 1, void %V42.i.i22.i.i482680.case.1101, i2 2, void %V42.i.i22.i.i482680.case.2102

]]></Node>
<StgValue><ssdm name="switch_ln112"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.2102:0 %store_ln112 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.2102:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit99

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.1101:0 %store_ln112 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.1101:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit99

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.0100:0 %store_ln112 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.0100:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit99

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.3103:0 %store_ln112 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.3103:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit99

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit99:0 %br_ln112 = br void %V42.i.i22.i.i482680.exit89

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.090:0 %switch_ln112 = switch i2 %trunc_ln108, void %V42.i.i22.i.i482680.case.397, i2 0, void %V42.i.i22.i.i482680.case.094, i2 1, void %V42.i.i22.i.i482680.case.195, i2 2, void %V42.i.i22.i.i482680.case.296

]]></Node>
<StgValue><ssdm name="switch_ln112"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.296:0 %store_ln112 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.296:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit93

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.195:0 %store_ln112 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.195:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit93

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.094:0 %store_ln112 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.094:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit93

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.397:0 %store_ln112 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.397:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit93

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit93:0 %br_ln112 = br void %V42.i.i22.i.i482680.exit89

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit89:0 %br_ln112 = br void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.1:0 %switch_ln112 = switch i2 %trunc_ln108, void %V42.i.i22.i.i482680.case.318, i2 0, void %V42.i.i22.i.i482680.case.015, i2 1, void %V42.i.i22.i.i482680.case.116, i2 2, void %V42.i.i22.i.i482680.case.217

]]></Node>
<StgValue><ssdm name="switch_ln112"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit14:0 %br_ln112 = br void %V42.i.i22.i.i482680.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.0:0 %switch_ln112 = switch i2 %trunc_ln108, void %V42.i.i22.i.i482680.case.3, i2 0, void %V42.i.i22.i.i482680.case.011, i2 1, void %V42.i.i22.i.i482680.case.112, i2 2, void %V42.i.i22.i.i482680.case.2

]]></Node>
<StgValue><ssdm name="switch_ln112"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit10:0 %br_ln112 = br void %V42.i.i22.i.i482680.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:15 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_5"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_5"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:17 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_5"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:18 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_5"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:19 %tmp_48 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_5, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_5, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_5, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_5, i16 0, i2 %trunc_ln108

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:20 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_5"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:21 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_5"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:22 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_5"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:23 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_5"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:24 %tmp_49 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_5, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_5, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_5, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_5, i16 0, i2 %trunc_ln108

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:25 %select_ln113 = select i1 %icmp_ln108, i16 %tmp_49, i16 %tmp_48

]]></Node>
<StgValue><ssdm name="select_ln113"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:26 %shl_ln1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln113, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:27 %sext_ln113 = sext i26 %shl_ln1

]]></Node>
<StgValue><ssdm name="sext_ln113"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:28 %sext_ln113_1 = sext i26 %mul_ln113

]]></Node>
<StgValue><ssdm name="sext_ln113_1"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:29 %sub_ln113 = sub i27 %sext_ln113, i27 %sext_ln113_1

]]></Node>
<StgValue><ssdm name="sub_ln113"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:30 %icmp_ln113 = icmp_eq  i26 %shl_ln1, i26 %mul_ln113

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:31 %br_ln113 = br i1 %icmp_ln113, void %if.end.i.i319, void %if.then.i.i317

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i317:0 %br_ln113 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i290706.case.1136, void %V42.i.i22.i.i290706.case.0135

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.1136:0 %switch_ln113 = switch i2 %trunc_ln108, void %V42.i.i22.i.i290706.case.0145, i2 2, void %V42.i.i22.i.i290706.case.3148, i2 0, void %V42.i.i22.i.i290706.case.1146, i2 1, void %V42.i.i22.i.i290706.case.2147

]]></Node>
<StgValue><ssdm name="switch_ln113"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.2147:0 %store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.2147:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit144

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.1146:0 %store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.1146:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit144

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.3148:0 %store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.3148:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit144

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.0145:0 %store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.0145:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit144

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit144:0 %br_ln113 = br void %V42.i.i22.i.i290706.exit134

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.0135:0 %switch_ln113 = switch i2 %trunc_ln108, void %V42.i.i22.i.i290706.case.0139, i2 2, void %V42.i.i22.i.i290706.case.3142, i2 0, void %V42.i.i22.i.i290706.case.1140, i2 1, void %V42.i.i22.i.i290706.case.2141

]]></Node>
<StgValue><ssdm name="switch_ln113"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.2141:0 %store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.2141:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit138

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.1140:0 %store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.1140:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit138

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.3142:0 %store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.3142:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit138

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.0139:0 %store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.0139:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit138

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit138:0 %br_ln113 = br void %V42.i.i22.i.i290706.exit134

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit134:0 %br_ln113 = br void %if.end.i.i319

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.1:0 %switch_ln113 = switch i2 %trunc_ln108, void %V42.i.i22.i.i290706.case.035, i2 2, void %V42.i.i22.i.i290706.case.338, i2 0, void %V42.i.i22.i.i290706.case.136, i2 1, void %V42.i.i22.i.i290706.case.237

]]></Node>
<StgValue><ssdm name="switch_ln113"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit34:0 %br_ln113 = br void %V42.i.i22.i.i290706.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.0:0 %switch_ln113 = switch i2 %trunc_ln108, void %V42.i.i22.i.i290706.case.031, i2 2, void %V42.i.i22.i.i290706.case.3, i2 0, void %V42.i.i22.i.i290706.case.132, i2 1, void %V42.i.i22.i.i290706.case.2

]]></Node>
<StgValue><ssdm name="switch_ln113"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit30:0 %br_ln113 = br void %V42.i.i22.i.i290706.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="26" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:2 %zext_ln114_2 = zext i10 %LUT_B2_load

]]></Node>
<StgValue><ssdm name="zext_ln114_2"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:3 %mul_ln114 = mul i26 %zext_ln114_2, i26 %delta_2_cast2_cast

]]></Node>
<StgValue><ssdm name="mul_ln114"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:15 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_4"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_4"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:17 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_4"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:18 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_4"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:19 %tmp_50 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_4, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_4, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_4, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_4, i16 0, i2 %trunc_ln108

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:20 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_4"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:21 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_4"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:22 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_4"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:23 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_4"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:24 %tmp_51 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_4, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_4, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_4, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_4, i16 0, i2 %trunc_ln108

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:25 %select_ln114 = select i1 %icmp_ln108, i16 %tmp_51, i16 %tmp_50

]]></Node>
<StgValue><ssdm name="select_ln114"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:26 %shl_ln2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln114, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:27 %sext_ln114 = sext i26 %shl_ln2

]]></Node>
<StgValue><ssdm name="sext_ln114"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:28 %sext_ln114_1 = sext i26 %mul_ln114

]]></Node>
<StgValue><ssdm name="sext_ln114_1"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:29 %sub_ln114 = sub i27 %sext_ln114, i27 %sext_ln114_1

]]></Node>
<StgValue><ssdm name="sub_ln114"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:30 %icmp_ln114 = icmp_eq  i26 %shl_ln2, i26 %mul_ln114

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:31 %br_ln114 = br i1 %icmp_ln114, void %if.end.i.i127, void %if.then.i.i125

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i125:0 %br_ln114 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i98733.case.1181, void %V42.i.i22.i.i98733.case.0180

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.1181:0 %switch_ln114 = switch i2 %trunc_ln108, void %V42.i.i22.i.i98733.case.1191, i2 2, void %V42.i.i22.i.i98733.case.0190, i2 1, void %V42.i.i22.i.i98733.case.3193, i2 0, void %V42.i.i22.i.i98733.case.2192

]]></Node>
<StgValue><ssdm name="switch_ln114"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.2192:0 %store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.2192:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit189

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.3193:0 %store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.3193:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit189

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.0190:0 %store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.0190:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit189

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.1191:0 %store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.1191:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit189

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit189:0 %br_ln114 = br void %V42.i.i22.i.i98733.exit179

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.0180:0 %switch_ln114 = switch i2 %trunc_ln108, void %V42.i.i22.i.i98733.case.1185, i2 2, void %V42.i.i22.i.i98733.case.0184, i2 1, void %V42.i.i22.i.i98733.case.3187, i2 0, void %V42.i.i22.i.i98733.case.2186

]]></Node>
<StgValue><ssdm name="switch_ln114"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.2186:0 %store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.2186:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit183

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.3187:0 %store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.3187:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit183

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.0184:0 %store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.0184:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit183

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.1185:0 %store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.1185:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit183

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit183:0 %br_ln114 = br void %V42.i.i22.i.i98733.exit179

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit179:0 %br_ln114 = br void %if.end.i.i127

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.1:0 %switch_ln114 = switch i2 %trunc_ln108, void %V42.i.i22.i.i98733.case.156, i2 2, void %V42.i.i22.i.i98733.case.055, i2 1, void %V42.i.i22.i.i98733.case.358, i2 0, void %V42.i.i22.i.i98733.case.257

]]></Node>
<StgValue><ssdm name="switch_ln114"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit54:0 %br_ln114 = br void %V42.i.i22.i.i98733.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.0:0 %switch_ln114 = switch i2 %trunc_ln108, void %V42.i.i22.i.i98733.case.152, i2 2, void %V42.i.i22.i.i98733.case.051, i2 1, void %V42.i.i22.i.i98733.case.3, i2 0, void %V42.i.i22.i.i98733.case.2

]]></Node>
<StgValue><ssdm name="switch_ln114"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit50:0 %br_ln114 = br void %V42.i.i22.i.i98733.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="24" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:2 %zext_ln115_2 = zext i8 %LUT_B3_load

]]></Node>
<StgValue><ssdm name="zext_ln115_2"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:3 %mul_ln115 = mul i24 %zext_ln115_2, i24 %delta_2_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln115"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:15 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:17 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:18 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:19 %tmp_52 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa, i16 0, i2 %trunc_ln108

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:20 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:21 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:22 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:23 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:24 %tmp_53 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa, i16 0, i2 %trunc_ln108

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:25 %select_ln115 = select i1 %icmp_ln108, i16 %tmp_53, i16 %tmp_52

]]></Node>
<StgValue><ssdm name="select_ln115"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:26 %shl_ln3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln115, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:27 %sext_ln115 = sext i26 %shl_ln3

]]></Node>
<StgValue><ssdm name="sext_ln115"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="26" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:28 %sext_ln115_1 = sext i24 %mul_ln115

]]></Node>
<StgValue><ssdm name="sext_ln115_1"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="27" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:29 %sext_ln115_2 = sext i24 %mul_ln115

]]></Node>
<StgValue><ssdm name="sext_ln115_2"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:30 %sub_ln115 = sub i27 %sext_ln115, i27 %sext_ln115_2

]]></Node>
<StgValue><ssdm name="sub_ln115"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:31 %icmp_ln115 = icmp_eq  i26 %shl_ln3, i26 %sext_ln115_1

]]></Node>
<StgValue><ssdm name="icmp_ln115"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:32 %br_ln115 = br i1 %icmp_ln115, void %if.end.i.i, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i:0 %br_ln115 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i760.case.1246, void %V42.i.i22.i.i760.case.0245

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.1246:0 %switch_ln115 = switch i2 %trunc_ln108, void %V42.i.i22.i.i760.case.2257, i2 1, void %V42.i.i22.i.i760.case.0255, i2 2, void %V42.i.i22.i.i760.case.1256, i2 0, void %V42.i.i22.i.i760.case.3258

]]></Node>
<StgValue><ssdm name="switch_ln115"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.3258:0 %store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.3258:1 %br_ln115 = br void %V42.i.i22.i.i760.exit254

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.1256:0 %store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.1256:1 %br_ln115 = br void %V42.i.i22.i.i760.exit254

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.0255:0 %store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.0255:1 %br_ln115 = br void %V42.i.i22.i.i760.exit254

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.2257:0 %store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.2257:1 %br_ln115 = br void %V42.i.i22.i.i760.exit254

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit254:0 %br_ln115 = br void %V42.i.i22.i.i760.exit244

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.0245:0 %switch_ln115 = switch i2 %trunc_ln108, void %V42.i.i22.i.i760.case.2251, i2 1, void %V42.i.i22.i.i760.case.0249, i2 2, void %V42.i.i22.i.i760.case.1250, i2 0, void %V42.i.i22.i.i760.case.3252

]]></Node>
<StgValue><ssdm name="switch_ln115"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.3252:0 %store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.3252:1 %br_ln115 = br void %V42.i.i22.i.i760.exit248

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.1250:0 %store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.1250:1 %br_ln115 = br void %V42.i.i22.i.i760.exit248

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.0249:0 %store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.0249:1 %br_ln115 = br void %V42.i.i22.i.i760.exit248

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.2251:0 %store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.2251:1 %br_ln115 = br void %V42.i.i22.i.i760.exit248

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit248:0 %br_ln115 = br void %V42.i.i22.i.i760.exit244

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit244:0 %br_ln115 = br void %if.end.i.i

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.1:0 %switch_ln115 = switch i2 %trunc_ln108, void %V42.i.i22.i.i760.case.2212, i2 1, void %V42.i.i22.i.i760.case.0210, i2 2, void %V42.i.i22.i.i760.case.1211, i2 0, void %V42.i.i22.i.i760.case.3213

]]></Node>
<StgValue><ssdm name="switch_ln115"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit209:0 %br_ln115 = br void %V42.i.i22.i.i760.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.0:0 %switch_ln115 = switch i2 %trunc_ln108, void %V42.i.i22.i.i760.case.2, i2 1, void %V42.i.i22.i.i760.case.0206, i2 2, void %V42.i.i22.i.i760.case.1207, i2 0, void %V42.i.i22.i.i760.case.3

]]></Node>
<StgValue><ssdm name="switch_ln115"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit205:0 %br_ln115 = br void %V42.i.i22.i.i760.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:0 %store_ln104 = store i2 %add_ln104, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0">
<![CDATA[
for.inc:1 %br_ln104 = br void %for.body4

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="667" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0">
<![CDATA[
for.end62.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i511:0 %tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln112, i32 26

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i511:1 %trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln112, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i511:2 %tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln112, i32 9

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="27">
<![CDATA[
if.end.i.i511:3 %trunc_ln112 = trunc i27 %sub_ln112

]]></Node>
<StgValue><ssdm name="trunc_ln112"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i511:4 %icmp_ln112_3 = icmp_ne  i9 %trunc_ln112, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln112_3"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i511:5 %tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln112, i32 25

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i511:6 %tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln112, i32 10

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i511:7 %or_ln112 = or i1 %tmp_64, i1 %icmp_ln112_3

]]></Node>
<StgValue><ssdm name="or_ln112"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i511:8 %and_ln112 = and i1 %or_ln112, i1 %tmp_62

]]></Node>
<StgValue><ssdm name="and_ln112"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="1">
<![CDATA[
if.end.i.i511:9 %zext_ln112 = zext i1 %and_ln112

]]></Node>
<StgValue><ssdm name="zext_ln112"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i511:10 %add_ln112 = add i16 %trunc_ln4, i16 %zext_ln112

]]></Node>
<StgValue><ssdm name="add_ln112"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i511:11 %br_ln112 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i482680.case.1, void %V42.i.i22.i.i482680.case.0

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.217:0 %store_ln112 = store i16 %add_ln112, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.217:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit14

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.116:0 %store_ln112 = store i16 %add_ln112, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.116:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit14

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.015:0 %store_ln112 = store i16 %add_ln112, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.015:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit14

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.318:0 %store_ln112 = store i16 %add_ln112, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.318:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit14

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.2:0 %store_ln112 = store i16 %add_ln112, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.2:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit10

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.112:0 %store_ln112 = store i16 %add_ln112, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.112:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit10

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.011:0 %store_ln112 = store i16 %add_ln112, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.011:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit10

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.3:0 %store_ln112 = store i16 %add_ln112, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.3:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit10

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:0 %tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln112, i32 15

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:1 %xor_ln112 = xor i1 %tmp_63, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln112"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:2 %or_ln112_3 = or i1 %tmp_65, i1 %xor_ln112

]]></Node>
<StgValue><ssdm name="or_ln112_3"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:3 %xor_ln112_1 = xor i1 %tmp_61, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln112_1"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:4 %xor_ln112_2 = xor i1 1, i1 %tmp_61

]]></Node>
<StgValue><ssdm name="xor_ln112_2"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:5 %xor_ln112_3 = xor i1 %xor_ln112_2, i1 %or_ln112_3

]]></Node>
<StgValue><ssdm name="xor_ln112_3"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:6 %or_ln112_1 = or i1 %tmp_65, i1 %xor_ln112_3

]]></Node>
<StgValue><ssdm name="or_ln112_1"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:7 %and_ln112_1 = and i1 %or_ln112_1, i1 %xor_ln112_1

]]></Node>
<StgValue><ssdm name="and_ln112_1"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:8 %or_ln112_4 = or i1 %tmp_63, i1 %tmp_65

]]></Node>
<StgValue><ssdm name="or_ln112_4"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:9 %xor_ln112_4 = xor i1 %or_ln112_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln112_4"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:10 %and_ln112_2 = and i1 %tmp_61, i1 %xor_ln112_4

]]></Node>
<StgValue><ssdm name="and_ln112_2"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:11 %or_ln112_2 = or i1 %and_ln112_2, i1 %and_ln112_1

]]></Node>
<StgValue><ssdm name="or_ln112_2"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:12 %br_ln112 = br i1 %or_ln112_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602, void %if.end.i.i.i588

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln112_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i588:0 %br_ln112 = br i1 %and_ln112_1, void %if.else.i.i.i596, void %if.then2.i.i.i595

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i596:0 %br_ln112 = br i1 %and_ln112_2, void %if.end15.i.i.i601, void %if.then9.i.i.i600

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then9.i.i.i600:0 %br_ln112 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i482680.case.161, void %V42.i.i22.i.i482680.case.060

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.161:0 %switch_ln112 = switch i2 %trunc_ln108, void %V42.i.i22.i.i482680.case.373, i2 0, void %V42.i.i22.i.i482680.case.070, i2 1, void %V42.i.i22.i.i482680.case.171, i2 2, void %V42.i.i22.i.i482680.case.272

]]></Node>
<StgValue><ssdm name="switch_ln112"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit69:0 %br_ln112 = br void %V42.i.i22.i.i482680.exit59

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.060:0 %switch_ln112 = switch i2 %trunc_ln108, void %V42.i.i22.i.i482680.case.367, i2 0, void %V42.i.i22.i.i482680.case.064, i2 1, void %V42.i.i22.i.i482680.case.165, i2 2, void %V42.i.i22.i.i482680.case.266

]]></Node>
<StgValue><ssdm name="switch_ln112"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit63:0 %br_ln112 = br void %V42.i.i22.i.i482680.exit59

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit59:0 %br_ln112 = br void %if.end15.i.i.i601

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i601:0 %br_ln112 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then2.i.i.i595:0 %br_ln112 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i482680.case.176, void %V42.i.i22.i.i482680.case.075

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.176:0 %switch_ln112 = switch i2 %trunc_ln108, void %V42.i.i22.i.i482680.case.388, i2 0, void %V42.i.i22.i.i482680.case.085, i2 1, void %V42.i.i22.i.i482680.case.186, i2 2, void %V42.i.i22.i.i482680.case.287

]]></Node>
<StgValue><ssdm name="switch_ln112"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit84:0 %br_ln112 = br void %V42.i.i22.i.i482680.exit74

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.075:0 %switch_ln112 = switch i2 %trunc_ln108, void %V42.i.i22.i.i482680.case.382, i2 0, void %V42.i.i22.i.i482680.case.079, i2 1, void %V42.i.i22.i.i482680.case.180, i2 2, void %V42.i.i22.i.i482680.case.281

]]></Node>
<StgValue><ssdm name="switch_ln112"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit78:0 %br_ln112 = br void %V42.i.i22.i.i482680.exit74

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit74:0 %br_ln112 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i319:0 %tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113, i32 26

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i319:1 %trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln113, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i319:2 %tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113, i32 9

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="27">
<![CDATA[
if.end.i.i319:3 %trunc_ln113 = trunc i27 %sub_ln113

]]></Node>
<StgValue><ssdm name="trunc_ln113"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i319:4 %icmp_ln113_1 = icmp_ne  i9 %trunc_ln113, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_1"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i319:5 %tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113, i32 25

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i319:6 %tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113, i32 10

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i319:7 %or_ln113 = or i1 %tmp_70, i1 %icmp_ln113_1

]]></Node>
<StgValue><ssdm name="or_ln113"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i319:8 %and_ln113 = and i1 %or_ln113, i1 %tmp_68

]]></Node>
<StgValue><ssdm name="and_ln113"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="1">
<![CDATA[
if.end.i.i319:9 %zext_ln113_1 = zext i1 %and_ln113

]]></Node>
<StgValue><ssdm name="zext_ln113_1"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i319:10 %add_ln113_1 = add i16 %trunc_ln5, i16 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="add_ln113_1"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i319:11 %br_ln113 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i290706.case.1, void %V42.i.i22.i.i290706.case.0

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.237:0 %store_ln113 = store i16 %add_ln113_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.237:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit34

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.136:0 %store_ln113 = store i16 %add_ln113_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.136:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit34

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.338:0 %store_ln113 = store i16 %add_ln113_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.338:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit34

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.035:0 %store_ln113 = store i16 %add_ln113_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.035:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit34

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.2:0 %store_ln113 = store i16 %add_ln113_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.2:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit30

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.132:0 %store_ln113 = store i16 %add_ln113_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.132:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit30

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.3:0 %store_ln113 = store i16 %add_ln113_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.3:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit30

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.031:0 %store_ln113 = store i16 %add_ln113_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.031:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit30

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:0 %tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln113_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:1 %xor_ln113 = xor i1 %tmp_69, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:2 %or_ln113_3 = or i1 %tmp_71, i1 %xor_ln113

]]></Node>
<StgValue><ssdm name="or_ln113_3"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:3 %xor_ln113_1 = xor i1 %tmp_67, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_1"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:4 %xor_ln113_2 = xor i1 1, i1 %tmp_67

]]></Node>
<StgValue><ssdm name="xor_ln113_2"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:5 %xor_ln113_3 = xor i1 %xor_ln113_2, i1 %or_ln113_3

]]></Node>
<StgValue><ssdm name="xor_ln113_3"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:6 %or_ln113_1 = or i1 %tmp_71, i1 %xor_ln113_3

]]></Node>
<StgValue><ssdm name="or_ln113_1"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:7 %and_ln113_1 = and i1 %or_ln113_1, i1 %xor_ln113_1

]]></Node>
<StgValue><ssdm name="and_ln113_1"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:8 %or_ln113_4 = or i1 %tmp_69, i1 %tmp_71

]]></Node>
<StgValue><ssdm name="or_ln113_4"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:9 %xor_ln113_4 = xor i1 %or_ln113_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_4"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:10 %and_ln113_2 = and i1 %tmp_67, i1 %xor_ln113_4

]]></Node>
<StgValue><ssdm name="and_ln113_2"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:11 %or_ln113_2 = or i1 %and_ln113_2, i1 %and_ln113_1

]]></Node>
<StgValue><ssdm name="or_ln113_2"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:12 %br_ln113 = br i1 %or_ln113_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410, void %if.end.i.i.i396

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln113_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i396:0 %br_ln113 = br i1 %and_ln113_1, void %if.else.i.i.i404, void %if.then2.i.i.i403

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i404:0 %br_ln113 = br i1 %and_ln113_2, void %if.end15.i.i.i409, void %if.then9.i.i.i408

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then9.i.i.i408:0 %br_ln113 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i290706.case.1106, void %V42.i.i22.i.i290706.case.0105

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.1106:0 %switch_ln113 = switch i2 %trunc_ln108, void %V42.i.i22.i.i290706.case.0115, i2 2, void %V42.i.i22.i.i290706.case.3118, i2 0, void %V42.i.i22.i.i290706.case.1116, i2 1, void %V42.i.i22.i.i290706.case.2117

]]></Node>
<StgValue><ssdm name="switch_ln113"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit114:0 %br_ln113 = br void %V42.i.i22.i.i290706.exit104

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.0105:0 %switch_ln113 = switch i2 %trunc_ln108, void %V42.i.i22.i.i290706.case.0109, i2 2, void %V42.i.i22.i.i290706.case.3112, i2 0, void %V42.i.i22.i.i290706.case.1110, i2 1, void %V42.i.i22.i.i290706.case.2111

]]></Node>
<StgValue><ssdm name="switch_ln113"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit108:0 %br_ln113 = br void %V42.i.i22.i.i290706.exit104

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit104:0 %br_ln113 = br void %if.end15.i.i.i409

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i409:0 %br_ln113 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then2.i.i.i403:0 %br_ln113 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i290706.case.1121, void %V42.i.i22.i.i290706.case.0120

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.1121:0 %switch_ln113 = switch i2 %trunc_ln108, void %V42.i.i22.i.i290706.case.0130, i2 2, void %V42.i.i22.i.i290706.case.3133, i2 0, void %V42.i.i22.i.i290706.case.1131, i2 1, void %V42.i.i22.i.i290706.case.2132

]]></Node>
<StgValue><ssdm name="switch_ln113"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit129:0 %br_ln113 = br void %V42.i.i22.i.i290706.exit119

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.0120:0 %switch_ln113 = switch i2 %trunc_ln108, void %V42.i.i22.i.i290706.case.0124, i2 2, void %V42.i.i22.i.i290706.case.3127, i2 0, void %V42.i.i22.i.i290706.case.1125, i2 1, void %V42.i.i22.i.i290706.case.2126

]]></Node>
<StgValue><ssdm name="switch_ln113"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit123:0 %br_ln113 = br void %V42.i.i22.i.i290706.exit119

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit119:0 %br_ln113 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i127:0 %tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114, i32 26

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i127:1 %trunc_ln6 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln114, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i127:2 %tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114, i32 9

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="9" op_0_bw="27">
<![CDATA[
if.end.i.i127:3 %trunc_ln114 = trunc i27 %sub_ln114

]]></Node>
<StgValue><ssdm name="trunc_ln114"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i127:4 %icmp_ln114_1 = icmp_ne  i9 %trunc_ln114, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln114_1"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i127:5 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114, i32 25

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i127:6 %tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114, i32 10

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i127:7 %or_ln114 = or i1 %tmp_76, i1 %icmp_ln114_1

]]></Node>
<StgValue><ssdm name="or_ln114"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i127:8 %and_ln114 = and i1 %or_ln114, i1 %tmp_74

]]></Node>
<StgValue><ssdm name="and_ln114"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="1">
<![CDATA[
if.end.i.i127:9 %zext_ln114_1 = zext i1 %and_ln114

]]></Node>
<StgValue><ssdm name="zext_ln114_1"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i127:10 %add_ln114_1 = add i16 %trunc_ln6, i16 %zext_ln114_1

]]></Node>
<StgValue><ssdm name="add_ln114_1"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i127:11 %br_ln114 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i98733.case.1, void %V42.i.i22.i.i98733.case.0

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.257:0 %store_ln114 = store i16 %add_ln114_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.257:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit54

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.358:0 %store_ln114 = store i16 %add_ln114_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.358:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit54

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.055:0 %store_ln114 = store i16 %add_ln114_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.055:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit54

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.156:0 %store_ln114 = store i16 %add_ln114_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.156:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit54

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.2:0 %store_ln114 = store i16 %add_ln114_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.2:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit50

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.3:0 %store_ln114 = store i16 %add_ln114_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.3:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit50

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.051:0 %store_ln114 = store i16 %add_ln114_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.051:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit50

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.152:0 %store_ln114 = store i16 %add_ln114_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.152:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit50

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:0 %tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln114_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:1 %xor_ln114 = xor i1 %tmp_75, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln114"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:2 %or_ln114_3 = or i1 %tmp_77, i1 %xor_ln114

]]></Node>
<StgValue><ssdm name="or_ln114_3"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:3 %xor_ln114_1 = xor i1 %tmp_73, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln114_1"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:4 %xor_ln114_2 = xor i1 1, i1 %tmp_73

]]></Node>
<StgValue><ssdm name="xor_ln114_2"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:5 %xor_ln114_3 = xor i1 %xor_ln114_2, i1 %or_ln114_3

]]></Node>
<StgValue><ssdm name="xor_ln114_3"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:6 %or_ln114_1 = or i1 %tmp_77, i1 %xor_ln114_3

]]></Node>
<StgValue><ssdm name="or_ln114_1"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:7 %and_ln114_1 = and i1 %or_ln114_1, i1 %xor_ln114_1

]]></Node>
<StgValue><ssdm name="and_ln114_1"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:8 %or_ln114_4 = or i1 %tmp_75, i1 %tmp_77

]]></Node>
<StgValue><ssdm name="or_ln114_4"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:9 %xor_ln114_4 = xor i1 %or_ln114_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln114_4"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:10 %and_ln114_2 = and i1 %tmp_73, i1 %xor_ln114_4

]]></Node>
<StgValue><ssdm name="and_ln114_2"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:11 %or_ln114_2 = or i1 %and_ln114_2, i1 %and_ln114_1

]]></Node>
<StgValue><ssdm name="or_ln114_2"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:12 %br_ln114 = br i1 %or_ln114_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218, void %if.end.i.i.i204

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln114_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i204:0 %br_ln114 = br i1 %and_ln114_1, void %if.else.i.i.i212, void %if.then2.i.i.i211

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i212:0 %br_ln114 = br i1 %and_ln114_2, void %if.end15.i.i.i217, void %if.then9.i.i.i216

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then9.i.i.i216:0 %br_ln114 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i98733.case.1151, void %V42.i.i22.i.i98733.case.0150

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.1151:0 %switch_ln114 = switch i2 %trunc_ln108, void %V42.i.i22.i.i98733.case.1161, i2 2, void %V42.i.i22.i.i98733.case.0160, i2 1, void %V42.i.i22.i.i98733.case.3163, i2 0, void %V42.i.i22.i.i98733.case.2162

]]></Node>
<StgValue><ssdm name="switch_ln114"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit159:0 %br_ln114 = br void %V42.i.i22.i.i98733.exit149

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.0150:0 %switch_ln114 = switch i2 %trunc_ln108, void %V42.i.i22.i.i98733.case.1155, i2 2, void %V42.i.i22.i.i98733.case.0154, i2 1, void %V42.i.i22.i.i98733.case.3157, i2 0, void %V42.i.i22.i.i98733.case.2156

]]></Node>
<StgValue><ssdm name="switch_ln114"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit153:0 %br_ln114 = br void %V42.i.i22.i.i98733.exit149

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit149:0 %br_ln114 = br void %if.end15.i.i.i217

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i217:0 %br_ln114 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then2.i.i.i211:0 %br_ln114 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i98733.case.1166, void %V42.i.i22.i.i98733.case.0165

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.1166:0 %switch_ln114 = switch i2 %trunc_ln108, void %V42.i.i22.i.i98733.case.1176, i2 2, void %V42.i.i22.i.i98733.case.0175, i2 1, void %V42.i.i22.i.i98733.case.3178, i2 0, void %V42.i.i22.i.i98733.case.2177

]]></Node>
<StgValue><ssdm name="switch_ln114"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit174:0 %br_ln114 = br void %V42.i.i22.i.i98733.exit164

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="480" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.0165:0 %switch_ln114 = switch i2 %trunc_ln108, void %V42.i.i22.i.i98733.case.1170, i2 2, void %V42.i.i22.i.i98733.case.0169, i2 1, void %V42.i.i22.i.i98733.case.3172, i2 0, void %V42.i.i22.i.i98733.case.2171

]]></Node>
<StgValue><ssdm name="switch_ln114"/></StgValue>
</operation>

<operation id="481" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit168:0 %br_ln114 = br void %V42.i.i22.i.i98733.exit164

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="482" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit164:0 %br_ln114 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i:0 %tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115, i32 26

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i:1 %trunc_ln7 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln115, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i:2 %tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115, i32 9

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="9" op_0_bw="27">
<![CDATA[
if.end.i.i:3 %trunc_ln115 = trunc i27 %sub_ln115

]]></Node>
<StgValue><ssdm name="trunc_ln115"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i:4 %icmp_ln115_1 = icmp_ne  i9 %trunc_ln115, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln115_1"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i:5 %tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115, i32 25

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i:6 %tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115, i32 10

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i:7 %or_ln115 = or i1 %tmp_82, i1 %icmp_ln115_1

]]></Node>
<StgValue><ssdm name="or_ln115"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i:8 %and_ln115 = and i1 %or_ln115, i1 %tmp_80

]]></Node>
<StgValue><ssdm name="and_ln115"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="1">
<![CDATA[
if.end.i.i:9 %zext_ln115_1 = zext i1 %and_ln115

]]></Node>
<StgValue><ssdm name="zext_ln115_1"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i:10 %add_ln115_1 = add i16 %trunc_ln7, i16 %zext_ln115_1

]]></Node>
<StgValue><ssdm name="add_ln115_1"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i:11 %br_ln115 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i760.case.1, void %V42.i.i22.i.i760.case.0

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.3213:0 %store_ln115 = store i16 %add_ln115_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.3213:1 %br_ln115 = br void %V42.i.i22.i.i760.exit209

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.1211:0 %store_ln115 = store i16 %add_ln115_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.1211:1 %br_ln115 = br void %V42.i.i22.i.i760.exit209

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.0210:0 %store_ln115 = store i16 %add_ln115_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.0210:1 %br_ln115 = br void %V42.i.i22.i.i760.exit209

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="501" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.2212:0 %store_ln115 = store i16 %add_ln115_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="502" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.2212:1 %br_ln115 = br void %V42.i.i22.i.i760.exit209

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.3:0 %store_ln115 = store i16 %add_ln115_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.3:1 %br_ln115 = br void %V42.i.i22.i.i760.exit205

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="505" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.1207:0 %store_ln115 = store i16 %add_ln115_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.1207:1 %br_ln115 = br void %V42.i.i22.i.i760.exit205

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.0206:0 %store_ln115 = store i16 %add_ln115_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="508" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.0206:1 %br_ln115 = br void %V42.i.i22.i.i760.exit205

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="509" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.2:0 %store_ln115 = store i16 %add_ln115_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.2:1 %br_ln115 = br void %V42.i.i22.i.i760.exit205

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:0 %tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln115_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:1 %xor_ln115 = xor i1 %tmp_81, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln115"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:2 %or_ln115_3 = or i1 %tmp_83, i1 %xor_ln115

]]></Node>
<StgValue><ssdm name="or_ln115_3"/></StgValue>
</operation>

<operation id="514" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:3 %xor_ln115_1 = xor i1 %tmp_79, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln115_1"/></StgValue>
</operation>

<operation id="515" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:4 %xor_ln115_2 = xor i1 1, i1 %tmp_79

]]></Node>
<StgValue><ssdm name="xor_ln115_2"/></StgValue>
</operation>

<operation id="516" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:5 %xor_ln115_3 = xor i1 %xor_ln115_2, i1 %or_ln115_3

]]></Node>
<StgValue><ssdm name="xor_ln115_3"/></StgValue>
</operation>

<operation id="517" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:6 %or_ln115_1 = or i1 %tmp_83, i1 %xor_ln115_3

]]></Node>
<StgValue><ssdm name="or_ln115_1"/></StgValue>
</operation>

<operation id="518" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:7 %and_ln115_1 = and i1 %or_ln115_1, i1 %xor_ln115_1

]]></Node>
<StgValue><ssdm name="and_ln115_1"/></StgValue>
</operation>

<operation id="519" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:8 %or_ln115_4 = or i1 %tmp_81, i1 %tmp_83

]]></Node>
<StgValue><ssdm name="or_ln115_4"/></StgValue>
</operation>

<operation id="520" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:9 %xor_ln115_4 = xor i1 %or_ln115_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln115_4"/></StgValue>
</operation>

<operation id="521" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:10 %and_ln115_2 = and i1 %tmp_79, i1 %xor_ln115_4

]]></Node>
<StgValue><ssdm name="and_ln115_2"/></StgValue>
</operation>

<operation id="522" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:11 %or_ln115_2 = or i1 %and_ln115_2, i1 %and_ln115_1

]]></Node>
<StgValue><ssdm name="or_ln115_2"/></StgValue>
</operation>

<operation id="523" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:12 %br_ln115 = br i1 %or_ln115_2, void %for.inc, void %if.end.i.i.i25

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="524" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i25:0 %br_ln115 = br i1 %and_ln115_1, void %if.else.i.i.i, void %if.then2.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="525" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i:0 %br_ln115 = br i1 %and_ln115_2, void %if.end15.i.i.i, void %if.then9.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="526" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then9.i.i.i:0 %br_ln115 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i760.case.1216, void %V42.i.i22.i.i760.case.0215

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="527" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.1216:0 %switch_ln115 = switch i2 %trunc_ln108, void %V42.i.i22.i.i760.case.2227, i2 1, void %V42.i.i22.i.i760.case.0225, i2 2, void %V42.i.i22.i.i760.case.1226, i2 0, void %V42.i.i22.i.i760.case.3228

]]></Node>
<StgValue><ssdm name="switch_ln115"/></StgValue>
</operation>

<operation id="528" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit224:0 %br_ln115 = br void %V42.i.i22.i.i760.exit214

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="529" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.0215:0 %switch_ln115 = switch i2 %trunc_ln108, void %V42.i.i22.i.i760.case.2221, i2 1, void %V42.i.i22.i.i760.case.0219, i2 2, void %V42.i.i22.i.i760.case.1220, i2 0, void %V42.i.i22.i.i760.case.3222

]]></Node>
<StgValue><ssdm name="switch_ln115"/></StgValue>
</operation>

<operation id="530" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit218:0 %br_ln115 = br void %V42.i.i22.i.i760.exit214

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="531" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit214:0 %br_ln115 = br void %if.end15.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="532" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i:0 %br_ln115 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="533" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then2.i.i.i:0 %br_ln115 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i760.case.1231, void %V42.i.i22.i.i760.case.0230

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="534" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.1231:0 %switch_ln115 = switch i2 %trunc_ln108, void %V42.i.i22.i.i760.case.2242, i2 1, void %V42.i.i22.i.i760.case.0240, i2 2, void %V42.i.i22.i.i760.case.1241, i2 0, void %V42.i.i22.i.i760.case.3243

]]></Node>
<StgValue><ssdm name="switch_ln115"/></StgValue>
</operation>

<operation id="535" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit239:0 %br_ln115 = br void %V42.i.i22.i.i760.exit229

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="536" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.0230:0 %switch_ln115 = switch i2 %trunc_ln108, void %V42.i.i22.i.i760.case.2236, i2 1, void %V42.i.i22.i.i760.case.0234, i2 2, void %V42.i.i22.i.i760.case.1235, i2 0, void %V42.i.i22.i.i760.case.3237

]]></Node>
<StgValue><ssdm name="switch_ln115"/></StgValue>
</operation>

<operation id="537" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit233:0 %br_ln115 = br void %V42.i.i22.i.i760.exit229

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="538" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit229:0 %br_ln115 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="539" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.272:0 %store_ln112 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.272:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit69

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.171:0 %store_ln112 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="542" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.171:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit69

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="543" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.070:0 %store_ln112 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="544" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.070:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit69

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="545" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.373:0 %store_ln112 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="546" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.373:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit69

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="547" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.266:0 %store_ln112 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.266:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit63

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="549" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="1"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.165:0 %store_ln112 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="550" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="1"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.165:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit63

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="551" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="0"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.064:0 %store_ln112 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="552" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="0"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.064:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit63

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="553" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.367:0 %store_ln112 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="554" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.367:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit63

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="555" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.287:0 %store_ln112 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="556" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.287:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit84

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.186:0 %store_ln112 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.186:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit84

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.085:0 %store_ln112 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="560" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.085:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit84

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="561" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.388:0 %store_ln112 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="562" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.388:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit84

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="563" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.281:0 %store_ln112 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="564" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.281:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit78

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="565" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="1"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.180:0 %store_ln112 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="566" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="1"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.180:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit78

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="567" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="0"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.079:0 %store_ln112 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="568" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="0"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.079:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit78

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="569" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.382:0 %store_ln112 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="570" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.382:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit78

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="571" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.2117:0 %store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.2117:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit114

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.1116:0 %store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.1116:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit114

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="575" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.3118:0 %store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.3118:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit114

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.0115:0 %store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.0115:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit114

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="579" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.2111:0 %store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="580" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.2111:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit108

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="0"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.1110:0 %store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="582" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="0"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.1110:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit108

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="583" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.3112:0 %store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.3112:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit108

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.0109:0 %store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.0109:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit108

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="587" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.2132:0 %store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.2132:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit129

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.1131:0 %store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.1131:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit129

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="591" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.3133:0 %store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="592" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.3133:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit129

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="593" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.0130:0 %store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="594" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.0130:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit129

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="595" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.2126:0 %store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="596" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.2126:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit123

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="597" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="0"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.1125:0 %store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="598" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="0"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.1125:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit123

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="599" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.3127:0 %store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="600" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.3127:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit123

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="601" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.0124:0 %store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="602" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.0124:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit123

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="603" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.2162:0 %store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="604" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.2162:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit159

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="605" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.3163:0 %store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="606" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.3163:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit159

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="607" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.0160:0 %store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="608" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.0160:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit159

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="609" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.1161:0 %store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="610" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.1161:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit159

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="611" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="0"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.2156:0 %store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="612" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="0"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.2156:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit153

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="613" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.3157:0 %store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="614" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.3157:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit153

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="615" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.0154:0 %store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="616" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.0154:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit153

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="617" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.1155:0 %store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="618" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.1155:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit153

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="619" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.2177:0 %store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="620" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.2177:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit174

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="621" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.3178:0 %store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="622" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.3178:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit174

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="623" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.0175:0 %store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="624" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.0175:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit174

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="625" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.1176:0 %store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="626" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.1176:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit174

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="627" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="0"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.2171:0 %store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="628" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="0"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.2171:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit168

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="629" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.3172:0 %store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="630" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.3172:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit168

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="631" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.0169:0 %store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="632" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.0169:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit168

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="633" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.1170:0 %store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="634" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.1170:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit168

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="635" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.3228:0 %store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="636" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.3228:1 %br_ln115 = br void %V42.i.i22.i.i760.exit224

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="637" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.1226:0 %store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="638" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.1226:1 %br_ln115 = br void %V42.i.i22.i.i760.exit224

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="639" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.0225:0 %store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="640" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.0225:1 %br_ln115 = br void %V42.i.i22.i.i760.exit224

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="641" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.2227:0 %store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="642" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.2227:1 %br_ln115 = br void %V42.i.i22.i.i760.exit224

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="643" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="0"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.3222:0 %store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="644" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="0"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.3222:1 %br_ln115 = br void %V42.i.i22.i.i760.exit218

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="645" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.1220:0 %store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="646" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.1220:1 %br_ln115 = br void %V42.i.i22.i.i760.exit218

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="647" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.0219:0 %store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="648" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.0219:1 %br_ln115 = br void %V42.i.i22.i.i760.exit218

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="649" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.2221:0 %store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="650" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.2221:1 %br_ln115 = br void %V42.i.i22.i.i760.exit218

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="651" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.3243:0 %store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="652" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="0"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.3243:1 %br_ln115 = br void %V42.i.i22.i.i760.exit239

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="653" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.1241:0 %store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="654" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.1241:1 %br_ln115 = br void %V42.i.i22.i.i760.exit239

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="655" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.0240:0 %store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="656" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.0240:1 %br_ln115 = br void %V42.i.i22.i.i760.exit239

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="657" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.2242:0 %store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="658" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.2242:1 %br_ln115 = br void %V42.i.i22.i.i760.exit239

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="659" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="0"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.3237:0 %store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="660" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="0"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.3237:1 %br_ln115 = br void %V42.i.i22.i.i760.exit233

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="661" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.1235:0 %store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="662" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-2"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.1235:1 %br_ln115 = br void %V42.i.i22.i.i760.exit233

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="663" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.0234:0 %store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="664" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.0234:1 %br_ln115 = br void %V42.i.i22.i.i760.exit233

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="665" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.2236:0 %store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="666" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
<literal name="trunc_ln108" val="-1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.2236:1 %br_ln115 = br void %V42.i.i22.i.i760.exit233

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
