Protel Design System Design Rule Check
PCB File : C:\Users\jonat\OneDrive\Documents\GitHub\Altium-Designs\CPRacing Designs\Control Board\ControlBoard_v4.PcbDoc
Date     : 3/7/2019
Time     : 5:19:43 PM

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: DGND_BOT In net DGND On Bottom Layer
   Polygon named: AGND_BOT In net AGND On Bottom Layer
   Polygon named: DGND_TOP In net DGND On Top Layer
   Polygon named: AGND_TOP In net AGND On Top Layer

Processing Rule : Clearance Constraint (Gap=0.254mm) (InNamedPolygon('AGND_TOP')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.254mm) (InNamedPolygon('AGND_BOT')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.254mm) (InNamedPolygon('DGND_TOP')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.254mm) (InNamedPolygon('DGND_BOT')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.254mm) (InNamedPolygon('AGND_BOT')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.203mm) (InNetClass('All Nets')),(All)
   Violation between Clearance Constraint: (0.091mm < 0.203mm) Between Pad C25-2(144.275mm,59.125mm) on Bottom Layer And Track (142.925mm,59.125mm)(150.9mm,67.1mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.092mm < 0.203mm) Between Pad C28-1(114.125mm,109mm) on Top Layer And Track (114.275mm,110.2mm)(115.475mm,109mm) on Top Layer 
   Violation between Clearance Constraint: (0.157mm < 0.203mm) Between Pad FLASH-MH2(106.7mm,79.495mm) on Multi-Layer And Track (106.6mm,78.3mm)(107.16mm,78.86mm) on Top Layer 
   Violation between Clearance Constraint: (0.157mm < 0.203mm) Between Pad FLASH-MH2(106.7mm,79.495mm) on Multi-Layer And Track (107.16mm,78.86mm)(108.65mm,78.86mm) on Top Layer 
   Violation between Clearance Constraint: (0.16mm < 0.203mm) Between Pad FTDI-1(98.225mm,140.675mm) on Top Layer And Pad FTDI-2(98.225mm,141.325mm) on Top Layer 
   Violation between Clearance Constraint: (0.16mm < 0.203mm) Between Pad FTDI-15(90.975mm,149.125mm) on Top Layer And Pad FTDI-16(90.975mm,148.475mm) on Top Layer 
   Violation between Clearance Constraint: (0.16mm < 0.203mm) Between Pad FTDI-16(90.975mm,148.475mm) on Top Layer And Pad FTDI-17(90.975mm,147.825mm) on Top Layer 
   Violation between Clearance Constraint: (0.16mm < 0.203mm) Between Pad FTDI-17(90.975mm,147.825mm) on Top Layer And Pad FTDI-18(90.975mm,147.175mm) on Top Layer 
   Violation between Clearance Constraint: (0.16mm < 0.203mm) Between Pad FTDI-18(90.975mm,147.175mm) on Top Layer And Pad FTDI-19(90.975mm,146.525mm) on Top Layer 
   Violation between Clearance Constraint: (0.165mm < 0.203mm) Between Pad FTDI-18(90.975mm,147.175mm) on Top Layer And Track (90.975mm,147.825mm)(91.025mm,147.775mm) on Top Layer 
   Violation between Clearance Constraint: (0.165mm < 0.203mm) Between Pad FTDI-18(90.975mm,147.175mm) on Top Layer And Track (91.025mm,147.775mm)(92.6mm,147.775mm) on Top Layer 
   Violation between Clearance Constraint: (0.16mm < 0.203mm) Between Pad FTDI-2(98.225mm,141.325mm) on Top Layer And Pad FTDI-3(98.225mm,141.975mm) on Top Layer 
   Violation between Clearance Constraint: (0.16mm < 0.203mm) Between Pad FTDI-20(90.975mm,145.875mm) on Top Layer And Pad FTDI-21(90.975mm,145.225mm) on Top Layer 
   Violation between Clearance Constraint: (0.16mm < 0.203mm) Between Pad FTDI-21(90.975mm,145.225mm) on Top Layer And Pad FTDI-22(90.975mm,144.575mm) on Top Layer 
   Violation between Clearance Constraint: (0.16mm < 0.203mm) Between Pad FTDI-22(90.975mm,144.575mm) on Top Layer And Pad FTDI-23(90.975mm,143.925mm) on Top Layer 
   Violation between Clearance Constraint: (0.16mm < 0.203mm) Between Pad FTDI-23(90.975mm,143.925mm) on Top Layer And Pad FTDI-24(90.975mm,143.275mm) on Top Layer 
   Violation between Clearance Constraint: (0.16mm < 0.203mm) Between Pad FTDI-24(90.975mm,143.275mm) on Top Layer And Pad FTDI-25(90.975mm,142.625mm) on Top Layer 
   Violation between Clearance Constraint: (0.16mm < 0.203mm) Between Pad FTDI-26(90.975mm,141.975mm) on Top Layer And Pad FTDI-27(90.975mm,141.325mm) on Top Layer 
   Violation between Clearance Constraint: (0.16mm < 0.203mm) Between Pad FTDI-3(98.225mm,141.975mm) on Top Layer And Pad FTDI-4(98.225mm,142.625mm) on Top Layer 
   Violation between Clearance Constraint: (0.16mm < 0.203mm) Between Pad FTDI-3(98.225mm,141.975mm) on Top Layer And Track (96.421mm,141.379mm)(98.17mm,141.379mm) on Top Layer 
   Violation between Clearance Constraint: (0.16mm < 0.203mm) Between Pad FTDI-3(98.225mm,141.975mm) on Top Layer And Track (98.17mm,141.379mm)(98.225mm,141.325mm) on Top Layer 
   Violation between Clearance Constraint: (0.16mm < 0.203mm) Between Pad FTDI-4(98.225mm,142.625mm) on Top Layer And Pad FTDI-5(98.225mm,143.275mm) on Top Layer 
   Violation between Clearance Constraint: (0.16mm < 0.203mm) Between Pad FTDI-5(98.225mm,143.275mm) on Top Layer And Pad FTDI-6(98.225mm,143.925mm) on Top Layer 
   Violation between Clearance Constraint: (0.16mm < 0.203mm) Between Pad FTDI-6(98.225mm,143.925mm) on Top Layer And Pad FTDI-7(98.225mm,144.575mm) on Top Layer 
   Violation between Clearance Constraint: (0.16mm < 0.203mm) Between Pad FTDI-7(98.225mm,144.575mm) on Top Layer And Pad FTDI-8(98.225mm,145.225mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-1(120.475mm,83.35mm) on Top Layer And Pad MCU-2(120.975mm,83.35mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-10(124.975mm,83.35mm) on Top Layer And Pad MCU-11(125.475mm,83.35mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-10(124.975mm,83.35mm) on Top Layer And Pad MCU-9(124.475mm,83.35mm) on Top Layer 
   Violation between Clearance Constraint: (0.158mm < 0.203mm) Between Pad MCU-10(124.975mm,83.35mm) on Top Layer And Track (123.975mm,83.35mm)(124.475mm,83.35mm) on Top Layer 
   Violation between Clearance Constraint: (0.158mm < 0.203mm) Between Pad MCU-10(124.975mm,83.35mm) on Top Layer And Track (124.475mm,83.35mm)(124.475mm,84.775mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-11(125.475mm,83.35mm) on Top Layer And Pad MCU-12(125.975mm,83.35mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-12(125.975mm,83.35mm) on Top Layer And Pad MCU-13(126.475mm,83.35mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-13(126.475mm,83.35mm) on Top Layer And Pad MCU-14(126.975mm,83.35mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-14(126.975mm,83.35mm) on Top Layer And Pad MCU-15(127.475mm,83.35mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-15(127.475mm,83.35mm) on Top Layer And Pad MCU-16(127.975mm,83.35mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-2(120.975mm,83.35mm) on Top Layer And Pad MCU-3(121.475mm,83.35mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-21(129.975mm,87.35mm) on Top Layer And Pad MCU-22(129.975mm,87.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-22(129.975mm,87.85mm) on Top Layer And Pad MCU-23(129.975mm,88.35mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-23(129.975mm,88.35mm) on Top Layer And Pad MCU-24(129.975mm,88.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-24(129.975mm,88.85mm) on Top Layer And Pad MCU-25(129.975mm,89.35mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-25(129.975mm,89.35mm) on Top Layer And Pad MCU-26(129.975mm,89.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-26(129.975mm,89.85mm) on Top Layer And Pad MCU-27(129.975mm,90.35mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-27(129.975mm,90.35mm) on Top Layer And Pad MCU-28(129.975mm,90.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-28(129.975mm,90.85mm) on Top Layer And Pad MCU-29(129.975mm,91.35mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-29(129.975mm,91.35mm) on Top Layer And Pad MCU-30(129.975mm,91.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-3(121.475mm,83.35mm) on Top Layer And Pad MCU-4(121.975mm,83.35mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-30(129.975mm,91.85mm) on Top Layer And Pad MCU-31(129.975mm,92.35mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-31(129.975mm,92.35mm) on Top Layer And Pad MCU-32(129.975mm,92.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-33(127.975mm,94.85mm) on Top Layer And Pad MCU-34(127.475mm,94.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-34(127.475mm,94.85mm) on Top Layer And Pad MCU-35(126.975mm,94.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-35(126.975mm,94.85mm) on Top Layer And Pad MCU-36(126.475mm,94.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-36(126.475mm,94.85mm) on Top Layer And Pad MCU-37(125.975mm,94.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.198mm < 0.203mm) Between Pad MCU-36(126.475mm,94.85mm) on Top Layer And Track (125.975mm,94.85mm)(126mm,94.875mm) on Top Layer 
   Violation between Clearance Constraint: (0.198mm < 0.203mm) Between Pad MCU-36(126.475mm,94.85mm) on Top Layer And Track (126mm,94.875mm)(126mm,104.8mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-37(125.975mm,94.85mm) on Top Layer And Pad MCU-38(125.475mm,94.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-38(125.475mm,94.85mm) on Top Layer And Pad MCU-39(124.975mm,94.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-39(124.975mm,94.85mm) on Top Layer And Pad MCU-40(124.475mm,94.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-4(121.975mm,83.35mm) on Top Layer And Pad MCU-5(122.475mm,83.35mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-40(124.475mm,94.85mm) on Top Layer And Pad MCU-41(123.975mm,94.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.158mm < 0.203mm) Between Pad MCU-40(124.475mm,94.85mm) on Top Layer And Track (123.975mm,93.475mm)(123.975mm,94.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.158mm < 0.203mm) Between Pad MCU-40(124.475mm,94.85mm) on Top Layer And Track (123.975mm,94.85mm)(123.975mm,101.775mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-41(123.975mm,94.85mm) on Top Layer And Pad MCU-42(123.475mm,94.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-42(123.475mm,94.85mm) on Top Layer And Pad MCU-43(122.975mm,94.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.158mm < 0.203mm) Between Pad MCU-42(123.475mm,94.85mm) on Top Layer And Track (123.975mm,93.475mm)(123.975mm,94.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.158mm < 0.203mm) Between Pad MCU-42(123.475mm,94.85mm) on Top Layer And Track (123.975mm,94.85mm)(123.975mm,101.775mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-43(122.975mm,94.85mm) on Top Layer And Pad MCU-44(122.475mm,94.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-44(122.475mm,94.85mm) on Top Layer And Pad MCU-45(121.975mm,94.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-45(121.975mm,94.85mm) on Top Layer And Pad MCU-46(121.475mm,94.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-46(121.475mm,94.85mm) on Top Layer And Pad MCU-47(120.975mm,94.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-47(120.975mm,94.85mm) on Top Layer And Pad MCU-48(120.475mm,94.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-49(118.475mm,92.85mm) on Top Layer And Pad MCU-50(118.475mm,92.35mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-5(122.475mm,83.35mm) on Top Layer And Pad MCU-6(122.975mm,83.35mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-50(118.475mm,92.35mm) on Top Layer And Pad MCU-51(118.475mm,91.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-51(118.475mm,91.85mm) on Top Layer And Pad MCU-52(118.475mm,91.35mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-52(118.475mm,91.35mm) on Top Layer And Pad MCU-53(118.475mm,90.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-53(118.475mm,90.85mm) on Top Layer And Pad MCU-54(118.475mm,90.35mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-54(118.475mm,90.35mm) on Top Layer And Pad MCU-55(118.475mm,89.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-57(118.475mm,88.85mm) on Top Layer And Pad MCU-58(118.475mm,88.35mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-58(118.475mm,88.35mm) on Top Layer And Pad MCU-59(118.475mm,87.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-59(118.475mm,87.85mm) on Top Layer And Pad MCU-60(118.475mm,87.35mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-6(122.975mm,83.35mm) on Top Layer And Pad MCU-7(123.475mm,83.35mm) on Top Layer 
   Violation between Clearance Constraint: (0.158mm < 0.203mm) Between Pad MCU-6(122.975mm,83.35mm) on Top Layer And Track (123.475mm,83.35mm)(123.475mm,85.05mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-60(118.475mm,87.35mm) on Top Layer And Pad MCU-61(118.475mm,86.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-61(118.475mm,86.85mm) on Top Layer And Pad MCU-62(118.475mm,86.35mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-62(118.475mm,86.35mm) on Top Layer And Pad MCU-63(118.475mm,85.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad MCU-63(118.475mm,85.85mm) on Top Layer And Pad MCU-64(118.475mm,85.35mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.203mm) Between Pad N1-2(167.1mm,133.772mm) on Top Layer And Track (167.1mm,132.616mm)(167.1mm,133.378mm) on Top Layer 
   Violation between Clearance Constraint: (0.006mm < 0.203mm) Between Pad R1_M-1(111.775mm,70.6mm) on Top Layer And Track (108.7mm,68.613mm)(112.787mm,72.7mm) on Top Layer 
   Violation between Clearance Constraint: (0.175mm < 0.203mm) Between Pad R31-1(148.525mm,33.825mm) on Top Layer And Track (148.525mm,35.575mm)(148.525mm,38.925mm) on Top Layer 
   Violation between Clearance Constraint: (0.198mm < 0.203mm) Between Pad TP2-1(115mm,73.6mm) on Top Layer And Track (112.787mm,72.7mm)(119mm,72.7mm) on Top Layer 
   Violation between Clearance Constraint: (0.198mm < 0.203mm) Between Pad TP3-1(109.7mm,101.5mm) on Top Layer And Track (104.5mm,105.2mm)(108.8mm,100.9mm) on Top Layer 
   Violation between Clearance Constraint: (0.198mm < 0.203mm) Between Pad TP3-1(109.7mm,101.5mm) on Top Layer And Track (108.8mm,93.7mm)(108.8mm,100.9mm) on Top Layer 
   Violation between Clearance Constraint: (0.043mm < 0.203mm) Between Pad U14-8(126.97mm,109mm) on Top Layer And Track (125.7mm,109mm)(126.475mm,108.225mm) on Top Layer 
   Violation between Clearance Constraint: (0.043mm < 0.203mm) Between Pad U14-8(126.97mm,109mm) on Top Layer And Track (126.475mm,94.85mm)(126.475mm,108.225mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad U4-1(127.55mm,155.95mm) on Top Layer And Pad U4-2(127.55mm,156.45mm) on Top Layer 
   Violation between Clearance Constraint: (0.159mm < 0.203mm) Between Pad U4-1(127.55mm,155.95mm) on Top Layer And Track (127.55mm,156.45mm)(134.95mm,156.45mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad U4-2(127.55mm,156.45mm) on Top Layer And Pad U4-3(127.55mm,156.95mm) on Top Layer 
   Violation between Clearance Constraint: (0.159mm < 0.203mm) Between Pad U4-2(127.55mm,156.45mm) on Top Layer And Track (127.55mm,155.05mm)(127.55mm,155.95mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad U4-3(127.55mm,156.95mm) on Top Layer And Pad U4-4(127.55mm,157.45mm) on Top Layer 
   Violation between Clearance Constraint: (0.16mm < 0.203mm) Between Pad U4-3(127.55mm,156.95mm) on Top Layer And Track (127.55mm,156.45mm)(134.95mm,156.45mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad U4-6(124.45mm,156.95mm) on Top Layer And Pad U4-7(124.45mm,156.45mm) on Top Layer 
   Violation between Clearance Constraint: (0.16mm < 0.203mm) Between Pad U4-6(124.45mm,156.95mm) on Top Layer And Track (121.75mm,156.45mm)(124.45mm,156.45mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad U4-7(124.45mm,156.45mm) on Top Layer And Pad U4-8(124.45mm,155.95mm) on Top Layer 
   Violation between Clearance Constraint: (0.158mm < 0.203mm) Between Pad U4-7(124.45mm,156.45mm) on Top Layer And Track (119.45mm,155.95mm)(124.45mm,155.95mm) on Top Layer 
   Violation between Clearance Constraint: (0.158mm < 0.203mm) Between Pad U4-7(124.45mm,156.45mm) on Top Layer And Track (124.45mm,155.95mm)(124.525mm,155.875mm) on Top Layer 
   Violation between Clearance Constraint: (0.159mm < 0.203mm) Between Pad U4-8(124.45mm,155.95mm) on Top Layer And Track (121.75mm,156.45mm)(124.45mm,156.45mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad U9-1(94.15mm,72.25mm) on Bottom Layer And Pad U9-2(94.15mm,71.75mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad U9-2(94.15mm,71.75mm) on Bottom Layer And Pad U9-3(94.15mm,71.25mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad U9-3(94.15mm,71.25mm) on Bottom Layer And Pad U9-4(94.15mm,70.75mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.085mm < 0.203mm) Between Pad U9-4(94.15mm,70.75mm) on Bottom Layer And Track (92.75mm,71.25mm)(94.2mm,69.8mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad U9-5(91.05mm,70.75mm) on Bottom Layer And Pad U9-6(91.05mm,71.25mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad U9-6(91.05mm,71.25mm) on Bottom Layer And Pad U9-7(91.05mm,71.75mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.203mm) Between Pad U9-7(91.05mm,71.75mm) on Bottom Layer And Pad U9-8(91.05mm,72.25mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.162mm < 0.203mm) Between Pad U9-7(91.05mm,71.75mm) on Bottom Layer And Track (90.175mm,72.625mm)(90.55mm,72.25mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.158mm < 0.203mm) Between Pad U9-7(91.05mm,71.75mm) on Bottom Layer And Track (90.55mm,72.25mm)(91.05mm,72.25mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.158mm < 0.203mm) Between Pad U9-7(91.05mm,71.75mm) on Bottom Layer And Track (91.05mm,72.25mm)(91.685mm,72.25mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.124mm < 0.203mm) Between Pad X1-A10(161.2mm,58.4mm) on Multi-Layer And Track (159.3mm,58.5mm)(161.2mm,60.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.187mm < 0.203mm) Between Pad X1-A11(161.2mm,61.4mm) on Multi-Layer And Track (159.3mm,61.5mm)(160.6mm,62.8mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.006mm < 0.203mm) Between Pad X1-A11(161.2mm,61.4mm) on Multi-Layer And Track (159.57mm,61.603mm)(160.866mm,62.9mm) on Top Layer 
   Violation between Clearance Constraint: (0.173mm < 0.203mm) Between Pad X1-A11(161.2mm,61.4mm) on Multi-Layer And Track (160.6mm,62.8mm)(162.1mm,62.8mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.109mm < 0.203mm) Between Pad X1-A2(158.7mm,59.9mm) on Multi-Layer And Track (157.9mm,58.5mm)(159.3mm,58.5mm) on Top Layer 
   Violation between Clearance Constraint: (0.124mm < 0.203mm) Between Pad X1-A2(158.7mm,59.9mm) on Multi-Layer And Track (159.3mm,58.5mm)(161.2mm,60.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.185mm < 0.203mm) Between Pad X1-A20(164.2mm,64.4mm) on Multi-Layer And Track (166.7mm,62.9mm)(166.7mm,65.9mm) on Top Layer 
   Violation between Clearance Constraint: (0.028mm < 0.203mm) Between Pad X1-A21(164.2mm,67.4mm) on Multi-Layer And Track (162.6mm,68.8mm)(164.548mm,68.8mm) on Top Layer 
   Violation between Clearance Constraint: (0.071mm < 0.203mm) Between Pad X1-A21(164.2mm,67.4mm) on Multi-Layer And Track (164.548mm,68.8mm)(166.148mm,70.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.185mm < 0.203mm) Between Pad X1-A21(164.2mm,67.4mm) on Multi-Layer And Track (166.7mm,65.9mm)(166.7mm,68.9mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.006mm < 0.203mm) Between Pad X1-A22(164.2mm,70.4mm) on Multi-Layer And Track (164.548mm,68.8mm)(166.148mm,70.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.122mm < 0.203mm) Between Pad X1-A24(164.2mm,76.4mm) on Multi-Layer And Track (162.7mm,76.9mm)(163.8mm,78mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.164mm < 0.203mm) Between Pad X1-A25(164.2mm,79.4mm) on Multi-Layer And Track (162.7mm,76.9mm)(163.8mm,78mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.108mm < 0.203mm) Between Pad X1-A25(164.2mm,79.4mm) on Multi-Layer And Track (163.8mm,78mm)(164.7mm,78mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.187mm < 0.203mm) Between Pad X1-A25(164.2mm,79.4mm) on Multi-Layer And Track (164.7mm,77.9mm)(166.2mm,79.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.052mm < 0.203mm) Between Pad X1-A25(164.2mm,79.4mm) on Multi-Layer And Track (164.7mm,78mm)(166.1mm,79.4mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.006mm < 0.203mm) Between Pad X1-A26(166.7mm,56.9mm) on Multi-Layer And Track (165.49mm,52.408mm)(169.4mm,56.318mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.173mm < 0.203mm) Between Pad X1-A3(158.7mm,62.9mm) on Multi-Layer And Track (154.8mm,61.5mm)(159.3mm,61.5mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.006mm < 0.203mm) Between Pad X1-A3(158.7mm,62.9mm) on Multi-Layer And Track (156.903mm,61.603mm)(159.57mm,61.603mm) on Top Layer 
   Violation between Clearance Constraint: (0.187mm < 0.203mm) Between Pad X1-A3(158.7mm,62.9mm) on Multi-Layer And Track (159.3mm,61.5mm)(160.6mm,62.8mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.079mm < 0.203mm) Between Pad X1-A30(166.7mm,68.9mm) on Multi-Layer And Track (164.548mm,68.8mm)(166.148mm,70.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.128mm < 0.203mm) Between Pad X1-A30(166.7mm,68.9mm) on Multi-Layer And Track (166.148mm,70.4mm)(173.9mm,70.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.129mm < 0.203mm) Between Pad X1-A31(166.7mm,71.9mm) on Multi-Layer And Track (166.148mm,70.4mm)(173.9mm,70.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.187mm < 0.203mm) Between Pad X1-A33(166.7mm,77.9mm) on Multi-Layer And Track (164.7mm,77.9mm)(166.2mm,79.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.193mm < 0.203mm) Between Pad X1-A33(166.7mm,77.9mm) on Multi-Layer And Track (164.7mm,78mm)(166.1mm,79.4mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.17mm < 0.203mm) Between Pad X1-B10(161.2mm,102.9mm) on Multi-Layer And Track (159.225mm,102.9mm)(160.725mm,101.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.194mm < 0.203mm) Between Pad X1-B10(161.2mm,102.9mm) on Multi-Layer And Track (159.2mm,102.9mm)(160.1mm,103.8mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.194mm < 0.203mm) Between Pad X1-B10(161.2mm,102.9mm) on Multi-Layer And Track (160.1mm,103.8mm)(160.1mm,104.975mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.173mm < 0.203mm) Between Pad X1-B10(161.2mm,102.9mm) on Multi-Layer And Track (160.8mm,101.5mm)(161.9mm,101.5mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.187mm < 0.203mm) Between Pad X1-B15(164.2mm,99.9mm) on Multi-Layer And Track (164.7mm,101.4mm)(165.7mm,100.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.185mm < 0.203mm) Between Pad X1-B19(164.2mm,111.9mm) on Multi-Layer And Track (166.7mm,110.4mm)(166.7mm,113.4mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.187mm < 0.203mm) Between Pad X1-B2(158.7mm,98.4mm) on Multi-Layer And Track (159.1mm,100mm)(160.7mm,98.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.187mm < 0.203mm) Between Pad X1-B2(158.7mm,98.4mm) on Multi-Layer And Track (159.2mm,96.9mm)(160.7mm,98.4mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.118mm < 0.203mm) Between Pad X1-B21(166.7mm,98.4mm) on Multi-Layer And Track (164.2mm,97.8mm)(165.7mm,99.3mm) on Top Layer 
   Violation between Clearance Constraint: (0.118mm < 0.203mm) Between Pad X1-B21(166.7mm,98.4mm) on Multi-Layer And Track (165.7mm,99.3mm)(165.7mm,100.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.187mm < 0.203mm) Between Pad X1-B22(166.7mm,101.4mm) on Multi-Layer And Track (164.7mm,101.4mm)(165.7mm,100.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.187mm < 0.203mm) Between Pad X1-B22(166.7mm,101.4mm) on Multi-Layer And Track (165.7mm,99.3mm)(165.7mm,100.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.173mm < 0.203mm) Between Pad X1-B3(158.7mm,101.4mm) on Multi-Layer And Track (141.9mm,100mm)(159.1mm,100mm) on Top Layer 
   Violation between Clearance Constraint: (0.173mm < 0.203mm) Between Pad X1-B3(158.7mm,101.4mm) on Multi-Layer And Track (155.8mm,100mm)(159.3mm,100mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.187mm < 0.203mm) Between Pad X1-B3(158.7mm,101.4mm) on Multi-Layer And Track (159.3mm,100mm)(160.8mm,101.5mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.17mm < 0.203mm) Between Pad X1-B4(158.7mm,104.4mm) on Multi-Layer And Track (158.7mm,106.375mm)(160.1mm,104.975mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.187mm < 0.203mm) Between Pad X1-B4(158.7mm,104.4mm) on Multi-Layer And Track (159.2mm,102.9mm)(160.1mm,103.8mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.173mm < 0.203mm) Between Pad X1-B4(158.7mm,104.4mm) on Multi-Layer And Track (160.1mm,103.8mm)(160.1mm,104.975mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.187mm < 0.203mm) Between Pad X1-B8(161.2mm,96.9mm) on Multi-Layer And Track (159.2mm,96.9mm)(160.7mm,98.4mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.187mm < 0.203mm) Between Pad X1-B9(161.2mm,99.9mm) on Multi-Layer And Track (159.1mm,100mm)(160.7mm,98.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.187mm < 0.203mm) Between Pad X1-B9(161.2mm,99.9mm) on Multi-Layer And Track (159.3mm,100mm)(160.8mm,101.5mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.123mm < 0.203mm) Between Pad X1-RH(173.2mm,120.65mm) on Multi-Layer And Track (171.3mm,151.7mm)(171.3mm,110.2mm) on Top Layer 
   Violation between Clearance Constraint: (0.16mm < 0.203mm) Between Pad Y1-COIL2(138.425mm,45.8mm) on Multi-Layer And Track (135.015mm,44.3mm)(138.815mm,48.1mm) on Top Layer 
   Violation between Clearance Constraint: (0.179mm < 0.203mm) Between Pad Y1-NC(133.475mm,40.3mm) on Multi-Layer And Track (89mm,38.6mm)(137.1mm,38.6mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.179mm < 0.203mm) Between Pad Y1-NO(137.275mm,36.8mm) on Multi-Layer And Track (131mm,38.5mm)(138.4mm,38.5mm) on Top Layer 
   Violation between Clearance Constraint: (0.179mm < 0.203mm) Between Pad Y2-NC(122.675mm,40.3mm) on Multi-Layer And Track (89mm,38.6mm)(137.1mm,38.6mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.178mm < 0.203mm) Between Pad Y3-NO(115.675mm,36.9mm) on Multi-Layer And Track (89mm,38.6mm)(137.1mm,38.6mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.059mm < 0.203mm) Between Pad Y3-NO(115.675mm,36.9mm) on Multi-Layer And Track (95.4mm,38.4mm)(124.1mm,38.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.178mm < 0.203mm) Between Pad Y4-NO(104.875mm,36.9mm) on Multi-Layer And Track (89mm,38.6mm)(137.1mm,38.6mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.059mm < 0.203mm) Between Pad Y4-NO(104.875mm,36.9mm) on Multi-Layer And Track (95.4mm,38.4mm)(124.1mm,38.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.179mm < 0.203mm) Between Pad Y5-NC(90.175mm,40.3mm) on Multi-Layer And Track (89mm,38.6mm)(137.1mm,38.6mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.092mm < 0.203mm) Between Track (102.9mm,98.4mm)(158.1mm,98.4mm) on Bottom Layer And Via (130.5mm,97.8mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.192mm < 0.203mm) Between Track (102.9mm,98.4mm)(158.1mm,98.4mm) on Bottom Layer And Via (133.9mm,97.7mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.1mm < 0.203mm) Between Track (107.314mm,68.314mm)(113.56mm,74.56mm) on Top Layer And Track (107.6mm,66.405mm)(107.6mm,68.1mm) on Top Layer 
   Violation between Clearance Constraint: (0.1mm < 0.203mm) Between Track (107.314mm,68.314mm)(113.56mm,74.56mm) on Top Layer And Track (107.6mm,68.1mm)(113.3mm,73.8mm) on Top Layer 
   Violation between Clearance Constraint: (0.186mm < 0.203mm) Between Track (107.314mm,68.314mm)(113.56mm,74.56mm) on Top Layer And Track (112.8mm,75mm)(117.1mm,75mm) on Top Layer 
   Violation between Clearance Constraint: (0.1mm < 0.203mm) Between Track (107.314mm,68.314mm)(113.56mm,74.56mm) on Top Layer And Track (113.3mm,73.8mm)(118mm,73.8mm) on Top Layer 
   Violation between Clearance Constraint: (0.103mm < 0.203mm) Between Track (107.6mm,66.405mm)(107.6mm,68.1mm) on Top Layer And Track (96.614mm,68.314mm)(107.314mm,68.314mm) on Top Layer 
   Violation between Clearance Constraint: (0.161mm < 0.203mm) Between Track (107.6mm,68.1mm)(113.3mm,73.8mm) on Top Layer And Track (108.7mm,62.9mm)(108.7mm,68.613mm) on Top Layer 
   Violation between Clearance Constraint: (0.161mm < 0.203mm) Between Track (107.6mm,68.1mm)(113.3mm,73.8mm) on Top Layer And Track (108.7mm,68.613mm)(112.787mm,72.7mm) on Top Layer 
   Violation between Clearance Constraint: (0.161mm < 0.203mm) Between Track (107.6mm,68.1mm)(113.3mm,73.8mm) on Top Layer And Track (112.787mm,72.7mm)(119mm,72.7mm) on Top Layer 
   Violation between Clearance Constraint: (0.103mm < 0.203mm) Between Track (107.6mm,68.1mm)(113.3mm,73.8mm) on Top Layer And Track (96.614mm,68.314mm)(107.314mm,68.314mm) on Top Layer 
   Violation between Clearance Constraint: (0.056mm < 0.203mm) Between Track (109.464mm,91.336mm)(118.461mm,91.336mm) on Top Layer And Via (110mm,91.9mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.1mm < 0.203mm) Between Track (112.47mm,82.67mm)(116.15mm,86.35mm) on Top Layer And Track (115.7mm,81mm)(115.7mm,85.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.1mm < 0.203mm) Between Track (112.47mm,82.67mm)(116.15mm,86.35mm) on Top Layer And Track (115.7mm,85.4mm)(116.15mm,85.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.1mm < 0.203mm) Between Track (112.47mm,82.67mm)(116.15mm,86.35mm) on Top Layer And Track (116.15mm,85.85mm)(118.475mm,85.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.186mm < 0.203mm) Between Track (112.8mm,75mm)(117.1mm,75mm) on Top Layer And Track (113.56mm,74.56mm)(117.46mm,74.56mm) on Top Layer 
   Violation between Clearance Constraint: (0.186mm < 0.203mm) Between Track (113.56mm,74.56mm)(117.46mm,74.56mm) on Top Layer And Track (117.1mm,75mm)(120.975mm,78.875mm) on Top Layer 
   Violation between Clearance Constraint: (0.142mm < 0.203mm) Between Track (117.425mm,63.85mm)(151.35mm,63.85mm) on Top Layer And Via (121.5mm,63.2mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.146mm < 0.203mm) Between Track (117mm,96.7mm)(119.4mm,96.7mm) on Top Layer And Track (118.1mm,97.7mm)(118.7mm,97.1mm) on Top Layer 
   Violation between Clearance Constraint: (0.146mm < 0.203mm) Between Track (117mm,96.7mm)(119.4mm,96.7mm) on Top Layer And Track (118.7mm,97.1mm)(119.6mm,97.1mm) on Top Layer 
   Violation between Clearance Constraint: (0.17mm < 0.203mm) Between Track (117mm,96.7mm)(119.4mm,96.7mm) on Top Layer And Track (119.6mm,97.1mm)(120.975mm,95.725mm) on Top Layer 
   Violation between Clearance Constraint: (0.146mm < 0.203mm) Between Track (118.7mm,97.1mm)(119.6mm,97.1mm) on Top Layer And Track (119.4mm,96.7mm)(120.475mm,95.625mm) on Top Layer 
   Violation between Clearance Constraint: (0.118mm < 0.203mm) Between Track (119.45mm,155.95mm)(124.45mm,155.95mm) on Top Layer And Track (121.4mm,156.8mm)(121.75mm,156.45mm) on Top Layer 
   Violation between Clearance Constraint: (0.118mm < 0.203mm) Between Track (119.45mm,155.95mm)(124.45mm,155.95mm) on Top Layer And Track (121.75mm,156.45mm)(124.45mm,156.45mm) on Top Layer 
   Violation between Clearance Constraint: (0.146mm < 0.203mm) Between Track (119.4mm,83.43mm)(119.4mm,93.6mm) on Bottom Layer And Track (119.8mm,83.7mm)(119.8mm,93.4mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.146mm < 0.203mm) Between Track (119.4mm,83.43mm)(119.4mm,93.6mm) on Bottom Layer And Track (119.8mm,83.7mm)(122.8mm,80.7mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.146mm < 0.203mm) Between Track (119.4mm,83.43mm)(119.4mm,93.6mm) on Bottom Layer And Track (119.8mm,93.4mm)(122.9mm,96.5mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.146mm < 0.203mm) Between Track (119.4mm,83.43mm)(119.4mm,93.6mm) on Bottom Layer And Track (119mm,81.3mm)(119mm,93.7mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.1mm < 0.203mm) Between Track (119.4mm,83.43mm)(119.4mm,93.6mm) on Bottom Layer And Track (119mm,93.7mm)(123.1mm,97.8mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.146mm < 0.203mm) Between Track (119.4mm,83.43mm)(122.3mm,80.53mm) on Bottom Layer And Track (119mm,81.3mm)(119mm,93.7mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.17mm < 0.203mm) Between Track (119.4mm,93.6mm)(122.8mm,97mm) on Bottom Layer And Track (119.8mm,83.7mm)(119.8mm,93.4mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.17mm < 0.203mm) Between Track (119.4mm,93.6mm)(122.8mm,97mm) on Bottom Layer And Track (119.8mm,93.4mm)(122.9mm,96.5mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.146mm < 0.203mm) Between Track (119.4mm,93.6mm)(122.8mm,97mm) on Bottom Layer And Track (119mm,81.3mm)(119mm,93.7mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.1mm < 0.203mm) Between Track (119.4mm,93.6mm)(122.8mm,97mm) on Bottom Layer And Track (119mm,93.7mm)(123.1mm,97.8mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.17mm < 0.203mm) Between Track (119.4mm,93.6mm)(122.8mm,97mm) on Bottom Layer And Track (122.9mm,96.5mm)(135.5mm,96.5mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.17mm < 0.203mm) Between Track (119.4mm,96.7mm)(120.475mm,95.625mm) on Top Layer And Track (119.6mm,97.1mm)(120.975mm,95.725mm) on Top Layer 
   Violation between Clearance Constraint: (0.17mm < 0.203mm) Between Track (119.6mm,97.1mm)(120.975mm,95.725mm) on Top Layer And Track (120.475mm,94.85mm)(120.475mm,95.625mm) on Top Layer 
   Violation between Clearance Constraint: (0.146mm < 0.203mm) Between Track (119.8mm,83.7mm)(119.8mm,93.4mm) on Bottom Layer And Track (120.2mm,84mm)(120.2mm,93.1mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.146mm < 0.203mm) Between Track (119.8mm,83.7mm)(119.8mm,93.4mm) on Bottom Layer And Track (120.2mm,84mm)(123.325mm,80.875mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.146mm < 0.203mm) Between Track (119.8mm,83.7mm)(119.8mm,93.4mm) on Bottom Layer And Track (120.2mm,93.1mm)(123.1mm,96mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.1mm < 0.203mm) Between Track (119mm,93.7mm)(123.1mm,97.8mm) on Bottom Layer And Track (122.8mm,97mm)(133.2mm,97mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.17mm < 0.203mm) Between Track (120.2mm,93.1mm)(123.1mm,96mm) on Bottom Layer And Track (120.7mm,84.3mm)(120.7mm,93mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.17mm < 0.203mm) Between Track (120.2mm,93.1mm)(123.1mm,96mm) on Bottom Layer And Track (120.7mm,93mm)(123.2mm,95.5mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.17mm < 0.203mm) Between Track (120.2mm,93.1mm)(123.1mm,96mm) on Bottom Layer And Track (123.2mm,95.5mm)(140.565mm,95.5mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.118mm < 0.203mm) Between Track (121.75mm,156.45mm)(124.45mm,156.45mm) on Top Layer And Track (124.45mm,155.95mm)(124.525mm,155.875mm) on Top Layer 
   Violation between Clearance Constraint: (0.197mm < 0.203mm) Between Track (121.75mm,156.45mm)(124.45mm,156.45mm) on Top Layer And Track (124.525mm,152.2mm)(124.525mm,155.875mm) on Top Layer 
   Violation between Clearance Constraint: (0.192mm < 0.203mm) Between Track (122.1mm,155.2mm)(122.1mm,162.4mm) on Bottom Layer And Via (121.4mm,156.8mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.181mm < 0.203mm) Between Track (122.89mm,98.11mm)(123.475mm,97.525mm) on Top Layer And Track (123.975mm,94.85mm)(123.975mm,101.775mm) on Top Layer 
   Violation between Clearance Constraint: (0.181mm < 0.203mm) Between Track (122.975mm,76.675mm)(122.975mm,83.35mm) on Top Layer And Track (123.475mm,83.35mm)(123.475mm,85.05mm) on Top Layer 
   Violation between Clearance Constraint: (0.181mm < 0.203mm) Between Track (123.475mm,94.85mm)(123.475mm,97.525mm) on Top Layer And Track (123.975mm,93.475mm)(123.975mm,94.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.181mm < 0.203mm) Between Track (123.475mm,94.85mm)(123.475mm,97.525mm) on Top Layer And Track (123.975mm,94.85mm)(123.975mm,101.775mm) on Top Layer 
   Violation between Clearance Constraint: (0.181mm < 0.203mm) Between Track (123.975mm,83.35mm)(124.475mm,83.35mm) on Top Layer And Track (124.975mm,83.35mm)(124.975mm,84.314mm) on Top Layer 
   Violation between Clearance Constraint: (0.181mm < 0.203mm) Between Track (123.975mm,93.475mm)(123.975mm,94.85mm) on Top Layer And Track (124.475mm,93.925mm)(124.475mm,94.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.181mm < 0.203mm) Between Track (123.975mm,93.475mm)(123.975mm,94.85mm) on Top Layer And Track (124.475mm,93.925mm)(124.975mm,93.425mm) on Top Layer 
   Violation between Clearance Constraint: (0.181mm < 0.203mm) Between Track (123.975mm,94.85mm)(123.975mm,101.775mm) on Top Layer And Track (124.475mm,93.925mm)(124.475mm,94.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.181mm < 0.203mm) Between Track (124.475mm,83.35mm)(124.475mm,84.775mm) on Top Layer And Track (124.975mm,83.35mm)(124.975mm,84.314mm) on Top Layer 
   Violation between Clearance Constraint: (0.181mm < 0.203mm) Between Track (124.475mm,83.35mm)(124.475mm,84.775mm) on Top Layer And Track (124.975mm,84.314mm)(125.89mm,85.229mm) on Top Layer 
   Violation between Clearance Constraint: (0.165mm < 0.203mm) Between Track (124.475mm,93.925mm)(124.475mm,94.85mm) on Top Layer And Via (124.025mm,93.425mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.164mm < 0.203mm) Between Track (124.475mm,93.925mm)(124.975mm,93.425mm) on Top Layer And Via (124.025mm,93.425mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.188mm < 0.203mm) Between Track (124.975mm,83.35mm)(124.975mm,84.314mm) on Top Layer And Via (124.6mm,84.9mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.171mm < 0.203mm) Between Track (124.975mm,84.314mm)(125.89mm,85.229mm) on Top Layer And Via (124.6mm,84.9mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.192mm < 0.203mm) Between Track (125.3mm,61.7mm)(132.4mm,61.7mm) on Top Layer And Via (130.6mm,61mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.119mm < 0.203mm) Between Track (127.55mm,155.05mm)(127.55mm,155.95mm) on Top Layer And Track (127.55mm,156.45mm)(134.95mm,156.45mm) on Top Layer 
   Violation between Clearance Constraint: (0.125mm < 0.203mm) Between Track (132.364mm,20.464mm)(164.308mm,52.408mm) on Bottom Layer And Track (156mm,53.9mm)(163.7mm,53.9mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.125mm < 0.203mm) Between Track (132.364mm,20.464mm)(164.308mm,52.408mm) on Bottom Layer And Track (163.7mm,53.9mm)(166.7mm,56.9mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.118mm < 0.203mm) Between Track (140.2mm,33.9mm)(158.7mm,52.4mm) on Top Layer And Track (148.525mm,35.575mm)(148.525mm,38.925mm) on Top Layer 
   Violation between Clearance Constraint: (0.118mm < 0.203mm) Between Track (140.2mm,33.9mm)(158.7mm,52.4mm) on Top Layer And Track (148.525mm,38.925mm)(151.6mm,42mm) on Top Layer 
   Violation between Clearance Constraint: (0.118mm < 0.203mm) Between Track (140.2mm,33.9mm)(158.7mm,52.4mm) on Top Layer And Track (151.6mm,42mm)(154.85mm,42mm) on Top Layer 
   Violation between Clearance Constraint: (0.202mm < 0.203mm) Between Track (140.9mm,8.7mm)(143mm,10.8mm) on Top Layer And Track (87mm,8.1mm)(150.1mm,8.1mm) on Top Layer 
   Violation between Clearance Constraint: (0.192mm < 0.203mm) Between Track (143.15mm,91.6mm)(147.6mm,91.6mm) on Top Layer And Via (146.3mm,90.9mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.192mm < 0.203mm) Between Track (151.1mm,82.4mm)(151.1mm,88.1mm) on Bottom Layer And Via (151.8mm,83.5mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.095mm < 0.203mm) Between Track (153.1mm,59.9mm)(158.7mm,59.9mm) on Bottom Layer And Track (154.1mm,56.4mm)(156.1mm,58.4mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.095mm < 0.203mm) Between Track (153.1mm,59.9mm)(158.7mm,59.9mm) on Bottom Layer And Track (156.1mm,58.4mm)(161.2mm,58.4mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.199mm < 0.203mm) Between Track (154mm,89mm)(158.475mm,84.525mm) on Bottom Layer And Via (157.6mm,86.4mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.15mm < 0.203mm) Between Track (155.8mm,39.7mm)(171.7mm,55.6mm) on Bottom Layer And Track (157.7mm,37.2mm)(157.7mm,39.4mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.15mm < 0.203mm) Between Track (155.8mm,39.7mm)(171.7mm,55.6mm) on Bottom Layer And Track (157.7mm,39.4mm)(173.2mm,54.9mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.095mm < 0.203mm) Between Track (155.8mm,39.7mm)(171.7mm,55.6mm) on Bottom Layer And Track (173.2mm,54.9mm)(173.2mm,82.3mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.125mm < 0.203mm) Between Track (156mm,53.9mm)(163.7mm,53.9mm) on Bottom Layer And Track (164.308mm,52.408mm)(165.49mm,52.408mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.15mm < 0.203mm) Between Track (157.7mm,39.4mm)(173.2mm,54.9mm) on Bottom Layer And Track (171.7mm,55.6mm)(171.7mm,64.8mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.195mm < 0.203mm) Between Track (157.9mm,58.5mm)(159.3mm,58.5mm) on Top Layer And Track (158.7mm,52.4mm)(158.7mm,56.9mm) on Top Layer 
   Violation between Clearance Constraint: (0.125mm < 0.203mm) Between Track (163.7mm,53.9mm)(166.7mm,56.9mm) on Bottom Layer And Track (164.308mm,52.408mm)(165.49mm,52.408mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.072mm < 0.203mm) Between Track (164.7mm,101.4mm)(165.7mm,100.4mm) on Top Layer And Track (166.7mm,101.4mm)(168.7mm,101.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.072mm < 0.203mm) Between Track (165.7mm,99.3mm)(165.7mm,100.4mm) on Top Layer And Track (166.7mm,101.4mm)(168.7mm,101.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.157mm < 0.203mm) Between Track (166.7mm,104.4mm)(168.4mm,106.1mm) on Bottom Layer And Track (169.1mm,103.8mm)(169.1mm,115.2mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.157mm < 0.203mm) Between Track (167.4mm,115.3mm)(168.4mm,114.3mm) on Bottom Layer And Track (169.1mm,103.8mm)(169.1mm,115.2mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.157mm < 0.203mm) Between Track (168.4mm,106.1mm)(168.4mm,114.3mm) on Bottom Layer And Track (169.1mm,103.8mm)(169.1mm,115.2mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.199mm < 0.203mm) Between Track (169.8mm,104.5mm)(173.5mm,100.8mm) on Bottom Layer And Via (170.9mm,102.4mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.199mm < 0.203mm) Between Track (169mm,88.9mm)(171.9mm,86mm) on Bottom Layer And Via (169.9mm,89mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.095mm < 0.203mm) Between Track (170.775mm,65.725mm)(171.7mm,64.8mm) on Bottom Layer And Track (173.2mm,54.9mm)(173.2mm,82.3mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.17mm < 0.203mm) Between Track (170.8mm,110.1mm)(173.5mm,107.4mm) on Top Layer And Track (171.3mm,110.2mm)(174.3mm,107.2mm) on Top Layer 
   Violation between Clearance Constraint: (0.17mm < 0.203mm) Between Track (170.8mm,110.1mm)(173.5mm,107.4mm) on Top Layer And Track (171.3mm,151.7mm)(171.3mm,110.2mm) on Top Layer 
   Violation between Clearance Constraint: (0.17mm < 0.203mm) Between Track (171.3mm,110.2mm)(174.3mm,107.2mm) on Top Layer And Track (173.5mm,94.5mm)(173.5mm,107.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.095mm < 0.203mm) Between Track (171.7mm,55.6mm)(171.7mm,64.8mm) on Bottom Layer And Track (173.2mm,54.9mm)(173.2mm,82.3mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.182mm < 0.203mm) Between Track (83.1mm,60.2mm)(83.1mm,117.5mm) on Bottom Layer And Via (83.854mm,115.5mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.202mm < 0.203mm) Between Track (83.3mm,13.9mm)(88.5mm,8.7mm) on Top Layer And Track (87mm,8.1mm)(150.1mm,8.1mm) on Top Layer 
   Violation between Clearance Constraint: (0.182mm < 0.203mm) Between Track (83.854mm,115.5mm)(83.854mm,119.779mm) on Top Layer And Via (83.1mm,117.5mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.181mm < 0.203mm) Between Track (87.925mm,71.75mm)(91.05mm,71.75mm) on Bottom Layer And Track (90.175mm,72.625mm)(90.55mm,72.25mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.181mm < 0.203mm) Between Track (87.925mm,71.75mm)(91.05mm,71.75mm) on Bottom Layer And Track (90.55mm,72.25mm)(91.05mm,72.25mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.181mm < 0.203mm) Between Track (87.925mm,71.75mm)(91.05mm,71.75mm) on Bottom Layer And Track (91.05mm,72.25mm)(91.685mm,72.25mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.202mm < 0.203mm) Between Track (87mm,8.1mm)(150.1mm,8.1mm) on Top Layer And Track (88.5mm,8.7mm)(140.9mm,8.7mm) on Top Layer 
   Violation between Clearance Constraint: (0.178mm < 0.203mm) Between Track (88.5mm,149.2mm)(89.684mm,149.2mm) on Top Layer And Via (89.3mm,148.45mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.1mm < 0.203mm) Between Track (91.05mm,71.25mm)(92.75mm,71.25mm) on Bottom Layer And Track (92.5mm,72mm)(93.25mm,71.25mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.181mm < 0.203mm) Between Track (91.685mm,72.25mm)(92mm,72.565mm) on Bottom Layer And Track (92.5mm,72mm)(92.5mm,73.1mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.181mm < 0.203mm) Between Track (92.5mm,72mm)(92.5mm,73.1mm) on Bottom Layer And Track (92mm,72.565mm)(92mm,74.55mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.1mm < 0.203mm) Between Track (92.5mm,72mm)(93.25mm,71.25mm) on Bottom Layer And Track (92.75mm,71.25mm)(94.2mm,69.8mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.181mm < 0.203mm) Between Track (92.5mm,73.1mm)(93.4mm,74mm) on Bottom Layer And Track (92mm,72.565mm)(92mm,74.55mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.1mm < 0.203mm) Between Track (92.75mm,71.25mm)(94.2mm,69.8mm) on Bottom Layer And Track (93.25mm,71.25mm)(94.15mm,71.25mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.094mm < 0.203mm) Between Track (93.2mm,30.8mm)(99.3mm,36.9mm) on Top Layer And Track (95.4mm,38.4mm)(124.1mm,38.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.129mm < 0.203mm) Between Track (94.6mm,55.8mm)(153.5mm,55.8mm) on Top Layer And Via (135.695mm,55.1mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.192mm < 0.203mm) Between Track (94.6mm,74mm)(111.8mm,74mm) on Top Layer And Via (97.35mm,73.3mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.192mm < 0.203mm) Between Track (94.6mm,74mm)(111.8mm,74mm) on Top Layer And Via (97.6mm,74.7mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.192mm < 0.203mm) Between Track (94.6mm,74mm)(111.8mm,74mm) on Top Layer And Via (99.5mm,73.3mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.094mm < 0.203mm) Between Track (95.4mm,38.4mm)(124.1mm,38.4mm) on Top Layer And Track (99.3mm,36.9mm)(104.875mm,36.9mm) on Top Layer 
   Violation between Clearance Constraint: (0.006mm < 0.203mm) Between Track (96.614mm,68.314mm)(107.314mm,68.314mm) on Top Layer And Via (99.3mm,67.8mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.192mm < 0.203mm) Between Track (98.7mm,95.5mm)(100mm,95.5mm) on Bottom Layer And Via (99.6mm,96.2mm) from Top Layer to Bottom Layer 
Rule Violations :287

Processing Rule : Clearance Constraint (Gap=0.254mm) (InNamedPolygon('AGND_BOT')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.254mm) (InNamedPolygon('AGND_BOT')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.254mm) (InNamedPolygon('AGND_BOT')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.255mm) (InNamedPolygon('AGND_BOT')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.255mm) (InNamedPolygon('AGND_TOP')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.254mm) (InNamedPolygon('AGND_TOP')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.254mm) (InNamedPolygon('AGND_TOP')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Pad N1-2(167.1mm,133.772mm) on Top Layer And Track (167.1mm,132.616mm)(167.1mm,133.378mm) on Top Layer Location : [X = 167.1mm][Y = 133.464mm]
Rule Violations :1

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net AGND Between Via (161.3mm,130.9mm) from Top Layer to Bottom Layer And Pad N1-2(167.1mm,133.772mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD6_1 Between Pad R31-2(148.525mm,35.575mm) on Top Layer And Pad T1-4(151.825mm,35.595mm) on Top Layer 
Rule Violations :2

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Shelved  (AGND_BOT) on Bottom Layer 
   Violation between Modified Polygon: Polygon Shelved  (AGND_TOP) on Top Layer 
   Violation between Modified Polygon: Polygon Shelved  (DGND_BOT) on Bottom Layer 
   Violation between Modified Polygon: Polygon Shelved  (DGND_TOP) on Top Layer 
Rule Violations :4

Processing Rule : Width Constraint (Min=0.254mm) (Max=3.81mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.381mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.254mm) (Max=6.274mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad C1_G-1(98.7mm,110mm) on Top Layer And Pad C1_G-2(97.35mm,110mm) on Top Layer [Top Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad C1_M-1(105.125mm,65.175mm) on Top Layer And Pad C1_M-2(105.125mm,63.825mm) on Top Layer [Top Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad C10-1(91.81mm,155.3mm) on Bottom Layer And Pad C10-2(90.46mm,155.3mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad C11-1(94.1mm,146.425mm) on Bottom Layer And Pad C11-2(94.1mm,147.775mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.046mm < 0.254mm) Between Pad C12-1(122.7mm,145.7mm) on Top Layer And Pad C12-2(121.1mm,145.7mm) on Top Layer [Top Solder] Mask Sliver [0.046mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.046mm < 0.254mm) Between Pad C13-1(120.66mm,140.255mm) on Top Layer And Pad C13-2(119.06mm,140.255mm) on Top Layer [Top Solder] Mask Sliver [0.046mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.046mm < 0.254mm) Between Pad C14-1(158.45mm,137.724mm) on Top Layer And Pad C14-2(160.05mm,137.724mm) on Top Layer [Top Solder] Mask Sliver [0.046mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.046mm < 0.254mm) Between Pad C15-1(144.425mm,177.425mm) on Top Layer And Pad C15-2(142.825mm,177.425mm) on Top Layer [Top Solder] Mask Sliver [0.046mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad C17-1(125.875mm,152.2mm) on Top Layer And Pad C17-2(124.525mm,152.2mm) on Top Layer [Top Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad C18-1(135.175mm,147.9mm) on Top Layer And Pad C18-2(133.825mm,147.9mm) on Top Layer [Top Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Pad C18-1(135.175mm,147.9mm) on Top Layer And Via (135.7mm,146.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad C19-1(140.275mm,147.9mm) on Top Layer And Pad C19-2(138.925mm,147.9mm) on Top Layer [Top Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad C2_G-1(96.025mm,105.375mm) on Bottom Layer And Pad C2_G-2(96.025mm,104.025mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad C2_M-1(108.65mm,62.5mm) on Bottom Layer And Pad C2_M-2(110mm,62.5mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad C20-1(133.525mm,158.8mm) on Top Layer And Pad C20-2(134.875mm,158.8mm) on Top Layer [Top Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad C21-1(115.875mm,149.3mm) on Top Layer And Pad C21-2(114.525mm,149.3mm) on Top Layer [Top Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad C22-1(129.7mm,149.375mm) on Top Layer And Pad C22-2(129.7mm,148.025mm) on Top Layer [Top Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad C23-1(89.325mm,74.4mm) on Bottom Layer And Pad C23-2(90.675mm,74.4mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad C24-1(85.825mm,97.45mm) on Top Layer And Pad C24-2(87.175mm,97.45mm) on Top Layer [Top Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad C25-1(142.925mm,59.125mm) on Bottom Layer And Pad C25-2(144.275mm,59.125mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad C26-1(134.6mm,116.3mm) on Bottom Layer And Pad C26-2(133.25mm,116.3mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad C27-1(90.475mm,118.1mm) on Bottom Layer And Pad C27-2(91.825mm,118.1mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad C28-1(114.125mm,109mm) on Top Layer And Pad C28-2(115.475mm,109mm) on Top Layer [Top Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.046mm < 0.254mm) Between Pad C29-1(143.935mm,161.31mm) on Top Layer And Pad C29-2(142.335mm,161.31mm) on Top Layer [Top Solder] Mask Sliver [0.046mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad C30-1(111.9mm,162.475mm) on Top Layer And Pad C30-2(111.9mm,161.125mm) on Top Layer [Top Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.046mm < 0.254mm) Between Pad C3-1(139.9mm,122.855mm) on Top Layer And Pad C3-2(141.5mm,122.855mm) on Top Layer [Top Solder] Mask Sliver [0.046mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.046mm < 0.254mm) Between Pad C4-1(141mm,126.8mm) on Top Layer And Pad C4-2(141mm,125.2mm) on Top Layer [Top Solder] Mask Sliver [0.046mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad C5-1(100.3mm,82.63mm) on Bottom Layer And Pad C5-2(100.3mm,83.98mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad C6-1(122.8mm,87.775mm) on Bottom Layer And Pad C6-2(122.8mm,86.425mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.14mm < 0.254mm) Between Pad C6-2(122.8mm,86.425mm) on Bottom Layer And Via (123.325mm,85.2mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.14mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad C7-1(124.975mm,87.69mm) on Bottom Layer And Pad C7-2(124.975mm,86.34mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad C8-1(125.375mm,92mm) on Bottom Layer And Pad C8-2(124.025mm,92mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad C9-1(94.8mm,141.35mm) on Bottom Layer And Pad C9-2(94.8mm,140mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.215mm < 0.254mm) Between Pad FLASH-1(104.75mm,83.94mm) on Top Layer And Via (102.7mm,83.95mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.215mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.215mm < 0.254mm) Between Pad FTDI-16(90.975mm,148.475mm) on Top Layer And Via (89.3mm,148.45mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.215mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.241mm < 0.254mm) Between Pad FTDI-16(90.975mm,148.475mm) on Top Layer And Via (92.6mm,147.775mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.241mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Pad FTDI-17(90.975mm,147.825mm) on Top Layer And Via (92.6mm,147.775mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad FTDI-18(90.975mm,147.175mm) on Top Layer And Via (92.6mm,147.775mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.21mm < 0.254mm) Between Pad FTDI-22(90.975mm,144.575mm) on Top Layer And Via (92.645mm,144.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.21mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.218mm < 0.254mm) Between Pad FTDI-23(90.975mm,143.925mm) on Top Layer And Via (92.645mm,144.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad J1-10(78.8mm,147.87mm) on Bottom Layer And Pad J1-11(78.8mm,150.27mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad MCU-10(124.975mm,83.35mm) on Top Layer And Via (124.6mm,84.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad MCU-37(125.975mm,94.85mm) on Top Layer And Via (125.5mm,93.425mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.115mm < 0.254mm) Between Pad MCU-38(125.475mm,94.85mm) on Top Layer And Via (125.5mm,93.425mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.115mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.163mm < 0.254mm) Between Pad MCU-39(124.975mm,94.85mm) on Top Layer And Via (125.5mm,93.425mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.163mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.139mm < 0.254mm) Between Pad MCU-40(124.475mm,94.85mm) on Top Layer And Via (124.025mm,93.425mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.139mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.115mm < 0.254mm) Between Pad MCU-41(123.975mm,94.85mm) on Top Layer And Via (124.025mm,93.425mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.115mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad MCU-42(123.475mm,94.85mm) on Top Layer And Via (124.025mm,93.425mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.24mm < 0.254mm) Between Pad MCU-9(124.475mm,83.35mm) on Top Layer And Via (124.6mm,84.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.24mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad R1_G-1(103.925mm,103.15mm) on Top Layer And Pad R1_G-2(103.925mm,101.85mm) on Top Layer [Top Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad R1_M-1(111.775mm,70.6mm) on Top Layer And Pad R1_M-2(113.075mm,70.6mm) on Top Layer [Top Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad R2_G-1(97.375mm,96.95mm) on Top Layer And Pad R2_G-2(96.075mm,96.95mm) on Top Layer [Top Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad R2_M-1(117.425mm,63.85mm) on Top Layer And Pad R2_M-2(117.425mm,62.55mm) on Top Layer [Top Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad R3_G-1(99.975mm,98.9mm) on Top Layer And Pad R3_G-2(98.675mm,98.9mm) on Top Layer [Top Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad R3_M-1(119.425mm,66.35mm) on Top Layer And Pad R3_M-2(119.425mm,65.05mm) on Top Layer [Top Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad R30-1(112.3mm,83.95mm) on Bottom Layer And Pad R30-2(112.3mm,85.25mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad R51-1(101.6mm,131.025mm) on Top Layer And Via (102.5mm,129.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.205mm < 0.254mm) Between Pad TP4-1(108.6mm,96.4mm) on Top Layer And Via (109.6mm,94.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.205mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U1_G-5(96.07mm,102.05mm) on Top Layer And Via (96.07mm,100.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.224mm < 0.254mm) Between Pad U1_G-8(99.88mm,102.05mm) on Top Layer And Via (99.6mm,100.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.224mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.225mm < 0.254mm) Between Pad U11-3(138.275mm,59.125mm) on Bottom Layer And Via (138.275mm,60.86mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.225mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.096mm < 0.254mm) Between Pad U15-1(136.875mm,152.55mm) on Top Layer And Pad U15-2(136.875mm,153.5mm) on Top Layer [Top Solder] Mask Sliver [0.096mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.096mm < 0.254mm) Between Pad U15-2(136.875mm,153.5mm) on Top Layer And Pad U15-3(136.875mm,154.45mm) on Top Layer [Top Solder] Mask Sliver [0.096mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.016mm < 0.254mm) Between Pad U3-1(135.695mm,139.775mm) on Top Layer And Via (135.735mm,138.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.016mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.015mm < 0.254mm) Between Pad U3-8(135.695mm,145.225mm) on Top Layer And Via (135.7mm,146.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.015mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.065mm < 0.254mm) Between Pad U6-5(131.005mm,145.225mm) on Top Layer And Via (131mm,143.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.065mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.254mm) Between Pad X1-A33(166.7mm,77.9mm) on Multi-Layer And Via (168mm,76.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.175mm] / [Bottom Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.109mm < 0.254mm) Between Pad X1-CH(173.2mm,88.15mm) on Multi-Layer And Via (171.1mm,89.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.109mm] / [Bottom Solder] Mask Sliver [0.109mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.188mm < 0.254mm) Between Via (108.8mm,92mm) from Top Layer to Bottom Layer And Via (110mm,91.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.188mm] / [Bottom Solder] Mask Sliver [0.188mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.188mm < 0.254mm) Between Via (108.8mm,93.7mm) from Top Layer to Bottom Layer And Via (109.6mm,94.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.188mm] / [Bottom Solder] Mask Sliver [0.188mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.154mm < 0.254mm) Between Via (113.8mm,82.2mm) from Top Layer to Bottom Layer And Via (114.9mm,81.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.154mm] / [Bottom Solder] Mask Sliver [0.154mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.188mm < 0.254mm) Between Via (146.2mm,86.9mm) from Top Layer to Bottom Layer And Via (147.1mm,87.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.188mm] / [Bottom Solder] Mask Sliver [0.188mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.221mm < 0.254mm) Between Via (169.9mm,89mm) from Top Layer to Bottom Layer And Via (171.1mm,89.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.221mm] / [Bottom Solder] Mask Sliver [0.221mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.081mm < 0.254mm) Between Via (88.5mm,149.2mm) from Top Layer to Bottom Layer And Via (89.3mm,148.45mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.081mm] / [Bottom Solder] Mask Sliver [0.081mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.254mm) Between Via (92.6mm,147.775mm) from Top Layer to Bottom Layer And Via (92.7mm,146.676mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.088mm] / [Bottom Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.124mm < 0.254mm) Between Via (98.7mm,95.5mm) from Top Layer to Bottom Layer And Via (99.6mm,96.2mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.124mm] / [Bottom Solder] Mask Sliver [0.124mm]
Rule Violations :76

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C1_G-1(98.7mm,110mm) on Top Layer And Track (96.625mm,109.3mm)(99.425mm,109.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C1_G-1(98.7mm,110mm) on Top Layer And Track (96.625mm,110.7mm)(99.425mm,110.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_G-1(98.7mm,110mm) on Top Layer And Track (98.025mm,109.3mm)(98.025mm,110.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1_G-1(98.7mm,110mm) on Top Layer And Track (99.425mm,109.3mm)(99.425mm,109.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1_G-1(98.7mm,110mm) on Top Layer And Track (99.425mm,110.4mm)(99.425mm,110.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1_G-2(97.35mm,110mm) on Top Layer And Track (96.625mm,109.3mm)(96.625mm,109.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C1_G-2(97.35mm,110mm) on Top Layer And Track (96.625mm,109.3mm)(99.425mm,109.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1_G-2(97.35mm,110mm) on Top Layer And Track (96.625mm,110.4mm)(96.625mm,110.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C1_G-2(97.35mm,110mm) on Top Layer And Track (96.625mm,110.7mm)(99.425mm,110.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_G-2(97.35mm,110mm) on Top Layer And Track (98.025mm,109.3mm)(98.025mm,110.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C1_M-1(105.125mm,65.175mm) on Top Layer And Track (104.425mm,63.1mm)(104.425mm,65.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_M-1(105.125mm,65.175mm) on Top Layer And Track (104.425mm,64.5mm)(105.825mm,64.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1_M-1(105.125mm,65.175mm) on Top Layer And Track (104.425mm,65.9mm)(104.725mm,65.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1_M-1(105.125mm,65.175mm) on Top Layer And Track (105.525mm,65.9mm)(105.825mm,65.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C1_M-1(105.125mm,65.175mm) on Top Layer And Track (105.825mm,63.1mm)(105.825mm,65.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C1_M-2(105.125mm,63.825mm) on Top Layer And Track (104.425mm,63.1mm)(104.425mm,65.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1_M-2(105.125mm,63.825mm) on Top Layer And Track (104.425mm,63.1mm)(104.725mm,63.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_M-2(105.125mm,63.825mm) on Top Layer And Track (104.425mm,64.5mm)(105.825mm,64.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1_M-2(105.125mm,63.825mm) on Top Layer And Track (105.525mm,63.1mm)(105.825mm,63.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C1_M-2(105.125mm,63.825mm) on Top Layer And Track (105.825mm,63.1mm)(105.825mm,65.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C10-1(91.81mm,155.3mm) on Bottom Layer And Track (89.735mm,154.6mm)(92.535mm,154.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C10-1(91.81mm,155.3mm) on Bottom Layer And Track (89.735mm,156mm)(92.535mm,156mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10-1(91.81mm,155.3mm) on Bottom Layer And Track (91.135mm,154.6mm)(91.135mm,156mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C10-1(91.81mm,155.3mm) on Bottom Layer And Track (92.535mm,154.6mm)(92.535mm,154.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C10-1(91.81mm,155.3mm) on Bottom Layer And Track (92.535mm,155.7mm)(92.535mm,156mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C10-2(90.46mm,155.3mm) on Bottom Layer And Track (89.735mm,154.6mm)(89.735mm,154.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C10-2(90.46mm,155.3mm) on Bottom Layer And Track (89.735mm,154.6mm)(92.535mm,154.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C10-2(90.46mm,155.3mm) on Bottom Layer And Track (89.735mm,155.7mm)(89.735mm,156mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C10-2(90.46mm,155.3mm) on Bottom Layer And Track (89.735mm,156mm)(92.535mm,156mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10-2(90.46mm,155.3mm) on Bottom Layer And Track (91.135mm,154.6mm)(91.135mm,156mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C11-1(94.1mm,146.425mm) on Bottom Layer And Track (93.4mm,145.7mm)(93.4mm,148.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-1(94.1mm,146.425mm) on Bottom Layer And Track (93.4mm,145.7mm)(93.7mm,145.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11-1(94.1mm,146.425mm) on Bottom Layer And Track (93.4mm,147.1mm)(94.8mm,147.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-1(94.1mm,146.425mm) on Bottom Layer And Track (94.5mm,145.7mm)(94.8mm,145.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C11-1(94.1mm,146.425mm) on Bottom Layer And Track (94.8mm,145.7mm)(94.8mm,148.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C11-2(94.1mm,147.775mm) on Bottom Layer And Track (93.4mm,145.7mm)(93.4mm,148.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11-2(94.1mm,147.775mm) on Bottom Layer And Track (93.4mm,147.1mm)(94.8mm,147.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-2(94.1mm,147.775mm) on Bottom Layer And Track (93.4mm,148.5mm)(93.7mm,148.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-2(94.1mm,147.775mm) on Bottom Layer And Track (94.5mm,148.5mm)(94.8mm,148.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C11-2(94.1mm,147.775mm) on Bottom Layer And Track (94.8mm,145.7mm)(94.8mm,148.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C12-1(122.7mm,145.7mm) on Top Layer And Track (120.2mm,144.8mm)(123.6mm,144.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C12-1(122.7mm,145.7mm) on Top Layer And Track (120.2mm,146.6mm)(123.6mm,146.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C12-1(122.7mm,145.7mm) on Top Layer And Track (121.9mm,144.8mm)(121.9mm,146.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C12-1(122.7mm,145.7mm) on Top Layer And Track (123.6mm,144.8mm)(123.6mm,145.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C12-1(122.7mm,145.7mm) on Top Layer And Track (123.6mm,146.2mm)(123.6mm,146.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C12-2(121.1mm,145.7mm) on Top Layer And Track (120.2mm,144.8mm)(120.2mm,145.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C12-2(121.1mm,145.7mm) on Top Layer And Track (120.2mm,144.8mm)(123.6mm,144.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C12-2(121.1mm,145.7mm) on Top Layer And Track (120.2mm,146.2mm)(120.2mm,146.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C12-2(121.1mm,145.7mm) on Top Layer And Track (120.2mm,146.6mm)(123.6mm,146.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C12-2(121.1mm,145.7mm) on Top Layer And Track (121.9mm,144.8mm)(121.9mm,146.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C13-1(120.66mm,140.255mm) on Top Layer And Track (118.16mm,139.355mm)(121.56mm,139.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C13-1(120.66mm,140.255mm) on Top Layer And Track (118.16mm,141.155mm)(121.56mm,141.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C13-1(120.66mm,140.255mm) on Top Layer And Track (119.86mm,139.355mm)(119.86mm,141.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C13-1(120.66mm,140.255mm) on Top Layer And Track (121.56mm,139.355mm)(121.56mm,139.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C13-1(120.66mm,140.255mm) on Top Layer And Track (121.56mm,140.755mm)(121.56mm,141.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C13-2(119.06mm,140.255mm) on Top Layer And Track (118.16mm,139.355mm)(118.16mm,139.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C13-2(119.06mm,140.255mm) on Top Layer And Track (118.16mm,139.355mm)(121.56mm,139.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C13-2(119.06mm,140.255mm) on Top Layer And Track (118.16mm,140.755mm)(118.16mm,141.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C13-2(119.06mm,140.255mm) on Top Layer And Track (118.16mm,141.155mm)(121.56mm,141.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C13-2(119.06mm,140.255mm) on Top Layer And Track (119.86mm,139.355mm)(119.86mm,141.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C14-1(158.45mm,137.724mm) on Top Layer And Track (157.55mm,136.824mm)(157.55mm,137.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C14-1(158.45mm,137.724mm) on Top Layer And Track (157.55mm,136.824mm)(160.95mm,136.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C14-1(158.45mm,137.724mm) on Top Layer And Track (157.55mm,138.224mm)(157.55mm,138.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C14-1(158.45mm,137.724mm) on Top Layer And Track (157.55mm,138.624mm)(160.95mm,138.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C14-1(158.45mm,137.724mm) on Top Layer And Track (159.25mm,136.824mm)(159.25mm,138.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C14-2(160.05mm,137.724mm) on Top Layer And Track (157.55mm,136.824mm)(160.95mm,136.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C14-2(160.05mm,137.724mm) on Top Layer And Track (157.55mm,138.624mm)(160.95mm,138.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C14-2(160.05mm,137.724mm) on Top Layer And Track (159.25mm,136.824mm)(159.25mm,138.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C14-2(160.05mm,137.724mm) on Top Layer And Track (160.95mm,136.824mm)(160.95mm,137.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C14-2(160.05mm,137.724mm) on Top Layer And Track (160.95mm,138.224mm)(160.95mm,138.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C15-1(144.425mm,177.425mm) on Top Layer And Track (141.925mm,176.525mm)(145.325mm,176.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C15-1(144.425mm,177.425mm) on Top Layer And Track (141.925mm,178.325mm)(145.325mm,178.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C15-1(144.425mm,177.425mm) on Top Layer And Track (143.625mm,176.525mm)(143.625mm,178.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C15-1(144.425mm,177.425mm) on Top Layer And Track (145.325mm,176.525mm)(145.325mm,176.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C15-1(144.425mm,177.425mm) on Top Layer And Track (145.325mm,177.925mm)(145.325mm,178.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C15-2(142.825mm,177.425mm) on Top Layer And Track (141.925mm,176.525mm)(141.925mm,176.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C15-2(142.825mm,177.425mm) on Top Layer And Track (141.925mm,176.525mm)(145.325mm,176.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C15-2(142.825mm,177.425mm) on Top Layer And Track (141.925mm,177.925mm)(141.925mm,178.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C15-2(142.825mm,177.425mm) on Top Layer And Track (141.925mm,178.325mm)(145.325mm,178.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C15-2(142.825mm,177.425mm) on Top Layer And Track (143.625mm,176.525mm)(143.625mm,178.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C17-1(125.875mm,152.2mm) on Top Layer And Track (123.8mm,151.5mm)(126.6mm,151.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C17-1(125.875mm,152.2mm) on Top Layer And Track (123.8mm,152.9mm)(126.6mm,152.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C17-1(125.875mm,152.2mm) on Top Layer And Track (125.2mm,151.5mm)(125.2mm,152.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-1(125.875mm,152.2mm) on Top Layer And Track (126.6mm,151.5mm)(126.6mm,151.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-1(125.875mm,152.2mm) on Top Layer And Track (126.6mm,152.6mm)(126.6mm,152.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-2(124.525mm,152.2mm) on Top Layer And Track (123.8mm,151.5mm)(123.8mm,151.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C17-2(124.525mm,152.2mm) on Top Layer And Track (123.8mm,151.5mm)(126.6mm,151.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-2(124.525mm,152.2mm) on Top Layer And Track (123.8mm,152.6mm)(123.8mm,152.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C17-2(124.525mm,152.2mm) on Top Layer And Track (123.8mm,152.9mm)(126.6mm,152.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C17-2(124.525mm,152.2mm) on Top Layer And Track (125.2mm,151.5mm)(125.2mm,152.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C18-1(135.175mm,147.9mm) on Top Layer And Track (133.1mm,147.2mm)(135.9mm,147.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C18-1(135.175mm,147.9mm) on Top Layer And Track (133.1mm,148.6mm)(135.9mm,148.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C18-1(135.175mm,147.9mm) on Top Layer And Track (134.5mm,147.2mm)(134.5mm,148.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-1(135.175mm,147.9mm) on Top Layer And Track (135.9mm,147.2mm)(135.9mm,147.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-1(135.175mm,147.9mm) on Top Layer And Track (135.9mm,148.3mm)(135.9mm,148.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-2(133.825mm,147.9mm) on Top Layer And Track (133.1mm,147.2mm)(133.1mm,147.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C18-2(133.825mm,147.9mm) on Top Layer And Track (133.1mm,147.2mm)(135.9mm,147.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-2(133.825mm,147.9mm) on Top Layer And Track (133.1mm,148.3mm)(133.1mm,148.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C18-2(133.825mm,147.9mm) on Top Layer And Track (133.1mm,148.6mm)(135.9mm,148.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C18-2(133.825mm,147.9mm) on Top Layer And Track (134.5mm,147.2mm)(134.5mm,148.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C19-1(140.275mm,147.9mm) on Top Layer And Track (138.2mm,147.2mm)(141mm,147.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C19-1(140.275mm,147.9mm) on Top Layer And Track (138.2mm,148.6mm)(141mm,148.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C19-1(140.275mm,147.9mm) on Top Layer And Track (139.6mm,147.2mm)(139.6mm,148.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-1(140.275mm,147.9mm) on Top Layer And Track (141mm,147.2mm)(141mm,147.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-1(140.275mm,147.9mm) on Top Layer And Track (141mm,148.3mm)(141mm,148.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-2(138.925mm,147.9mm) on Top Layer And Track (138.2mm,147.2mm)(138.2mm,147.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C19-2(138.925mm,147.9mm) on Top Layer And Track (138.2mm,147.2mm)(141mm,147.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-2(138.925mm,147.9mm) on Top Layer And Track (138.2mm,148.3mm)(138.2mm,148.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C19-2(138.925mm,147.9mm) on Top Layer And Track (138.2mm,148.6mm)(141mm,148.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C19-2(138.925mm,147.9mm) on Top Layer And Track (139.6mm,147.2mm)(139.6mm,148.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C2_G-1(96.025mm,105.375mm) on Bottom Layer And Track (95.325mm,103.3mm)(95.325mm,106.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2_G-1(96.025mm,105.375mm) on Bottom Layer And Track (95.325mm,104.7mm)(96.725mm,104.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2_G-1(96.025mm,105.375mm) on Bottom Layer And Track (95.325mm,106.1mm)(95.625mm,106.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2_G-1(96.025mm,105.375mm) on Bottom Layer And Track (96.425mm,106.1mm)(96.725mm,106.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C2_G-1(96.025mm,105.375mm) on Bottom Layer And Track (96.725mm,103.3mm)(96.725mm,106.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C2_G-2(96.025mm,104.025mm) on Bottom Layer And Track (95.325mm,103.3mm)(95.325mm,106.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2_G-2(96.025mm,104.025mm) on Bottom Layer And Track (95.325mm,103.3mm)(95.625mm,103.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2_G-2(96.025mm,104.025mm) on Bottom Layer And Track (95.325mm,104.7mm)(96.725mm,104.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2_G-2(96.025mm,104.025mm) on Bottom Layer And Track (96.425mm,103.3mm)(96.725mm,103.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C2_G-2(96.025mm,104.025mm) on Bottom Layer And Track (96.725mm,103.3mm)(96.725mm,106.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2_M-1(108.65mm,62.5mm) on Bottom Layer And Track (107.925mm,61.8mm)(107.925mm,62.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C2_M-1(108.65mm,62.5mm) on Bottom Layer And Track (107.925mm,61.8mm)(110.725mm,61.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2_M-1(108.65mm,62.5mm) on Bottom Layer And Track (107.925mm,62.9mm)(107.925mm,63.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C2_M-1(108.65mm,62.5mm) on Bottom Layer And Track (107.925mm,63.2mm)(110.725mm,63.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2_M-1(108.65mm,62.5mm) on Bottom Layer And Track (109.325mm,61.8mm)(109.325mm,63.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C2_M-2(110mm,62.5mm) on Bottom Layer And Track (107.925mm,61.8mm)(110.725mm,61.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C2_M-2(110mm,62.5mm) on Bottom Layer And Track (107.925mm,63.2mm)(110.725mm,63.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2_M-2(110mm,62.5mm) on Bottom Layer And Track (109.325mm,61.8mm)(109.325mm,63.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2_M-2(110mm,62.5mm) on Bottom Layer And Track (110.725mm,61.8mm)(110.725mm,62.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2_M-2(110mm,62.5mm) on Bottom Layer And Track (110.725mm,62.9mm)(110.725mm,63.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-1(133.525mm,158.8mm) on Top Layer And Track (132.8mm,158.1mm)(132.8mm,158.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C20-1(133.525mm,158.8mm) on Top Layer And Track (132.8mm,158.1mm)(135.6mm,158.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-1(133.525mm,158.8mm) on Top Layer And Track (132.8mm,159.2mm)(132.8mm,159.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C20-1(133.525mm,158.8mm) on Top Layer And Track (132.8mm,159.5mm)(135.6mm,159.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C20-1(133.525mm,158.8mm) on Top Layer And Track (134.2mm,158.1mm)(134.2mm,159.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C20-2(134.875mm,158.8mm) on Top Layer And Track (132.8mm,158.1mm)(135.6mm,158.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C20-2(134.875mm,158.8mm) on Top Layer And Track (132.8mm,159.5mm)(135.6mm,159.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C20-2(134.875mm,158.8mm) on Top Layer And Track (134.2mm,158.1mm)(134.2mm,159.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-2(134.875mm,158.8mm) on Top Layer And Track (135.6mm,158.1mm)(135.6mm,158.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-2(134.875mm,158.8mm) on Top Layer And Track (135.6mm,159.2mm)(135.6mm,159.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C21-1(115.875mm,149.3mm) on Top Layer And Track (113.8mm,148.6mm)(116.6mm,148.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C21-1(115.875mm,149.3mm) on Top Layer And Track (113.8mm,150mm)(116.6mm,150mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C21-1(115.875mm,149.3mm) on Top Layer And Track (115.2mm,148.6mm)(115.2mm,150mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C21-1(115.875mm,149.3mm) on Top Layer And Track (116.6mm,148.6mm)(116.6mm,148.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C21-1(115.875mm,149.3mm) on Top Layer And Track (116.6mm,149.7mm)(116.6mm,150mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C21-2(114.525mm,149.3mm) on Top Layer And Track (113.8mm,148.6mm)(113.8mm,148.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C21-2(114.525mm,149.3mm) on Top Layer And Track (113.8mm,148.6mm)(116.6mm,148.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C21-2(114.525mm,149.3mm) on Top Layer And Track (113.8mm,149.7mm)(113.8mm,150mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C21-2(114.525mm,149.3mm) on Top Layer And Track (113.8mm,150mm)(116.6mm,150mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C21-2(114.525mm,149.3mm) on Top Layer And Track (115.2mm,148.6mm)(115.2mm,150mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C22-1(129.7mm,149.375mm) on Top Layer And Track (129mm,147.3mm)(129mm,150.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C22-1(129.7mm,149.375mm) on Top Layer And Track (129mm,148.7mm)(130.4mm,148.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C22-1(129.7mm,149.375mm) on Top Layer And Track (129mm,150.1mm)(129.3mm,150.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C22-1(129.7mm,149.375mm) on Top Layer And Track (130.1mm,150.1mm)(130.4mm,150.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C22-1(129.7mm,149.375mm) on Top Layer And Track (130.4mm,147.3mm)(130.4mm,150.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C22-2(129.7mm,148.025mm) on Top Layer And Track (129mm,147.3mm)(129.3mm,147.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C22-2(129.7mm,148.025mm) on Top Layer And Track (129mm,147.3mm)(129mm,150.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C22-2(129.7mm,148.025mm) on Top Layer And Track (129mm,148.7mm)(130.4mm,148.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C22-2(129.7mm,148.025mm) on Top Layer And Track (130.1mm,147.3mm)(130.4mm,147.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C22-2(129.7mm,148.025mm) on Top Layer And Track (130.4mm,147.3mm)(130.4mm,150.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-1(89.325mm,74.4mm) on Bottom Layer And Track (88.6mm,73.7mm)(88.6mm,74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C23-1(89.325mm,74.4mm) on Bottom Layer And Track (88.6mm,73.7mm)(91.4mm,73.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-1(89.325mm,74.4mm) on Bottom Layer And Track (88.6mm,74.8mm)(88.6mm,75.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C23-1(89.325mm,74.4mm) on Bottom Layer And Track (88.6mm,75.1mm)(91.4mm,75.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C23-1(89.325mm,74.4mm) on Bottom Layer And Track (90mm,73.7mm)(90mm,75.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C23-2(90.675mm,74.4mm) on Bottom Layer And Track (88.6mm,73.7mm)(91.4mm,73.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C23-2(90.675mm,74.4mm) on Bottom Layer And Track (88.6mm,75.1mm)(91.4mm,75.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C23-2(90.675mm,74.4mm) on Bottom Layer And Track (90mm,73.7mm)(90mm,75.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-2(90.675mm,74.4mm) on Bottom Layer And Track (91.4mm,73.7mm)(91.4mm,74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-2(90.675mm,74.4mm) on Bottom Layer And Track (91.4mm,74.8mm)(91.4mm,75.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C24-1(85.825mm,97.45mm) on Top Layer And Track (85.1mm,96.75mm)(85.1mm,97.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C24-1(85.825mm,97.45mm) on Top Layer And Track (85.1mm,96.75mm)(87.9mm,96.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C24-1(85.825mm,97.45mm) on Top Layer And Track (85.1mm,97.85mm)(85.1mm,98.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C24-1(85.825mm,97.45mm) on Top Layer And Track (85.1mm,98.15mm)(87.9mm,98.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C24-1(85.825mm,97.45mm) on Top Layer And Track (86.5mm,96.75mm)(86.5mm,98.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C24-2(87.175mm,97.45mm) on Top Layer And Track (85.1mm,96.75mm)(87.9mm,96.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C24-2(87.175mm,97.45mm) on Top Layer And Track (85.1mm,98.15mm)(87.9mm,98.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C24-2(87.175mm,97.45mm) on Top Layer And Track (86.5mm,96.75mm)(86.5mm,98.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C24-2(87.175mm,97.45mm) on Top Layer And Track (87.9mm,96.75mm)(87.9mm,97.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C24-2(87.175mm,97.45mm) on Top Layer And Track (87.9mm,97.85mm)(87.9mm,98.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C25-1(142.925mm,59.125mm) on Bottom Layer And Track (142.2mm,58.425mm)(142.2mm,58.725mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C25-1(142.925mm,59.125mm) on Bottom Layer And Track (142.2mm,58.425mm)(145mm,58.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C25-1(142.925mm,59.125mm) on Bottom Layer And Track (142.2mm,59.525mm)(142.2mm,59.825mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C25-1(142.925mm,59.125mm) on Bottom Layer And Track (142.2mm,59.825mm)(145mm,59.825mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C25-1(142.925mm,59.125mm) on Bottom Layer And Track (143.6mm,58.425mm)(143.6mm,59.825mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C25-2(144.275mm,59.125mm) on Bottom Layer And Track (142.2mm,58.425mm)(145mm,58.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C25-2(144.275mm,59.125mm) on Bottom Layer And Track (142.2mm,59.825mm)(145mm,59.825mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C25-2(144.275mm,59.125mm) on Bottom Layer And Track (143.6mm,58.425mm)(143.6mm,59.825mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C25-2(144.275mm,59.125mm) on Bottom Layer And Track (145mm,58.425mm)(145mm,58.725mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C25-2(144.275mm,59.125mm) on Bottom Layer And Track (145mm,59.525mm)(145mm,59.825mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C26-1(134.6mm,116.3mm) on Bottom Layer And Track (132.525mm,115.6mm)(135.325mm,115.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C26-1(134.6mm,116.3mm) on Bottom Layer And Track (132.525mm,117mm)(135.325mm,117mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26-1(134.6mm,116.3mm) on Bottom Layer And Track (133.925mm,115.6mm)(133.925mm,117mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C26-1(134.6mm,116.3mm) on Bottom Layer And Track (135.325mm,115.6mm)(135.325mm,115.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C26-1(134.6mm,116.3mm) on Bottom Layer And Track (135.325mm,116.7mm)(135.325mm,117mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C26-2(133.25mm,116.3mm) on Bottom Layer And Track (132.525mm,115.6mm)(132.525mm,115.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C26-2(133.25mm,116.3mm) on Bottom Layer And Track (132.525mm,115.6mm)(135.325mm,115.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C26-2(133.25mm,116.3mm) on Bottom Layer And Track (132.525mm,116.7mm)(132.525mm,117mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C26-2(133.25mm,116.3mm) on Bottom Layer And Track (132.525mm,117mm)(135.325mm,117mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26-2(133.25mm,116.3mm) on Bottom Layer And Track (133.925mm,115.6mm)(133.925mm,117mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C27-1(90.475mm,118.1mm) on Bottom Layer And Track (89.75mm,117.4mm)(89.75mm,117.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C27-1(90.475mm,118.1mm) on Bottom Layer And Track (89.75mm,117.4mm)(92.55mm,117.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C27-1(90.475mm,118.1mm) on Bottom Layer And Track (89.75mm,118.5mm)(89.75mm,118.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C27-1(90.475mm,118.1mm) on Bottom Layer And Track (89.75mm,118.8mm)(92.55mm,118.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27-1(90.475mm,118.1mm) on Bottom Layer And Track (91.15mm,117.4mm)(91.15mm,118.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C27-2(91.825mm,118.1mm) on Bottom Layer And Track (89.75mm,117.4mm)(92.55mm,117.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C27-2(91.825mm,118.1mm) on Bottom Layer And Track (89.75mm,118.8mm)(92.55mm,118.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27-2(91.825mm,118.1mm) on Bottom Layer And Track (91.15mm,117.4mm)(91.15mm,118.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C27-2(91.825mm,118.1mm) on Bottom Layer And Track (92.55mm,117.4mm)(92.55mm,117.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C27-2(91.825mm,118.1mm) on Bottom Layer And Track (92.55mm,118.5mm)(92.55mm,118.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C28-1(114.125mm,109mm) on Top Layer And Track (113.4mm,108.3mm)(113.4mm,108.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C28-1(114.125mm,109mm) on Top Layer And Track (113.4mm,108.3mm)(116.2mm,108.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C28-1(114.125mm,109mm) on Top Layer And Track (113.4mm,109.4mm)(113.4mm,109.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C28-1(114.125mm,109mm) on Top Layer And Track (113.4mm,109.7mm)(116.2mm,109.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28-1(114.125mm,109mm) on Top Layer And Track (114.8mm,108.3mm)(114.8mm,109.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C28-2(115.475mm,109mm) on Top Layer And Track (113.4mm,108.3mm)(116.2mm,108.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C28-2(115.475mm,109mm) on Top Layer And Track (113.4mm,109.7mm)(116.2mm,109.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28-2(115.475mm,109mm) on Top Layer And Track (114.8mm,108.3mm)(114.8mm,109.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C28-2(115.475mm,109mm) on Top Layer And Track (116.2mm,108.3mm)(116.2mm,108.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C28-2(115.475mm,109mm) on Top Layer And Track (116.2mm,109.4mm)(116.2mm,109.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C29-1(143.935mm,161.31mm) on Top Layer And Track (141.435mm,160.41mm)(144.835mm,160.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C29-1(143.935mm,161.31mm) on Top Layer And Track (141.435mm,162.21mm)(144.835mm,162.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C29-1(143.935mm,161.31mm) on Top Layer And Track (143.135mm,160.41mm)(143.135mm,162.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C29-1(143.935mm,161.31mm) on Top Layer And Track (144.835mm,160.41mm)(144.835mm,160.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C29-1(143.935mm,161.31mm) on Top Layer And Track (144.835mm,161.81mm)(144.835mm,162.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C29-2(142.335mm,161.31mm) on Top Layer And Track (141.435mm,160.41mm)(141.435mm,160.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C29-2(142.335mm,161.31mm) on Top Layer And Track (141.435mm,160.41mm)(144.835mm,160.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C29-2(142.335mm,161.31mm) on Top Layer And Track (141.435mm,161.81mm)(141.435mm,162.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C29-2(142.335mm,161.31mm) on Top Layer And Track (141.435mm,162.21mm)(144.835mm,162.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C29-2(142.335mm,161.31mm) on Top Layer And Track (143.135mm,160.41mm)(143.135mm,162.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C30-1(111.9mm,162.475mm) on Top Layer And Track (111.2mm,160.4mm)(111.2mm,163.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C30-1(111.9mm,162.475mm) on Top Layer And Track (111.2mm,161.8mm)(112.6mm,161.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C30-1(111.9mm,162.475mm) on Top Layer And Track (111.2mm,163.2mm)(111.5mm,163.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C30-1(111.9mm,162.475mm) on Top Layer And Track (112.3mm,163.2mm)(112.6mm,163.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C30-1(111.9mm,162.475mm) on Top Layer And Track (112.6mm,160.4mm)(112.6mm,163.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C30-2(111.9mm,161.125mm) on Top Layer And Track (111.2mm,160.4mm)(111.2mm,163.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C30-2(111.9mm,161.125mm) on Top Layer And Track (111.2mm,160.4mm)(111.5mm,160.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C30-2(111.9mm,161.125mm) on Top Layer And Track (111.2mm,161.8mm)(112.6mm,161.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C30-2(111.9mm,161.125mm) on Top Layer And Track (112.3mm,160.4mm)(112.6mm,160.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C30-2(111.9mm,161.125mm) on Top Layer And Track (112.6mm,160.4mm)(112.6mm,163.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C3-1(139.9mm,122.855mm) on Top Layer And Track (139mm,121.955mm)(139mm,122.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C3-1(139.9mm,122.855mm) on Top Layer And Track (139mm,121.955mm)(142.4mm,121.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C3-1(139.9mm,122.855mm) on Top Layer And Track (139mm,123.355mm)(139mm,123.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C3-1(139.9mm,122.855mm) on Top Layer And Track (139mm,123.755mm)(142.4mm,123.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C3-1(139.9mm,122.855mm) on Top Layer And Track (140.7mm,121.955mm)(140.7mm,123.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C3-2(141.5mm,122.855mm) on Top Layer And Track (139mm,121.955mm)(142.4mm,121.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C3-2(141.5mm,122.855mm) on Top Layer And Track (139mm,123.755mm)(142.4mm,123.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C3-2(141.5mm,122.855mm) on Top Layer And Track (140.7mm,121.955mm)(140.7mm,123.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C3-2(141.5mm,122.855mm) on Top Layer And Track (142.4mm,121.955mm)(142.4mm,122.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C3-2(141.5mm,122.855mm) on Top Layer And Track (142.4mm,123.355mm)(142.4mm,123.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C4-1(141mm,126.8mm) on Top Layer And Track (140.1mm,124.3mm)(140.1mm,127.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C4-1(141mm,126.8mm) on Top Layer And Track (140.1mm,126mm)(141.9mm,126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C4-1(141mm,126.8mm) on Top Layer And Track (140.1mm,127.7mm)(140.5mm,127.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C4-1(141mm,126.8mm) on Top Layer And Track (141.5mm,127.7mm)(141.9mm,127.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C4-1(141mm,126.8mm) on Top Layer And Track (141.9mm,124.3mm)(141.9mm,127.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C4-2(141mm,125.2mm) on Top Layer And Track (140.1mm,124.3mm)(140.1mm,127.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C4-2(141mm,125.2mm) on Top Layer And Track (140.1mm,124.3mm)(140.5mm,124.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C4-2(141mm,125.2mm) on Top Layer And Track (140.1mm,126mm)(141.9mm,126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C4-2(141mm,125.2mm) on Top Layer And Track (141.5mm,124.3mm)(141.9mm,124.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C4-2(141mm,125.2mm) on Top Layer And Track (141.9mm,124.3mm)(141.9mm,127.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-1(100.3mm,82.63mm) on Bottom Layer And Track (100.7mm,81.905mm)(101mm,81.905mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C5-1(100.3mm,82.63mm) on Bottom Layer And Track (101mm,81.905mm)(101mm,84.705mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C5-1(100.3mm,82.63mm) on Bottom Layer And Track (99.6mm,81.905mm)(99.6mm,84.705mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-1(100.3mm,82.63mm) on Bottom Layer And Track (99.6mm,81.905mm)(99.9mm,81.905mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5-1(100.3mm,82.63mm) on Bottom Layer And Track (99.6mm,83.305mm)(101mm,83.305mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-2(100.3mm,83.98mm) on Bottom Layer And Track (100.7mm,84.705mm)(101mm,84.705mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C5-2(100.3mm,83.98mm) on Bottom Layer And Track (101mm,81.905mm)(101mm,84.705mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C5-2(100.3mm,83.98mm) on Bottom Layer And Track (99.6mm,81.905mm)(99.6mm,84.705mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5-2(100.3mm,83.98mm) on Bottom Layer And Track (99.6mm,83.305mm)(101mm,83.305mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-2(100.3mm,83.98mm) on Bottom Layer And Track (99.6mm,84.705mm)(99.9mm,84.705mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C6-1(122.8mm,87.775mm) on Bottom Layer And Track (122.1mm,85.7mm)(122.1mm,88.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6-1(122.8mm,87.775mm) on Bottom Layer And Track (122.1mm,87.1mm)(123.5mm,87.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-1(122.8mm,87.775mm) on Bottom Layer And Track (122.1mm,88.5mm)(122.4mm,88.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-1(122.8mm,87.775mm) on Bottom Layer And Track (123.2mm,88.5mm)(123.5mm,88.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C6-1(122.8mm,87.775mm) on Bottom Layer And Track (123.5mm,85.7mm)(123.5mm,88.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C6-2(122.8mm,86.425mm) on Bottom Layer And Track (122.1mm,85.7mm)(122.1mm,88.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-2(122.8mm,86.425mm) on Bottom Layer And Track (122.1mm,85.7mm)(122.4mm,85.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6-2(122.8mm,86.425mm) on Bottom Layer And Track (122.1mm,87.1mm)(123.5mm,87.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-2(122.8mm,86.425mm) on Bottom Layer And Track (123.2mm,85.7mm)(123.5mm,85.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C6-2(122.8mm,86.425mm) on Bottom Layer And Track (123.5mm,85.7mm)(123.5mm,88.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C7-1(124.975mm,87.69mm) on Bottom Layer And Track (124.275mm,85.615mm)(124.275mm,88.415mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7-1(124.975mm,87.69mm) on Bottom Layer And Track (124.275mm,87.015mm)(125.675mm,87.015mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C7-1(124.975mm,87.69mm) on Bottom Layer And Track (124.275mm,88.415mm)(124.575mm,88.415mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C7-1(124.975mm,87.69mm) on Bottom Layer And Track (125.375mm,88.415mm)(125.675mm,88.415mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C7-1(124.975mm,87.69mm) on Bottom Layer And Track (125.675mm,85.615mm)(125.675mm,88.415mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C7-2(124.975mm,86.34mm) on Bottom Layer And Track (124.275mm,85.615mm)(124.275mm,88.415mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C7-2(124.975mm,86.34mm) on Bottom Layer And Track (124.275mm,85.615mm)(124.575mm,85.615mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7-2(124.975mm,86.34mm) on Bottom Layer And Track (124.275mm,87.015mm)(125.675mm,87.015mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C7-2(124.975mm,86.34mm) on Bottom Layer And Track (125.375mm,85.615mm)(125.675mm,85.615mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C7-2(124.975mm,86.34mm) on Bottom Layer And Track (125.675mm,85.615mm)(125.675mm,88.415mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C8-1(125.375mm,92mm) on Bottom Layer And Track (123.3mm,91.3mm)(126.1mm,91.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C8-1(125.375mm,92mm) on Bottom Layer And Track (123.3mm,92.7mm)(126.1mm,92.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8-1(125.375mm,92mm) on Bottom Layer And Track (124.7mm,91.3mm)(124.7mm,92.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-1(125.375mm,92mm) on Bottom Layer And Track (126.1mm,91.3mm)(126.1mm,91.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-1(125.375mm,92mm) on Bottom Layer And Track (126.1mm,92.4mm)(126.1mm,92.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-2(124.025mm,92mm) on Bottom Layer And Track (123.3mm,91.3mm)(123.3mm,91.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C8-2(124.025mm,92mm) on Bottom Layer And Track (123.3mm,91.3mm)(126.1mm,91.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-2(124.025mm,92mm) on Bottom Layer And Track (123.3mm,92.4mm)(123.3mm,92.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C8-2(124.025mm,92mm) on Bottom Layer And Track (123.3mm,92.7mm)(126.1mm,92.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8-2(124.025mm,92mm) on Bottom Layer And Track (124.7mm,91.3mm)(124.7mm,92.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C9-1(94.8mm,141.35mm) on Bottom Layer And Track (94.1mm,139.275mm)(94.1mm,142.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C9-1(94.8mm,141.35mm) on Bottom Layer And Track (94.1mm,140.675mm)(95.5mm,140.675mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-1(94.8mm,141.35mm) on Bottom Layer And Track (94.1mm,142.075mm)(94.4mm,142.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-1(94.8mm,141.35mm) on Bottom Layer And Track (95.2mm,142.075mm)(95.5mm,142.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C9-1(94.8mm,141.35mm) on Bottom Layer And Track (95.5mm,139.275mm)(95.5mm,142.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C9-2(94.8mm,140mm) on Bottom Layer And Track (94.1mm,139.275mm)(94.1mm,142.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-2(94.8mm,140mm) on Bottom Layer And Track (94.1mm,139.275mm)(94.4mm,139.275mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C9-2(94.8mm,140mm) on Bottom Layer And Track (94.1mm,140.675mm)(95.5mm,140.675mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-2(94.8mm,140mm) on Bottom Layer And Track (95.2mm,139.275mm)(95.5mm,139.275mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C9-2(94.8mm,140mm) on Bottom Layer And Track (95.5mm,139.275mm)(95.5mm,142.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad D8-1(122.55mm,171.6mm) on Top Layer And Track (121.642mm,170.711mm)(125.732mm,170.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad D8-1(122.55mm,171.6mm) on Top Layer And Track (121.642mm,172.489mm)(125.732mm,172.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad D8-2(124.85mm,171.6mm) on Top Layer And Track (121.642mm,170.711mm)(125.732mm,170.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad D8-2(124.85mm,171.6mm) on Top Layer And Track (121.642mm,172.489mm)(125.732mm,172.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad D8-2(124.85mm,171.6mm) on Top Layer And Track (125.732mm,170.711mm)(125.732mm,172.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad FTDI_GRN-1(84.45mm,142.9mm) on Top Layer And Track (83.542mm,142.011mm)(87.632mm,142.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad FTDI_GRN-1(84.45mm,142.9mm) on Top Layer And Track (83.542mm,143.789mm)(87.632mm,143.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad FTDI_GRN-2(86.75mm,142.9mm) on Top Layer And Track (83.542mm,142.011mm)(87.632mm,142.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad FTDI_GRN-2(86.75mm,142.9mm) on Top Layer And Track (83.542mm,143.789mm)(87.632mm,143.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad FTDI_GRN-2(86.75mm,142.9mm) on Top Layer And Track (87.632mm,142.011mm)(87.632mm,143.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad FTDI_RED-1(84.45mm,145.8mm) on Top Layer And Track (83.542mm,144.911mm)(87.632mm,144.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad FTDI_RED-1(84.45mm,145.8mm) on Top Layer And Track (83.542mm,146.689mm)(87.632mm,146.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad FTDI_RED-2(86.75mm,145.8mm) on Top Layer And Track (83.542mm,144.911mm)(87.632mm,144.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad FTDI_RED-2(86.75mm,145.8mm) on Top Layer And Track (83.542mm,146.689mm)(87.632mm,146.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad FTDI_RED-2(86.75mm,145.8mm) on Top Layer And Track (87.632mm,144.911mm)(87.632mm,146.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad N1-1(167.1mm,132.222mm) on Top Layer And Track (166.3mm,131.497mm)(166.3mm,134.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad N1-1(167.1mm,132.222mm) on Top Layer And Track (166.3mm,131.497mm)(166.5mm,131.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad N1-1(167.1mm,132.222mm) on Top Layer And Track (167.7mm,131.497mm)(167.9mm,131.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad N1-1(167.1mm,132.222mm) on Top Layer And Track (167.9mm,131.497mm)(167.9mm,134.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad N1-2(167.1mm,133.772mm) on Top Layer And Track (166.3mm,131.497mm)(166.3mm,134.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad N1-2(167.1mm,133.772mm) on Top Layer And Track (166.3mm,134.497mm)(166.5mm,134.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad N1-2(167.1mm,133.772mm) on Top Layer And Track (167.7mm,134.497mm)(167.9mm,134.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad N1-2(167.1mm,133.772mm) on Top Layer And Track (167.9mm,131.497mm)(167.9mm,134.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1_G-1(103.925mm,103.15mm) on Top Layer And Track (103.225mm,101.23mm)(103.225mm,103.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1_G-1(103.925mm,103.15mm) on Top Layer And Track (103.225mm,102.5mm)(104.625mm,102.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R1_G-1(103.925mm,103.15mm) on Top Layer And Track (103.225mm,103.77mm)(103.417mm,103.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R1_G-1(103.925mm,103.15mm) on Top Layer And Track (104.433mm,103.77mm)(104.625mm,103.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1_G-1(103.925mm,103.15mm) on Top Layer And Track (104.625mm,101.23mm)(104.625mm,103.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1_G-2(103.925mm,101.85mm) on Top Layer And Track (103.225mm,101.23mm)(103.225mm,103.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R1_G-2(103.925mm,101.85mm) on Top Layer And Track (103.225mm,101.23mm)(103.417mm,101.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1_G-2(103.925mm,101.85mm) on Top Layer And Track (103.225mm,102.5mm)(104.625mm,102.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R1_G-2(103.925mm,101.85mm) on Top Layer And Track (104.433mm,101.23mm)(104.625mm,101.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1_G-2(103.925mm,101.85mm) on Top Layer And Track (104.625mm,101.23mm)(104.625mm,103.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R1_M-1(111.775mm,70.6mm) on Top Layer And Track (111.155mm,69.9mm)(111.155mm,70.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1_M-1(111.775mm,70.6mm) on Top Layer And Track (111.155mm,69.9mm)(113.695mm,69.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R1_M-1(111.775mm,70.6mm) on Top Layer And Track (111.155mm,71.108mm)(111.155mm,71.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1_M-1(111.775mm,70.6mm) on Top Layer And Track (111.155mm,71.3mm)(113.695mm,71.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1_M-1(111.775mm,70.6mm) on Top Layer And Track (112.425mm,69.9mm)(112.425mm,71.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1_M-2(113.075mm,70.6mm) on Top Layer And Track (111.155mm,69.9mm)(113.695mm,69.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1_M-2(113.075mm,70.6mm) on Top Layer And Track (111.155mm,71.3mm)(113.695mm,71.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1_M-2(113.075mm,70.6mm) on Top Layer And Track (112.425mm,69.9mm)(112.425mm,71.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R1_M-2(113.075mm,70.6mm) on Top Layer And Track (113.695mm,69.9mm)(113.695mm,70.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R1_M-2(113.075mm,70.6mm) on Top Layer And Track (113.695mm,71.108mm)(113.695mm,71.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R10-1(158.375mm,134.874mm) on Top Layer And Track (157.55mm,133.974mm)(157.55mm,134.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-1(158.375mm,134.874mm) on Top Layer And Track (157.55mm,133.974mm)(160.95mm,133.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R10-1(158.375mm,134.874mm) on Top Layer And Track (157.55mm,135.574mm)(157.55mm,135.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-1(158.375mm,134.874mm) on Top Layer And Track (157.55mm,135.774mm)(160.95mm,135.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R10-1(158.375mm,134.874mm) on Top Layer And Track (159.25mm,133.974mm)(159.25mm,135.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-2(160.125mm,134.874mm) on Top Layer And Track (157.55mm,133.974mm)(160.95mm,133.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-2(160.125mm,134.874mm) on Top Layer And Track (157.55mm,135.774mm)(160.95mm,135.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R10-2(160.125mm,134.874mm) on Top Layer And Track (159.25mm,133.974mm)(159.25mm,135.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R10-2(160.125mm,134.874mm) on Top Layer And Track (160.95mm,133.974mm)(160.95mm,134.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R10-2(160.125mm,134.874mm) on Top Layer And Track (160.95mm,135.574mm)(160.95mm,135.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-1(144.5mm,172.9mm) on Top Layer And Track (141.925mm,172mm)(145.325mm,172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-1(144.5mm,172.9mm) on Top Layer And Track (141.925mm,173.8mm)(145.325mm,173.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R11-1(144.5mm,172.9mm) on Top Layer And Track (143.625mm,172mm)(143.625mm,173.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R11-1(144.5mm,172.9mm) on Top Layer And Track (145.325mm,172mm)(145.325mm,172.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R11-1(144.5mm,172.9mm) on Top Layer And Track (145.325mm,173.6mm)(145.325mm,173.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R11-2(142.75mm,172.9mm) on Top Layer And Track (141.925mm,172mm)(141.925mm,172.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-2(142.75mm,172.9mm) on Top Layer And Track (141.925mm,172mm)(145.325mm,172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R11-2(142.75mm,172.9mm) on Top Layer And Track (141.925mm,173.6mm)(141.925mm,173.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-2(142.75mm,172.9mm) on Top Layer And Track (141.925mm,173.8mm)(145.325mm,173.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R11-2(142.75mm,172.9mm) on Top Layer And Track (143.625mm,172mm)(143.625mm,173.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R12-1(169.625mm,98.4mm) on Bottom Layer And Track (168.8mm,97.5mm)(168.8mm,97.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-1(169.625mm,98.4mm) on Bottom Layer And Track (168.8mm,97.5mm)(172.2mm,97.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R12-1(169.625mm,98.4mm) on Bottom Layer And Track (168.8mm,99.1mm)(168.8mm,99.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-1(169.625mm,98.4mm) on Bottom Layer And Track (168.8mm,99.3mm)(172.2mm,99.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R12-1(169.625mm,98.4mm) on Bottom Layer And Track (170.5mm,97.5mm)(170.5mm,99.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-2(171.375mm,98.4mm) on Bottom Layer And Track (168.8mm,97.5mm)(172.2mm,97.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-2(171.375mm,98.4mm) on Bottom Layer And Track (168.8mm,99.3mm)(172.2mm,99.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R12-2(171.375mm,98.4mm) on Bottom Layer And Track (170.5mm,97.5mm)(170.5mm,99.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R12-2(171.375mm,98.4mm) on Bottom Layer And Track (172.2mm,97.5mm)(172.2mm,97.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R12-2(171.375mm,98.4mm) on Bottom Layer And Track (172.2mm,99.1mm)(172.2mm,99.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-1(155.175mm,82.8mm) on Bottom Layer And Track (152.6mm,81.9mm)(156mm,81.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-1(155.175mm,82.8mm) on Bottom Layer And Track (152.6mm,83.7mm)(156mm,83.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R13-1(155.175mm,82.8mm) on Bottom Layer And Track (154.3mm,81.9mm)(154.3mm,83.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R13-1(155.175mm,82.8mm) on Bottom Layer And Track (156mm,81.9mm)(156mm,82.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R13-1(155.175mm,82.8mm) on Bottom Layer And Track (156mm,83.5mm)(156mm,83.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R13-2(153.425mm,82.8mm) on Bottom Layer And Track (152.6mm,81.9mm)(152.6mm,82.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-2(153.425mm,82.8mm) on Bottom Layer And Track (152.6mm,81.9mm)(156mm,81.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R13-2(153.425mm,82.8mm) on Bottom Layer And Track (152.6mm,83.5mm)(152.6mm,83.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-2(153.425mm,82.8mm) on Bottom Layer And Track (152.6mm,83.7mm)(156mm,83.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R13-2(153.425mm,82.8mm) on Bottom Layer And Track (154.3mm,81.9mm)(154.3mm,83.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-1(155mm,95.175mm) on Bottom Layer And Track (154.1mm,92.6mm)(154.1mm,96mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R14-1(155mm,95.175mm) on Bottom Layer And Track (154.1mm,94.3mm)(155.9mm,94.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R14-1(155mm,95.175mm) on Bottom Layer And Track (154.1mm,96mm)(154.3mm,96mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R14-1(155mm,95.175mm) on Bottom Layer And Track (155.7mm,96mm)(155.9mm,96mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-1(155mm,95.175mm) on Bottom Layer And Track (155.9mm,92.6mm)(155.9mm,96mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-2(155mm,93.425mm) on Bottom Layer And Track (154.1mm,92.6mm)(154.1mm,96mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R14-2(155mm,93.425mm) on Bottom Layer And Track (154.1mm,92.6mm)(154.3mm,92.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R14-2(155mm,93.425mm) on Bottom Layer And Track (154.1mm,94.3mm)(155.9mm,94.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R14-2(155mm,93.425mm) on Bottom Layer And Track (155.7mm,92.6mm)(155.9mm,92.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-2(155mm,93.425mm) on Bottom Layer And Track (155.9mm,92.6mm)(155.9mm,96mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R15-1(169.625mm,94mm) on Bottom Layer And Track (168.8mm,93.1mm)(168.8mm,93.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-1(169.625mm,94mm) on Bottom Layer And Track (168.8mm,93.1mm)(172.2mm,93.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R15-1(169.625mm,94mm) on Bottom Layer And Track (168.8mm,94.7mm)(168.8mm,94.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-1(169.625mm,94mm) on Bottom Layer And Track (168.8mm,94.9mm)(172.2mm,94.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R15-1(169.625mm,94mm) on Bottom Layer And Track (170.5mm,93.1mm)(170.5mm,94.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-2(171.375mm,94mm) on Bottom Layer And Track (168.8mm,93.1mm)(172.2mm,93.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-2(171.375mm,94mm) on Bottom Layer And Track (168.8mm,94.9mm)(172.2mm,94.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R15-2(171.375mm,94mm) on Bottom Layer And Track (170.5mm,93.1mm)(170.5mm,94.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R15-2(171.375mm,94mm) on Bottom Layer And Track (172.2mm,93.1mm)(172.2mm,93.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R15-2(171.375mm,94mm) on Bottom Layer And Track (172.2mm,94.7mm)(172.2mm,94.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16-1(161.2mm,84.525mm) on Bottom Layer And Track (160.3mm,83.7mm)(160.3mm,87.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R16-1(161.2mm,84.525mm) on Bottom Layer And Track (160.3mm,83.7mm)(160.5mm,83.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R16-1(161.2mm,84.525mm) on Bottom Layer And Track (160.3mm,85.4mm)(162.1mm,85.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R16-1(161.2mm,84.525mm) on Bottom Layer And Track (161.9mm,83.7mm)(162.1mm,83.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16-1(161.2mm,84.525mm) on Bottom Layer And Track (162.1mm,83.7mm)(162.1mm,87.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16-2(161.2mm,86.275mm) on Bottom Layer And Track (160.3mm,83.7mm)(160.3mm,87.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R16-2(161.2mm,86.275mm) on Bottom Layer And Track (160.3mm,85.4mm)(162.1mm,85.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R16-2(161.2mm,86.275mm) on Bottom Layer And Track (160.3mm,87.1mm)(160.5mm,87.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R16-2(161.2mm,86.275mm) on Bottom Layer And Track (161.9mm,87.1mm)(162.1mm,87.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16-2(161.2mm,86.275mm) on Bottom Layer And Track (162.1mm,83.7mm)(162.1mm,87.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R17-1(122.89mm,166.1mm) on Top Layer And Track (122.065mm,165.2mm)(122.065mm,165.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-1(122.89mm,166.1mm) on Top Layer And Track (122.065mm,165.2mm)(125.465mm,165.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R17-1(122.89mm,166.1mm) on Top Layer And Track (122.065mm,166.8mm)(122.065mm,167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-1(122.89mm,166.1mm) on Top Layer And Track (122.065mm,167mm)(125.465mm,167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R17-1(122.89mm,166.1mm) on Top Layer And Track (123.765mm,165.2mm)(123.765mm,167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-2(124.64mm,166.1mm) on Top Layer And Track (122.065mm,165.2mm)(125.465mm,165.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-2(124.64mm,166.1mm) on Top Layer And Track (122.065mm,167mm)(125.465mm,167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R17-2(124.64mm,166.1mm) on Top Layer And Track (123.765mm,165.2mm)(123.765mm,167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R17-2(124.64mm,166.1mm) on Top Layer And Track (125.465mm,165.2mm)(125.465mm,165.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R17-2(124.64mm,166.1mm) on Top Layer And Track (125.465mm,166.8mm)(125.465mm,167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-1(151.575mm,63mm) on Bottom Layer And Track (149mm,62.1mm)(152.4mm,62.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-1(151.575mm,63mm) on Bottom Layer And Track (149mm,63.9mm)(152.4mm,63.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R18-1(151.575mm,63mm) on Bottom Layer And Track (150.7mm,62.1mm)(150.7mm,63.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R18-1(151.575mm,63mm) on Bottom Layer And Track (152.4mm,62.1mm)(152.4mm,62.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R18-1(151.575mm,63mm) on Bottom Layer And Track (152.4mm,63.7mm)(152.4mm,63.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R18-2(149.825mm,63mm) on Bottom Layer And Track (149mm,62.1mm)(149mm,62.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-2(149.825mm,63mm) on Bottom Layer And Track (149mm,62.1mm)(152.4mm,62.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R18-2(149.825mm,63mm) on Bottom Layer And Track (149mm,63.7mm)(149mm,63.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-2(149.825mm,63mm) on Bottom Layer And Track (149mm,63.9mm)(152.4mm,63.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R18-2(149.825mm,63mm) on Bottom Layer And Track (150.7mm,62.1mm)(150.7mm,63.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-1(155.175mm,74mm) on Bottom Layer And Track (152.6mm,73.1mm)(156mm,73.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-1(155.175mm,74mm) on Bottom Layer And Track (152.6mm,74.9mm)(156mm,74.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R19-1(155.175mm,74mm) on Bottom Layer And Track (154.3mm,73.1mm)(154.3mm,74.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R19-1(155.175mm,74mm) on Bottom Layer And Track (156mm,73.1mm)(156mm,73.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R19-1(155.175mm,74mm) on Bottom Layer And Track (156mm,74.7mm)(156mm,74.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R19-2(153.425mm,74mm) on Bottom Layer And Track (152.6mm,73.1mm)(152.6mm,73.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-2(153.425mm,74mm) on Bottom Layer And Track (152.6mm,73.1mm)(156mm,73.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R19-2(153.425mm,74mm) on Bottom Layer And Track (152.6mm,74.7mm)(152.6mm,74.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-2(153.425mm,74mm) on Bottom Layer And Track (152.6mm,74.9mm)(156mm,74.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R19-2(153.425mm,74mm) on Bottom Layer And Track (154.3mm,73.1mm)(154.3mm,74.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2_G-1(97.375mm,96.95mm) on Top Layer And Track (95.455mm,96.25mm)(97.995mm,96.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2_G-1(97.375mm,96.95mm) on Top Layer And Track (95.455mm,97.65mm)(97.995mm,97.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2_G-1(97.375mm,96.95mm) on Top Layer And Track (96.725mm,96.25mm)(96.725mm,97.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R2_G-1(97.375mm,96.95mm) on Top Layer And Track (97.995mm,96.25mm)(97.995mm,96.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R2_G-1(97.375mm,96.95mm) on Top Layer And Track (97.995mm,97.458mm)(97.995mm,97.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R2_G-2(96.075mm,96.95mm) on Top Layer And Track (95.455mm,96.25mm)(95.455mm,96.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2_G-2(96.075mm,96.95mm) on Top Layer And Track (95.455mm,96.25mm)(97.995mm,96.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R2_G-2(96.075mm,96.95mm) on Top Layer And Track (95.455mm,97.458mm)(95.455mm,97.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2_G-2(96.075mm,96.95mm) on Top Layer And Track (95.455mm,97.65mm)(97.995mm,97.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2_G-2(96.075mm,96.95mm) on Top Layer And Track (96.725mm,96.25mm)(96.725mm,97.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2_M-1(117.425mm,63.85mm) on Top Layer And Track (116.725mm,61.93mm)(116.725mm,64.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2_M-1(117.425mm,63.85mm) on Top Layer And Track (116.725mm,63.2mm)(118.125mm,63.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R2_M-1(117.425mm,63.85mm) on Top Layer And Track (116.725mm,64.47mm)(116.917mm,64.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R2_M-1(117.425mm,63.85mm) on Top Layer And Track (117.933mm,64.47mm)(118.125mm,64.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2_M-1(117.425mm,63.85mm) on Top Layer And Track (118.125mm,61.93mm)(118.125mm,64.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2_M-2(117.425mm,62.55mm) on Top Layer And Track (116.725mm,61.93mm)(116.725mm,64.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R2_M-2(117.425mm,62.55mm) on Top Layer And Track (116.725mm,61.93mm)(116.917mm,61.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2_M-2(117.425mm,62.55mm) on Top Layer And Track (116.725mm,63.2mm)(118.125mm,63.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R2_M-2(117.425mm,62.55mm) on Top Layer And Track (117.933mm,61.93mm)(118.125mm,61.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2_M-2(117.425mm,62.55mm) on Top Layer And Track (118.125mm,61.93mm)(118.125mm,64.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-1(160.84mm,92.275mm) on Bottom Layer And Track (159.94mm,89.7mm)(159.94mm,93.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R20-1(160.84mm,92.275mm) on Bottom Layer And Track (159.94mm,91.4mm)(161.74mm,91.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R20-1(160.84mm,92.275mm) on Bottom Layer And Track (159.94mm,93.1mm)(160.14mm,93.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R20-1(160.84mm,92.275mm) on Bottom Layer And Track (161.54mm,93.1mm)(161.74mm,93.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-1(160.84mm,92.275mm) on Bottom Layer And Track (161.74mm,89.7mm)(161.74mm,93.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-2(160.84mm,90.525mm) on Bottom Layer And Track (159.94mm,89.7mm)(159.94mm,93.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R20-2(160.84mm,90.525mm) on Bottom Layer And Track (159.94mm,89.7mm)(160.14mm,89.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R20-2(160.84mm,90.525mm) on Bottom Layer And Track (159.94mm,91.4mm)(161.74mm,91.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R20-2(160.84mm,90.525mm) on Bottom Layer And Track (161.54mm,89.7mm)(161.74mm,89.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-2(160.84mm,90.525mm) on Bottom Layer And Track (161.74mm,89.7mm)(161.74mm,93.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-1(149.35mm,82.6mm) on Top Layer And Track (146.775mm,81.7mm)(150.175mm,81.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-1(149.35mm,82.6mm) on Top Layer And Track (146.775mm,83.5mm)(150.175mm,83.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R21-1(149.35mm,82.6mm) on Top Layer And Track (148.475mm,81.7mm)(148.475mm,83.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R21-1(149.35mm,82.6mm) on Top Layer And Track (150.175mm,81.7mm)(150.175mm,81.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R21-1(149.35mm,82.6mm) on Top Layer And Track (150.175mm,83.3mm)(150.175mm,83.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R21-2(147.6mm,82.6mm) on Top Layer And Track (146.775mm,81.7mm)(146.775mm,81.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-2(147.6mm,82.6mm) on Top Layer And Track (146.775mm,81.7mm)(150.175mm,81.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R21-2(147.6mm,82.6mm) on Top Layer And Track (146.775mm,83.3mm)(146.775mm,83.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-2(147.6mm,82.6mm) on Top Layer And Track (146.775mm,83.5mm)(150.175mm,83.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R21-2(147.6mm,82.6mm) on Top Layer And Track (148.475mm,81.7mm)(148.475mm,83.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-1(156.5mm,90.775mm) on Bottom Layer And Track (155.6mm,88.2mm)(155.6mm,91.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R22-1(156.5mm,90.775mm) on Bottom Layer And Track (155.6mm,89.9mm)(157.4mm,89.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R22-1(156.5mm,90.775mm) on Bottom Layer And Track (155.6mm,91.6mm)(155.8mm,91.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R22-1(156.5mm,90.775mm) on Bottom Layer And Track (157.2mm,91.6mm)(157.4mm,91.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-1(156.5mm,90.775mm) on Bottom Layer And Track (157.4mm,88.2mm)(157.4mm,91.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-2(156.5mm,89.025mm) on Bottom Layer And Track (155.6mm,88.2mm)(155.6mm,91.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R22-2(156.5mm,89.025mm) on Bottom Layer And Track (155.6mm,88.2mm)(155.8mm,88.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R22-2(156.5mm,89.025mm) on Bottom Layer And Track (155.6mm,89.9mm)(157.4mm,89.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R22-2(156.5mm,89.025mm) on Bottom Layer And Track (157.2mm,88.2mm)(157.4mm,88.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-2(156.5mm,89.025mm) on Bottom Layer And Track (157.4mm,88.2mm)(157.4mm,91.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-1(155.175mm,78.4mm) on Bottom Layer And Track (152.6mm,77.5mm)(156mm,77.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-1(155.175mm,78.4mm) on Bottom Layer And Track (152.6mm,79.3mm)(156mm,79.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R23-1(155.175mm,78.4mm) on Bottom Layer And Track (154.3mm,77.5mm)(154.3mm,79.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R23-1(155.175mm,78.4mm) on Bottom Layer And Track (156mm,77.5mm)(156mm,77.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R23-1(155.175mm,78.4mm) on Bottom Layer And Track (156mm,79.1mm)(156mm,79.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R23-2(153.425mm,78.4mm) on Bottom Layer And Track (152.6mm,77.5mm)(152.6mm,77.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-2(153.425mm,78.4mm) on Bottom Layer And Track (152.6mm,77.5mm)(156mm,77.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R23-2(153.425mm,78.4mm) on Bottom Layer And Track (152.6mm,79.1mm)(152.6mm,79.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-2(153.425mm,78.4mm) on Bottom Layer And Track (152.6mm,79.3mm)(156mm,79.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R23-2(153.425mm,78.4mm) on Bottom Layer And Track (154.3mm,77.5mm)(154.3mm,79.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R24-1(155.175mm,69.7mm) on Bottom Layer And Track (152.6mm,68.8mm)(156mm,68.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R24-1(155.175mm,69.7mm) on Bottom Layer And Track (152.6mm,70.6mm)(156mm,70.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R24-1(155.175mm,69.7mm) on Bottom Layer And Track (154.3mm,68.8mm)(154.3mm,70.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R24-1(155.175mm,69.7mm) on Bottom Layer And Track (156mm,68.8mm)(156mm,69mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R24-1(155.175mm,69.7mm) on Bottom Layer And Track (156mm,70.4mm)(156mm,70.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R24-2(153.425mm,69.7mm) on Bottom Layer And Track (152.6mm,68.8mm)(152.6mm,69mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R24-2(153.425mm,69.7mm) on Bottom Layer And Track (152.6mm,68.8mm)(156mm,68.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R24-2(153.425mm,69.7mm) on Bottom Layer And Track (152.6mm,70.4mm)(152.6mm,70.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R24-2(153.425mm,69.7mm) on Bottom Layer And Track (152.6mm,70.6mm)(156mm,70.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R24-2(153.425mm,69.7mm) on Bottom Layer And Track (154.3mm,68.8mm)(154.3mm,70.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R25-1(129.275mm,166.8mm) on Top Layer And Track (126.7mm,165.9mm)(130.1mm,165.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R25-1(129.275mm,166.8mm) on Top Layer And Track (126.7mm,167.7mm)(130.1mm,167.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R25-1(129.275mm,166.8mm) on Top Layer And Track (128.4mm,165.9mm)(128.4mm,167.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R25-1(129.275mm,166.8mm) on Top Layer And Track (130.1mm,165.9mm)(130.1mm,166.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R25-1(129.275mm,166.8mm) on Top Layer And Track (130.1mm,167.5mm)(130.1mm,167.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R25-2(127.525mm,166.8mm) on Top Layer And Track (126.7mm,165.9mm)(126.7mm,166.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R25-2(127.525mm,166.8mm) on Top Layer And Track (126.7mm,165.9mm)(130.1mm,165.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R25-2(127.525mm,166.8mm) on Top Layer And Track (126.7mm,167.5mm)(126.7mm,167.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R25-2(127.525mm,166.8mm) on Top Layer And Track (126.7mm,167.7mm)(130.1mm,167.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R25-2(127.525mm,166.8mm) on Top Layer And Track (128.4mm,165.9mm)(128.4mm,167.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R26-1(135.65mm,51.7mm) on Top Layer And Track (133.075mm,50.8mm)(136.475mm,50.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R26-1(135.65mm,51.7mm) on Top Layer And Track (133.075mm,52.6mm)(136.475mm,52.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R26-1(135.65mm,51.7mm) on Top Layer And Track (134.775mm,50.8mm)(134.775mm,52.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R26-1(135.65mm,51.7mm) on Top Layer And Track (136.475mm,50.8mm)(136.475mm,51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R26-1(135.65mm,51.7mm) on Top Layer And Track (136.475mm,52.4mm)(136.475mm,52.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R26-2(133.9mm,51.7mm) on Top Layer And Track (133.075mm,50.8mm)(133.075mm,51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R26-2(133.9mm,51.7mm) on Top Layer And Track (133.075mm,50.8mm)(136.475mm,50.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R26-2(133.9mm,51.7mm) on Top Layer And Track (133.075mm,52.4mm)(133.075mm,52.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R26-2(133.9mm,51.7mm) on Top Layer And Track (133.075mm,52.6mm)(136.475mm,52.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R26-2(133.9mm,51.7mm) on Top Layer And Track (134.775mm,50.8mm)(134.775mm,52.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R27-1(124.75mm,51.7mm) on Top Layer And Track (122.175mm,50.8mm)(125.575mm,50.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R27-1(124.75mm,51.7mm) on Top Layer And Track (122.175mm,52.6mm)(125.575mm,52.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R27-1(124.75mm,51.7mm) on Top Layer And Track (123.875mm,50.8mm)(123.875mm,52.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R27-1(124.75mm,51.7mm) on Top Layer And Track (125.575mm,50.8mm)(125.575mm,51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R27-1(124.75mm,51.7mm) on Top Layer And Track (125.575mm,52.4mm)(125.575mm,52.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R27-2(123mm,51.7mm) on Top Layer And Track (122.175mm,50.8mm)(122.175mm,51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R27-2(123mm,51.7mm) on Top Layer And Track (122.175mm,50.8mm)(125.575mm,50.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R27-2(123mm,51.7mm) on Top Layer And Track (122.175mm,52.4mm)(122.175mm,52.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R27-2(123mm,51.7mm) on Top Layer And Track (122.175mm,52.6mm)(125.575mm,52.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R27-2(123mm,51.7mm) on Top Layer And Track (123.875mm,50.8mm)(123.875mm,52.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R28-1(114.275mm,51.8mm) on Top Layer And Track (111.7mm,50.9mm)(115.1mm,50.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R28-1(114.275mm,51.8mm) on Top Layer And Track (111.7mm,52.7mm)(115.1mm,52.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R28-1(114.275mm,51.8mm) on Top Layer And Track (113.4mm,50.9mm)(113.4mm,52.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R28-1(114.275mm,51.8mm) on Top Layer And Track (115.1mm,50.9mm)(115.1mm,51.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R28-1(114.275mm,51.8mm) on Top Layer And Track (115.1mm,52.5mm)(115.1mm,52.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R28-2(112.525mm,51.8mm) on Top Layer And Track (111.7mm,50.9mm)(111.7mm,51.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R28-2(112.525mm,51.8mm) on Top Layer And Track (111.7mm,50.9mm)(115.1mm,50.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R28-2(112.525mm,51.8mm) on Top Layer And Track (111.7mm,52.5mm)(111.7mm,52.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R28-2(112.525mm,51.8mm) on Top Layer And Track (111.7mm,52.7mm)(115.1mm,52.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R28-2(112.525mm,51.8mm) on Top Layer And Track (113.4mm,50.9mm)(113.4mm,52.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R29-1(153.3mm,13.525mm) on Top Layer And Track (152.4mm,12.7mm)(152.4mm,16.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R29-1(153.3mm,13.525mm) on Top Layer And Track (152.4mm,12.7mm)(152.6mm,12.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R29-1(153.3mm,13.525mm) on Top Layer And Track (152.4mm,14.4mm)(154.2mm,14.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R29-1(153.3mm,13.525mm) on Top Layer And Track (154.2mm,12.7mm)(154.2mm,16.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R29-1(153.3mm,13.525mm) on Top Layer And Track (154mm,12.7mm)(154.2mm,12.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R29-2(153.3mm,15.275mm) on Top Layer And Track (152.4mm,12.7mm)(152.4mm,16.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R29-2(153.3mm,15.275mm) on Top Layer And Track (152.4mm,14.4mm)(154.2mm,14.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R29-2(153.3mm,15.275mm) on Top Layer And Track (152.4mm,16.1mm)(152.6mm,16.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R29-2(153.3mm,15.275mm) on Top Layer And Track (154.2mm,12.7mm)(154.2mm,16.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R29-2(153.3mm,15.275mm) on Top Layer And Track (154mm,16.1mm)(154.2mm,16.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R3_G-1(99.975mm,98.9mm) on Top Layer And Track (100.595mm,98.2mm)(100.595mm,98.392mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R3_G-1(99.975mm,98.9mm) on Top Layer And Track (100.595mm,99.408mm)(100.595mm,99.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3_G-1(99.975mm,98.9mm) on Top Layer And Track (98.055mm,98.2mm)(100.595mm,98.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3_G-1(99.975mm,98.9mm) on Top Layer And Track (98.055mm,99.6mm)(100.595mm,99.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3_G-1(99.975mm,98.9mm) on Top Layer And Track (99.325mm,98.2mm)(99.325mm,99.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3_G-2(98.675mm,98.9mm) on Top Layer And Track (98.055mm,98.2mm)(100.595mm,98.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R3_G-2(98.675mm,98.9mm) on Top Layer And Track (98.055mm,98.2mm)(98.055mm,98.392mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R3_G-2(98.675mm,98.9mm) on Top Layer And Track (98.055mm,99.408mm)(98.055mm,99.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3_G-2(98.675mm,98.9mm) on Top Layer And Track (98.055mm,99.6mm)(100.595mm,99.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3_G-2(98.675mm,98.9mm) on Top Layer And Track (99.325mm,98.2mm)(99.325mm,99.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3_M-1(119.425mm,66.35mm) on Top Layer And Track (118.725mm,64.43mm)(118.725mm,66.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3_M-1(119.425mm,66.35mm) on Top Layer And Track (118.725mm,65.7mm)(120.125mm,65.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R3_M-1(119.425mm,66.35mm) on Top Layer And Track (118.725mm,66.97mm)(118.917mm,66.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R3_M-1(119.425mm,66.35mm) on Top Layer And Track (119.933mm,66.97mm)(120.125mm,66.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3_M-1(119.425mm,66.35mm) on Top Layer And Track (120.125mm,64.43mm)(120.125mm,66.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3_M-2(119.425mm,65.05mm) on Top Layer And Track (118.725mm,64.43mm)(118.725mm,66.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R3_M-2(119.425mm,65.05mm) on Top Layer And Track (118.725mm,64.43mm)(118.917mm,64.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3_M-2(119.425mm,65.05mm) on Top Layer And Track (118.725mm,65.7mm)(120.125mm,65.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R3_M-2(119.425mm,65.05mm) on Top Layer And Track (119.933mm,64.43mm)(120.125mm,64.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3_M-2(119.425mm,65.05mm) on Top Layer And Track (120.125mm,64.43mm)(120.125mm,66.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R30-1(112.3mm,83.95mm) on Bottom Layer And Track (111.6mm,83.33mm)(111.6mm,85.87mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R30-1(112.3mm,83.95mm) on Bottom Layer And Track (111.6mm,83.33mm)(111.792mm,83.33mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R30-1(112.3mm,83.95mm) on Bottom Layer And Track (111.6mm,84.6mm)(113mm,84.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R30-1(112.3mm,83.95mm) on Bottom Layer And Track (112.808mm,83.33mm)(113mm,83.33mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R30-1(112.3mm,83.95mm) on Bottom Layer And Track (113mm,83.33mm)(113mm,85.87mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R30-2(112.3mm,85.25mm) on Bottom Layer And Track (111.6mm,83.33mm)(111.6mm,85.87mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R30-2(112.3mm,85.25mm) on Bottom Layer And Track (111.6mm,84.6mm)(113mm,84.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R30-2(112.3mm,85.25mm) on Bottom Layer And Track (111.6mm,85.87mm)(111.792mm,85.87mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R30-2(112.3mm,85.25mm) on Bottom Layer And Track (112.808mm,85.87mm)(113mm,85.87mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R30-2(112.3mm,85.25mm) on Bottom Layer And Track (113mm,83.33mm)(113mm,85.87mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R31-1(148.525mm,33.825mm) on Top Layer And Track (147.625mm,33mm)(147.625mm,36.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R31-1(148.525mm,33.825mm) on Top Layer And Track (147.625mm,33mm)(147.825mm,33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R31-1(148.525mm,33.825mm) on Top Layer And Track (147.625mm,34.7mm)(149.425mm,34.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R31-1(148.525mm,33.825mm) on Top Layer And Track (149.225mm,33mm)(149.425mm,33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R31-1(148.525mm,33.825mm) on Top Layer And Track (149.425mm,33mm)(149.425mm,36.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R31-2(148.525mm,35.575mm) on Top Layer And Track (147.625mm,33mm)(147.625mm,36.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R31-2(148.525mm,35.575mm) on Top Layer And Track (147.625mm,34.7mm)(149.425mm,34.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R31-2(148.525mm,35.575mm) on Top Layer And Track (147.625mm,36.4mm)(147.825mm,36.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R31-2(148.525mm,35.575mm) on Top Layer And Track (149.225mm,36.4mm)(149.425mm,36.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R31-2(148.525mm,35.575mm) on Top Layer And Track (149.425mm,33mm)(149.425mm,36.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R32-1(166.925mm,31.225mm) on Top Layer And Track (166.025mm,30.4mm)(166.025mm,33.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R32-1(166.925mm,31.225mm) on Top Layer And Track (166.025mm,30.4mm)(166.225mm,30.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R32-1(166.925mm,31.225mm) on Top Layer And Track (166.025mm,32.1mm)(167.825mm,32.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R32-1(166.925mm,31.225mm) on Top Layer And Track (167.625mm,30.4mm)(167.825mm,30.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R32-1(166.925mm,31.225mm) on Top Layer And Track (167.825mm,30.4mm)(167.825mm,33.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R32-2(166.925mm,32.975mm) on Top Layer And Track (166.025mm,30.4mm)(166.025mm,33.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R32-2(166.925mm,32.975mm) on Top Layer And Track (166.025mm,32.1mm)(167.825mm,32.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R32-2(166.925mm,32.975mm) on Top Layer And Track (166.025mm,33.8mm)(166.225mm,33.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R32-2(166.925mm,32.975mm) on Top Layer And Track (167.625mm,33.8mm)(167.825mm,33.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R32-2(166.925mm,32.975mm) on Top Layer And Track (167.825mm,30.4mm)(167.825mm,33.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R33-1(116mm,102.375mm) on Top Layer And Track (115.1mm,101.5mm)(116.9mm,101.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R33-1(116mm,102.375mm) on Top Layer And Track (115.1mm,103.2mm)(115.3mm,103.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R33-1(116mm,102.375mm) on Top Layer And Track (115.1mm,99.8mm)(115.1mm,103.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R33-1(116mm,102.375mm) on Top Layer And Track (116.7mm,103.2mm)(116.9mm,103.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R33-1(116mm,102.375mm) on Top Layer And Track (116.9mm,99.8mm)(116.9mm,103.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R33-2(116mm,100.625mm) on Top Layer And Track (115.1mm,101.5mm)(116.9mm,101.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R33-2(116mm,100.625mm) on Top Layer And Track (115.1mm,99.8mm)(115.1mm,103.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R33-2(116mm,100.625mm) on Top Layer And Track (115.1mm,99.8mm)(115.3mm,99.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R33-2(116mm,100.625mm) on Top Layer And Track (116.7mm,99.8mm)(116.9mm,99.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R33-2(116mm,100.625mm) on Top Layer And Track (116.9mm,99.8mm)(116.9mm,103.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R34-1(118.1mm,102.375mm) on Top Layer And Track (117.2mm,101.5mm)(119mm,101.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R34-1(118.1mm,102.375mm) on Top Layer And Track (117.2mm,103.2mm)(117.4mm,103.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R34-1(118.1mm,102.375mm) on Top Layer And Track (117.2mm,99.8mm)(117.2mm,103.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R34-1(118.1mm,102.375mm) on Top Layer And Track (118.8mm,103.2mm)(119mm,103.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R34-1(118.1mm,102.375mm) on Top Layer And Track (119mm,99.8mm)(119mm,103.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R34-2(118.1mm,100.625mm) on Top Layer And Track (117.2mm,101.5mm)(119mm,101.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R34-2(118.1mm,100.625mm) on Top Layer And Track (117.2mm,99.8mm)(117.2mm,103.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R34-2(118.1mm,100.625mm) on Top Layer And Track (117.2mm,99.8mm)(117.4mm,99.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R34-2(118.1mm,100.625mm) on Top Layer And Track (118.8mm,99.8mm)(119mm,99.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R34-2(118.1mm,100.625mm) on Top Layer And Track (119mm,99.8mm)(119mm,103.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R35-1(84.425mm,140.3mm) on Top Layer And Track (83.6mm,139.4mm)(83.6mm,139.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R35-1(84.425mm,140.3mm) on Top Layer And Track (83.6mm,139.4mm)(87mm,139.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R35-1(84.425mm,140.3mm) on Top Layer And Track (83.6mm,141.2mm)(87mm,141.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R35-1(84.425mm,140.3mm) on Top Layer And Track (83.6mm,141mm)(83.6mm,141.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R35-1(84.425mm,140.3mm) on Top Layer And Track (85.3mm,139.4mm)(85.3mm,141.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R35-2(86.175mm,140.3mm) on Top Layer And Track (83.6mm,139.4mm)(87mm,139.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R35-2(86.175mm,140.3mm) on Top Layer And Track (83.6mm,141.2mm)(87mm,141.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R35-2(86.175mm,140.3mm) on Top Layer And Track (85.3mm,139.4mm)(85.3mm,141.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R35-2(86.175mm,140.3mm) on Top Layer And Track (87mm,139.4mm)(87mm,139.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R35-2(86.175mm,140.3mm) on Top Layer And Track (87mm,141mm)(87mm,141.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R36-1(84.425mm,148.3mm) on Top Layer And Track (83.6mm,147.4mm)(83.6mm,147.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R36-1(84.425mm,148.3mm) on Top Layer And Track (83.6mm,147.4mm)(87mm,147.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R36-1(84.425mm,148.3mm) on Top Layer And Track (83.6mm,149.2mm)(87mm,149.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R36-1(84.425mm,148.3mm) on Top Layer And Track (83.6mm,149mm)(83.6mm,149.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R36-1(84.425mm,148.3mm) on Top Layer And Track (85.3mm,147.4mm)(85.3mm,149.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R36-2(86.175mm,148.3mm) on Top Layer And Track (83.6mm,147.4mm)(87mm,147.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R36-2(86.175mm,148.3mm) on Top Layer And Track (83.6mm,149.2mm)(87mm,149.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R36-2(86.175mm,148.3mm) on Top Layer And Track (85.3mm,147.4mm)(85.3mm,149.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R36-2(86.175mm,148.3mm) on Top Layer And Track (87mm,147.4mm)(87mm,147.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R36-2(86.175mm,148.3mm) on Top Layer And Track (87mm,149mm)(87mm,149.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R37-1(103.1mm,51.8mm) on Top Layer And Track (100.525mm,50.9mm)(103.925mm,50.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R37-1(103.1mm,51.8mm) on Top Layer And Track (100.525mm,52.7mm)(103.925mm,52.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R37-1(103.1mm,51.8mm) on Top Layer And Track (102.225mm,50.9mm)(102.225mm,52.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R37-1(103.1mm,51.8mm) on Top Layer And Track (103.925mm,50.9mm)(103.925mm,51.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R37-1(103.1mm,51.8mm) on Top Layer And Track (103.925mm,52.5mm)(103.925mm,52.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R37-2(101.35mm,51.8mm) on Top Layer And Track (100.525mm,50.9mm)(100.525mm,51.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R37-2(101.35mm,51.8mm) on Top Layer And Track (100.525mm,50.9mm)(103.925mm,50.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R37-2(101.35mm,51.8mm) on Top Layer And Track (100.525mm,52.5mm)(100.525mm,52.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R37-2(101.35mm,51.8mm) on Top Layer And Track (100.525mm,52.7mm)(103.925mm,52.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R37-2(101.35mm,51.8mm) on Top Layer And Track (102.225mm,50.9mm)(102.225mm,52.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R38-1(92.25mm,51.7mm) on Top Layer And Track (89.675mm,50.8mm)(93.075mm,50.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R38-1(92.25mm,51.7mm) on Top Layer And Track (89.675mm,52.6mm)(93.075mm,52.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R38-1(92.25mm,51.7mm) on Top Layer And Track (91.375mm,50.8mm)(91.375mm,52.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R38-1(92.25mm,51.7mm) on Top Layer And Track (93.075mm,50.8mm)(93.075mm,51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R38-1(92.25mm,51.7mm) on Top Layer And Track (93.075mm,52.4mm)(93.075mm,52.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R38-2(90.5mm,51.7mm) on Top Layer And Track (89.675mm,50.8mm)(89.675mm,51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R38-2(90.5mm,51.7mm) on Top Layer And Track (89.675mm,50.8mm)(93.075mm,50.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R38-2(90.5mm,51.7mm) on Top Layer And Track (89.675mm,52.4mm)(89.675mm,52.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R38-2(90.5mm,51.7mm) on Top Layer And Track (89.675mm,52.6mm)(93.075mm,52.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R38-2(90.5mm,51.7mm) on Top Layer And Track (91.375mm,50.8mm)(91.375mm,52.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R39-1(94.15mm,66.95mm) on Bottom Layer And Track (93.25mm,66.125mm)(93.25mm,69.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R39-1(94.15mm,66.95mm) on Bottom Layer And Track (93.25mm,66.125mm)(93.45mm,66.125mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R39-1(94.15mm,66.95mm) on Bottom Layer And Track (93.25mm,67.825mm)(95.05mm,67.825mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R39-1(94.15mm,66.95mm) on Bottom Layer And Track (94.85mm,66.125mm)(95.05mm,66.125mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R39-1(94.15mm,66.95mm) on Bottom Layer And Track (95.05mm,66.125mm)(95.05mm,69.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R39-2(94.15mm,68.7mm) on Bottom Layer And Track (93.25mm,66.125mm)(93.25mm,69.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R39-2(94.15mm,68.7mm) on Bottom Layer And Track (93.25mm,67.825mm)(95.05mm,67.825mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R39-2(94.15mm,68.7mm) on Bottom Layer And Track (93.25mm,69.525mm)(93.45mm,69.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R39-2(94.15mm,68.7mm) on Bottom Layer And Track (94.85mm,69.525mm)(95.05mm,69.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R39-2(94.15mm,68.7mm) on Bottom Layer And Track (95.05mm,66.125mm)(95.05mm,69.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R40-1(97.15mm,87.1mm) on Top Layer And Track (96.325mm,86.2mm)(96.325mm,86.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R40-1(97.15mm,87.1mm) on Top Layer And Track (96.325mm,86.2mm)(99.725mm,86.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R40-1(97.15mm,87.1mm) on Top Layer And Track (96.325mm,87.8mm)(96.325mm,88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R40-1(97.15mm,87.1mm) on Top Layer And Track (96.325mm,88mm)(99.725mm,88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R40-1(97.15mm,87.1mm) on Top Layer And Track (98.025mm,86.2mm)(98.025mm,88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R40-2(98.9mm,87.1mm) on Top Layer And Track (96.325mm,86.2mm)(99.725mm,86.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R40-2(98.9mm,87.1mm) on Top Layer And Track (96.325mm,88mm)(99.725mm,88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R40-2(98.9mm,87.1mm) on Top Layer And Track (98.025mm,86.2mm)(98.025mm,88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R40-2(98.9mm,87.1mm) on Top Layer And Track (99.725mm,86.2mm)(99.725mm,86.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R40-2(98.9mm,87.1mm) on Top Layer And Track (99.725mm,87.8mm)(99.725mm,88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-1(162.65mm,137.699mm) on Top Layer And Track (161.75mm,135.124mm)(161.75mm,138.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R4-1(162.65mm,137.699mm) on Top Layer And Track (161.75mm,136.824mm)(163.55mm,136.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R4-1(162.65mm,137.699mm) on Top Layer And Track (161.75mm,138.524mm)(161.95mm,138.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R4-1(162.65mm,137.699mm) on Top Layer And Track (163.35mm,138.524mm)(163.55mm,138.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-1(162.65mm,137.699mm) on Top Layer And Track (163.55mm,135.124mm)(163.55mm,138.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R41-1(97.15mm,82.7mm) on Top Layer And Track (96.325mm,81.8mm)(96.325mm,82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R41-1(97.15mm,82.7mm) on Top Layer And Track (96.325mm,81.8mm)(99.725mm,81.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R41-1(97.15mm,82.7mm) on Top Layer And Track (96.325mm,83.4mm)(96.325mm,83.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R41-1(97.15mm,82.7mm) on Top Layer And Track (96.325mm,83.6mm)(99.725mm,83.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R41-1(97.15mm,82.7mm) on Top Layer And Track (98.025mm,81.8mm)(98.025mm,83.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R41-2(98.9mm,82.7mm) on Top Layer And Track (96.325mm,81.8mm)(99.725mm,81.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R41-2(98.9mm,82.7mm) on Top Layer And Track (96.325mm,83.6mm)(99.725mm,83.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R41-2(98.9mm,82.7mm) on Top Layer And Track (98.025mm,81.8mm)(98.025mm,83.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R41-2(98.9mm,82.7mm) on Top Layer And Track (99.725mm,81.8mm)(99.725mm,82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R41-2(98.9mm,82.7mm) on Top Layer And Track (99.725mm,83.4mm)(99.725mm,83.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-2(162.65mm,135.949mm) on Top Layer And Track (161.75mm,135.124mm)(161.75mm,138.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R4-2(162.65mm,135.949mm) on Top Layer And Track (161.75mm,135.124mm)(161.95mm,135.124mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R4-2(162.65mm,135.949mm) on Top Layer And Track (161.75mm,136.824mm)(163.55mm,136.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R4-2(162.65mm,135.949mm) on Top Layer And Track (163.35mm,135.124mm)(163.55mm,135.124mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-2(162.65mm,135.949mm) on Top Layer And Track (163.55mm,135.124mm)(163.55mm,138.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R42-1(97.15mm,91.7mm) on Top Layer And Track (96.325mm,90.8mm)(96.325mm,91mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R42-1(97.15mm,91.7mm) on Top Layer And Track (96.325mm,90.8mm)(99.725mm,90.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R42-1(97.15mm,91.7mm) on Top Layer And Track (96.325mm,92.4mm)(96.325mm,92.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R42-1(97.15mm,91.7mm) on Top Layer And Track (96.325mm,92.6mm)(99.725mm,92.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R42-1(97.15mm,91.7mm) on Top Layer And Track (98.025mm,90.8mm)(98.025mm,92.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R42-2(98.9mm,91.7mm) on Top Layer And Track (96.325mm,90.8mm)(99.725mm,90.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R42-2(98.9mm,91.7mm) on Top Layer And Track (96.325mm,92.6mm)(99.725mm,92.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R42-2(98.9mm,91.7mm) on Top Layer And Track (98.025mm,90.8mm)(98.025mm,92.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R42-2(98.9mm,91.7mm) on Top Layer And Track (99.725mm,90.8mm)(99.725mm,91mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R42-2(98.9mm,91.7mm) on Top Layer And Track (99.725mm,92.4mm)(99.725mm,92.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R43-1(141.8mm,73.175mm) on Top Layer And Track (140.9mm,70.6mm)(140.9mm,74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R43-1(141.8mm,73.175mm) on Top Layer And Track (140.9mm,72.3mm)(142.7mm,72.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R43-1(141.8mm,73.175mm) on Top Layer And Track (140.9mm,74mm)(141.1mm,74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R43-1(141.8mm,73.175mm) on Top Layer And Track (142.5mm,74mm)(142.7mm,74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R43-1(141.8mm,73.175mm) on Top Layer And Track (142.7mm,70.6mm)(142.7mm,74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R43-2(141.8mm,71.425mm) on Top Layer And Track (140.9mm,70.6mm)(140.9mm,74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R43-2(141.8mm,71.425mm) on Top Layer And Track (140.9mm,70.6mm)(141.1mm,70.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R43-2(141.8mm,71.425mm) on Top Layer And Track (140.9mm,72.3mm)(142.7mm,72.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R43-2(141.8mm,71.425mm) on Top Layer And Track (142.5mm,70.6mm)(142.7mm,70.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R43-2(141.8mm,71.425mm) on Top Layer And Track (142.7mm,70.6mm)(142.7mm,74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R44-1(137.4mm,71.425mm) on Top Layer And Track (136.5mm,70.6mm)(136.5mm,74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R44-1(137.4mm,71.425mm) on Top Layer And Track (136.5mm,70.6mm)(136.7mm,70.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R44-1(137.4mm,71.425mm) on Top Layer And Track (136.5mm,72.3mm)(138.3mm,72.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R44-1(137.4mm,71.425mm) on Top Layer And Track (138.1mm,70.6mm)(138.3mm,70.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R44-1(137.4mm,71.425mm) on Top Layer And Track (138.3mm,70.6mm)(138.3mm,74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R44-2(137.4mm,73.175mm) on Top Layer And Track (136.5mm,70.6mm)(136.5mm,74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R44-2(137.4mm,73.175mm) on Top Layer And Track (136.5mm,72.3mm)(138.3mm,72.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R44-2(137.4mm,73.175mm) on Top Layer And Track (136.5mm,74mm)(136.7mm,74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R44-2(137.4mm,73.175mm) on Top Layer And Track (138.1mm,74mm)(138.3mm,74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R44-2(137.4mm,73.175mm) on Top Layer And Track (138.3mm,70.6mm)(138.3mm,74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R45-1(133mm,71.425mm) on Top Layer And Track (132.1mm,70.6mm)(132.1mm,74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R45-1(133mm,71.425mm) on Top Layer And Track (132.1mm,70.6mm)(132.3mm,70.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R45-1(133mm,71.425mm) on Top Layer And Track (132.1mm,72.3mm)(133.9mm,72.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R45-1(133mm,71.425mm) on Top Layer And Track (133.7mm,70.6mm)(133.9mm,70.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R45-1(133mm,71.425mm) on Top Layer And Track (133.9mm,70.6mm)(133.9mm,74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R45-2(133mm,73.175mm) on Top Layer And Track (132.1mm,70.6mm)(132.1mm,74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R45-2(133mm,73.175mm) on Top Layer And Track (132.1mm,72.3mm)(133.9mm,72.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R45-2(133mm,73.175mm) on Top Layer And Track (132.1mm,74mm)(132.3mm,74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R45-2(133mm,73.175mm) on Top Layer And Track (133.7mm,74mm)(133.9mm,74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R45-2(133mm,73.175mm) on Top Layer And Track (133.9mm,70.6mm)(133.9mm,74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R46-1(127.6mm,71.525mm) on Top Layer And Track (126.7mm,70.7mm)(126.7mm,74.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R46-1(127.6mm,71.525mm) on Top Layer And Track (126.7mm,70.7mm)(126.9mm,70.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R46-1(127.6mm,71.525mm) on Top Layer And Track (126.7mm,72.4mm)(128.5mm,72.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R46-1(127.6mm,71.525mm) on Top Layer And Track (128.3mm,70.7mm)(128.5mm,70.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R46-1(127.6mm,71.525mm) on Top Layer And Track (128.5mm,70.7mm)(128.5mm,74.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R46-2(127.6mm,73.275mm) on Top Layer And Track (126.7mm,70.7mm)(126.7mm,74.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R46-2(127.6mm,73.275mm) on Top Layer And Track (126.7mm,72.4mm)(128.5mm,72.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R46-2(127.6mm,73.275mm) on Top Layer And Track (126.7mm,74.1mm)(126.9mm,74.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R46-2(127.6mm,73.275mm) on Top Layer And Track (128.3mm,74.1mm)(128.5mm,74.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R46-2(127.6mm,73.275mm) on Top Layer And Track (128.5mm,70.7mm)(128.5mm,74.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R47-1(139.3mm,104.9mm) on Top Layer And Track (138.4mm,102.325mm)(138.4mm,105.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R47-1(139.3mm,104.9mm) on Top Layer And Track (138.4mm,104.025mm)(140.2mm,104.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R47-1(139.3mm,104.9mm) on Top Layer And Track (138.4mm,105.725mm)(138.6mm,105.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R47-1(139.3mm,104.9mm) on Top Layer And Track (140.2mm,102.325mm)(140.2mm,105.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R47-1(139.3mm,104.9mm) on Top Layer And Track (140mm,105.725mm)(140.2mm,105.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R47-2(139.3mm,103.15mm) on Top Layer And Track (138.4mm,102.325mm)(138.4mm,105.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R47-2(139.3mm,103.15mm) on Top Layer And Track (138.4mm,102.325mm)(138.6mm,102.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R47-2(139.3mm,103.15mm) on Top Layer And Track (138.4mm,104.025mm)(140.2mm,104.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R47-2(139.3mm,103.15mm) on Top Layer And Track (140.2mm,102.325mm)(140.2mm,105.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R47-2(139.3mm,103.15mm) on Top Layer And Track (140mm,102.325mm)(140.2mm,102.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R48-1(146.125mm,106.4mm) on Top Layer And Track (145.3mm,105.5mm)(145.3mm,105.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R48-1(146.125mm,106.4mm) on Top Layer And Track (145.3mm,105.5mm)(148.7mm,105.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R48-1(146.125mm,106.4mm) on Top Layer And Track (145.3mm,107.1mm)(145.3mm,107.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R48-1(146.125mm,106.4mm) on Top Layer And Track (145.3mm,107.3mm)(148.7mm,107.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R48-1(146.125mm,106.4mm) on Top Layer And Track (147mm,105.5mm)(147mm,107.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R48-2(147.875mm,106.4mm) on Top Layer And Track (145.3mm,105.5mm)(148.7mm,105.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R48-2(147.875mm,106.4mm) on Top Layer And Track (145.3mm,107.3mm)(148.7mm,107.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R48-2(147.875mm,106.4mm) on Top Layer And Track (147mm,105.5mm)(147mm,107.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R48-2(147.875mm,106.4mm) on Top Layer And Track (148.7mm,105.5mm)(148.7mm,105.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R48-2(147.875mm,106.4mm) on Top Layer And Track (148.7mm,107.1mm)(148.7mm,107.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R49-1(146.125mm,111.2mm) on Top Layer And Track (145.3mm,110.3mm)(145.3mm,110.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R49-1(146.125mm,111.2mm) on Top Layer And Track (145.3mm,110.3mm)(148.7mm,110.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R49-1(146.125mm,111.2mm) on Top Layer And Track (145.3mm,111.9mm)(145.3mm,112.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R49-1(146.125mm,111.2mm) on Top Layer And Track (145.3mm,112.1mm)(148.7mm,112.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R49-1(146.125mm,111.2mm) on Top Layer And Track (147mm,110.3mm)(147mm,112.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R49-2(147.875mm,111.2mm) on Top Layer And Track (145.3mm,110.3mm)(148.7mm,110.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R49-2(147.875mm,111.2mm) on Top Layer And Track (145.3mm,112.1mm)(148.7mm,112.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R49-2(147.875mm,111.2mm) on Top Layer And Track (147mm,110.3mm)(147mm,112.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R49-2(147.875mm,111.2mm) on Top Layer And Track (148.7mm,110.3mm)(148.7mm,110.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R49-2(147.875mm,111.2mm) on Top Layer And Track (148.7mm,111.9mm)(148.7mm,112.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R50-1(105.95mm,130.975mm) on Top Layer And Track (105.05mm,130.15mm)(105.05mm,133.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R50-1(105.95mm,130.975mm) on Top Layer And Track (105.05mm,130.15mm)(105.25mm,130.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R50-1(105.95mm,130.975mm) on Top Layer And Track (105.05mm,131.85mm)(106.85mm,131.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R50-1(105.95mm,130.975mm) on Top Layer And Track (106.65mm,130.15mm)(106.85mm,130.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R50-1(105.95mm,130.975mm) on Top Layer And Track (106.85mm,130.15mm)(106.85mm,133.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R50-2(105.95mm,132.725mm) on Top Layer And Track (105.05mm,130.15mm)(105.05mm,133.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R50-2(105.95mm,132.725mm) on Top Layer And Track (105.05mm,131.85mm)(106.85mm,131.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R50-2(105.95mm,132.725mm) on Top Layer And Track (105.05mm,133.55mm)(105.25mm,133.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R50-2(105.95mm,132.725mm) on Top Layer And Track (106.65mm,133.55mm)(106.85mm,133.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R50-2(105.95mm,132.725mm) on Top Layer And Track (106.85mm,130.15mm)(106.85mm,133.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5-1(140.525mm,177.4mm) on Top Layer And Track (139.625mm,174.825mm)(139.625mm,178.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R5-1(140.525mm,177.4mm) on Top Layer And Track (139.625mm,176.525mm)(141.425mm,176.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R5-1(140.525mm,177.4mm) on Top Layer And Track (139.625mm,178.225mm)(139.825mm,178.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R5-1(140.525mm,177.4mm) on Top Layer And Track (141.225mm,178.225mm)(141.425mm,178.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5-1(140.525mm,177.4mm) on Top Layer And Track (141.425mm,174.825mm)(141.425mm,178.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R51-1(101.6mm,131.025mm) on Top Layer And Track (100.7mm,130.2mm)(100.7mm,133.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R51-1(101.6mm,131.025mm) on Top Layer And Track (100.7mm,130.2mm)(100.9mm,130.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R51-1(101.6mm,131.025mm) on Top Layer And Track (100.7mm,131.9mm)(102.5mm,131.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R51-1(101.6mm,131.025mm) on Top Layer And Track (102.3mm,130.2mm)(102.5mm,130.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R51-1(101.6mm,131.025mm) on Top Layer And Track (102.5mm,130.2mm)(102.5mm,133.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R51-2(101.6mm,132.775mm) on Top Layer And Track (100.7mm,130.2mm)(100.7mm,133.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R51-2(101.6mm,132.775mm) on Top Layer And Track (100.7mm,131.9mm)(102.5mm,131.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R51-2(101.6mm,132.775mm) on Top Layer And Track (100.7mm,133.6mm)(100.9mm,133.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R51-2(101.6mm,132.775mm) on Top Layer And Track (102.3mm,133.6mm)(102.5mm,133.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R51-2(101.6mm,132.775mm) on Top Layer And Track (102.5mm,130.2mm)(102.5mm,133.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5-2(140.525mm,175.65mm) on Top Layer And Track (139.625mm,174.825mm)(139.625mm,178.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R5-2(140.525mm,175.65mm) on Top Layer And Track (139.625mm,174.825mm)(139.825mm,174.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R5-2(140.525mm,175.65mm) on Top Layer And Track (139.625mm,176.525mm)(141.425mm,176.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R5-2(140.525mm,175.65mm) on Top Layer And Track (141.225mm,174.825mm)(141.425mm,174.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5-2(140.525mm,175.65mm) on Top Layer And Track (141.425mm,174.825mm)(141.425mm,178.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R52-1(97.3mm,131.025mm) on Top Layer And Track (96.4mm,130.2mm)(96.4mm,133.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R52-1(97.3mm,131.025mm) on Top Layer And Track (96.4mm,130.2mm)(96.6mm,130.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R52-1(97.3mm,131.025mm) on Top Layer And Track (96.4mm,131.9mm)(98.2mm,131.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R52-1(97.3mm,131.025mm) on Top Layer And Track (98.2mm,130.2mm)(98.2mm,133.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R52-1(97.3mm,131.025mm) on Top Layer And Track (98mm,130.2mm)(98.2mm,130.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R52-2(97.3mm,132.775mm) on Top Layer And Track (96.4mm,130.2mm)(96.4mm,133.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R52-2(97.3mm,132.775mm) on Top Layer And Track (96.4mm,131.9mm)(98.2mm,131.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R52-2(97.3mm,132.775mm) on Top Layer And Track (96.4mm,133.6mm)(96.6mm,133.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R52-2(97.3mm,132.775mm) on Top Layer And Track (98.2mm,130.2mm)(98.2mm,133.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R52-2(97.3mm,132.775mm) on Top Layer And Track (98mm,133.6mm)(98.2mm,133.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R53-1(93mm,131.025mm) on Top Layer And Track (92.1mm,130.2mm)(92.1mm,133.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R53-1(93mm,131.025mm) on Top Layer And Track (92.1mm,130.2mm)(92.3mm,130.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R53-1(93mm,131.025mm) on Top Layer And Track (92.1mm,131.9mm)(93.9mm,131.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R53-1(93mm,131.025mm) on Top Layer And Track (93.7mm,130.2mm)(93.9mm,130.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R53-1(93mm,131.025mm) on Top Layer And Track (93.9mm,130.2mm)(93.9mm,133.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R53-2(93mm,132.775mm) on Top Layer And Track (92.1mm,130.2mm)(92.1mm,133.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R53-2(93mm,132.775mm) on Top Layer And Track (92.1mm,131.9mm)(93.9mm,131.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R53-2(93mm,132.775mm) on Top Layer And Track (92.1mm,133.6mm)(92.3mm,133.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R53-2(93mm,132.775mm) on Top Layer And Track (93.7mm,133.6mm)(93.9mm,133.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R53-2(93mm,132.775mm) on Top Layer And Track (93.9mm,130.2mm)(93.9mm,133.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R54-1(117.3mm,125.875mm) on Top Layer And Track (116.4mm,123.3mm)(116.4mm,126.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R54-1(117.3mm,125.875mm) on Top Layer And Track (116.4mm,125mm)(118.2mm,125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R54-1(117.3mm,125.875mm) on Top Layer And Track (116.4mm,126.7mm)(116.6mm,126.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R54-1(117.3mm,125.875mm) on Top Layer And Track (118.2mm,123.3mm)(118.2mm,126.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R54-1(117.3mm,125.875mm) on Top Layer And Track (118mm,126.7mm)(118.2mm,126.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R54-2(117.3mm,124.125mm) on Top Layer And Track (116.4mm,123.3mm)(116.4mm,126.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R54-2(117.3mm,124.125mm) on Top Layer And Track (116.4mm,123.3mm)(116.6mm,123.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R54-2(117.3mm,124.125mm) on Top Layer And Track (116.4mm,125mm)(118.2mm,125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R54-2(117.3mm,124.125mm) on Top Layer And Track (118.2mm,123.3mm)(118.2mm,126.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R54-2(117.3mm,124.125mm) on Top Layer And Track (118mm,123.3mm)(118.2mm,123.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R55-1(121.9mm,125.875mm) on Top Layer And Track (121mm,123.3mm)(121mm,126.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R55-1(121.9mm,125.875mm) on Top Layer And Track (121mm,125mm)(122.8mm,125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R55-1(121.9mm,125.875mm) on Top Layer And Track (121mm,126.7mm)(121.2mm,126.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R55-1(121.9mm,125.875mm) on Top Layer And Track (122.6mm,126.7mm)(122.8mm,126.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R55-1(121.9mm,125.875mm) on Top Layer And Track (122.8mm,123.3mm)(122.8mm,126.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R55-2(121.9mm,124.125mm) on Top Layer And Track (121mm,123.3mm)(121.2mm,123.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R55-2(121.9mm,124.125mm) on Top Layer And Track (121mm,123.3mm)(121mm,126.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R55-2(121.9mm,124.125mm) on Top Layer And Track (121mm,125mm)(122.8mm,125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R55-2(121.9mm,124.125mm) on Top Layer And Track (122.6mm,123.3mm)(122.8mm,123.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R55-2(121.9mm,124.125mm) on Top Layer And Track (122.8mm,123.3mm)(122.8mm,126.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R56-1(126.3mm,125.875mm) on Top Layer And Track (125.4mm,123.3mm)(125.4mm,126.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R56-1(126.3mm,125.875mm) on Top Layer And Track (125.4mm,125mm)(127.2mm,125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R56-1(126.3mm,125.875mm) on Top Layer And Track (125.4mm,126.7mm)(125.6mm,126.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R56-1(126.3mm,125.875mm) on Top Layer And Track (127.2mm,123.3mm)(127.2mm,126.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R56-1(126.3mm,125.875mm) on Top Layer And Track (127mm,126.7mm)(127.2mm,126.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R56-2(126.3mm,124.125mm) on Top Layer And Track (125.4mm,123.3mm)(125.4mm,126.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R56-2(126.3mm,124.125mm) on Top Layer And Track (125.4mm,123.3mm)(125.6mm,123.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R56-2(126.3mm,124.125mm) on Top Layer And Track (125.4mm,125mm)(127.2mm,125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R56-2(126.3mm,124.125mm) on Top Layer And Track (127.2mm,123.3mm)(127.2mm,126.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R56-2(126.3mm,124.125mm) on Top Layer And Track (127mm,123.3mm)(127.2mm,123.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R57-1(87.9mm,70.025mm) on Bottom Layer And Track (87mm,69.2mm)(87.2mm,69.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R57-1(87.9mm,70.025mm) on Bottom Layer And Track (87mm,69.2mm)(87mm,72.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R57-1(87.9mm,70.025mm) on Bottom Layer And Track (87mm,70.9mm)(88.8mm,70.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R57-1(87.9mm,70.025mm) on Bottom Layer And Track (88.6mm,69.2mm)(88.8mm,69.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R57-1(87.9mm,70.025mm) on Bottom Layer And Track (88.8mm,69.2mm)(88.8mm,72.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R57-2(87.9mm,71.775mm) on Bottom Layer And Track (87mm,69.2mm)(87mm,72.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R57-2(87.9mm,71.775mm) on Bottom Layer And Track (87mm,70.9mm)(88.8mm,70.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R57-2(87.9mm,71.775mm) on Bottom Layer And Track (87mm,72.6mm)(87.2mm,72.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R57-2(87.9mm,71.775mm) on Bottom Layer And Track (88.6mm,72.6mm)(88.8mm,72.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R57-2(87.9mm,71.775mm) on Bottom Layer And Track (88.8mm,69.2mm)(88.8mm,72.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R58-1(97.3mm,70.025mm) on Bottom Layer And Track (96.4mm,69.2mm)(96.4mm,72.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R58-1(97.3mm,70.025mm) on Bottom Layer And Track (96.4mm,69.2mm)(96.6mm,69.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R58-1(97.3mm,70.025mm) on Bottom Layer And Track (96.4mm,70.9mm)(98.2mm,70.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R58-1(97.3mm,70.025mm) on Bottom Layer And Track (98.2mm,69.2mm)(98.2mm,72.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R58-1(97.3mm,70.025mm) on Bottom Layer And Track (98mm,69.2mm)(98.2mm,69.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R58-2(97.3mm,71.775mm) on Bottom Layer And Track (96.4mm,69.2mm)(96.4mm,72.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R58-2(97.3mm,71.775mm) on Bottom Layer And Track (96.4mm,70.9mm)(98.2mm,70.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R58-2(97.3mm,71.775mm) on Bottom Layer And Track (96.4mm,72.6mm)(96.6mm,72.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R58-2(97.3mm,71.775mm) on Bottom Layer And Track (98.2mm,69.2mm)(98.2mm,72.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R58-2(97.3mm,71.775mm) on Bottom Layer And Track (98mm,72.6mm)(98.2mm,72.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R59-1(142.335mm,158.525mm) on Top Layer And Track (141.435mm,155.95mm)(141.435mm,159.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R59-1(142.335mm,158.525mm) on Top Layer And Track (141.435mm,157.65mm)(143.235mm,157.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R59-1(142.335mm,158.525mm) on Top Layer And Track (141.435mm,159.35mm)(141.635mm,159.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R59-1(142.335mm,158.525mm) on Top Layer And Track (143.035mm,159.35mm)(143.235mm,159.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R59-1(142.335mm,158.525mm) on Top Layer And Track (143.235mm,155.95mm)(143.235mm,159.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R59-2(142.335mm,156.775mm) on Top Layer And Track (141.435mm,155.95mm)(141.435mm,159.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R59-2(142.335mm,156.775mm) on Top Layer And Track (141.435mm,155.95mm)(141.635mm,155.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R59-2(142.335mm,156.775mm) on Top Layer And Track (141.435mm,157.65mm)(143.235mm,157.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R59-2(142.335mm,156.775mm) on Top Layer And Track (143.035mm,155.95mm)(143.235mm,155.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R59-2(142.335mm,156.775mm) on Top Layer And Track (143.235mm,155.95mm)(143.235mm,159.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R60-1(139.835mm,156.775mm) on Top Layer And Track (138.935mm,155.95mm)(138.935mm,159.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R60-1(139.835mm,156.775mm) on Top Layer And Track (138.935mm,155.95mm)(139.135mm,155.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R60-1(139.835mm,156.775mm) on Top Layer And Track (138.935mm,157.65mm)(140.735mm,157.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R60-1(139.835mm,156.775mm) on Top Layer And Track (140.535mm,155.95mm)(140.735mm,155.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R60-1(139.835mm,156.775mm) on Top Layer And Track (140.735mm,155.95mm)(140.735mm,159.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R60-2(139.835mm,158.525mm) on Top Layer And Track (138.935mm,155.95mm)(138.935mm,159.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R60-2(139.835mm,158.525mm) on Top Layer And Track (138.935mm,157.65mm)(140.735mm,157.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R60-2(139.835mm,158.525mm) on Top Layer And Track (138.935mm,159.35mm)(139.135mm,159.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R60-2(139.835mm,158.525mm) on Top Layer And Track (140.535mm,159.35mm)(140.735mm,159.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R60-2(139.835mm,158.525mm) on Top Layer And Track (140.735mm,155.95mm)(140.735mm,159.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R6-1(122.9mm,148.325mm) on Top Layer And Track (122mm,147.5mm)(122.2mm,147.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-1(122.9mm,148.325mm) on Top Layer And Track (122mm,147.5mm)(122mm,150.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R6-1(122.9mm,148.325mm) on Top Layer And Track (122mm,149.2mm)(123.8mm,149.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R6-1(122.9mm,148.325mm) on Top Layer And Track (123.6mm,147.5mm)(123.8mm,147.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-1(122.9mm,148.325mm) on Top Layer And Track (123.8mm,147.5mm)(123.8mm,150.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R61-1(145.625mm,115.5mm) on Top Layer And Track (144.8mm,114.6mm)(144.8mm,114.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R61-1(145.625mm,115.5mm) on Top Layer And Track (144.8mm,114.6mm)(148.2mm,114.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R61-1(145.625mm,115.5mm) on Top Layer And Track (144.8mm,116.2mm)(144.8mm,116.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R61-1(145.625mm,115.5mm) on Top Layer And Track (144.8mm,116.4mm)(148.2mm,116.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R61-1(145.625mm,115.5mm) on Top Layer And Track (146.5mm,114.6mm)(146.5mm,116.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R61-2(147.375mm,115.5mm) on Top Layer And Track (144.8mm,114.6mm)(148.2mm,114.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R61-2(147.375mm,115.5mm) on Top Layer And Track (144.8mm,116.4mm)(148.2mm,116.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R61-2(147.375mm,115.5mm) on Top Layer And Track (146.5mm,114.6mm)(146.5mm,116.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R61-2(147.375mm,115.5mm) on Top Layer And Track (148.2mm,114.6mm)(148.2mm,114.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R61-2(147.375mm,115.5mm) on Top Layer And Track (148.2mm,116.2mm)(148.2mm,116.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-2(122.9mm,150.075mm) on Top Layer And Track (122mm,147.5mm)(122mm,150.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R6-2(122.9mm,150.075mm) on Top Layer And Track (122mm,149.2mm)(123.8mm,149.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R6-2(122.9mm,150.075mm) on Top Layer And Track (122mm,150.9mm)(122.2mm,150.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R6-2(122.9mm,150.075mm) on Top Layer And Track (123.6mm,150.9mm)(123.8mm,150.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-2(122.9mm,150.075mm) on Top Layer And Track (123.8mm,147.5mm)(123.8mm,150.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R62-1(169.025mm,69.5mm) on Bottom Layer And Track (168.2mm,68.6mm)(168.2mm,68.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R62-1(169.025mm,69.5mm) on Bottom Layer And Track (168.2mm,68.6mm)(171.6mm,68.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R62-1(169.025mm,69.5mm) on Bottom Layer And Track (168.2mm,70.2mm)(168.2mm,70.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R62-1(169.025mm,69.5mm) on Bottom Layer And Track (168.2mm,70.4mm)(171.6mm,70.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R62-1(169.025mm,69.5mm) on Bottom Layer And Track (169.9mm,68.6mm)(169.9mm,70.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R62-2(170.775mm,69.5mm) on Bottom Layer And Track (168.2mm,68.6mm)(171.6mm,68.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R62-2(170.775mm,69.5mm) on Bottom Layer And Track (168.2mm,70.4mm)(171.6mm,70.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R62-2(170.775mm,69.5mm) on Bottom Layer And Track (169.9mm,68.6mm)(169.9mm,70.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R62-2(170.775mm,69.5mm) on Bottom Layer And Track (171.6mm,68.6mm)(171.6mm,68.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R62-2(170.775mm,69.5mm) on Bottom Layer And Track (171.6mm,70.2mm)(171.6mm,70.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-1(118.665mm,137.675mm) on Top Layer And Track (117.765mm,135.1mm)(117.765mm,138.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R7-1(118.665mm,137.675mm) on Top Layer And Track (117.765mm,136.8mm)(119.565mm,136.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R7-1(118.665mm,137.675mm) on Top Layer And Track (117.765mm,138.5mm)(117.965mm,138.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R7-1(118.665mm,137.675mm) on Top Layer And Track (119.365mm,138.5mm)(119.565mm,138.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-1(118.665mm,137.675mm) on Top Layer And Track (119.565mm,135.1mm)(119.565mm,138.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-2(118.665mm,135.925mm) on Top Layer And Track (117.765mm,135.1mm)(117.765mm,138.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R7-2(118.665mm,135.925mm) on Top Layer And Track (117.765mm,135.1mm)(117.965mm,135.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R7-2(118.665mm,135.925mm) on Top Layer And Track (117.765mm,136.8mm)(119.565mm,136.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R7-2(118.665mm,135.925mm) on Top Layer And Track (119.365mm,135.1mm)(119.565mm,135.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-2(118.665mm,135.925mm) on Top Layer And Track (119.565mm,135.1mm)(119.565mm,138.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-1(125.4mm,150.075mm) on Top Layer And Track (124.5mm,147.5mm)(124.5mm,150.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R8-1(125.4mm,150.075mm) on Top Layer And Track (124.5mm,149.2mm)(126.3mm,149.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R8-1(125.4mm,150.075mm) on Top Layer And Track (124.5mm,150.9mm)(124.7mm,150.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R8-1(125.4mm,150.075mm) on Top Layer And Track (126.1mm,150.9mm)(126.3mm,150.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-1(125.4mm,150.075mm) on Top Layer And Track (126.3mm,147.5mm)(126.3mm,150.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-2(125.4mm,148.325mm) on Top Layer And Track (124.5mm,147.5mm)(124.5mm,150.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R8-2(125.4mm,148.325mm) on Top Layer And Track (124.5mm,147.5mm)(124.7mm,147.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R8-2(125.4mm,148.325mm) on Top Layer And Track (124.5mm,149.2mm)(126.3mm,149.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R8-2(125.4mm,148.325mm) on Top Layer And Track (126.1mm,147.5mm)(126.3mm,147.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-2(125.4mm,148.325mm) on Top Layer And Track (126.3mm,147.5mm)(126.3mm,150.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-1(116.165mm,135.925mm) on Top Layer And Track (115.265mm,135.1mm)(115.265mm,138.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R9-1(116.165mm,135.925mm) on Top Layer And Track (115.265mm,135.1mm)(115.465mm,135.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R9-1(116.165mm,135.925mm) on Top Layer And Track (115.265mm,136.8mm)(117.065mm,136.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R9-1(116.165mm,135.925mm) on Top Layer And Track (116.865mm,135.1mm)(117.065mm,135.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-1(116.165mm,135.925mm) on Top Layer And Track (117.065mm,135.1mm)(117.065mm,138.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-2(116.165mm,137.675mm) on Top Layer And Track (115.265mm,135.1mm)(115.265mm,138.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R9-2(116.165mm,137.675mm) on Top Layer And Track (115.265mm,136.8mm)(117.065mm,136.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R9-2(116.165mm,137.675mm) on Top Layer And Track (115.265mm,138.5mm)(115.465mm,138.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R9-2(116.165mm,137.675mm) on Top Layer And Track (116.865mm,138.5mm)(117.065mm,138.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-2(116.165mm,137.675mm) on Top Layer And Track (117.065mm,135.1mm)(117.065mm,138.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad RVP_LED-1(161.375mm,33mm) on Top Layer And Track (160.467mm,32.111mm)(164.557mm,32.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad RVP_LED-1(161.375mm,33mm) on Top Layer And Track (160.467mm,33.889mm)(164.557mm,33.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad RVP_LED-2(163.675mm,33mm) on Top Layer And Track (160.467mm,32.111mm)(164.557mm,32.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad RVP_LED-2(163.675mm,33mm) on Top Layer And Track (160.467mm,33.889mm)(164.557mm,33.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad RVP_LED-2(163.675mm,33mm) on Top Layer And Track (164.557mm,32.111mm)(164.557mm,33.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad T1-3(151.825mm,36.865mm) on Top Layer And Text "D7" (151.623mm,34.769mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad T1-4(151.825mm,35.595mm) on Top Layer And Text "D7" (151.623mm,34.769mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad T1-mb(155.825mm,37.5mm) on Top Layer And Text "D7" (151.623mm,34.769mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad TP1-1(118.3mm,72.8mm) on Top Layer And Text "TP1" (117.1mm,73.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad TP2-1(115mm,73.6mm) on Top Layer And Text "R1_M" (111.225mm,71.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U8-1(144.35mm,127.5mm) on Top Layer And Track (145.05mm,121.85mm)(145.05mm,128.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8-1(144.35mm,127.5mm) on Top Layer And Track (145.05mm,128.55mm)(149.95mm,128.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U8-2(144.35mm,125.2mm) on Top Layer And Track (145.05mm,121.85mm)(145.05mm,128.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U8-3(144.35mm,122.9mm) on Top Layer And Track (145.05mm,121.85mm)(145.05mm,128.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8-3(144.35mm,122.9mm) on Top Layer And Track (145.05mm,121.85mm)(149.95mm,121.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U8-THM(150.65mm,125.2mm) on Top Layer And Track (149.95mm,121.85mm)(149.95mm,128.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad X4-2(136.275mm,48.1mm) on Multi-Layer And Text "bspd_ok" (133.075mm,49.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad Y1-COIL1(134.125mm,45.8mm) on Multi-Layer And Track (132.64mm,46.929mm)(139.84mm,46.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad Y1-COIL2(138.425mm,45.8mm) on Multi-Layer And Track (132.64mm,46.929mm)(139.84mm,46.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad Y1-COM(134.125mm,30.8mm) on Multi-Layer And Track (132.64mm,29.529mm)(132.64mm,46.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad Y1-COM(134.125mm,30.8mm) on Multi-Layer And Track (132.64mm,29.529mm)(139.84mm,29.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad Y1-NC(133.475mm,40.3mm) on Multi-Layer And Track (132.64mm,29.529mm)(132.64mm,46.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad Y2-COIL1(123.325mm,45.8mm) on Multi-Layer And Track (121.84mm,46.929mm)(129.04mm,46.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad Y2-COIL2(127.625mm,45.8mm) on Multi-Layer And Track (121.84mm,46.929mm)(129.04mm,46.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad Y2-COM(123.325mm,30.8mm) on Multi-Layer And Track (121.84mm,29.529mm)(121.84mm,46.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad Y2-COM(123.325mm,30.8mm) on Multi-Layer And Track (121.84mm,29.529mm)(129.04mm,29.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad Y2-NC(122.675mm,40.3mm) on Multi-Layer And Track (121.84mm,29.529mm)(121.84mm,46.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad Y3-COIL1(112.525mm,45.9mm) on Multi-Layer And Track (111.04mm,47.029mm)(118.24mm,47.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad Y3-COIL2(116.825mm,45.9mm) on Multi-Layer And Track (111.04mm,47.029mm)(118.24mm,47.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad Y3-COM(112.525mm,30.9mm) on Multi-Layer And Track (111.04mm,29.629mm)(111.04mm,47.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad Y3-COM(112.525mm,30.9mm) on Multi-Layer And Track (111.04mm,29.629mm)(118.24mm,29.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad Y3-NC(111.875mm,40.4mm) on Multi-Layer And Track (111.04mm,29.629mm)(111.04mm,47.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad Y4-COIL1(101.725mm,45.9mm) on Multi-Layer And Track (100.24mm,47.029mm)(107.44mm,47.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad Y4-COIL2(106.025mm,45.9mm) on Multi-Layer And Track (100.24mm,47.029mm)(107.44mm,47.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad Y4-COM(101.725mm,30.9mm) on Multi-Layer And Track (100.24mm,29.629mm)(100.24mm,47.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad Y4-COM(101.725mm,30.9mm) on Multi-Layer And Track (100.24mm,29.629mm)(107.44mm,29.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad Y4-NC(101.075mm,40.4mm) on Multi-Layer And Track (100.24mm,29.629mm)(100.24mm,47.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad Y5-COIL1(90.825mm,45.8mm) on Multi-Layer And Track (89.34mm,46.929mm)(96.54mm,46.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad Y5-COIL2(95.125mm,45.8mm) on Multi-Layer And Track (89.34mm,46.929mm)(96.54mm,46.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad Y5-COM(90.825mm,30.8mm) on Multi-Layer And Track (89.34mm,29.529mm)(89.34mm,46.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad Y5-COM(90.825mm,30.8mm) on Multi-Layer And Track (89.34mm,29.529mm)(96.54mm,29.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad Y5-NC(90.175mm,40.3mm) on Multi-Layer And Track (89.34mm,29.529mm)(89.34mm,46.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
Rule Violations :1025

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.243mm < 0.254mm) Between Arc (151.875mm,40.28mm) on Top Overlay And Text "T1" (150.125mm,40.9mm) on Top Overlay Silk Text to Silk Clearance [0.243mm]
   Violation between Silk To Silk Clearance Constraint: (0.233mm < 0.254mm) Between Text "FTDI_GRN" (81.2mm,144.1mm) on Top Overlay And Text "R35" (87mm,138.8mm) on Top Overlay Silk Text to Silk Clearance [0.233mm]
   Violation between Silk To Silk Clearance Constraint: (0.194mm < 0.254mm) Between Text "R3_G" (92.1mm,98.3mm) on Top Overlay And Track (95.455mm,97.458mm)(95.455mm,97.65mm) on Top Overlay Silk Text to Silk Clearance [0.194mm]
   Violation between Silk To Silk Clearance Constraint: (0.194mm < 0.254mm) Between Text "R3_G" (92.1mm,98.3mm) on Top Overlay And Track (95.455mm,97.65mm)(97.995mm,97.65mm) on Top Overlay Silk Text to Silk Clearance [0.194mm]
   Violation between Silk To Silk Clearance Constraint: (0.201mm < 0.254mm) Between Text "R3_G" (92.1mm,98.3mm) on Top Overlay And Track (98.055mm,98.2mm)(98.055mm,98.392mm) on Top Overlay Silk Text to Silk Clearance [0.201mm]
   Violation between Silk To Silk Clearance Constraint: (0.167mm < 0.254mm) Between Text "R3_G" (92.1mm,98.3mm) on Top Overlay And Track (98.055mm,99.408mm)(98.055mm,99.6mm) on Top Overlay Silk Text to Silk Clearance [0.167mm]
   Violation between Silk To Silk Clearance Constraint: (0.168mm < 0.254mm) Between Text "R3_G" (92.1mm,98.3mm) on Top Overlay And Track (98.055mm,99.6mm)(100.595mm,99.6mm) on Top Overlay Silk Text to Silk Clearance [0.168mm]
   Violation between Silk To Silk Clearance Constraint: (0.198mm < 0.254mm) Between Text "R36" (83.7mm,149.6mm) on Top Overlay And Track (83.6mm,149.2mm)(87mm,149.2mm) on Top Overlay Silk Text to Silk Clearance [0.198mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.254mm) Between Text "R36" (83.7mm,149.6mm) on Top Overlay And Track (83.6mm,149mm)(83.6mm,149.2mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "R36" (83.7mm,149.6mm) on Top Overlay And Track (85.3mm,147.4mm)(85.3mm,149.2mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.198mm < 0.254mm) Between Text "R36" (83.7mm,149.6mm) on Top Overlay And Track (87mm,149mm)(87mm,149.2mm) on Top Overlay Silk Text to Silk Clearance [0.198mm]
   Violation between Silk To Silk Clearance Constraint: (0.198mm < 0.254mm) Between Text "R5" (139.225mm,174.825mm) on Top Overlay And Track (139.625mm,174.825mm)(139.625mm,178.225mm) on Top Overlay Silk Text to Silk Clearance [0.198mm]
   Violation between Silk To Silk Clearance Constraint: (0.198mm < 0.254mm) Between Text "R5" (139.225mm,174.825mm) on Top Overlay And Track (139.625mm,174.825mm)(139.825mm,174.825mm) on Top Overlay Silk Text to Silk Clearance [0.198mm]
   Violation between Silk To Silk Clearance Constraint: (0.205mm < 0.254mm) Between Text "R5" (139.225mm,174.825mm) on Top Overlay And Track (139.625mm,176.525mm)(141.425mm,176.525mm) on Top Overlay Silk Text to Silk Clearance [0.205mm]
   Violation between Silk To Silk Clearance Constraint: (0.174mm < 0.254mm) Between Text "U1_G" (101.325mm,106.7mm) on Top Overlay And Track (103.225mm,101.23mm)(103.225mm,103.77mm) on Top Overlay Silk Text to Silk Clearance [0.174mm]
Rule Violations :15

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Track (167.1mm,132.616mm)(167.1mm,133.378mm) on Top Layer 
   Violation between Net Antennae: Via (102.5mm,129.6mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (102.9mm,13.9mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (108.187mm,130.7mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (114.8mm,125.7mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (115.675mm,26.8mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (123mm,121.5mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (125.4mm,159.423mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (125.5mm,93.425mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (125.8mm,127.7mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (126.1mm,121.9mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (126.2mm,15.7mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (129.4mm,26.4mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (131.9mm,159.695mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (133.3mm,142.934mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (134.9mm,79.7mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (136.875mm,123.169mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (136.8mm,126.6mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (144.2mm,29.3mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (147.9mm,28mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (147mm,31.5mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (148mm,141.554mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (148mm,152.55mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (149.2mm,29.1mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (158.6mm,23.9mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (161.3mm,26.6mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (170.9mm,102.4mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (172.3mm,107.1mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (84.5mm,36.3mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (89.5mm,79.7mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (92.645mm,144.4mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (92.7mm,146.676mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (95.175mm,87.097mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (95.175mm,91.7mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (95.3mm,130.2mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (99.3mm,67.8mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (99.5mm,73.3mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (99.6mm,135.8mm) from Top Layer to Bottom Layer 
Rule Violations :38

Processing Rule : Height Constraint (Min=0mm) (Max=42mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 1448
Waived Violations : 0
Time Elapsed        : 00:00:02