<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck24-ubva530-2LV-c</Part>
        <TopModelName>srcnn</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>389203201</Best-caseLatency>
            <Average-caseLatency>389231353</Average-caseLatency>
            <Worst-caseLatency>389251192</Worst-caseLatency>
            <Best-caseRealTimeLatency>3.892 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>3.892 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>3.893 sec</Worst-caseRealTimeLatency>
            <Interval-min>389203202</Interval-min>
            <Interval-max>389251193</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>368</BRAM_18K>
            <DSP>285</DSP>
            <FF>35098</FF>
            <LUT>58471</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWVALID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWREADY</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWADDR</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWLEN</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWSIZE</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWBURST</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWLOCK</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWCACHE</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWPROT</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWQOS</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWREGION</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWUSER</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_WVALID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_WREADY</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_WDATA</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_WSTRB</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_WLAST</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_WID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_WUSER</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARVALID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARREADY</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARADDR</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARLEN</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARSIZE</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARBURST</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARLOCK</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARCACHE</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARPROT</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARQOS</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARREGION</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARUSER</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_RVALID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_RREADY</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_RDATA</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_RLAST</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_RID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_RUSER</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_RRESP</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_BVALID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_BREADY</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_BRESP</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_BID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_BUSER</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWVALID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWREADY</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWADDR</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWLEN</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWSIZE</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWBURST</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWLOCK</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWCACHE</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWPROT</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWQOS</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWREGION</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWUSER</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_WVALID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_WREADY</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_WDATA</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_WSTRB</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_WLAST</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_WID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_WUSER</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARVALID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARREADY</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARADDR</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARLEN</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARSIZE</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARBURST</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARLOCK</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARCACHE</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARPROT</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARQOS</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARREGION</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARUSER</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_RVALID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_RREADY</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_RDATA</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_RLAST</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_RID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_RUSER</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_RRESP</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_BVALID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_BREADY</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_BRESP</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_BID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_BUSER</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWVALID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWREADY</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWADDR</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWLEN</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWSIZE</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWBURST</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWLOCK</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWCACHE</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWPROT</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWQOS</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWREGION</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWUSER</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_WVALID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_WREADY</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_WDATA</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_WSTRB</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_WLAST</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_WID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_WUSER</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARVALID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARREADY</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARADDR</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARLEN</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARSIZE</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARBURST</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARLOCK</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARCACHE</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARPROT</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARQOS</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARREGION</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARUSER</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_RVALID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_RREADY</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_RDATA</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_RLAST</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_RID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_RUSER</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_RRESP</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_BVALID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_BREADY</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_BRESP</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_BID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_BUSER</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWVALID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWREADY</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWADDR</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWLEN</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWSIZE</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWBURST</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWLOCK</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWCACHE</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWPROT</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWQOS</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWREGION</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWUSER</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_WVALID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_WREADY</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_WDATA</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_WSTRB</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_WLAST</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_WID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_WUSER</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARVALID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARREADY</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARADDR</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARLEN</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARSIZE</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARBURST</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARLOCK</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARCACHE</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARPROT</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARQOS</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARREGION</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARUSER</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_RVALID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_RREADY</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_RDATA</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_RLAST</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_RID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_RUSER</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_RRESP</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_BVALID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_BREADY</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_BRESP</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_BID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_BUSER</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWVALID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWREADY</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWADDR</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWLEN</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWSIZE</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWBURST</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWLOCK</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWCACHE</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWPROT</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWQOS</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWREGION</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWUSER</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_WVALID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_WREADY</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_WDATA</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_WSTRB</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_WLAST</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_WID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_WUSER</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARVALID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARREADY</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARADDR</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARLEN</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARSIZE</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARBURST</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARLOCK</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARCACHE</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARPROT</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARQOS</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARREGION</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARUSER</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_RVALID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_RREADY</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_RDATA</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_RLAST</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_RID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_RUSER</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_RRESP</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_BVALID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_BREADY</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_BRESP</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_BID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_BUSER</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWVALID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWREADY</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWADDR</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWLEN</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWSIZE</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWBURST</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWLOCK</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWCACHE</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWPROT</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWQOS</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWREGION</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWUSER</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_WVALID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_WREADY</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_WDATA</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_WSTRB</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_WLAST</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_WID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_WUSER</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARVALID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARREADY</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARADDR</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARLEN</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARSIZE</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARBURST</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARLOCK</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARCACHE</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARPROT</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARQOS</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARREGION</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARUSER</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_RVALID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_RREADY</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_RDATA</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_RLAST</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_RID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_RUSER</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_RRESP</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_BVALID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_BREADY</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_BRESP</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_BID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_BUSER</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWVALID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWREADY</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWADDR</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWLEN</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWSIZE</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWBURST</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWLOCK</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWCACHE</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWPROT</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWQOS</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWREGION</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWUSER</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_WVALID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_WREADY</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_WDATA</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_WSTRB</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_WLAST</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_WID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_WUSER</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARVALID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARREADY</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARADDR</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARLEN</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARSIZE</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARBURST</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARLOCK</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARCACHE</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARPROT</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARQOS</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARREGION</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARUSER</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_RVALID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_RREADY</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_RDATA</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_RLAST</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_RID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_RUSER</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_RRESP</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_BVALID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_BREADY</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_BRESP</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_BID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_BUSER</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>srcnn</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_conv1_fu_252</InstName>
                    <ModuleName>conv1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>252</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_conv1_Pipeline_OUT_ROW_COL_fu_691</InstName>
                            <ModuleName>conv1_Pipeline_OUT_ROW_COL</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>691</ID>
                            <BindInstances>mul_2ns_8ns_9_1_1_U26 empty_273_fu_6125_p2 empty_274_fu_6136_p2 empty_275_fu_6250_p2 empty_276_fu_6314_p2 empty_277_fu_6388_p2 empty_278_fu_6530_p2 empty_279_fu_6693_p2 empty_280_fu_6841_p2 empty_281_fu_6462_p2 empty_282_fu_6325_p2 empty_283_fu_6399_p2 empty_284_fu_6473_p2 empty_285_fu_6619_p2 empty_286_fu_6704_p2 empty_287_fu_6938_p2 empty_288_fu_7001_p2 empty_289_fu_7297_p2 empty_290_fu_6767_p2 empty_291_fu_6541_p2 empty_292_fu_6630_p2 empty_293_fu_6778_p2 empty_294_fu_6949_p2 empty_295_fu_7092_p2 empty_296_fu_7308_p2 empty_297_fu_7563_p2 empty_298_fu_7867_p2 empty_299_fu_7103_p2 empty_300_fu_6852_p2 empty_301_fu_7012_p2 empty_302_fu_7204_p2 empty_303_fu_7424_p2 empty_304_fu_7574_p2 empty_305_fu_8072_p2 empty_306_fu_8239_p2 empty_307_fu_8769_p2 empty_308_fu_7708_p2 empty_309_fu_7215_p2 empty_310_fu_7435_p2 empty_311_fu_7719_p2 empty_312_fu_8083_p2 empty_313_fu_8403_p2 empty_314_fu_8780_p2 empty_315_fu_9150_p2 empty_316_fu_9533_p2 empty_317_fu_8414_p2 empty_318_fu_7878_p2 empty_319_fu_8250_p2 empty_320_fu_8588_p2 empty_321_fu_8948_p2 empty_322_fu_9161_p2 empty_323_fu_9694_p2 empty_324_fu_9901_p2 empty_325_fu_10497_p2 empty_326_fu_9360_p2 empty_327_fu_8599_p2 empty_328_fu_8959_p2 empty_329_fu_9371_p2 empty_330_fu_9705_p2 empty_331_fu_10099_p2 empty_332_fu_10508_p2 empty_333_fu_10919_p2 empty_334_fu_11287_p2 empty_335_fu_10110_p2 empty_336_fu_9544_p2 empty_337_fu_9912_p2 empty_338_fu_10307_p2 empty_339_fu_10730_p2 empty_340_fu_10930_p2 empty_341_fu_11298_p2 empty_342_fu_11452_p2 empty_343_fu_11621_p2 empty_344_fu_11102_p2 empty_345_fu_10318_p2 empty_346_fu_10741_p2 empty_347_fu_11113_p2 empty_348_fu_11463_p2 empty_349_fu_11632_p2 empty_350_fu_11795_p2 empty_351_fu_11806_p2 empty_352_fu_12003_p2 indvars_iv_next1562_fu_6552_p2 empty_353_fu_6866_p2 empty_354_fu_7889_p2 empty_355_fu_8970_p2 empty_356_fu_9923_p2 empty_357_fu_10519_p2 empty_358_fu_10524_p2 empty_359_fu_10529_p2 add_ln36_1_fu_5889_p2 add_ln36_fu_5898_p2 mul_2ns_8ns_9_1_1_U28 empty_363_fu_6160_p2 empty_364_fu_6172_p2 empty_365_fu_6266_p2 empty_366_fu_6336_p2 empty_367_fu_6410_p2 empty_368_fu_6557_p2 empty_369_fu_6715_p2 empty_370_fu_6872_p2 empty_371_fu_6484_p2 empty_372_fu_6347_p2 empty_373_fu_6421_p2 empty_374_fu_6495_p2 empty_375_fu_6641_p2 empty_376_fu_6726_p2 empty_377_fu_6960_p2 empty_378_fu_7023_p2 empty_379_fu_7319_p2 empty_380_fu_6789_p2 empty_381_fu_6568_p2 empty_382_fu_6652_p2 empty_383_fu_6800_p2 empty_384_fu_6971_p2 empty_385_fu_7114_p2 empty_386_fu_7330_p2 empty_387_fu_7585_p2 empty_388_fu_7894_p2 empty_389_fu_7125_p2 empty_390_fu_6883_p2 empty_391_fu_7034_p2 empty_392_fu_7226_p2 empty_393_fu_7446_p2 empty_394_fu_7596_p2 empty_395_fu_8094_p2 empty_396_fu_8261_p2 empty_397_fu_8791_p2 empty_398_fu_7730_p2 empty_399_fu_7237_p2 empty_400_fu_7457_p2 empty_401_fu_7741_p2 empty_402_fu_8105_p2 empty_403_fu_8425_p2 empty_404_fu_8802_p2 empty_405_fu_9172_p2 empty_406_fu_9555_p2 empty_407_fu_8436_p2 empty_408_fu_7905_p2 empty_409_fu_8272_p2 empty_410_fu_8610_p2 empty_411_fu_8975_p2 empty_412_fu_9183_p2 empty_413_fu_9716_p2 empty_414_fu_9928_p2 empty_415_fu_10534_p2 empty_416_fu_9382_p2 empty_417_fu_8621_p2 empty_418_fu_8986_p2 empty_419_fu_9393_p2 empty_420_fu_9727_p2 empty_421_fu_10121_p2 empty_422_fu_10545_p2 empty_423_fu_10941_p2 empty_424_fu_11309_p2 empty_425_fu_10132_p2 empty_426_fu_9566_p2 empty_427_fu_9939_p2 empty_428_fu_10329_p2 empty_429_fu_10752_p2 empty_430_fu_10952_p2 empty_431_fu_11320_p2 empty_432_fu_11474_p2 empty_433_fu_11643_p2 empty_434_fu_11124_p2 empty_435_fu_10340_p2 empty_436_fu_10763_p2 empty_437_fu_11135_p2 empty_438_fu_11485_p2 empty_439_fu_11654_p2 empty_440_fu_11817_p2 empty_441_fu_11828_p2 empty_442_fu_12014_p2 indvars_iv_next1562_dup_fu_5980_p2 mul_4ns_8ns_11_1_1_U32 indvars_iv_next1562_mid1_fu_6586_p2 mul_4ns_8ns_11_1_1_U41 p_mid1_fu_6904_p2 mul_5ns_8ns_11_1_1_U49 p_mid18_fu_7931_p2 mul_5ns_8ns_11_1_1_U59 p_mid110_fu_9016_p2 mul_5ns_8ns_11_1_1_U65 p_mid112_fu_9965_p2 mul_5ns_8ns_11_1_1_U70 p_mid114_fu_10585_p2 mul_5ns_8ns_11_1_1_U73 p_mid116_fu_10607_p2 mul_5ns_8ns_11_1_1_U77 p_mid118_fu_10619_p2 mul_5ns_8ns_11_1_1_U78 add_ln54_225_fu_7476_p2 add_ln54_226_fu_7615_p2 add_ln54_227_fu_8455_p2 add_ln54_228_fu_9412_p2 add_ln54_229_fu_10631_p2 add_ln54_230_fu_11509_p2 add_ln54_231_fu_12423_p2 add_ln54_232_fu_13062_p2 add_ln54_233_fu_13789_p2 mul_8ns_10ns_17_1_1_U45 mul_12s_12s_24_1_1_U57 add_ln52_fu_6184_p2 add_ln54_5_fu_6048_p2 add_ln54_234_fu_7152_p2 add_ln54_235_fu_7252_p2 add_ln54_236_fu_7635_p2 add_ln54_237_fu_8466_p2 add_ln54_238_fu_9581_p2 add_ln54_239_fu_10642_p2 add_ln54_240_fu_11673_p2 add_ln54_241_fu_12434_p2 add_ln54_242_fu_13182_p2 mul_8ns_10ns_17_1_1_U35 mac_muladd_12s_12s_24s_25_4_1_U93 mac_muladd_12s_12s_24s_25_4_1_U93 grp_fu_6074_p0 add_ln54_221_fu_6291_p2 add_ln54_222_fu_6197_p2 add_ln54_243_fu_7049_p2 add_ln54_244_fu_7061_p2 add_ln54_245_fu_7953_p2 add_ln54_246_fu_8817_p2 add_ln54_247_fu_9750_p2 add_ln54_248_fu_10971_p2 add_ln54_249_fu_11851_p2 add_ln54_250_fu_12675_p2 add_ln54_251_fu_13307_p2 mul_9ns_11ns_19_1_1_U37 mac_muladd_12s_12s_25s_25_4_1_U96 mac_muladd_12s_12s_25s_25_4_1_U96 grp_fu_6220_p0 add_ln54_224_fu_6080_p2 add_ln54_252_fu_7172_p2 add_ln54_253_fu_7267_p2 add_ln54_254_fu_8124_p2 add_ln54_255_fu_8828_p2 add_ln54_256_fu_9987_p2 add_ln54_257_fu_10982_p2 add_ln54_258_fu_12033_p2 add_ln54_259_fu_12686_p2 add_ln54_260_fu_13447_p2 mul_9ns_11ns_19_1_1_U40 mac_muladd_12s_12s_25s_25_4_1_U101 mac_muladd_12s_12s_25s_25_4_1_U101 grp_fu_6382_p0 add_ln54_261_fu_7353_p2 add_ln54_262_fu_7365_p2 add_ln54_263_fu_8295_p2 add_ln54_264_fu_9198_p2 add_ln54_265_fu_10351_p2 add_ln54_266_fu_11344_p2 add_ln54_267_fu_12316_p2 add_ln54_268_fu_12950_p2 add_ln54_269_fu_13699_p2 mul_9ns_11ns_19_1_1_U43 mac_muladd_12s_12s_25s_25_4_1_U106 mac_muladd_12s_12s_25s_25_4_1_U106 grp_fu_6456_p0 add_ln54_270_fu_7496_p2 add_ln54_271_fu_7769_p2 add_ln54_272_fu_8640_p2 add_ln54_273_fu_9761_p2 add_ln54_274_fu_10778_p2 add_ln54_275_fu_11862_p2 add_ln54_276_fu_12526_p2 add_ln54_277_fu_13318_p2 add_ln54_278_fu_13869_p2 mul_9ns_11ns_19_1_1_U47 mac_muladd_12s_12s_25s_25_4_1_U108 mac_muladd_12s_12s_25s_25_4_1_U108 grp_fu_6613_p0 add_ln54_279_fu_7784_p2 add_ln54_280_fu_8323_p2 add_ln54_281_fu_9209_p2 add_ln54_282_fu_10151_p2 add_ln54_283_fu_11355_p2 add_ln54_284_fu_12163_p2 add_ln54_285_fu_12961_p2 add_ln54_286_fu_13554_p2 add_ln54_287_fu_13972_p2 mul_9ns_11ns_19_1_1_U51 mac_muladd_12s_12s_25s_25_4_1_U113 mac_muladd_12s_12s_25s_25_4_1_U113 grp_fu_6687_p0 add_ln54_288_fu_7989_p2 add_ln54_289_fu_8651_p2 add_ln54_290_fu_9592_p2 add_ln54_291_fu_10789_p2 add_ln54_292_fu_11684_p2 add_ln54_293_fu_12537_p2 add_ln54_294_fu_13193_p2 add_ln54_295_fu_13800_p2 add_ln54_296_fu_14061_p2 mul_9ns_11ns_19_1_1_U52 mac_muladd_12s_12s_25s_25_4_1_U118 mac_muladd_12s_12s_25s_25_4_1_U118 grp_fu_6761_p0 add_ln54_297_fu_8160_p2 add_ln54_298_fu_9038_p2 add_ln54_299_fu_10162_p2 add_ln54_300_fu_11158_p2 add_ln54_301_fu_12174_p2 add_ln54_302_fu_12817_p2 add_ln54_303_fu_13565_p2 add_ln54_304_fu_13983_p2 add_ln54_305_fu_14174_p2 mul_9ns_11ns_19_1_1_U60 mac_muladd_12s_12s_25s_25_4_1_U128 mac_muladd_12s_12s_25s_25_4_1_U128 sub_ln57_fu_9236_p2 add_ln57_fu_9248_p2 mul_12s_12s_24_1_1_U58 mac_muladd_12s_12s_24s_25_4_1_U97 mac_muladd_12s_12s_24s_25_4_1_U97 mac_muladd_12s_12s_25s_25_4_1_U102 mac_muladd_12s_12s_25s_25_4_1_U102 mac_muladd_12s_12s_25s_25_4_1_U107 mac_muladd_12s_12s_25s_25_4_1_U107 mac_muladd_12s_12s_25s_25_4_1_U109 mac_muladd_12s_12s_25s_25_4_1_U109 mac_muladd_12s_12s_25s_25_4_1_U119 mac_muladd_12s_12s_25s_25_4_1_U119 mac_muladd_12s_12s_25s_25_4_1_U129 mac_muladd_12s_12s_25s_25_4_1_U129 mac_muladd_12s_12s_25s_25_4_1_U138 mac_muladd_12s_12s_25s_25_4_1_U138 mac_muladd_12s_12s_25s_25_4_1_U156 mac_muladd_12s_12s_25s_25_4_1_U156 sub_ln57_1_fu_10378_p2 add_ln57_1_fu_10390_p2 mul_12s_12s_24_1_1_U63 mac_muladd_12s_12s_24s_25_4_1_U120 mac_muladd_12s_12s_24s_25_4_1_U120 mac_muladd_12s_12s_25s_25_4_1_U123 mac_muladd_12s_12s_25s_25_4_1_U123 mac_muladd_12s_12s_25s_25_4_1_U130 mac_muladd_12s_12s_25s_25_4_1_U130 mac_muladd_12s_12s_25s_25_4_1_U133 mac_muladd_12s_12s_25s_25_4_1_U133 mac_muladd_12s_12s_25s_25_4_1_U139 mac_muladd_12s_12s_25s_25_4_1_U139 mac_muladd_12s_12s_25s_25_4_1_U151 mac_muladd_12s_12s_25s_25_4_1_U151 mac_muladd_12s_12s_25s_25_4_1_U157 mac_muladd_12s_12s_25s_25_4_1_U157 mac_muladd_12s_12s_25s_25_4_1_U179 mac_muladd_12s_12s_25s_25_4_1_U179 sub_ln57_2_fu_11382_p2 add_ln57_2_fu_11394_p2 mul_12s_12s_24_1_1_U68 mac_muladd_12s_12s_24s_25_4_1_U141 mac_muladd_12s_12s_24s_25_4_1_U141 mac_muladd_12s_12s_25s_25_4_1_U146 mac_muladd_12s_12s_25s_25_4_1_U146 mac_muladd_12s_12s_25s_25_4_1_U152 mac_muladd_12s_12s_25s_25_4_1_U152 mac_muladd_12s_12s_25s_25_4_1_U158 mac_muladd_12s_12s_25s_25_4_1_U158 mac_muladd_12s_12s_25s_25_4_1_U161 mac_muladd_12s_12s_25s_25_4_1_U161 mac_muladd_12s_12s_25s_25_4_1_U174 mac_muladd_12s_12s_25s_25_4_1_U174 mac_muladd_12s_12s_25s_25_4_1_U186 mac_muladd_12s_12s_25s_25_4_1_U186 mac_muladd_12s_12s_25s_25_4_1_U200 mac_muladd_12s_12s_25s_25_4_1_U200 sub_ln57_3_fu_12201_p2 add_ln57_3_fu_12213_p2 mul_12s_12s_24_1_1_U74 mac_muladd_12s_12s_24s_25_4_1_U169 mac_muladd_12s_12s_24s_25_4_1_U169 mac_muladd_12s_12s_25s_25_4_1_U175 mac_muladd_12s_12s_25s_25_4_1_U175 mac_muladd_12s_12s_25s_25_4_1_U180 mac_muladd_12s_12s_25s_25_4_1_U180 mac_muladd_12s_12s_25s_25_4_1_U181 mac_muladd_12s_12s_25s_25_4_1_U181 mac_muladd_12s_12s_25s_25_4_1_U187 mac_muladd_12s_12s_25s_25_4_1_U187 mac_muladd_12s_12s_25s_25_4_1_U201 mac_muladd_12s_12s_25s_25_4_1_U201 mac_muladd_12s_12s_25s_25_4_1_U205 mac_muladd_12s_12s_25s_25_4_1_U205 mac_muladd_12s_12s_25s_25_4_1_U227 mac_muladd_12s_12s_25s_25_4_1_U227 sub_ln57_4_fu_12988_p2 add_ln57_4_fu_13000_p2 mul_12s_12s_24_1_1_U79 mac_muladd_12s_12s_24s_25_4_1_U190 mac_muladd_12s_12s_24s_25_4_1_U190 mac_muladd_12s_12s_25s_25_4_1_U195 mac_muladd_12s_12s_25s_25_4_1_U195 mac_muladd_12s_12s_25s_25_4_1_U202 mac_muladd_12s_12s_25s_25_4_1_U202 mac_muladd_12s_12s_25s_25_4_1_U206 mac_muladd_12s_12s_25s_25_4_1_U206 mac_muladd_12s_12s_25s_25_4_1_U209 mac_muladd_12s_12s_25s_25_4_1_U209 mac_muladd_12s_12s_25s_25_4_1_U222 mac_muladd_12s_12s_25s_25_4_1_U222 mac_muladd_12s_12s_25s_25_4_1_U234 mac_muladd_12s_12s_25s_25_4_1_U234 mac_muladd_12s_12s_25s_25_4_1_U248 mac_muladd_12s_12s_25s_25_4_1_U248 sub_ln57_5_fu_13592_p2 add_ln57_5_fu_13604_p2 mul_12s_12s_24_1_1_U82 mac_muladd_12s_12s_24s_25_4_1_U217 mac_muladd_12s_12s_24s_25_4_1_U217 mac_muladd_12s_12s_25s_25_4_1_U223 mac_muladd_12s_12s_25s_25_4_1_U223 mac_muladd_12s_12s_25s_25_4_1_U228 mac_muladd_12s_12s_25s_25_4_1_U228 mac_muladd_12s_12s_25s_25_4_1_U229 mac_muladd_12s_12s_25s_25_4_1_U229 mac_muladd_12s_12s_25s_25_4_1_U235 mac_muladd_12s_12s_25s_25_4_1_U235 mac_muladd_12s_12s_25s_25_4_1_U249 mac_muladd_12s_12s_25s_25_4_1_U249 mac_muladd_12s_12s_25s_25_4_1_U256 mac_muladd_12s_12s_25s_25_4_1_U256 mac_muladd_12s_12s_25s_25_4_1_U267 mac_muladd_12s_12s_25s_25_4_1_U267 sub_ln57_6_fu_14088_p2 add_ln57_6_fu_14100_p2 mul_12s_12s_24_1_1_U85 mac_muladd_12s_12s_24s_25_4_1_U238 mac_muladd_12s_12s_24s_25_4_1_U238 mac_muladd_12s_12s_25s_25_4_1_U243 mac_muladd_12s_12s_25s_25_4_1_U243 mac_muladd_12s_12s_25s_25_4_1_U250 mac_muladd_12s_12s_25s_25_4_1_U250 mac_muladd_12s_12s_25s_25_4_1_U253 mac_muladd_12s_12s_25s_25_4_1_U253 mac_muladd_12s_12s_25s_25_4_1_U257 mac_muladd_12s_12s_25s_25_4_1_U257 mac_muladd_12s_12s_25s_25_4_1_U262 mac_muladd_12s_12s_25s_25_4_1_U262 mac_muladd_12s_12s_25s_25_4_1_U269 mac_muladd_12s_12s_25s_25_4_1_U269 mac_muladd_12s_12s_25s_25_4_1_U274 mac_muladd_12s_12s_25s_25_4_1_U274 sub_ln57_7_fu_14348_p2 add_ln57_7_fu_14360_p2 mul_12s_12s_24_1_1_U86 mac_muladd_12s_12s_24s_25_4_1_U281 mac_muladd_12s_12s_24s_25_4_1_U281 mac_muladd_12s_12s_25s_25_4_1_U284 mac_muladd_12s_12s_25s_25_4_1_U284 mac_muladd_12s_12s_25s_25_4_1_U287 mac_muladd_12s_12s_25s_25_4_1_U287 mac_muladd_12s_12s_25s_25_4_1_U290 mac_muladd_12s_12s_25s_25_4_1_U290 mac_muladd_12s_12s_25s_25_4_1_U291 mac_muladd_12s_12s_25s_25_4_1_U291 mac_muladd_12s_12s_25s_25_4_1_U294 mac_muladd_12s_12s_25s_25_4_1_U294 mac_muladd_12s_12s_25s_25_4_1_U299 mac_muladd_12s_12s_25s_25_4_1_U299 mac_muladd_12s_12s_25s_25_4_1_U302 mac_muladd_12s_12s_25s_25_4_1_U302 sub_ln57_8_fu_15022_p2 add_ln57_8_fu_15034_p2 mul_12s_12s_24_1_1_U54 mac_muladd_12s_12s_24s_25_4_1_U89 mac_muladd_12s_12s_24s_25_4_1_U89 mac_muladd_12s_12s_25s_25_4_1_U91 mac_muladd_12s_12s_25s_25_4_1_U91 mac_muladd_12s_12s_25s_25_4_1_U98 mac_muladd_12s_12s_25s_25_4_1_U98 mac_muladd_12s_12s_25s_25_4_1_U103 mac_muladd_12s_12s_25s_25_4_1_U103 mac_muladd_12s_12s_25s_25_4_1_U110 mac_muladd_12s_12s_25s_25_4_1_U110 mac_muladd_12s_12s_25s_25_4_1_U114 mac_muladd_12s_12s_25s_25_4_1_U114 mac_muladd_12s_12s_25s_25_4_1_U131 mac_muladd_12s_12s_25s_25_4_1_U131 grp_fu_6835_p0 add_ln54_306_fu_10030_p2 add_ln54_307_fu_9094_p2 add_ln54_308_fu_11210_p2 add_ln54_309_fu_12083_p2 add_ln54_310_fu_12869_p2 add_ln54_311_fu_13493_p2 add_ln54_312_fu_13891_p2 add_ln54_313_fu_14194_p2 add_ln54_314_fu_14205_p2 mul_9ns_11ns_19_1_1_U61 mac_muladd_12s_12s_25s_25_4_1_U142 mac_muladd_12s_12s_25s_25_4_1_U142 sub_ln57_9_fu_9809_p2 add_ln57_9_fu_9821_p2 mul_12s_12s_24_1_1_U55 mac_muladd_12s_12s_24s_25_4_1_U90 mac_muladd_12s_12s_24s_25_4_1_U90 mac_muladd_12s_12s_25s_25_4_1_U94 mac_muladd_12s_12s_25s_25_4_1_U94 mac_muladd_12s_12s_25s_25_4_1_U104 mac_muladd_12s_12s_25s_25_4_1_U104 mac_muladd_12s_12s_25s_25_4_1_U115 mac_muladd_12s_12s_25s_25_4_1_U115 mac_muladd_12s_12s_25s_25_4_1_U124 mac_muladd_12s_12s_25s_25_4_1_U124 mac_muladd_12s_12s_25s_25_4_1_U134 mac_muladd_12s_12s_25s_25_4_1_U134 mac_muladd_12s_12s_25s_25_4_1_U153 mac_muladd_12s_12s_25s_25_4_1_U153 mac_muladd_12s_12s_25s_25_4_1_U165 mac_muladd_12s_12s_25s_25_4_1_U165 sub_ln57_10_fu_10847_p2 add_ln57_10_fu_10859_p2 mul_12s_12s_24_1_1_U62 mac_muladd_12s_12s_24s_25_4_1_U116 mac_muladd_12s_12s_24s_25_4_1_U116 mac_muladd_12s_12s_25s_25_4_1_U121 mac_muladd_12s_12s_25s_25_4_1_U121 mac_muladd_12s_12s_25s_25_4_1_U125 mac_muladd_12s_12s_25s_25_4_1_U125 mac_muladd_12s_12s_25s_25_4_1_U135 mac_muladd_12s_12s_25s_25_4_1_U135 mac_muladd_12s_12s_25s_25_4_1_U147 mac_muladd_12s_12s_25s_25_4_1_U147 mac_muladd_12s_12s_25s_25_4_1_U159 mac_muladd_12s_12s_25s_25_4_1_U159 mac_muladd_12s_12s_25s_25_4_1_U170 mac_muladd_12s_12s_25s_25_4_1_U170 mac_muladd_12s_12s_25s_25_4_1_U191 mac_muladd_12s_12s_25s_25_4_1_U191 sub_ln57_11_fu_11914_p2 add_ln57_11_fu_11926_p2 mul_12s_12s_24_1_1_U67 mac_muladd_12s_12s_24s_25_4_1_U140 mac_muladd_12s_12s_24s_25_4_1_U140 mac_muladd_12s_12s_25s_25_4_1_U143 mac_muladd_12s_12s_25s_25_4_1_U143 mac_muladd_12s_12s_25s_25_4_1_U148 mac_muladd_12s_12s_25s_25_4_1_U148 mac_muladd_12s_12s_25s_25_4_1_U162 mac_muladd_12s_12s_25s_25_4_1_U162 mac_muladd_12s_12s_25s_25_4_1_U171 mac_muladd_12s_12s_25s_25_4_1_U171 mac_muladd_12s_12s_25s_25_4_1_U182 mac_muladd_12s_12s_25s_25_4_1_U182 mac_muladd_12s_12s_25s_25_4_1_U203 mac_muladd_12s_12s_25s_25_4_1_U203 mac_muladd_12s_12s_25s_25_4_1_U213 mac_muladd_12s_12s_25s_25_4_1_U213 sub_ln57_12_fu_12595_p2 add_ln57_12_fu_12607_p2 mul_12s_12s_24_1_1_U71 mac_muladd_12s_12s_24s_25_4_1_U163 mac_muladd_12s_12s_24s_25_4_1_U163 mac_muladd_12s_12s_25s_25_4_1_U166 mac_muladd_12s_12s_25s_25_4_1_U166 mac_muladd_12s_12s_25s_25_4_1_U176 mac_muladd_12s_12s_25s_25_4_1_U176 mac_muladd_12s_12s_25s_25_4_1_U183 mac_muladd_12s_12s_25s_25_4_1_U183 mac_muladd_12s_12s_25s_25_4_1_U196 mac_muladd_12s_12s_25s_25_4_1_U196 mac_muladd_12s_12s_25s_25_4_1_U207 mac_muladd_12s_12s_25s_25_4_1_U207 mac_muladd_12s_12s_25s_25_4_1_U218 mac_muladd_12s_12s_25s_25_4_1_U218 mac_muladd_12s_12s_25s_25_4_1_U239 mac_muladd_12s_12s_25s_25_4_1_U239 sub_ln57_13_fu_13366_p2 add_ln57_13_fu_13378_p2 mul_12s_12s_24_1_1_U75 mac_muladd_12s_12s_24s_25_4_1_U188 mac_muladd_12s_12s_24s_25_4_1_U188 mac_muladd_12s_12s_25s_25_4_1_U192 mac_muladd_12s_12s_25s_25_4_1_U192 mac_muladd_12s_12s_25s_25_4_1_U197 mac_muladd_12s_12s_25s_25_4_1_U197 mac_muladd_12s_12s_25s_25_4_1_U210 mac_muladd_12s_12s_25s_25_4_1_U210 mac_muladd_12s_12s_25s_25_4_1_U219 mac_muladd_12s_12s_25s_25_4_1_U219 mac_muladd_12s_12s_25s_25_4_1_U230 mac_muladd_12s_12s_25s_25_4_1_U230 mac_muladd_12s_12s_25s_25_4_1_U251 mac_muladd_12s_12s_25s_25_4_1_U251 mac_muladd_12s_12s_25s_25_4_1_U260 mac_muladd_12s_12s_25s_25_4_1_U260 sub_ln57_14_fu_13918_p2 add_ln57_14_fu_13930_p2 mul_12s_12s_24_1_1_U80 mac_muladd_12s_12s_24s_25_4_1_U211 mac_muladd_12s_12s_24s_25_4_1_U211 mac_muladd_12s_12s_25s_25_4_1_U214 mac_muladd_12s_12s_25s_25_4_1_U214 mac_muladd_12s_12s_25s_25_4_1_U224 mac_muladd_12s_12s_25s_25_4_1_U224 mac_muladd_12s_12s_25s_25_4_1_U231 mac_muladd_12s_12s_25s_25_4_1_U231 mac_muladd_12s_12s_25s_25_4_1_U244 mac_muladd_12s_12s_25s_25_4_1_U244 mac_muladd_12s_12s_25s_25_4_1_U254 mac_muladd_12s_12s_25s_25_4_1_U254 mac_muladd_12s_12s_25s_25_4_1_U263 mac_muladd_12s_12s_25s_25_4_1_U263 mac_muladd_12s_12s_25s_25_4_1_U272 mac_muladd_12s_12s_25s_25_4_1_U272 sub_ln57_15_fu_14282_p2 add_ln57_15_fu_14294_p2 mul_12s_12s_24_1_1_U83 mac_muladd_12s_12s_24s_25_4_1_U236 mac_muladd_12s_12s_24s_25_4_1_U236 mac_muladd_12s_12s_25s_25_4_1_U240 mac_muladd_12s_12s_25s_25_4_1_U240 mac_muladd_12s_12s_25s_25_4_1_U245 mac_muladd_12s_12s_25s_25_4_1_U245 mac_muladd_12s_12s_25s_25_4_1_U258 mac_muladd_12s_12s_25s_25_4_1_U258 mac_muladd_12s_12s_25s_25_4_1_U264 mac_muladd_12s_12s_25s_25_4_1_U264 mac_muladd_12s_12s_25s_25_4_1_U270 mac_muladd_12s_12s_25s_25_4_1_U270 mac_muladd_12s_12s_25s_25_4_1_U275 mac_muladd_12s_12s_25s_25_4_1_U275 mac_muladd_12s_12s_25s_25_4_1_U278 mac_muladd_12s_12s_25s_25_4_1_U278 sub_ln57_16_fu_14463_p2 add_ln57_16_fu_14475_p2 mul_12s_12s_24_1_1_U87 mac_muladd_12s_12s_24s_25_4_1_U282 mac_muladd_12s_12s_24s_25_4_1_U282 mac_muladd_12s_12s_25s_25_4_1_U285 mac_muladd_12s_12s_25s_25_4_1_U285 mac_muladd_12s_12s_25s_25_4_1_U288 mac_muladd_12s_12s_25s_25_4_1_U288 mac_muladd_12s_12s_25s_25_4_1_U292 mac_muladd_12s_12s_25s_25_4_1_U292 mac_muladd_12s_12s_25s_25_4_1_U295 mac_muladd_12s_12s_25s_25_4_1_U295 mac_muladd_12s_12s_25s_25_4_1_U297 mac_muladd_12s_12s_25s_25_4_1_U297 mac_muladd_12s_12s_25s_25_4_1_U300 mac_muladd_12s_12s_25s_25_4_1_U300 mac_muladd_12s_12s_25s_25_4_1_U303 mac_muladd_12s_12s_25s_25_4_1_U303 sub_ln57_17_fu_15055_p2 add_ln57_17_fu_15067_p2 mul_12s_12s_24_1_1_U53 mac_muladd_12s_12s_24s_25_4_1_U92 mac_muladd_12s_12s_24s_25_4_1_U92 mac_muladd_12s_12s_25s_25_4_1_U99 mac_muladd_12s_12s_25s_25_4_1_U99 mac_muladd_12s_12s_25s_25_4_1_U105 mac_muladd_12s_12s_25s_25_4_1_U105 mac_muladd_12s_12s_25s_25_4_1_U111 mac_muladd_12s_12s_25s_25_4_1_U111 mac_muladd_12s_12s_25s_25_4_1_U117 mac_muladd_12s_12s_25s_25_4_1_U117 mac_muladd_12s_12s_25s_25_4_1_U122 mac_muladd_12s_12s_25s_25_4_1_U122 mac_muladd_12s_12s_25s_25_4_1_U144 mac_muladd_12s_12s_25s_25_4_1_U144 grp_fu_6932_p0 add_ln54_315_fu_10456_p2 add_ln54_316_fu_9503_p2 add_ln54_317_fu_11581_p2 add_ln54_318_fu_12388_p2 add_ln54_319_fu_13134_p2 add_ln54_320_fu_13758_p2 add_ln54_321_fu_14123_p2 add_ln54_322_fu_14225_p2 add_ln54_323_fu_14229_p2 mul_9ns_11ns_19_1_1_U66 mac_muladd_12s_12s_25s_25_4_1_U154 mac_muladd_12s_12s_25s_25_4_1_U154 sub_ln57_18_fu_10274_p2 add_ln57_18_fu_10286_p2 mul_12s_12s_24_1_1_U56 mac_muladd_12s_12s_24s_25_4_1_U95 mac_muladd_12s_12s_24s_25_4_1_U95 mac_muladd_12s_12s_25s_25_4_1_U100 mac_muladd_12s_12s_25s_25_4_1_U100 mac_muladd_12s_12s_25s_25_4_1_U112 mac_muladd_12s_12s_25s_25_4_1_U112 mac_muladd_12s_12s_25s_25_4_1_U126 mac_muladd_12s_12s_25s_25_4_1_U126 mac_muladd_12s_12s_25s_25_4_1_U136 mac_muladd_12s_12s_25s_25_4_1_U136 mac_muladd_12s_12s_25s_25_4_1_U145 mac_muladd_12s_12s_25s_25_4_1_U145 mac_muladd_12s_12s_25s_25_4_1_U167 mac_muladd_12s_12s_25s_25_4_1_U167 mac_muladd_12s_12s_25s_25_4_1_U177 mac_muladd_12s_12s_25s_25_4_1_U177 sub_ln57_19_fu_11246_p2 add_ln57_19_fu_11258_p2 mul_12s_12s_24_1_1_U64 mac_muladd_12s_12s_24s_25_4_1_U127 mac_muladd_12s_12s_24s_25_4_1_U127 mac_muladd_12s_12s_25s_25_4_1_U132 mac_muladd_12s_12s_25s_25_4_1_U132 mac_muladd_12s_12s_25s_25_4_1_U137 mac_muladd_12s_12s_25s_25_4_1_U137 mac_muladd_12s_12s_25s_25_4_1_U149 mac_muladd_12s_12s_25s_25_4_1_U149 mac_muladd_12s_12s_25s_25_4_1_U160 mac_muladd_12s_12s_25s_25_4_1_U160 mac_muladd_12s_12s_25s_25_4_1_U172 mac_muladd_12s_12s_25s_25_4_1_U172 mac_muladd_12s_12s_25s_25_4_1_U193 mac_muladd_12s_12s_25s_25_4_1_U193 mac_muladd_12s_12s_25s_25_4_1_U204 mac_muladd_12s_12s_25s_25_4_1_U204 sub_ln57_20_fu_12292_p2 add_ln57_20_fu_12304_p2 mul_12s_12s_24_1_1_U69 mac_muladd_12s_12s_24s_25_4_1_U150 mac_muladd_12s_12s_24s_25_4_1_U150 mac_muladd_12s_12s_25s_25_4_1_U155 mac_muladd_12s_12s_25s_25_4_1_U155 mac_muladd_12s_12s_25s_25_4_1_U164 mac_muladd_12s_12s_25s_25_4_1_U164 mac_muladd_12s_12s_25s_25_4_1_U173 mac_muladd_12s_12s_25s_25_4_1_U173 mac_muladd_12s_12s_25s_25_4_1_U184 mac_muladd_12s_12s_25s_25_4_1_U184 mac_muladd_12s_12s_25s_25_4_1_U194 mac_muladd_12s_12s_25s_25_4_1_U194 mac_muladd_12s_12s_25s_25_4_1_U215 mac_muladd_12s_12s_25s_25_4_1_U215 mac_muladd_12s_12s_25s_25_4_1_U225 mac_muladd_12s_12s_25s_25_4_1_U225 sub_ln57_21_fu_12905_p2 add_ln57_21_fu_12917_p2 mul_12s_12s_24_1_1_U72 mac_muladd_12s_12s_24s_25_4_1_U168 mac_muladd_12s_12s_24s_25_4_1_U168 mac_muladd_12s_12s_25s_25_4_1_U178 mac_muladd_12s_12s_25s_25_4_1_U178 mac_muladd_12s_12s_25s_25_4_1_U185 mac_muladd_12s_12s_25s_25_4_1_U185 mac_muladd_12s_12s_25s_25_4_1_U198 mac_muladd_12s_12s_25s_25_4_1_U198 mac_muladd_12s_12s_25s_25_4_1_U208 mac_muladd_12s_12s_25s_25_4_1_U208 mac_muladd_12s_12s_25s_25_4_1_U220 mac_muladd_12s_12s_25s_25_4_1_U220 mac_muladd_12s_12s_25s_25_4_1_U241 mac_muladd_12s_12s_25s_25_4_1_U241 mac_muladd_12s_12s_25s_25_4_1_U252 mac_muladd_12s_12s_25s_25_4_1_U252 sub_ln57_22_fu_13671_p2 add_ln57_22_fu_13683_p2 mul_12s_12s_24_1_1_U76 mac_muladd_12s_12s_24s_25_4_1_U189 mac_muladd_12s_12s_24s_25_4_1_U189 mac_muladd_12s_12s_25s_25_4_1_U199 mac_muladd_12s_12s_25s_25_4_1_U199 mac_muladd_12s_12s_25s_25_4_1_U212 mac_muladd_12s_12s_25s_25_4_1_U212 mac_muladd_12s_12s_25s_25_4_1_U221 mac_muladd_12s_12s_25s_25_4_1_U221 mac_muladd_12s_12s_25s_25_4_1_U232 mac_muladd_12s_12s_25s_25_4_1_U232 mac_muladd_12s_12s_25s_25_4_1_U242 mac_muladd_12s_12s_25s_25_4_1_U242 mac_muladd_12s_12s_25s_25_4_1_U261 mac_muladd_12s_12s_25s_25_4_1_U261 mac_muladd_12s_12s_25s_25_4_1_U268 mac_muladd_12s_12s_25s_25_4_1_U268 sub_ln57_23_fu_14150_p2 add_ln57_23_fu_14162_p2 mul_12s_12s_24_1_1_U81 mac_muladd_12s_12s_24s_25_4_1_U216 mac_muladd_12s_12s_24s_25_4_1_U216 mac_muladd_12s_12s_25s_25_4_1_U226 mac_muladd_12s_12s_25s_25_4_1_U226 mac_muladd_12s_12s_25s_25_4_1_U233 mac_muladd_12s_12s_25s_25_4_1_U233 mac_muladd_12s_12s_25s_25_4_1_U246 mac_muladd_12s_12s_25s_25_4_1_U246 mac_muladd_12s_12s_25s_25_4_1_U255 mac_muladd_12s_12s_25s_25_4_1_U255 mac_muladd_12s_12s_25s_25_4_1_U265 mac_muladd_12s_12s_25s_25_4_1_U265 mac_muladd_12s_12s_25s_25_4_1_U273 mac_muladd_12s_12s_25s_25_4_1_U273 mac_muladd_12s_12s_25s_25_4_1_U277 mac_muladd_12s_12s_25s_25_4_1_U277 sub_ln57_24_fu_14423_p2 add_ln57_24_fu_14435_p2 mul_12s_12s_24_1_1_U84 mac_muladd_12s_12s_24s_25_4_1_U237 mac_muladd_12s_12s_24s_25_4_1_U237 mac_muladd_12s_12s_25s_25_4_1_U247 mac_muladd_12s_12s_25s_25_4_1_U247 mac_muladd_12s_12s_25s_25_4_1_U259 mac_muladd_12s_12s_25s_25_4_1_U259 mac_muladd_12s_12s_25s_25_4_1_U266 mac_muladd_12s_12s_25s_25_4_1_U266 mac_muladd_12s_12s_25s_25_4_1_U271 mac_muladd_12s_12s_25s_25_4_1_U271 mac_muladd_12s_12s_25s_25_4_1_U276 mac_muladd_12s_12s_25s_25_4_1_U276 mac_muladd_12s_12s_25s_25_4_1_U279 mac_muladd_12s_12s_25s_25_4_1_U279 mac_muladd_12s_12s_25s_25_4_1_U280 mac_muladd_12s_12s_25s_25_4_1_U280 sub_ln57_25_fu_14513_p2 add_ln57_25_fu_14525_p2 mul_12s_12s_24_1_1_U88 mac_muladd_12s_12s_24s_25_4_1_U283 mac_muladd_12s_12s_24s_25_4_1_U283 mac_muladd_12s_12s_25s_25_4_1_U286 mac_muladd_12s_12s_25s_25_4_1_U286 mac_muladd_12s_12s_25s_25_4_1_U289 mac_muladd_12s_12s_25s_25_4_1_U289 mac_muladd_12s_12s_25s_25_4_1_U293 mac_muladd_12s_12s_25s_25_4_1_U293 mac_muladd_12s_12s_25s_25_4_1_U296 mac_muladd_12s_12s_25s_25_4_1_U296 mac_muladd_12s_12s_25s_25_4_1_U298 mac_muladd_12s_12s_25s_25_4_1_U298 mac_muladd_12s_12s_25s_25_4_1_U301 mac_muladd_12s_12s_25s_25_4_1_U301 mac_muladd_12s_12s_25s_25_4_1_U304 mac_muladd_12s_12s_25s_25_4_1_U304 sub_ln57_26_fu_15095_p2 add_ln57_26_fu_15107_p2 add_ln39_fu_6086_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv1_Pipeline_RELU_fu_709</InstName>
                            <ModuleName>conv1_Pipeline_RELU</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>709</ID>
                            <BindInstances>add_ln137_fu_124_p2 value_fu_169_p2 add_ln140_1_fu_174_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv1_Pipeline_3_fu_720</InstName>
                            <ModuleName>conv1_Pipeline_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>720</ID>
                            <BindInstances>empty_fu_138_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv1_Pipeline_RELU7_fu_732</InstName>
                            <ModuleName>conv1_Pipeline_RELU7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>732</ID>
                            <BindInstances>add_ln137_fu_124_p2 value_fu_169_p2 add_ln140_1_fu_174_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv1_Pipeline_5_fu_743</InstName>
                            <ModuleName>conv1_Pipeline_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>743</ID>
                            <BindInstances>empty_fu_138_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv1_Pipeline_BW_fu_755</InstName>
                            <ModuleName>conv1_Pipeline_BW</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>755</ID>
                            <BindInstances>add_ln73_fu_94_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv1_Pipeline_BW8_fu_764</InstName>
                            <ModuleName>conv1_Pipeline_BW8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>764</ID>
                            <BindInstances>add_ln73_fu_94_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln91_fu_801_p2 add_ln91_2_fu_819_p2 add_ln56_fu_838_p2 sub_ln99_fu_889_p2 add_ln99_fu_899_p2 add_ln100_fu_924_p2 mul_64s_8ns_64_1_1_U355 add_ln97_fu_995_p2 grp_fu_1007_p0 add_ln100_4_fu_1017_p2 empty_447_fu_1037_p2 arrayidx36612_sum_i_0_fu_1043_p2 empty_450_fu_1236_p2 mul_9ns_11ns_19_1_1_U358 mul_64s_8ns_64_1_1_U355 add_ln91_3_fu_1097_p2 add_ln56_60_fu_1116_p2 sub_ln99_1_fu_1167_p2 add_ln99_2_fu_1177_p2 add_ln100_2_fu_1202_p2 add_ln97_1_fu_1288_p2 grp_fu_1300_p0 add_ln100_5_fu_1310_p2 empty_478_fu_1330_p2 arrayidx36612_sum_i_1_fu_1336_p2 empty_481_fu_1382_p2 mul_9ns_11ns_19_1_1_U361 add_ln87_fu_1368_p2 add_ln114_1_fu_1430_p2 add_ln114_fu_1436_p2 mul_6ns_9ns_14_1_1_U362 empty_452_fu_1479_p2 empty_453_fu_1488_p2 empty_454_fu_1505_p2 empty_455_fu_1541_p2 empty_457_fu_1570_p2 empty_458_fu_1587_p2 empty_461_fu_1603_p2 empty_462_fu_1620_p2 tmp1_fu_1626_p2 empty_463_fu_1635_p2 empty_465_fu_1674_p2 empty_466_fu_1685_p2 add_ln116_fu_1700_p2 add_ln133_fu_1712_p2 sub_ln140_fu_1791_p2 empty_469_fu_1722_p2 empty_470_fu_1735_p2 mul_6ns_18ns_23_1_1_U363 add_ln137_fu_1770_p2 add_ln134_1_fu_1849_p2 add_ln137_1_fu_1863_p2 sub_ln137_fu_1892_p2 add_ln137_2_fu_1902_p2 add_ln137_3_fu_1927_p2 sub_ln137_1_fu_1956_p2 add_ln137_4_fu_1966_p2 add_ln134_2_fu_1978_p2 add_ln134_fu_2009_p2 add_ln70_fu_2031_p2 sub_ln75_fu_2053_p2 add_ln71_1_fu_2079_p2 add_ln71_2_fu_2102_p2 add_ln71_fu_2113_p2 add_ln32_fu_2063_p2 add_ln28_fu_1406_p2 conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1_U p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s_U conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2_fu_286</InstName>
                    <ModuleName>conv2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>286</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_input_buffer_c2_fu_343</InstName>
                            <ModuleName>load_input_buffer_c2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>343</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_load_input_buffer_c2_Pipeline_BH_fu_72</InstName>
                                    <ModuleName>load_input_buffer_c2_Pipeline_BH</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>72</ID>
                                    <BindInstances>add_ln76_3_fu_4219_p2 add_ln76_fu_4231_p2 mul_7ns_18ns_24_1_1_U379 mul_8ns_7ns_14_1_1_U380 empty_193_fu_4375_p2 empty_194_fu_4386_p2 empty_195_fu_4397_p2 empty_196_fu_4408_p2 empty_197_fu_4419_p2 empty_198_fu_4430_p2 empty_199_fu_4441_p2 empty_200_fu_4452_p2 empty_201_fu_4463_p2 empty_202_fu_4474_p2 empty_203_fu_4485_p2 empty_204_fu_4496_p2 empty_205_fu_4507_p2 empty_206_fu_4518_p2 empty_207_fu_4529_p2 empty_208_fu_4540_p2 empty_209_fu_4551_p2 empty_210_fu_4562_p2 empty_211_fu_4573_p2 empty_212_fu_4584_p2 empty_213_fu_4595_p2 empty_214_fu_4606_p2 empty_215_fu_4617_p2 empty_216_fu_4628_p2 empty_217_fu_4639_p2 empty_218_fu_4650_p2 empty_219_fu_4661_p2 empty_220_fu_4672_p2 empty_221_fu_4683_p2 empty_222_fu_4694_p2 empty_223_fu_4705_p2 empty_224_fu_4716_p2 empty_225_fu_4727_p2 empty_226_fu_4738_p2 empty_227_fu_4749_p2 empty_228_fu_4760_p2 empty_229_fu_4771_p2 empty_230_fu_4782_p2 empty_231_fu_4793_p2 empty_232_fu_4804_p2 empty_233_fu_4815_p2 empty_234_fu_4826_p2 empty_235_fu_4837_p2 empty_236_fu_4848_p2 empty_237_fu_4859_p2 empty_238_fu_4870_p2 empty_239_fu_4881_p2 empty_240_fu_4892_p2 empty_241_fu_4903_p2 empty_242_fu_4914_p2 add_ln77_fu_4329_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln76_fu_125_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_371</InstName>
                            <ModuleName>conv2_Pipeline_LOAD_WEIGHTS_L</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>371</ID>
                            <BindInstances>add_ln91_2_fu_133_p2 add_ln91_fu_160_p2 empty_261_fu_213_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_OUT_ROW_COL_fu_380</InstName>
                            <ModuleName>conv2_Pipeline_OUT_ROW_COL</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>add_ln38_1_fu_995_p2 add_ln38_fu_1298_p2 sub_ln48_fu_1416_p2 add_ln39_fu_1335_p2 add_ln43_fu_1096_p2 add_ln48_5_fu_1440_p2 mul_7s_7ns_10_1_1_U419 mul_8ns_7ns_13_1_1_U417 add_ln48_6_fu_1460_p2 add_ln48_7_fu_1531_p2 mul_8ns_10ns_17_1_1_U418 mac_muladd_18s_16s_33s_34_4_1_U448 mac_muladd_18s_16s_33s_34_4_1_U448 grp_fu_1228_p0 add_ln48_8_fu_1596_p2 add_ln48_9_fu_1615_p2 mul_8ns_10ns_17_1_1_U420 mul_18s_16s_34_1_1_U429 add_ln48_1_fu_1742_p2 grp_fu_1243_p0 add_ln48_10_fu_1809_p2 add_ln48_11_fu_1916_p2 mul_9ns_11ns_19_1_1_U424 mul_18s_16s_34_1_1_U436 add_ln48_2_fu_2092_p2 grp_fu_1254_p0 add_ln48_12_fu_1894_p2 add_ln48_13_fu_1924_p2 mul_9ns_11ns_19_1_1_U425 mul_18s_16s_34_1_1_U440 add_ln48_3_fu_2156_p2 grp_fu_1265_p0 add_ln48_14_fu_1985_p2 add_ln48_15_fu_2004_p2 mul_9ns_11ns_19_1_1_U431 mul_18s_16s_34_1_1_U444 add_ln48_4_fu_2204_p2 add_ln44_4_fu_1164_p2 add_ln43_1_fu_1170_p2 add_ln39_26_fu_1184_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_RELU_fu_416</InstName>
                            <ModuleName>conv2_Pipeline_RELU</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>416</ID>
                            <BindInstances>add_ln110_fu_212_p2 add_ln113_2_fu_222_p2 add_ln110_3_fu_240_p2 add_ln113_fu_276_p2 add_ln115_fu_281_p2 add_ln110_4_fu_311_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_4_fu_433</InstName>
                            <ModuleName>conv2_Pipeline_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>433</ID>
                            <BindInstances>empty_fu_207_p2 next_urem817_fu_216_p2 empty_265_fu_240_p2 next_mul815_fu_273_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_RELU4_fu_451</InstName>
                            <ModuleName>conv2_Pipeline_RELU4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>451</ID>
                            <BindInstances>add_ln110_fu_212_p2 add_ln113_fu_222_p2 add_ln110_1_fu_240_p2 add_ln113_1_fu_276_p2 add_ln115_fu_281_p2 add_ln110_2_fu_311_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_6_fu_468</InstName>
                            <ModuleName>conv2_Pipeline_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>468</ID>
                            <BindInstances>empty_fu_207_p2 next_urem827_fu_216_p2 empty_263_fu_240_p2 next_mul825_fu_273_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_BW_fu_486</InstName>
                            <ModuleName>conv2_Pipeline_BW</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>486</ID>
                            <BindInstances>add_ln63_fu_180_p2 add_ln65_fu_196_p2 add_ln63_4_fu_210_p2 add_ln63_5_fu_229_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_BW5_fu_502</InstName>
                            <ModuleName>conv2_Pipeline_BW5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>502</ID>
                            <BindInstances>add_ln63_1_fu_184_p2 add_ln65_1_fu_200_p2 add_ln63_fu_214_p2 add_ln63_3_fu_233_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_BW6_fu_517</InstName>
                            <ModuleName>conv2_Pipeline_BW6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>517</ID>
                            <BindInstances>add_ln63_fu_180_p2 add_ln65_fu_196_p2 add_ln63_1_fu_210_p2 add_ln63_2_fu_229_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln34_1_fu_576_p2 add_ln106_fu_602_p2 sub_ln113_fu_689_p2 empty_266_fu_612_p2 empty_267_fu_633_p2 mul_5ns_19ns_23_1_1_U527 add_ln110_fu_668_p2 add_ln113_2_fu_721_p2 mul_7s_7ns_10_1_1_U528 add_ln110_1_fu_745_p2 sub_ln110_fu_774_p2 add_ln110_2_fu_784_p2 add_ln110_3_fu_809_p2 sub_ln110_1_fu_838_p2 add_ln110_4_fu_848_p2 add_ln113_fu_857_p2 mul_7s_7ns_10_1_1_U529 add_ln107_fu_897_p2 add_ln60_1_fu_917_p2 add_ln60_fu_929_p2 add_ln65_fu_941_p2 add_ln65_1_fu_947_p2 add_ln34_fu_935_p2 add_ln30_fu_582_p2 p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_U p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_U p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_U p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_U p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_U weight_buffer_U conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_U conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_U conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_U conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_U conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv3_fu_334</InstName>
                    <ModuleName>conv3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>334</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_input_buffer_c3_fu_217</InstName>
                            <ModuleName>load_input_buffer_c3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>217</ID>
                            <BindInstances>add_ln87_1_fu_2534_p2 add_ln87_fu_2546_p2 add_ln99_4_fu_2800_p2 empty_fu_2822_p2 empty_64_fu_2832_p2 empty_65_fu_2842_p2 empty_66_fu_2852_p2 empty_67_fu_2862_p2 empty_68_fu_2872_p2 empty_69_fu_2882_p2 empty_70_fu_2892_p2 empty_71_fu_2902_p2 empty_72_fu_2912_p2 empty_73_fu_2922_p2 empty_74_fu_2932_p2 empty_75_fu_2942_p2 empty_76_fu_2952_p2 empty_77_fu_2962_p2 empty_78_fu_2972_p2 empty_79_fu_2982_p2 empty_80_fu_2992_p2 empty_81_fu_3002_p2 empty_82_fu_3012_p2 empty_83_fu_3022_p2 empty_84_fu_3032_p2 empty_85_fu_3042_p2 empty_86_fu_3052_p2 empty_87_fu_3062_p2 empty_88_fu_3072_p2 empty_89_fu_3082_p2 empty_90_fu_3092_p2 empty_91_fu_3102_p2 empty_92_fu_3112_p2 empty_93_fu_3122_p2 empty_94_fu_3132_p2 empty_95_fu_3142_p2 empty_96_fu_3152_p2 empty_97_fu_3162_p2 empty_98_fu_3172_p2 empty_99_fu_3182_p2 empty_100_fu_3192_p2 empty_101_fu_3202_p2 empty_102_fu_3212_p2 empty_103_fu_3222_p2 empty_104_fu_3232_p2 empty_105_fu_3242_p2 empty_106_fu_3252_p2 empty_107_fu_3262_p2 empty_108_fu_3272_p2 empty_109_fu_3282_p2 empty_110_fu_3292_p2 empty_111_fu_3302_p2 empty_112_fu_3312_p2 empty_113_fu_3322_p2 empty_114_fu_3332_p2 empty_115_fu_3342_p2 empty_116_fu_3352_p2 empty_117_fu_3362_p2 empty_118_fu_3372_p2 empty_119_fu_3382_p2 empty_120_fu_3392_p2 empty_121_fu_3402_p2 empty_122_fu_3412_p2 empty_123_fu_3422_p2 empty_124_fu_3432_p2 empty_125_fu_3442_p2 empty_126_fu_3452_p2 empty_127_fu_3462_p2 empty_128_fu_3472_p2 empty_129_fu_3482_p2 empty_130_fu_3492_p2 empty_131_fu_3502_p2 empty_132_fu_3512_p2 empty_133_fu_3522_p2 empty_134_fu_3532_p2 empty_135_fu_3542_p2 empty_136_fu_3552_p2 empty_137_fu_3562_p2 empty_138_fu_3572_p2 empty_139_fu_3582_p2 empty_140_fu_3592_p2 empty_141_fu_3602_p2 empty_142_fu_3612_p2 empty_143_fu_3622_p2 empty_144_fu_3632_p2 empty_145_fu_3642_p2 empty_146_fu_3652_p2 empty_147_fu_3662_p2 empty_148_fu_3672_p2 empty_149_fu_3682_p2 empty_150_fu_3692_p2 empty_151_fu_3702_p2 empty_152_fu_3712_p2 empty_153_fu_3722_p2 empty_154_fu_3732_p2 empty_155_fu_3742_p2 empty_156_fu_3752_p2 empty_157_fu_3762_p2 empty_158_fu_3772_p2 empty_159_fu_3782_p2 empty_160_fu_3792_p2 empty_161_fu_3802_p2 empty_162_fu_3812_p2 empty_163_fu_3822_p2 empty_164_fu_3832_p2 empty_165_fu_3842_p2 empty_166_fu_3852_p2 empty_167_fu_3862_p2 empty_168_fu_3872_p2 empty_169_fu_3882_p2 empty_170_fu_3892_p2 empty_171_fu_3902_p2 empty_172_fu_3912_p2 empty_173_fu_3922_p2 empty_174_fu_3932_p2 empty_175_fu_3942_p2 empty_176_fu_3952_p2 empty_177_fu_3962_p2 empty_178_fu_3972_p2 empty_179_fu_3982_p2 empty_180_fu_3992_p2 empty_181_fu_4002_p2 empty_182_fu_4012_p2 empty_183_fu_4022_p2 empty_184_fu_4032_p2 empty_185_fu_4042_p2 empty_186_fu_4052_p2 empty_187_fu_4062_p2 empty_188_fu_4072_p2 empty_189_fu_4082_p2 empty_190_fu_4092_p2 add_ln91_fu_2582_p2 add_ln91_1_fu_2592_p2 add_ln56_1_fu_2612_p2 add_ln56_fu_2622_p2 mul_6ns_19ns_24_1_1_U542 sub_ln99_fu_2688_p2 add_ln88_fu_2730_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_229</InstName>
                            <ModuleName>conv3_Pipeline_WEIGHTI_WEIGHTK_L</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>229</ID>
                            <BindInstances>add_ln119_1_fu_156_p2 add_ln119_fu_189_p2 add_ln120_fu_257_p2 empty_249_fu_332_p2 add_ln120_1_fu_338_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_IN_ROW_COL_fu_238</InstName>
                            <ModuleName>conv3_Pipeline_IN_ROW_COL</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>238</ID>
                            <BindInstances>indvars_iv_next606_fu_2009_p2 empty_fu_2561_p2 empty_250_fu_2942_p2 empty_251_fu_2947_p2 add_ln39_25_fu_1304_p2 add_ln39_fu_1316_p2 add_ln56_65_fu_1360_p2 mul_6ns_6ns_11_1_1_U570 add_ln39_1_fu_1385_p2 add_ln39_2_fu_1826_p2 add_ln39_3_fu_1836_p2 add_ln39_4_fu_2025_p2 add_ln39_5_fu_2035_p2 add_ln39_6_fu_2255_p2 add_ln39_7_fu_2265_p2 add_ln39_8_fu_2436_p2 add_ln39_9_fu_2446_p2 add_ln39_10_fu_2577_p2 add_ln39_11_fu_2587_p2 add_ln39_12_fu_2819_p2 add_ln39_13_fu_2829_p2 add_ln39_14_fu_2964_p2 add_ln39_15_fu_2974_p2 add_ln39_16_fu_3243_p2 add_ln39_17_fu_3253_p2 add_ln39_18_fu_3424_p2 add_ln39_19_fu_3434_p2 add_ln39_20_fu_3560_p2 add_ln39_21_fu_3570_p2 add_ln39_22_fu_3742_p2 add_ln39_23_fu_3752_p2 add_ln39_24_fu_3762_p2 indvars_iv_next606_dup_fu_1414_p2 add_ln56_66_fu_1446_p2 add_ln56_67_fu_1476_p2 indvars_iv_next606_mid1_fu_2052_p2 add_ln56_68_fu_2068_p2 add_ln56_69_fu_2097_p2 p_mid1_fu_2604_p2 add_ln56_70_fu_2620_p2 add_ln56_71_fu_2649_p2 add_ln56_72_fu_3017_p2 add_ln56_73_fu_3046_p2 p_mid123_fu_3052_p2 add_ln56_74_fu_3069_p2 add_ln56_75_fu_3098_p2 add_ln43_fu_1496_p2 add_ln56_76_fu_1514_p2 add_ln56_77_fu_2103_p2 add_ln56_78_fu_2655_p2 add_ln56_79_fu_3104_p2 add_ln56_80_fu_3580_p2 mul_32s_18s_49_1_1_U552 add_ln54_fu_1554_p2 add_ln56_60_fu_1560_p2 add_ln56_81_fu_1594_p2 add_ln56_82_fu_1612_p2 add_ln56_83_fu_2275_p2 add_ln56_84_fu_2666_p2 add_ln56_85_fu_3263_p2 add_ln56_86_fu_3590_p2 mul_32s_18s_49_1_1_U553 add_ln56_fu_1865_p2 add_ln54_1_fu_1630_p2 add_ln56_61_fu_1636_p2 add_ln56_62_fu_1871_p2 add_ln56_87_fu_1892_p2 add_ln56_88_fu_2285_p2 add_ln56_89_fu_2839_p2 add_ln56_90_fu_3273_p2 add_ln56_91_fu_3767_p2 mul_9ns_11ns_19_1_1_U571 mul_32s_18s_49_1_1_U552 add_ln56_1_fu_2128_p2 add_ln56_63_fu_1692_p2 add_ln56_64_fu_1698_p2 add_ln56_92_fu_1918_p2 add_ln56_93_fu_1934_p2 add_ln56_94_fu_2456_p2 add_ln56_95_fu_2849_p2 add_ln56_96_fu_3444_p2 add_ln56_97_fu_3777_p2 mul_9ns_11ns_19_1_1_U572 mul_32s_18s_49_1_1_U553 add_ln56_2_fu_2158_p2 add_ln54_2_fu_1722_p2 add_ln56_98_fu_1950_p2 add_ln56_99_fu_2167_p2 add_ln56_100_fu_2466_p2 add_ln56_101_fu_3115_p2 add_ln56_102_fu_3454_p2 add_ln56_103_fu_4194_p2 mul_9ns_11ns_19_1_1_U573 mul_32s_18s_49_1_1_U552 add_ln56_3_fu_2309_p2 sub_ln59_fu_2332_p2 add_ln59_fu_2344_p2 mul_32s_18s_49_1_1_U553 mul_32s_18s_49_1_1_U552 add_ln56_4_fu_2490_p2 mul_32s_18s_49_1_1_U553 add_ln56_5_fu_2521_p2 mul_32s_18s_49_1_1_U552 add_ln56_6_fu_2691_p2 mul_32s_18s_49_1_1_U553 add_ln56_7_fu_2721_p2 sub_ln59_1_fu_2865_p2 add_ln59_1_fu_2877_p2 mul_32s_18s_49_1_1_U552 mul_32s_18s_49_1_1_U553 add_ln56_8_fu_2900_p2 mul_32s_18s_49_1_1_U552 add_ln56_9_fu_3139_p2 mul_32s_18s_49_1_1_U553 add_ln56_10_fu_3169_p2 mul_32s_18s_49_1_1_U552 add_ln56_11_fu_3297_p2 sub_ln59_2_fu_3320_p2 add_ln59_2_fu_3332_p2 mul_32s_18s_49_1_1_U553 mul_32s_18s_49_1_1_U552 add_ln56_12_fu_3478_p2 mul_32s_18s_49_1_1_U553 add_ln56_13_fu_3509_p2 mul_32s_18s_49_1_1_U552 add_ln56_14_fu_3614_p2 mul_32s_18s_49_1_1_U553 add_ln56_15_fu_3644_p2 sub_ln59_3_fu_3793_p2 add_ln59_3_fu_3805_p2 mul_32s_18s_49_1_1_U552 mul_32s_18s_49_1_1_U553 add_ln56_16_fu_3828_p2 mul_32s_18s_49_1_1_U552 add_ln56_17_fu_3896_p2 mul_32s_18s_49_1_1_U553 add_ln56_18_fu_3926_p2 mul_32s_18s_49_1_1_U552 add_ln56_19_fu_4638_p2 sub_ln59_4_fu_4661_p2 add_ln59_4_fu_4673_p2 mul_32s_18s_49_1_1_U554 mul_32s_18s_49_1_1_U554 add_ln56_20_fu_2196_p2 mul_32s_18s_49_1_1_U555 add_ln56_21_fu_2220_p2 mul_32s_18s_49_1_1_U554 add_ln56_22_fu_2361_p2 add_ln54_3_fu_1746_p2 add_ln56_104_fu_3946_p2 add_ln56_105_fu_3957_p2 add_ln56_106_fu_4198_p2 add_ln56_107_fu_4208_p2 add_ln56_108_fu_4212_p2 mul_9ns_11ns_19_1_1_U575 mul_32s_18s_49_1_1_U552 add_ln56_23_fu_4029_p2 sub_ln59_5_fu_4052_p2 add_ln59_5_fu_4064_p2 mul_32s_18s_49_1_1_U554 mul_32s_18s_49_1_1_U555 add_ln56_24_fu_2545_p2 mul_32s_18s_49_1_1_U554 add_ln56_25_fu_2744_p2 mul_32s_18s_49_1_1_U555 add_ln56_26_fu_2768_p2 mul_32s_18s_49_1_1_U553 add_ln56_27_fu_4082_p2 sub_ln59_6_fu_4222_p2 add_ln59_6_fu_4234_p2 mul_32s_18s_49_1_1_U554 mul_32s_18s_49_1_1_U554 add_ln56_28_fu_3193_p2 mul_32s_18s_49_1_1_U555 add_ln56_29_fu_3217_p2 mul_32s_18s_49_1_1_U554 add_ln56_30_fu_3349_p2 mul_32s_18s_49_1_1_U552 add_ln56_31_fu_4363_p2 sub_ln59_7_fu_4386_p2 add_ln59_7_fu_4398_p2 mul_32s_18s_49_1_1_U554 mul_32s_18s_49_1_1_U555 add_ln56_32_fu_3533_p2 mul_32s_18s_49_1_1_U554 add_ln56_33_fu_3667_p2 mul_32s_18s_49_1_1_U555 add_ln56_34_fu_3691_p2 mul_32s_18s_49_1_1_U552 add_ln56_35_fu_4505_p2 sub_ln59_8_fu_4528_p2 add_ln59_8_fu_4540_p2 mul_32s_18s_49_1_1_U554 mul_32s_18s_49_1_1_U554 add_ln56_36_fu_3976_p2 mul_32s_18s_49_1_1_U555 add_ln56_37_fu_4000_p2 mul_32s_18s_49_1_1_U553 add_ln56_38_fu_4685_p2 mul_32s_18s_49_1_1_U554 add_ln56_39_fu_4715_p2 sub_ln59_9_fu_4811_p2 add_ln59_9_fu_4823_p2 mul_32s_18s_49_1_1_U556 mul_32s_18s_49_1_1_U555 add_ln56_40_fu_2385_p2 mul_32s_18s_49_1_1_U556 add_ln56_41_fu_2409_p2 mul_32s_18s_49_1_1_U554 add_ln56_42_fu_4105_p2 add_ln54_4_fu_1980_p2 add_ln56_109_fu_4115_p2 add_ln56_110_fu_4126_p2 add_ln56_111_fu_4238_p2 add_ln56_112_fu_4248_p2 add_ln56_113_fu_4252_p2 mul_9ns_11ns_19_1_1_U579 mul_32s_18s_49_1_1_U552 add_ln56_43_fu_4277_p2 sub_ln59_10_fu_4300_p2 add_ln59_10_fu_4312_p2 mul_32s_18s_49_1_1_U556 mul_32s_18s_49_1_1_U556 add_ln56_44_fu_2792_p2 mul_32s_18s_49_1_1_U555 add_ln56_45_fu_2923_p2 mul_32s_18s_49_1_1_U555 add_ln56_46_fu_4154_p2 mul_32s_18s_49_1_1_U553 add_ln56_47_fu_4329_p2 sub_ln59_11_fu_4414_p2 add_ln59_11_fu_4426_p2 mul_32s_18s_49_1_1_U556 mul_32s_18s_49_1_1_U555 add_ln56_48_fu_3373_p2 mul_32s_18s_49_1_1_U556 add_ln56_49_fu_3397_p2 mul_32s_18s_49_1_1_U553 add_ln56_50_fu_4437_p2 mul_32s_18s_49_1_1_U554 add_ln56_51_fu_4466_p2 sub_ln59_12_fu_4551_p2 add_ln59_12_fu_4563_p2 mul_32s_18s_49_1_1_U556 mul_32s_18s_49_1_1_U556 add_ln56_52_fu_3715_p2 mul_32s_18s_49_1_1_U555 add_ln56_53_fu_3851_p2 mul_32s_18s_49_1_1_U553 add_ln56_54_fu_4574_p2 mul_32s_18s_49_1_1_U554 add_ln56_55_fu_4603_p2 sub_ln59_13_fu_4742_p2 add_ln59_13_fu_4754_p2 mul_32s_18s_49_1_1_U556 mul_32s_18s_49_1_1_U556 add_ln56_56_fu_4178_p2 mul_32s_18s_49_1_1_U555 add_ln56_57_fu_4765_p2 mul_32s_18s_49_1_1_U556 add_ln56_58_fu_4789_p2 mul_32s_18s_49_1_1_U552 add_ln56_59_fu_4839_p2 sub_ln59_14_fu_4862_p2 add_ln59_14_fu_4874_p2 add_ln41_fu_1776_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_RELU_fu_252</InstName>
                            <ModuleName>conv3_Pipeline_RELU</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>252</ID>
                            <BindInstances>add_ln139_fu_132_p2 add_ln142_fu_177_p2 add_ln144_fu_182_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_4_fu_264</InstName>
                            <ModuleName>conv3_Pipeline_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>264</ID>
                            <BindInstances>empty_fu_140_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_RELU1_fu_277</InstName>
                            <ModuleName>conv3_Pipeline_RELU1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>277</ID>
                            <BindInstances>add_ln139_fu_132_p2 add_ln142_fu_177_p2 add_ln144_fu_182_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_6_fu_288</InstName>
                            <ModuleName>conv3_Pipeline_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>288</ID>
                            <BindInstances>empty_fu_140_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_CLEARW_fu_300</InstName>
                            <ModuleName>conv3_Pipeline_CLEARW</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>300</ID>
                            <BindInstances>add_ln74_fu_102_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_CLEARW2_fu_310</InstName>
                            <ModuleName>conv3_Pipeline_CLEARW2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>310</ID>
                            <BindInstances>add_ln74_fu_102_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_CLEARW3_fu_319</InstName>
                            <ModuleName>conv3_Pipeline_CLEARW3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>319</ID>
                            <BindInstances>add_ln74_fu_102_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln139_fu_383_p2 sub_ln139_fu_412_p2 add_ln139_1_fu_422_p2 add_ln139_2_fu_447_p2 sub_ln139_1_fu_476_p2 add_ln139_3_fu_486_p2 add_ln136_fu_515_p2 add_ln72_fu_537_p2 add_ln72_1_fu_544_p2 add_ln72_2_fu_556_p2 add_ln32_fu_562_p2 conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U weight_buffer_0_U conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_U conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_U</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>conv1_Pipeline_OUT_ROW_COL</Name>
            <Loops>
                <OUT_ROW_COL/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.546</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>520270</Best-caseLatency>
                    <Average-caseLatency>520270</Average-caseLatency>
                    <Worst-caseLatency>520270</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.203 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.203 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.203 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>520270</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUT_ROW_COL>
                        <Name>OUT_ROW_COL</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10200</TripCount>
                        <Latency>520268</Latency>
                        <AbsoluteTimeLatency>5.203 ms</AbsoluteTimeLatency>
                        <PipelineII>51</PipelineII>
                        <PipelineDepth>120</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </OUT_ROW_COL>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>252</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>70</UTIL_DSP>
                    <FF>10547</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>14176</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>20</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_8ns_9_1_1_U26" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_273_fu_6125_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_274_fu_6136_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_275_fu_6250_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_276_fu_6314_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_277_fu_6388_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_278_fu_6530_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_279_fu_6693_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_280_fu_6841_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_281_fu_6462_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_282_fu_6325_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_283_fu_6399_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_284_fu_6473_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_285_fu_6619_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_286_fu_6704_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_287_fu_6938_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_288_fu_7001_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_289_fu_7297_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_290_fu_6767_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_291_fu_6541_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_292_fu_6630_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_293_fu_6778_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_294_fu_6949_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_295_fu_7092_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_296_fu_7308_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_297_fu_7563_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_298_fu_7867_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_299_fu_7103_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_300_fu_6852_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_301_fu_7012_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_302_fu_7204_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_303_fu_7424_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_304_fu_7574_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_305_fu_8072_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_306_fu_8239_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_307_fu_8769_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_308_fu_7708_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_309_fu_7215_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_310_fu_7435_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_311_fu_7719_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_312_fu_8083_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_313_fu_8403_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_314_fu_8780_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_315_fu_9150_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_316_fu_9533_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_317_fu_8414_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_318_fu_7878_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_319_fu_8250_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_320_fu_8588_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_321_fu_8948_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_322_fu_9161_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_323_fu_9694_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_324_fu_9901_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_325_fu_10497_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_326_fu_9360_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_327_fu_8599_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_328_fu_8959_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_329_fu_9371_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_330_fu_9705_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_331_fu_10099_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_332_fu_10508_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_333_fu_10919_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_334_fu_11287_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_335_fu_10110_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_336_fu_9544_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_337_fu_9912_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_338_fu_10307_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_339_fu_10730_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_340_fu_10930_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_341_fu_11298_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_342_fu_11452_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_343_fu_11621_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_344_fu_11102_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_345_fu_10318_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_346_fu_10741_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_347_fu_11113_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_348_fu_11463_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_349_fu_11632_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_350_fu_11795_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_350"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_351_fu_11806_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_352_fu_12003_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next1562_fu_6552_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next1562"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_353_fu_6866_p2" SOURCE="src/conv1.cpp:39" URAM="0" VARIABLE="empty_353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_354_fu_7889_p2" SOURCE="src/conv1.cpp:39" URAM="0" VARIABLE="empty_354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_355_fu_8970_p2" SOURCE="src/conv1.cpp:39" URAM="0" VARIABLE="empty_355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_356_fu_9923_p2" SOURCE="src/conv1.cpp:39" URAM="0" VARIABLE="empty_356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_357_fu_10519_p2" SOURCE="src/conv1.cpp:39" URAM="0" VARIABLE="empty_357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_358_fu_10524_p2" SOURCE="src/conv1.cpp:39" URAM="0" VARIABLE="empty_358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_359_fu_10529_p2" SOURCE="src/conv1.cpp:39" URAM="0" VARIABLE="empty_359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_1_fu_5889_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="add_ln36_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_5898_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_8ns_9_1_1_U28" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_363_fu_6160_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_363"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_364_fu_6172_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_365_fu_6266_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_366_fu_6336_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_366"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_367_fu_6410_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_368_fu_6557_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_369_fu_6715_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_370_fu_6872_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_371_fu_6484_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_372_fu_6347_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_372"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_373_fu_6421_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_374_fu_6495_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_375_fu_6641_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_375"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_376_fu_6726_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_377_fu_6960_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_377"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_378_fu_7023_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_379_fu_7319_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_380_fu_6789_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_380"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_381_fu_6568_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_381"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_382_fu_6652_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_383_fu_6800_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_383"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_384_fu_6971_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_384"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_385_fu_7114_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_386_fu_7330_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_386"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_387_fu_7585_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_387"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_388_fu_7894_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_389_fu_7125_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_390_fu_6883_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_390"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_391_fu_7034_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_392_fu_7226_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_392"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_393_fu_7446_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_394_fu_7596_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_394"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_395_fu_8094_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_395"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_396_fu_8261_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_396"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_397_fu_8791_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_398_fu_7730_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_398"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_399_fu_7237_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_399"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_400_fu_7457_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_400"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_401_fu_7741_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_402_fu_8105_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_403_fu_8425_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_403"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_404_fu_8802_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_404"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_405_fu_9172_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_405"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_406_fu_9555_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_406"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_407_fu_8436_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_407"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_408_fu_7905_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_408"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_409_fu_8272_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_409"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_410_fu_8610_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_410"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_411_fu_8975_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_411"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_412_fu_9183_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_412"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_413_fu_9716_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_413"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_414_fu_9928_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_414"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_415_fu_10534_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_415"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_416_fu_9382_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_416"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_417_fu_8621_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_417"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_418_fu_8986_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_418"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_419_fu_9393_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_419"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_420_fu_9727_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_420"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_421_fu_10121_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_422_fu_10545_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_422"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_423_fu_10941_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_423"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_424_fu_11309_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_424"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_425_fu_10132_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_425"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_426_fu_9566_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_426"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_427_fu_9939_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_427"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_428_fu_10329_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_428"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_429_fu_10752_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_429"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_430_fu_10952_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_430"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_431_fu_11320_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_431"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_432_fu_11474_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_432"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_433_fu_11643_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_433"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_434_fu_11124_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_434"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_435_fu_10340_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_435"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_436_fu_10763_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_436"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_437_fu_11135_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_437"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_438_fu_11485_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_438"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_439_fu_11654_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_439"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_440_fu_11817_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_440"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_441_fu_11828_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_441"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_442_fu_12014_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="empty_442"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next1562_dup_fu_5980_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="indvars_iv_next1562_dup"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_8ns_11_1_1_U32" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next1562_mid1_fu_6586_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="indvars_iv_next1562_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_8ns_11_1_1_U41" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_6904_p2" SOURCE="src/conv1.cpp:39" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_8ns_11_1_1_U49" SOURCE="src/conv1.cpp:39" URAM="0" VARIABLE="mul_ln54_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="p_mid18_fu_7931_p2" SOURCE="src/conv1.cpp:39" URAM="0" VARIABLE="p_mid18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_8ns_11_1_1_U59" SOURCE="src/conv1.cpp:39" URAM="0" VARIABLE="mul_ln54_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="p_mid110_fu_9016_p2" SOURCE="src/conv1.cpp:39" URAM="0" VARIABLE="p_mid110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_8ns_11_1_1_U65" SOURCE="src/conv1.cpp:39" URAM="0" VARIABLE="mul_ln54_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="p_mid112_fu_9965_p2" SOURCE="src/conv1.cpp:39" URAM="0" VARIABLE="p_mid112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_8ns_11_1_1_U70" SOURCE="src/conv1.cpp:39" URAM="0" VARIABLE="mul_ln54_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="p_mid114_fu_10585_p2" SOURCE="src/conv1.cpp:39" URAM="0" VARIABLE="p_mid114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_8ns_11_1_1_U73" SOURCE="src/conv1.cpp:39" URAM="0" VARIABLE="mul_ln54_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="p_mid116_fu_10607_p2" SOURCE="src/conv1.cpp:39" URAM="0" VARIABLE="p_mid116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_8ns_11_1_1_U77" SOURCE="src/conv1.cpp:39" URAM="0" VARIABLE="mul_ln54_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="p_mid118_fu_10619_p2" SOURCE="src/conv1.cpp:39" URAM="0" VARIABLE="p_mid118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_8ns_11_1_1_U78" SOURCE="src/conv1.cpp:39" URAM="0" VARIABLE="mul_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_225_fu_7476_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_226_fu_7615_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_227_fu_8455_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_228_fu_9412_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_229_fu_10631_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_230_fu_11509_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_231_fu_12423_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_232_fu_13062_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_233_fu_13789_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U45" SOURCE="src/conv1.cpp:40" URAM="0" VARIABLE="mul_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U57" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_6184_p2" SOURCE="src/conv1.cpp:52" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_5_fu_6048_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_234_fu_7152_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_235_fu_7252_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_236_fu_7635_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_237_fu_8466_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_238_fu_9581_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_239_fu_10642_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_240_fu_11673_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_241_fu_12434_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_242_fu_13182_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U35" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U93" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U93" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_6074_p0" SOURCE="src/conv1.cpp:52" URAM="0" VARIABLE="add_ln52_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_221_fu_6291_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_222_fu_6197_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_243_fu_7049_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_244_fu_7061_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_245_fu_7953_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_246_fu_8817_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_247_fu_9750_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_248_fu_10971_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_249_fu_11851_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_250_fu_12675_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_251_fu_13307_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U37" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U96" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U96" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_6220_p0" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_224_fu_6080_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_252_fu_7172_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_253_fu_7267_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_254_fu_8124_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_255_fu_8828_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_256_fu_9987_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_257_fu_10982_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_258_fu_12033_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_259_fu_12686_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_260_fu_13447_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U40" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U101" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U101" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_6382_p0" SOURCE="src/conv1.cpp:52" URAM="0" VARIABLE="add_ln52_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_261_fu_7353_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_262_fu_7365_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_263_fu_8295_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_264_fu_9198_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_265_fu_10351_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_266_fu_11344_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_267_fu_12316_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_268_fu_12950_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_269_fu_13699_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U43" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U106" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U106" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_6456_p0" SOURCE="src/conv1.cpp:52" URAM="0" VARIABLE="add_ln52_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_270_fu_7496_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_271_fu_7769_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_272_fu_8640_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_273_fu_9761_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_274_fu_10778_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_275_fu_11862_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_276_fu_12526_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_277_fu_13318_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_278_fu_13869_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U47" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U108" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U108" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_6613_p0" SOURCE="src/conv1.cpp:52" URAM="0" VARIABLE="add_ln52_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_279_fu_7784_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_280_fu_8323_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_281_fu_9209_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_282_fu_10151_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_283_fu_11355_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_284_fu_12163_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_285_fu_12961_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_286_fu_13554_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_287_fu_13972_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U51" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U113" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U113" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_6687_p0" SOURCE="src/conv1.cpp:52" URAM="0" VARIABLE="add_ln52_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_288_fu_7989_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_289_fu_8651_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_290_fu_9592_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_291_fu_10789_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_292_fu_11684_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_293_fu_12537_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_294_fu_13193_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_295_fu_13800_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_296_fu_14061_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U52" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U118" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U118" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_6761_p0" SOURCE="src/conv1.cpp:52" URAM="0" VARIABLE="add_ln52_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_297_fu_8160_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_298_fu_9038_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_299_fu_10162_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_300_fu_11158_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_301_fu_12174_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_302_fu_12817_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_303_fu_13565_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_304_fu_13983_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_305_fu_14174_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U60" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U128" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U128" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln57_fu_9236_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="sub_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_9248_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="add_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U58" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U97" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U97" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U102" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U102" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U107" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U107" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U109" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U109" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U119" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U119" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U129" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U129" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U138" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U138" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U156" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U156" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln57_1_fu_10378_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="sub_ln57_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_1_fu_10390_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="add_ln57_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U63" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U120" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U120" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U123" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U123" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U130" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U130" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U133" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U133" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U139" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U139" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U151" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U151" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U157" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U157" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U179" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U179" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln57_2_fu_11382_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="sub_ln57_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_2_fu_11394_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="add_ln57_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U68" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U141" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U141" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U146" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U146" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U152" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U152" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U158" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U158" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U161" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U161" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U174" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U174" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U186" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U186" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U200" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U200" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln57_3_fu_12201_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="sub_ln57_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_3_fu_12213_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="add_ln57_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U74" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U169" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U169" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U175" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U175" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U180" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U180" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U181" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U181" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U187" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U187" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U201" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U201" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U205" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U205" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U227" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U227" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln57_4_fu_12988_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="sub_ln57_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_4_fu_13000_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="add_ln57_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U79" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U190" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U190" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U195" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U195" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U202" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U202" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U206" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U206" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U209" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U209" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U222" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U222" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U234" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U234" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U248" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U248" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln57_5_fu_13592_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="sub_ln57_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_5_fu_13604_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="add_ln57_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U82" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U217" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U217" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U223" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U223" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U228" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U228" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U229" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U229" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U235" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U235" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U249" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U249" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U256" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U256" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U267" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U267" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln57_6_fu_14088_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="sub_ln57_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_6_fu_14100_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="add_ln57_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U85" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U238" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U238" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U243" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U243" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U250" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U250" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U253" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U253" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U257" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U257" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U262" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U262" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U269" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U269" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U274" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U274" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln57_7_fu_14348_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="sub_ln57_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_7_fu_14360_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="add_ln57_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U86" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U281" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U281" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U284" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U284" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U287" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U287" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U290" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U290" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U291" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U291" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U294" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U294" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U299" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U299" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U302" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U302" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln57_8_fu_15022_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="sub_ln57_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_8_fu_15034_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="add_ln57_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U54" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U89" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U89" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U91" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U91" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U98" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U98" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U103" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U103" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U110" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U110" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U114" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U114" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U131" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U131" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_6835_p0" SOURCE="src/conv1.cpp:52" URAM="0" VARIABLE="add_ln52_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_306_fu_10030_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_307_fu_9094_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_308_fu_11210_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_309_fu_12083_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_310_fu_12869_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_311_fu_13493_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_312_fu_13891_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_313_fu_14194_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_314_fu_14205_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U61" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U142" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U142" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln57_9_fu_9809_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="sub_ln57_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_9_fu_9821_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="add_ln57_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U55" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U90" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U90" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U94" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U94" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U104" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U104" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U115" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U115" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U124" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U124" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U134" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U134" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U153" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U153" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U165" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U165" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln57_10_fu_10847_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="sub_ln57_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_10_fu_10859_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="add_ln57_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U62" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U116" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U116" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U121" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U121" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U125" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U125" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U135" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U135" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U147" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U147" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U159" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U159" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U170" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U170" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U191" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U191" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln57_11_fu_11914_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="sub_ln57_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_11_fu_11926_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="add_ln57_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U67" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U140" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U140" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U143" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U143" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U148" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U148" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U162" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U162" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U171" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U171" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U182" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U182" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U203" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U203" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U213" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U213" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln57_12_fu_12595_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="sub_ln57_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_12_fu_12607_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="add_ln57_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U71" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U163" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U163" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U166" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U166" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U176" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U176" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U183" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U183" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U196" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U196" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U207" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U207" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U218" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U218" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U239" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U239" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln57_13_fu_13366_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="sub_ln57_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_13_fu_13378_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="add_ln57_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U75" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U188" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U188" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U192" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U192" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U197" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U197" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U210" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U210" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U219" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U219" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U230" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U230" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U251" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U251" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U260" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U260" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln57_14_fu_13918_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="sub_ln57_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_14_fu_13930_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="add_ln57_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U80" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U211" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U211" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U214" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U214" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U224" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U224" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U231" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U231" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U244" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U244" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U254" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U254" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U263" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U263" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U272" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U272" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln57_15_fu_14282_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="sub_ln57_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_15_fu_14294_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="add_ln57_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U83" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U236" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U236" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U240" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U240" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U245" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U245" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U258" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U258" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U264" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U264" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U270" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U270" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U275" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U275" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U278" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U278" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln57_16_fu_14463_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="sub_ln57_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_16_fu_14475_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="add_ln57_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U87" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U282" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U282" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U285" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U285" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U288" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U288" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U292" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U292" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U295" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U295" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U297" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U297" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U300" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U300" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U303" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U303" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln57_17_fu_15055_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="sub_ln57_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_17_fu_15067_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="add_ln57_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U53" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U92" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U92" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U99" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U99" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U105" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U105" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U111" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U111" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U117" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U117" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U122" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U122" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U144" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U144" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_6932_p0" SOURCE="src/conv1.cpp:52" URAM="0" VARIABLE="add_ln52_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_315_fu_10456_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_316_fu_9503_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_317_fu_11581_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_318_fu_12388_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_319_fu_13134_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_320_fu_13758_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_321_fu_14123_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_322_fu_14225_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_323_fu_14229_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U66" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U154" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U154" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln57_18_fu_10274_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="sub_ln57_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_18_fu_10286_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="add_ln57_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U56" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U95" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U95" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U100" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U100" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U112" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U112" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U126" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U126" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U136" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U136" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U145" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U145" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U167" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U167" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U177" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U177" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln57_19_fu_11246_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="sub_ln57_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_19_fu_11258_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="add_ln57_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U64" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U127" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U127" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U132" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U132" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U137" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U137" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U149" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U149" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U160" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U160" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U172" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U172" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U193" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U193" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U204" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U204" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln57_20_fu_12292_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="sub_ln57_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_20_fu_12304_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="add_ln57_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U69" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U150" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U150" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U155" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U155" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U164" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U164" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U173" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U173" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U184" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U184" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U194" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U194" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U215" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U215" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U225" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U225" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln57_21_fu_12905_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="sub_ln57_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_21_fu_12917_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="add_ln57_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U72" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U168" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U168" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U178" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U178" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U185" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U185" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U198" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U198" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U208" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U208" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U220" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U220" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U241" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U241" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U252" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U252" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln57_22_fu_13671_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="sub_ln57_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_22_fu_13683_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="add_ln57_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U76" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U189" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U189" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U199" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U199" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U212" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U212" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U221" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U221" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U232" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U232" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U242" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U242" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U261" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U261" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U268" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U268" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln57_23_fu_14150_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="sub_ln57_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_23_fu_14162_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="add_ln57_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U81" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U216" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U216" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U226" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U226" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U233" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U233" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U246" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U246" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U255" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U255" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U265" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U265" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U273" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U273" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U277" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U277" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln57_24_fu_14423_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="sub_ln57_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_24_fu_14435_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="add_ln57_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U84" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U237" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U237" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U247" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U247" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U259" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U259" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U266" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U266" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U271" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U271" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U276" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U276" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U279" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U279" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U280" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U280" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln57_25_fu_14513_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="sub_ln57_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_25_fu_14525_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="add_ln57_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U88" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U283" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U283" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U286" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U286" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U289" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U289" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U293" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U293" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U296" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U296" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U298" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U298" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U301" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U301" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U304" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="mul_ln54_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U304" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln57_26_fu_15095_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="sub_ln57_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_26_fu_15107_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="add_ln57_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_6086_p2" SOURCE="src/conv1.cpp:39" URAM="0" VARIABLE="add_ln39"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1_Pipeline_RELU</Name>
            <Loops>
                <RELU/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.049</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>512</Best-caseLatency>
                    <Average-caseLatency>512</Average-caseLatency>
                    <Worst-caseLatency>512</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>512</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RELU>
                        <Name>RELU</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>510</Latency>
                        <AbsoluteTimeLatency>5.100 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </RELU>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>79</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>168</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_fu_124_p2" SOURCE="src/conv1.cpp:137" URAM="0" VARIABLE="add_ln137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="value_fu_169_p2" SOURCE="src/conv1.cpp:140" URAM="0" VARIABLE="value"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln140_1_fu_174_p2" SOURCE="src/conv1.cpp:140" URAM="0" VARIABLE="add_ln140_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1_Pipeline_3</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>30</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_138_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1_Pipeline_RELU7</Name>
            <Loops>
                <RELU/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.049</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>512</Best-caseLatency>
                    <Average-caseLatency>512</Average-caseLatency>
                    <Worst-caseLatency>512</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>512</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RELU>
                        <Name>RELU</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>510</Latency>
                        <AbsoluteTimeLatency>5.100 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </RELU>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>79</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>168</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_fu_124_p2" SOURCE="src/conv1.cpp:137" URAM="0" VARIABLE="add_ln137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="value_fu_169_p2" SOURCE="src/conv1.cpp:140" URAM="0" VARIABLE="value"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln140_1_fu_174_p2" SOURCE="src/conv1.cpp:140" URAM="0" VARIABLE="add_ln140_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1_Pipeline_5</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>30</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_138_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1_Pipeline_BW</Name>
            <Loops>
                <BW/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.002</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <BW>
                        <Name>BW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </BW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_94_p2" SOURCE="src/conv1.cpp:73" URAM="0" VARIABLE="add_ln73"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1_Pipeline_BW8</Name>
            <Loops>
                <BW/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.002</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <BW>
                        <Name>BW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </BW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_94_p2" SOURCE="src/conv1.cpp:73" URAM="0" VARIABLE="add_ln73"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1</Name>
            <Loops>
                <TILE_ROW>
                    <BH>
                        <PAD/>
                        <BH.2/>
                        <PAD/>
                        <BH.4/>
                    </BH>
                    <TILE_OUT>
                        <LOAD_WEIGHTS>
                            <K>
                                <K.1/>
                                <K.2/>
                            </K>
                        </LOAD_WEIGHTS>
                        <EXPORT>
                            <BH/>
                        </EXPORT>
                        <CLEAR>
                            <BH/>
                        </CLEAR>
                    </TILE_OUT>
                </TILE_ROW>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90620660</Best-caseLatency>
                    <Average-caseLatency>90634804</Average-caseLatency>
                    <Worst-caseLatency>90643508</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.906 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.906 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.906 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90620660 ~ 90643508</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TILE_ROW>
                        <Name>TILE_ROW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>17</TripCount>
                        <Latency>90620659 ~ 90643507</Latency>
                        <AbsoluteTimeLatency>0.906 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>5330627</min>
                                <max>5331971</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>5330627 ~ 5331971</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <BH>
                            <Name>BH</Name>
                            <Slack>7.30</Slack>
                            <TripCount>12</TripCount>
                            <Latency>81320</Latency>
                            <AbsoluteTimeLatency>0.813 ms</AbsoluteTimeLatency>
                            <IterationLatency>6775</IterationLatency>
                            <PipelineDepth>6775</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <PAD>
                                <Name>PAD</Name>
                                <Slack>7.30</Slack>
                                <TripCount>4</TripCount>
                                <Latency>52</Latency>
                                <AbsoluteTimeLatency>0.520 us</AbsoluteTimeLatency>
                                <IterationLatency>13</IterationLatency>
                                <PipelineDepth>13</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </PAD>
                            <BH.2>
                                <Name>BH.2</Name>
                                <Slack>7.30</Slack>
                                <TripCount>255</TripCount>
                                <Latency>3315</Latency>
                                <AbsoluteTimeLatency>33.150 us</AbsoluteTimeLatency>
                                <IterationLatency>13</IterationLatency>
                                <PipelineDepth>13</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </BH.2>
                            <PAD>
                                <Name>PAD</Name>
                                <Slack>7.30</Slack>
                                <TripCount>4</TripCount>
                                <Latency>52</Latency>
                                <AbsoluteTimeLatency>0.520 us</AbsoluteTimeLatency>
                                <IterationLatency>13</IterationLatency>
                                <PipelineDepth>13</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </PAD>
                            <BH.4>
                                <Name>BH.4</Name>
                                <Slack>7.30</Slack>
                                <TripCount>255</TripCount>
                                <Latency>3315</Latency>
                                <AbsoluteTimeLatency>33.150 us</AbsoluteTimeLatency>
                                <IterationLatency>13</IterationLatency>
                                <PipelineDepth>13</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </BH.4>
                        </BH>
                        <TILE_OUT>
                            <Name>TILE_OUT</Name>
                            <Slack>7.30</Slack>
                            <TripCount>8</TripCount>
                            <Latency>5249304 ~ 5250648</Latency>
                            <AbsoluteTimeLatency>52.493 ms ~ 52.506 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>656163</min>
                                    <max>656331</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>656163 ~ 656331</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_conv1_Pipeline_OUT_ROW_COL_fu_691</Instance>
                            </InstanceList>
                            <LOAD_WEIGHTS>
                                <Name>LOAD_WEIGHTS</Name>
                                <Slack>7.30</Slack>
                                <TripCount>8</TripCount>
                                <Latency>2976 ~ 3056</Latency>
                                <AbsoluteTimeLatency>29.760 us ~ 30.560 us</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>372</min>
                                        <max>382</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>372 ~ 382</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <K>
                                    <Name>K</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>5</TripCount>
                                    <Latency>370 ~ 379</Latency>
                                    <AbsoluteTimeLatency>3.700 us ~ 3.790 us</AbsoluteTimeLatency>
                                    <IterationLatency>74</IterationLatency>
                                    <PipelineDepth>74</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <K.1>
                                        <Name>K.1</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>9</TripCount>
                                        <Latency>27</Latency>
                                        <AbsoluteTimeLatency>0.270 us</AbsoluteTimeLatency>
                                        <IterationLatency>3</IterationLatency>
                                        <PipelineDepth>3</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                    </K.1>
                                    <K.2>
                                        <Name>K.2</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>9</TripCount>
                                        <Latency>28</Latency>
                                        <AbsoluteTimeLatency>0.280 us</AbsoluteTimeLatency>
                                        <IterationLatency>3</IterationLatency>
                                        <PipelineDepth>3</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                    </K.2>
                                </K>
                            </LOAD_WEIGHTS>
                            <EXPORT>
                                <Name>EXPORT</Name>
                                <Slack>7.30</Slack>
                                <TripCount>8</TripCount>
                                <Latency>99744 ~ 99816</Latency>
                                <AbsoluteTimeLatency>0.997 ms ~ 0.998 ms</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>12468</min>
                                        <max>12477</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>12468 ~ 12477</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <BH>
                                    <Name>BH</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>8</TripCount>
                                    <Latency>12456 ~ 12464</Latency>
                                    <AbsoluteTimeLatency>0.125 ms</AbsoluteTimeLatency>
                                    <IterationLatency>1557</IterationLatency>
                                    <PipelineDepth>1557</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList>
                                        <Instance>grp_conv1_Pipeline_RELU_fu_709</Instance>
                                        <Instance>grp_conv1_Pipeline_3_fu_720</Instance>
                                        <Instance>grp_conv1_Pipeline_RELU7_fu_732</Instance>
                                        <Instance>grp_conv1_Pipeline_5_fu_743</Instance>
                                    </InstanceList>
                                </BH>
                            </EXPORT>
                            <CLEAR>
                                <Name>CLEAR</Name>
                                <Slack>7.30</Slack>
                                <TripCount>8</TripCount>
                                <Latency>33168 ~ 33184</Latency>
                                <AbsoluteTimeLatency>0.332 ms</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>4146</min>
                                        <max>4148</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>4146 ~ 4148</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <BH>
                                    <Name>BH</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>8</TripCount>
                                    <Latency>4144 ~ 4145</Latency>
                                    <AbsoluteTimeLatency>41.440 us ~ 41.450 us</AbsoluteTimeLatency>
                                    <IterationLatency>518</IterationLatency>
                                    <PipelineDepth>518</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList>
                                        <Instance>grp_conv1_Pipeline_BW_fu_755</Instance>
                                        <Instance>grp_conv1_Pipeline_BW8_fu_764</Instance>
                                    </InstanceList>
                                </BH>
                            </CLEAR>
                        </TILE_OUT>
                    </TILE_ROW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>38</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>8</UTIL_BRAM>
                    <DSP>259</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>71</UTIL_DSP>
                    <FF>12919</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>19710</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>27</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_801_p2" SOURCE="src/conv1.cpp:91" URAM="0" VARIABLE="add_ln91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_2_fu_819_p2" SOURCE="src/conv1.cpp:91" URAM="0" VARIABLE="add_ln91_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_838_p2" SOURCE="src/srcnn.cpp:56" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln99_fu_889_p2" SOURCE="src/conv1.cpp:99" URAM="0" VARIABLE="sub_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_899_p2" SOURCE="src/conv1.cpp:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_924_p2" SOURCE="src/conv1.cpp:100" URAM="0" VARIABLE="add_ln100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="PAD" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64s_8ns_64_1_1_U355" SOURCE="src/conv1.cpp:99" URAM="0" VARIABLE="mul_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_fu_995_p2" SOURCE="src/conv1.cpp:97" URAM="0" VARIABLE="add_ln97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PAD" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1007_p0" SOURCE="src/conv1.cpp:100" URAM="0" VARIABLE="add_ln100_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_4_fu_1017_p2" SOURCE="src/conv1.cpp:100" URAM="0" VARIABLE="add_ln100_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH.2" OPTYPE="add" PRAGMA="" RTLNAME="empty_447_fu_1037_p2" SOURCE="" URAM="0" VARIABLE="empty_447"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH.2" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx36612_sum_i_0_fu_1043_p2" SOURCE="" URAM="0" VARIABLE="arrayidx36612_sum_i_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH.2" OPTYPE="add" PRAGMA="" RTLNAME="empty_450_fu_1236_p2" SOURCE="src/conv1.cpp:99" URAM="0" VARIABLE="empty_450"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="BH.2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U358" SOURCE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="BH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64s_8ns_64_1_1_U355" SOURCE="src/conv1.cpp:99" URAM="0" VARIABLE="mul_ln99_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_3_fu_1097_p2" SOURCE="src/conv1.cpp:91" URAM="0" VARIABLE="add_ln91_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_60_fu_1116_p2" SOURCE="src/srcnn.cpp:56" URAM="0" VARIABLE="add_ln56_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln99_1_fu_1167_p2" SOURCE="src/conv1.cpp:99" URAM="0" VARIABLE="sub_ln99_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_2_fu_1177_p2" SOURCE="src/conv1.cpp:99" URAM="0" VARIABLE="add_ln99_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_2_fu_1202_p2" SOURCE="src/conv1.cpp:100" URAM="0" VARIABLE="add_ln100_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_1_fu_1288_p2" SOURCE="src/conv1.cpp:97" URAM="0" VARIABLE="add_ln97_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PAD" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1300_p0" SOURCE="src/conv1.cpp:100" URAM="0" VARIABLE="add_ln100_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_5_fu_1310_p2" SOURCE="src/conv1.cpp:100" URAM="0" VARIABLE="add_ln100_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH.4" OPTYPE="add" PRAGMA="" RTLNAME="empty_478_fu_1330_p2" SOURCE="" URAM="0" VARIABLE="empty_478"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH.4" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx36612_sum_i_1_fu_1336_p2" SOURCE="" URAM="0" VARIABLE="arrayidx36612_sum_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH.4" OPTYPE="add" PRAGMA="" RTLNAME="empty_481_fu_1382_p2" SOURCE="src/conv1.cpp:87" URAM="0" VARIABLE="empty_481"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="BH.4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U361" SOURCE="" URAM="0" VARIABLE="mul265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_1368_p2" SOURCE="src/conv1.cpp:87" URAM="0" VARIABLE="add_ln87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_WEIGHTS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_1_fu_1430_p2" SOURCE="src/conv1.cpp:114" URAM="0" VARIABLE="add_ln114_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_WEIGHTS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_1436_p2" SOURCE="src/conv1.cpp:114" URAM="0" VARIABLE="add_ln114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOAD_WEIGHTS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_9ns_14_1_1_U362" SOURCE="src/conv1.cpp:114" URAM="0" VARIABLE="empty_451"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_WEIGHTS" OPTYPE="add" PRAGMA="" RTLNAME="empty_452_fu_1479_p2" SOURCE="src/conv1.cpp:114" URAM="0" VARIABLE="empty_452"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="K" OPTYPE="add" PRAGMA="" RTLNAME="empty_453_fu_1488_p2" SOURCE="src/conv1.cpp:114" URAM="0" VARIABLE="empty_453"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="K" OPTYPE="add" PRAGMA="" RTLNAME="empty_454_fu_1505_p2" SOURCE="src/conv1.cpp:114" URAM="0" VARIABLE="empty_454"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="K" OPTYPE="add" PRAGMA="" RTLNAME="empty_455_fu_1541_p2" SOURCE="src/conv1.cpp:116" URAM="0" VARIABLE="empty_455"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="K.1" OPTYPE="add" PRAGMA="" RTLNAME="empty_457_fu_1570_p2" SOURCE="src/conv1.cpp:114" URAM="0" VARIABLE="empty_457"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="K.1" OPTYPE="add" PRAGMA="" RTLNAME="empty_458_fu_1587_p2" SOURCE="" URAM="0" VARIABLE="empty_458"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="K" OPTYPE="add" PRAGMA="" RTLNAME="empty_461_fu_1603_p2" SOURCE="src/conv1.cpp:114" URAM="0" VARIABLE="empty_461"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="K" OPTYPE="add" PRAGMA="" RTLNAME="empty_462_fu_1620_p2" SOURCE="src/conv1.cpp:114" URAM="0" VARIABLE="empty_462"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="K" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_1626_p2" SOURCE="src/conv1.cpp:116" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="K" OPTYPE="add" PRAGMA="" RTLNAME="empty_463_fu_1635_p2" SOURCE="src/conv1.cpp:116" URAM="0" VARIABLE="empty_463"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="K.2" OPTYPE="add" PRAGMA="" RTLNAME="empty_465_fu_1674_p2" SOURCE="src/conv1.cpp:114" URAM="0" VARIABLE="empty_465"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="K.2" OPTYPE="add" PRAGMA="" RTLNAME="empty_466_fu_1685_p2" SOURCE="" URAM="0" VARIABLE="empty_466"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="K" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_1700_p2" SOURCE="src/conv1.cpp:116" URAM="0" VARIABLE="add_ln116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_fu_1712_p2" SOURCE="src/conv1.cpp:133" URAM="0" VARIABLE="add_ln133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln140_fu_1791_p2" SOURCE="src/conv1.cpp:140" URAM="0" VARIABLE="sub_ln140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="add" PRAGMA="" RTLNAME="empty_469_fu_1722_p2" SOURCE="src/conv1.cpp:133" URAM="0" VARIABLE="empty_469"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="add" PRAGMA="" RTLNAME="empty_470_fu_1735_p2" SOURCE="src/conv1.cpp:133" URAM="0" VARIABLE="empty_470"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="EXPORT" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_18ns_23_1_1_U363" SOURCE="src/conv1.cpp:137" URAM="0" VARIABLE="mul_ln137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_fu_1770_p2" SOURCE="src/conv1.cpp:137" URAM="0" VARIABLE="add_ln137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_1_fu_1849_p2" SOURCE="src/conv1.cpp:134" URAM="0" VARIABLE="add_ln134_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_1_fu_1863_p2" SOURCE="src/conv1.cpp:137" URAM="0" VARIABLE="add_ln137_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln137_fu_1892_p2" SOURCE="src/conv1.cpp:137" URAM="0" VARIABLE="sub_ln137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_2_fu_1902_p2" SOURCE="src/conv1.cpp:137" URAM="0" VARIABLE="add_ln137_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_3_fu_1927_p2" SOURCE="src/conv1.cpp:137" URAM="0" VARIABLE="add_ln137_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln137_1_fu_1956_p2" SOURCE="src/conv1.cpp:137" URAM="0" VARIABLE="sub_ln137_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_4_fu_1966_p2" SOURCE="src/conv1.cpp:137" URAM="0" VARIABLE="add_ln137_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_2_fu_1978_p2" SOURCE="src/conv1.cpp:134" URAM="0" VARIABLE="add_ln134_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_fu_2009_p2" SOURCE="src/conv1.cpp:134" URAM="0" VARIABLE="add_ln134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_2031_p2" SOURCE="src/conv1.cpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln75_fu_2053_p2" SOURCE="src/conv1.cpp:75" URAM="0" VARIABLE="sub_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_1_fu_2079_p2" SOURCE="src/conv1.cpp:71" URAM="0" VARIABLE="add_ln71_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_2_fu_2102_p2" SOURCE="src/conv1.cpp:71" URAM="0" VARIABLE="add_ln71_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_2113_p2" SOURCE="src/conv1.cpp:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_OUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_2063_p2" SOURCE="src/conv1.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_1406_p2" SOURCE="src/conv1.cpp:28" URAM="0" VARIABLE="add_ln28"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U" SOURCE="" URAM="0" VARIABLE="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U" SOURCE="" URAM="0" VARIABLE="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U" SOURCE="" URAM="0" VARIABLE="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1_U" SOURCE="src/conv1.cpp:23" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s_U" SOURCE="src/conv1.cpp:23" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U" SOURCE="" URAM="0" VARIABLE="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U" SOURCE="" URAM="0" VARIABLE="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_input_buffer_c2_Pipeline_BH</Name>
            <Loops>
                <LOAD_INPUT_BH/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49162</Best-caseLatency>
                    <Average-caseLatency>49162</Average-caseLatency>
                    <Worst-caseLatency>49162</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49162</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOAD_INPUT_BH>
                        <Name>LOAD_INPUT_BH</Name>
                        <Slack>7.30</Slack>
                        <TripCount>192</TripCount>
                        <Latency>49160</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>256</PipelineII>
                        <PipelineDepth>265</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOAD_INPUT_BH>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3711</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>5057</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_3_fu_4219_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="add_ln76_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_4231_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_18ns_24_1_1_U379" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="mul_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_7ns_14_1_1_U380" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_193_fu_4375_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_194_fu_4386_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_195_fu_4397_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_196_fu_4408_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_197_fu_4419_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_198_fu_4430_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_199_fu_4441_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_200_fu_4452_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_201_fu_4463_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_202_fu_4474_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_203_fu_4485_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_204_fu_4496_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_205_fu_4507_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_206_fu_4518_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_207_fu_4529_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_208_fu_4540_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_209_fu_4551_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_210_fu_4562_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_211_fu_4573_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_212_fu_4584_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_213_fu_4595_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_214_fu_4606_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_215_fu_4617_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_216_fu_4628_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_217_fu_4639_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_218_fu_4650_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_219_fu_4661_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_220_fu_4672_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_221_fu_4683_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_222_fu_4694_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_223_fu_4705_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_224_fu_4716_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_225_fu_4727_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_226_fu_4738_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_227_fu_4749_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_228_fu_4760_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_229_fu_4771_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_230_fu_4782_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_231_fu_4793_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_232_fu_4804_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_233_fu_4815_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_234_fu_4826_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_235_fu_4837_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_236_fu_4848_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_237_fu_4859_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_238_fu_4870_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_239_fu_4881_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_240_fu_4892_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_241_fu_4903_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_242_fu_4914_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_4329_p2" SOURCE="src/conv2.cpp:77" URAM="0" VARIABLE="add_ln77"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_input_buffer_c2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49163</Best-caseLatency>
                    <Average-caseLatency>49163</Average-caseLatency>
                    <Worst-caseLatency>49163</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49163</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3731</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>5114</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln76_fu_125_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="sub_ln76"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_LOAD_WEIGHTS_L</Name>
            <Loops>
                <LOAD_WEIGHTS_L/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>259</Best-caseLatency>
                    <Average-caseLatency>259</Average-caseLatency>
                    <Worst-caseLatency>259</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.590 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.590 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.590 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>259</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOAD_WEIGHTS_L>
                        <Name>LOAD_WEIGHTS_L</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <Latency>257</Latency>
                        <AbsoluteTimeLatency>2.570 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOAD_WEIGHTS_L>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>43</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>160</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_WEIGHTS_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_2_fu_133_p2" SOURCE="src/conv2.cpp:91" URAM="0" VARIABLE="add_ln91_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_WEIGHTS_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_160_p2" SOURCE="src/conv2.cpp:91" URAM="0" VARIABLE="add_ln91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_WEIGHTS_L" OPTYPE="add" PRAGMA="" RTLNAME="empty_261_fu_213_p2" SOURCE="src/conv2.cpp:91" URAM="0" VARIABLE="empty_261"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_OUT_ROW_COL</Name>
            <Loops>
                <OUT_ROW_COL/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.732</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>391693</Best-caseLatency>
                    <Average-caseLatency>391693</Average-caseLatency>
                    <Worst-caseLatency>391693</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.917 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.917 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.917 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>391693</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUT_ROW_COL>
                        <Name>OUT_ROW_COL</Name>
                        <Slack>7.30</Slack>
                        <TripCount>39168</TripCount>
                        <Latency>391691</Latency>
                        <AbsoluteTimeLatency>3.917 ms</AbsoluteTimeLatency>
                        <PipelineII>10</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </OUT_ROW_COL>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>2067</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>3402</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_1_fu_995_p2" SOURCE="src/conv2.cpp:38" URAM="0" VARIABLE="add_ln38_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_1298_p2" SOURCE="src/conv2.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln48_fu_1416_p2" SOURCE="src/conv2.cpp:48" URAM="0" VARIABLE="sub_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_1335_p2" SOURCE="src/conv2.cpp:39" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_1096_p2" SOURCE="src/conv2.cpp:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_5_fu_1440_p2" SOURCE="src/conv2.cpp:48" URAM="0" VARIABLE="add_ln48_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7s_7ns_10_1_1_U419" SOURCE="src/conv2.cpp:43" URAM="0" VARIABLE="mul_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_7ns_13_1_1_U417" SOURCE="src/conv2.cpp:43" URAM="0" VARIABLE="mul_ln43_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_6_fu_1460_p2" SOURCE="src/conv2.cpp:48" URAM="0" VARIABLE="add_ln48_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_7_fu_1531_p2" SOURCE="src/conv2.cpp:48" URAM="0" VARIABLE="add_ln48_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U418" SOURCE="src/conv2.cpp:44" URAM="0" VARIABLE="mul_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_18s_16s_33s_34_4_1_U448" SOURCE="src/conv2.cpp:48" URAM="0" VARIABLE="mul_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_18s_16s_33s_34_4_1_U448" SOURCE="src/conv2.cpp:48" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1228_p0" SOURCE="src/conv2.cpp:44" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_8_fu_1596_p2" SOURCE="src/conv2.cpp:48" URAM="0" VARIABLE="add_ln48_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_9_fu_1615_p2" SOURCE="src/conv2.cpp:48" URAM="0" VARIABLE="add_ln48_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U420" SOURCE="src/conv2.cpp:48" URAM="0" VARIABLE="mul_ln48_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U429" SOURCE="src/conv2.cpp:48" URAM="0" VARIABLE="mul_ln48_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_1_fu_1742_p2" SOURCE="src/conv2.cpp:48" URAM="0" VARIABLE="add_ln48_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1243_p0" SOURCE="src/conv2.cpp:44" URAM="0" VARIABLE="add_ln44_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_10_fu_1809_p2" SOURCE="src/conv2.cpp:48" URAM="0" VARIABLE="add_ln48_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_11_fu_1916_p2" SOURCE="src/conv2.cpp:48" URAM="0" VARIABLE="add_ln48_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U424" SOURCE="src/conv2.cpp:48" URAM="0" VARIABLE="mul_ln48_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U436" SOURCE="src/conv2.cpp:48" URAM="0" VARIABLE="mul_ln48_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_2_fu_2092_p2" SOURCE="src/conv2.cpp:48" URAM="0" VARIABLE="add_ln48_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1254_p0" SOURCE="src/conv2.cpp:44" URAM="0" VARIABLE="add_ln44_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_12_fu_1894_p2" SOURCE="src/conv2.cpp:48" URAM="0" VARIABLE="add_ln48_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_13_fu_1924_p2" SOURCE="src/conv2.cpp:48" URAM="0" VARIABLE="add_ln48_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U425" SOURCE="src/conv2.cpp:48" URAM="0" VARIABLE="mul_ln48_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U440" SOURCE="src/conv2.cpp:48" URAM="0" VARIABLE="mul_ln48_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_3_fu_2156_p2" SOURCE="src/conv2.cpp:48" URAM="0" VARIABLE="add_ln48_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1265_p0" SOURCE="src/conv2.cpp:44" URAM="0" VARIABLE="add_ln44_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_14_fu_1985_p2" SOURCE="src/conv2.cpp:48" URAM="0" VARIABLE="add_ln48_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_15_fu_2004_p2" SOURCE="src/conv2.cpp:48" URAM="0" VARIABLE="add_ln48_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U431" SOURCE="src/conv2.cpp:48" URAM="0" VARIABLE="mul_ln48_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U444" SOURCE="src/conv2.cpp:48" URAM="0" VARIABLE="mul_ln48_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_4_fu_2204_p2" SOURCE="src/conv2.cpp:48" URAM="0" VARIABLE="add_ln48_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_4_fu_1164_p2" SOURCE="src/conv2.cpp:44" URAM="0" VARIABLE="add_ln44_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_1_fu_1170_p2" SOURCE="src/conv2.cpp:43" URAM="0" VARIABLE="add_ln43_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_26_fu_1184_p2" SOURCE="src/conv2.cpp:39" URAM="0" VARIABLE="add_ln39_26"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_RELU</Name>
            <Loops>
                <RELU/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.482</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>512</Best-caseLatency>
                    <Average-caseLatency>512</Average-caseLatency>
                    <Worst-caseLatency>512</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>512</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RELU>
                        <Name>RELU</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>510</Latency>
                        <AbsoluteTimeLatency>5.100 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </RELU>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>157</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>395</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_212_p2" SOURCE="src/conv2.cpp:110" URAM="0" VARIABLE="add_ln110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_2_fu_222_p2" SOURCE="src/conv2.cpp:113" URAM="0" VARIABLE="add_ln113_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_3_fu_240_p2" SOURCE="src/conv2.cpp:110" URAM="0" VARIABLE="add_ln110_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_276_p2" SOURCE="src/conv2.cpp:113" URAM="0" VARIABLE="add_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_281_p2" SOURCE="src/conv2.cpp:115" URAM="0" VARIABLE="add_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_4_fu_311_p2" SOURCE="src/conv2.cpp:110" URAM="0" VARIABLE="add_ln110_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_4</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>71</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>211</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_207_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_urem817_fu_216_p2" SOURCE="" URAM="0" VARIABLE="next_urem817"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_265_fu_240_p2" SOURCE="" URAM="0" VARIABLE="empty_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_mul815_fu_273_p2" SOURCE="" URAM="0" VARIABLE="next_mul815"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_RELU4</Name>
            <Loops>
                <RELU/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.482</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>512</Best-caseLatency>
                    <Average-caseLatency>512</Average-caseLatency>
                    <Worst-caseLatency>512</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>512</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RELU>
                        <Name>RELU</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>510</Latency>
                        <AbsoluteTimeLatency>5.100 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </RELU>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>157</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>395</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_212_p2" SOURCE="src/conv2.cpp:110" URAM="0" VARIABLE="add_ln110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_222_p2" SOURCE="src/conv2.cpp:113" URAM="0" VARIABLE="add_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_1_fu_240_p2" SOURCE="src/conv2.cpp:110" URAM="0" VARIABLE="add_ln110_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_1_fu_276_p2" SOURCE="src/conv2.cpp:113" URAM="0" VARIABLE="add_ln113_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_281_p2" SOURCE="src/conv2.cpp:115" URAM="0" VARIABLE="add_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_2_fu_311_p2" SOURCE="src/conv2.cpp:110" URAM="0" VARIABLE="add_ln110_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_6</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>71</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>211</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_207_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_urem827_fu_216_p2" SOURCE="" URAM="0" VARIABLE="next_urem827"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_263_fu_240_p2" SOURCE="" URAM="0" VARIABLE="empty_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_mul825_fu_273_p2" SOURCE="" URAM="0" VARIABLE="next_mul825"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_BW</Name>
            <Loops>
                <BW/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.350</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <BW>
                        <Name>BW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </BW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>36</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>156</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_180_p2" SOURCE="src/conv2.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_196_p2" SOURCE="src/conv2.cpp:65" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_4_fu_210_p2" SOURCE="src/conv2.cpp:63" URAM="0" VARIABLE="add_ln63_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_5_fu_229_p2" SOURCE="src/conv2.cpp:63" URAM="0" VARIABLE="add_ln63_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_BW5</Name>
            <Loops>
                <BW/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.350</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <BW>
                        <Name>BW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </BW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>45</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>156</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_1_fu_184_p2" SOURCE="src/conv2.cpp:63" URAM="0" VARIABLE="add_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_1_fu_200_p2" SOURCE="src/conv2.cpp:65" URAM="0" VARIABLE="add_ln65_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_214_p2" SOURCE="src/conv2.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_3_fu_233_p2" SOURCE="src/conv2.cpp:63" URAM="0" VARIABLE="add_ln63_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_BW6</Name>
            <Loops>
                <BW/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.350</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <BW>
                        <Name>BW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </BW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>36</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>156</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_180_p2" SOURCE="src/conv2.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_196_p2" SOURCE="src/conv2.cpp:65" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_1_fu_210_p2" SOURCE="src/conv2.cpp:63" URAM="0" VARIABLE="add_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_2_fu_229_p2" SOURCE="src/conv2.cpp:63" URAM="0" VARIABLE="add_ln63_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2</Name>
            <Loops>
                <TILE_ROW>
                    <TILE_OUT>
                        <EXPORT>
                            <BH/>
                        </EXPORT>
                        <CLEAR/>
                    </TILE_OUT>
                </TILE_ROW>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>281324586</Best-caseLatency>
                    <Average-caseLatency>281338186</Average-caseLatency>
                    <Worst-caseLatency>281349066</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.813 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.813 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.813 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>281324586 ~ 281349066</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TILE_ROW>
                        <Name>TILE_ROW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>85</TripCount>
                        <Latency>281324585 ~ 281349065</Latency>
                        <AbsoluteTimeLatency>2.813 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>3309701</min>
                                <max>3309989</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>3309701 ~ 3309989</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_load_input_buffer_c2_fu_343</Instance>
                        </InstanceList>
                        <TILE_OUT>
                            <Name>TILE_OUT</Name>
                            <Slack>7.30</Slack>
                            <TripCount>8</TripCount>
                            <Latency>3260528 ~ 3260816</Latency>
                            <AbsoluteTimeLatency>32.605 ms ~ 32.608 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>407566</min>
                                    <max>407602</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>407566 ~ 407602</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_371</Instance>
                                <Instance>grp_conv2_Pipeline_OUT_ROW_COL_fu_380</Instance>
                            </InstanceList>
                            <EXPORT>
                                <Name>EXPORT</Name>
                                <Slack>7.30</Slack>
                                <TripCount>4</TripCount>
                                <Latency>12500 ~ 12536</Latency>
                                <AbsoluteTimeLatency>0.125 ms</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>3125</min>
                                        <max>3134</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>3125 ~ 3134</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <BH>
                                    <Name>BH</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>2</TripCount>
                                    <Latency>3114 ~ 3122</Latency>
                                    <AbsoluteTimeLatency>31.140 us ~ 31.220 us</AbsoluteTimeLatency>
                                    <IterationLatency>1557</IterationLatency>
                                    <PipelineDepth>1557</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList>
                                        <Instance>grp_conv2_Pipeline_RELU_fu_416</Instance>
                                        <Instance>grp_conv2_Pipeline_4_fu_433</Instance>
                                        <Instance>grp_conv2_Pipeline_RELU4_fu_451</Instance>
                                        <Instance>grp_conv2_Pipeline_6_fu_468</Instance>
                                    </InstanceList>
                                </BH>
                            </EXPORT>
                            <CLEAR>
                                <Name>CLEAR</Name>
                                <Slack>7.30</Slack>
                                <TripCount>4</TripCount>
                                <Latency>3108</Latency>
                                <AbsoluteTimeLatency>31.080 us</AbsoluteTimeLatency>
                                <IterationLatency>777</IterationLatency>
                                <PipelineDepth>777</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_conv2_Pipeline_BW_fu_486</Instance>
                                    <Instance>grp_conv2_Pipeline_BW5_fu_502</Instance>
                                    <Instance>grp_conv2_Pipeline_BW6_fu_517</Instance>
                                </InstanceList>
                            </CLEAR>
                        </TILE_OUT>
                    </TILE_ROW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>91</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>21</UTIL_BRAM>
                    <DSP>10</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>7060</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>13169</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>18</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_OUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_1_fu_576_p2" SOURCE="src/conv2.cpp:34" URAM="0" VARIABLE="add_ln34_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_602_p2" SOURCE="src/conv2.cpp:106" URAM="0" VARIABLE="add_ln106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln113_fu_689_p2" SOURCE="src/conv2.cpp:113" URAM="0" VARIABLE="sub_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="add" PRAGMA="" RTLNAME="empty_266_fu_612_p2" SOURCE="src/conv2.cpp:106" URAM="0" VARIABLE="empty_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="add" PRAGMA="" RTLNAME="empty_267_fu_633_p2" SOURCE="src/conv2.cpp:106" URAM="0" VARIABLE="empty_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="EXPORT" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_19ns_23_1_1_U527" SOURCE="src/conv2.cpp:110" URAM="0" VARIABLE="mul_ln110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_668_p2" SOURCE="src/conv2.cpp:110" URAM="0" VARIABLE="add_ln110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_2_fu_721_p2" SOURCE="src/conv2.cpp:113" URAM="0" VARIABLE="add_ln113_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7s_7ns_10_1_1_U528" SOURCE="src/conv2.cpp:107" URAM="0" VARIABLE="mul_ln107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_1_fu_745_p2" SOURCE="src/conv2.cpp:110" URAM="0" VARIABLE="add_ln110_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln110_fu_774_p2" SOURCE="src/conv2.cpp:110" URAM="0" VARIABLE="sub_ln110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_2_fu_784_p2" SOURCE="src/conv2.cpp:110" URAM="0" VARIABLE="add_ln110_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_3_fu_809_p2" SOURCE="src/conv2.cpp:110" URAM="0" VARIABLE="add_ln110_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln110_1_fu_838_p2" SOURCE="src/conv2.cpp:110" URAM="0" VARIABLE="sub_ln110_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_4_fu_848_p2" SOURCE="src/conv2.cpp:110" URAM="0" VARIABLE="add_ln110_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_857_p2" SOURCE="src/conv2.cpp:113" URAM="0" VARIABLE="add_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7s_7ns_10_1_1_U529" SOURCE="src/conv2.cpp:107" URAM="0" VARIABLE="mul_ln107_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_897_p2" SOURCE="src/conv2.cpp:107" URAM="0" VARIABLE="add_ln107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_1_fu_917_p2" SOURCE="src/conv2.cpp:60" URAM="0" VARIABLE="add_ln60_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_929_p2" SOURCE="src/conv2.cpp:60" URAM="0" VARIABLE="add_ln60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_941_p2" SOURCE="src/conv2.cpp:65" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_1_fu_947_p2" SOURCE="src/conv2.cpp:65" URAM="0" VARIABLE="add_ln65_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_OUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_935_p2" SOURCE="src/conv2.cpp:34" URAM="0" VARIABLE="add_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_582_p2" SOURCE="src/conv2.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_buffer_U" SOURCE="" URAM="0" VARIABLE="weight_buffer"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_U" SOURCE="src/conv2.cpp:18" URAM="0" VARIABLE="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_U" SOURCE="src/conv2.cpp:18" URAM="0" VARIABLE="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_U" SOURCE="src/conv2.cpp:18" URAM="0" VARIABLE="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_U" SOURCE="src/conv2.cpp:18" URAM="0" VARIABLE="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_U" SOURCE="src/conv2.cpp:18" URAM="0" VARIABLE="conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_input_buffer_c3</Name>
            <Loops>
                <LOADI_LOADH/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>73739</Best-caseLatency>
                    <Average-caseLatency>73739</Average-caseLatency>
                    <Worst-caseLatency>73739</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.737 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.737 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.737 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>73739</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOADI_LOADH>
                        <Name>LOADI_LOADH</Name>
                        <Slack>7.30</Slack>
                        <TripCount>288</TripCount>
                        <Latency>73737</Latency>
                        <AbsoluteTimeLatency>0.737 ms</AbsoluteTimeLatency>
                        <PipelineII>256</PipelineII>
                        <PipelineDepth>266</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOADI_LOADH>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2367</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>6031</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_1_fu_2534_p2" SOURCE="src/conv3.cpp:87" URAM="0" VARIABLE="add_ln87_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_2546_p2" SOURCE="src/conv3.cpp:87" URAM="0" VARIABLE="add_ln87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_4_fu_2800_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="add_ln99_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_2822_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_64_fu_2832_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_65_fu_2842_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_66_fu_2852_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_67_fu_2862_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_68_fu_2872_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_69_fu_2882_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_70_fu_2892_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_71_fu_2902_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_72_fu_2912_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_73_fu_2922_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_74_fu_2932_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_75_fu_2942_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_76_fu_2952_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_77_fu_2962_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_78_fu_2972_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_79_fu_2982_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_80_fu_2992_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_81_fu_3002_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_82_fu_3012_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_83_fu_3022_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_84_fu_3032_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_85_fu_3042_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_86_fu_3052_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_87_fu_3062_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_88_fu_3072_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_89_fu_3082_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_90_fu_3092_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_91_fu_3102_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_92_fu_3112_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_93_fu_3122_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_94_fu_3132_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_95_fu_3142_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_96_fu_3152_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_97_fu_3162_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_98_fu_3172_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_99_fu_3182_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_100_fu_3192_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_101_fu_3202_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_102_fu_3212_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_103_fu_3222_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_104_fu_3232_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_105_fu_3242_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_106_fu_3252_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_107_fu_3262_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_108_fu_3272_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_109_fu_3282_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_110_fu_3292_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_111_fu_3302_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_112_fu_3312_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_113_fu_3322_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_114_fu_3332_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_115_fu_3342_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_116_fu_3352_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_117_fu_3362_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_118_fu_3372_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_119_fu_3382_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_120_fu_3392_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_121_fu_3402_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_122_fu_3412_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_123_fu_3422_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_124_fu_3432_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_125_fu_3442_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_126_fu_3452_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_127_fu_3462_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_128_fu_3472_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_129_fu_3482_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_130_fu_3492_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_131_fu_3502_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_132_fu_3512_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_133_fu_3522_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_134_fu_3532_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_135_fu_3542_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_136_fu_3552_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_137_fu_3562_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_138_fu_3572_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_139_fu_3582_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_140_fu_3592_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_141_fu_3602_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_142_fu_3612_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_143_fu_3622_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_144_fu_3632_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_145_fu_3642_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_146_fu_3652_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_147_fu_3662_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_148_fu_3672_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_149_fu_3682_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_150_fu_3692_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_151_fu_3702_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_152_fu_3712_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_153_fu_3722_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_154_fu_3732_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_155_fu_3742_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_156_fu_3752_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_157_fu_3762_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_158_fu_3772_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_159_fu_3782_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_160_fu_3792_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_161_fu_3802_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_162_fu_3812_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_163_fu_3822_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_164_fu_3832_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_165_fu_3842_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_166_fu_3852_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_167_fu_3862_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_168_fu_3872_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_169_fu_3882_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_170_fu_3892_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_171_fu_3902_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_172_fu_3912_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_173_fu_3922_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_174_fu_3932_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_175_fu_3942_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_176_fu_3952_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_177_fu_3962_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_178_fu_3972_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_179_fu_3982_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_180_fu_3992_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_181_fu_4002_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_182_fu_4012_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_183_fu_4022_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_184_fu_4032_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_185_fu_4042_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_186_fu_4052_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_187_fu_4062_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_188_fu_4072_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_189_fu_4082_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_190_fu_4092_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_2582_p2" SOURCE="src/conv3.cpp:91" URAM="0" VARIABLE="add_ln91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_1_fu_2592_p2" SOURCE="src/conv3.cpp:91" URAM="0" VARIABLE="add_ln91_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_1_fu_2612_p2" SOURCE="src/srcnn.cpp:56" URAM="0" VARIABLE="add_ln56_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_2622_p2" SOURCE="src/srcnn.cpp:56" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_19ns_24_1_1_U542" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="mul_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln99_fu_2688_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="sub_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_2730_p2" SOURCE="src/conv3.cpp:88" URAM="0" VARIABLE="add_ln88"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_WEIGHTI_WEIGHTK_L</Name>
            <Loops>
                <WEIGHTI_WEIGHTK_L/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>803</Best-caseLatency>
                    <Average-caseLatency>803</Average-caseLatency>
                    <Worst-caseLatency>803</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>803</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WEIGHTI_WEIGHTK_L>
                        <Name>WEIGHTI_WEIGHTK_L</Name>
                        <Slack>7.30</Slack>
                        <TripCount>800</TripCount>
                        <Latency>801</Latency>
                        <AbsoluteTimeLatency>8.010 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WEIGHTI_WEIGHTK_L>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>52</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>289</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHTI_WEIGHTK_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_1_fu_156_p2" SOURCE="src/conv3.cpp:119" URAM="0" VARIABLE="add_ln119_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHTI_WEIGHTK_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_189_p2" SOURCE="src/conv3.cpp:119" URAM="0" VARIABLE="add_ln119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHTI_WEIGHTK_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_257_p2" SOURCE="src/conv3.cpp:120" URAM="0" VARIABLE="add_ln120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHTI_WEIGHTK_L" OPTYPE="add" PRAGMA="" RTLNAME="empty_249_fu_332_p2" SOURCE="src/conv3.cpp:120" URAM="0" VARIABLE="empty_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHTI_WEIGHTK_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_1_fu_338_p2" SOURCE="src/conv3.cpp:120" URAM="0" VARIABLE="add_ln120_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_IN_ROW_COL</Name>
            <Loops>
                <IN_ROW_COL/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.278</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258412</Best-caseLatency>
                    <Average-caseLatency>258412</Average-caseLatency>
                    <Worst-caseLatency>258412</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.584 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.584 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.584 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258412</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <IN_ROW_COL>
                        <Name>IN_ROW_COL</Name>
                        <Slack>7.30</Slack>
                        <TripCount>13600</TripCount>
                        <Latency>258410</Latency>
                        <AbsoluteTimeLatency>2.584 ms</AbsoluteTimeLatency>
                        <PipelineII>19</PipelineII>
                        <PipelineDepth>30</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </IN_ROW_COL>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>15</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>3800</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>9271</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>13</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next606_fu_2009_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next606"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_2561_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_250_fu_2942_p2" SOURCE="" URAM="0" VARIABLE="empty_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_251_fu_2947_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="empty_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_25_fu_1304_p2" SOURCE="src/conv3.cpp:39" URAM="0" VARIABLE="add_ln39_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_1316_p2" SOURCE="src/conv3.cpp:39" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_65_fu_1360_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_6ns_11_1_1_U570" SOURCE="src/conv3.cpp:39" URAM="0" VARIABLE="mul_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_1_fu_1385_p2" SOURCE="src/conv3.cpp:39" URAM="0" VARIABLE="add_ln39_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_2_fu_1826_p2" SOURCE="src/conv3.cpp:39" URAM="0" VARIABLE="add_ln39_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_3_fu_1836_p2" SOURCE="src/conv3.cpp:39" URAM="0" VARIABLE="add_ln39_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_4_fu_2025_p2" SOURCE="src/conv3.cpp:39" URAM="0" VARIABLE="add_ln39_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_5_fu_2035_p2" SOURCE="src/conv3.cpp:39" URAM="0" VARIABLE="add_ln39_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_6_fu_2255_p2" SOURCE="src/conv3.cpp:39" URAM="0" VARIABLE="add_ln39_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_7_fu_2265_p2" SOURCE="src/conv3.cpp:39" URAM="0" VARIABLE="add_ln39_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_8_fu_2436_p2" SOURCE="src/conv3.cpp:39" URAM="0" VARIABLE="add_ln39_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_9_fu_2446_p2" SOURCE="src/conv3.cpp:39" URAM="0" VARIABLE="add_ln39_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_10_fu_2577_p2" SOURCE="src/conv3.cpp:39" URAM="0" VARIABLE="add_ln39_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_11_fu_2587_p2" SOURCE="src/conv3.cpp:39" URAM="0" VARIABLE="add_ln39_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_12_fu_2819_p2" SOURCE="src/conv3.cpp:39" URAM="0" VARIABLE="add_ln39_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_13_fu_2829_p2" SOURCE="src/conv3.cpp:39" URAM="0" VARIABLE="add_ln39_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_14_fu_2964_p2" SOURCE="src/conv3.cpp:39" URAM="0" VARIABLE="add_ln39_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_15_fu_2974_p2" SOURCE="src/conv3.cpp:39" URAM="0" VARIABLE="add_ln39_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_16_fu_3243_p2" SOURCE="src/conv3.cpp:39" URAM="0" VARIABLE="add_ln39_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_17_fu_3253_p2" SOURCE="src/conv3.cpp:39" URAM="0" VARIABLE="add_ln39_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_18_fu_3424_p2" SOURCE="src/conv3.cpp:39" URAM="0" VARIABLE="add_ln39_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_19_fu_3434_p2" SOURCE="src/conv3.cpp:39" URAM="0" VARIABLE="add_ln39_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_20_fu_3560_p2" SOURCE="src/conv3.cpp:39" URAM="0" VARIABLE="add_ln39_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_21_fu_3570_p2" SOURCE="src/conv3.cpp:39" URAM="0" VARIABLE="add_ln39_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_22_fu_3742_p2" SOURCE="src/conv3.cpp:39" URAM="0" VARIABLE="add_ln39_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_23_fu_3752_p2" SOURCE="src/conv3.cpp:39" URAM="0" VARIABLE="add_ln39_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_24_fu_3762_p2" SOURCE="src/conv3.cpp:39" URAM="0" VARIABLE="add_ln39_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next606_dup_fu_1414_p2" SOURCE="src/conv3.cpp:39" URAM="0" VARIABLE="indvars_iv_next606_dup"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_66_fu_1446_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_67_fu_1476_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next606_mid1_fu_2052_p2" SOURCE="src/conv3.cpp:39" URAM="0" VARIABLE="indvars_iv_next606_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_68_fu_2068_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_69_fu_2097_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_2604_p2" SOURCE="src/conv3.cpp:39" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_70_fu_2620_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_71_fu_2649_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_72_fu_3017_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_73_fu_3046_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="p_mid123_fu_3052_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="p_mid123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_74_fu_3069_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_75_fu_3098_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_1496_p2" SOURCE="src/conv3.cpp:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_76_fu_1514_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_77_fu_2103_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_78_fu_2655_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_79_fu_3104_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_80_fu_3580_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U552" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_1554_p2" SOURCE="src/conv3.cpp:54" URAM="0" VARIABLE="add_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_60_fu_1560_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_81_fu_1594_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_82_fu_1612_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_83_fu_2275_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_84_fu_2666_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_85_fu_3263_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_86_fu_3590_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U553" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_1865_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_1_fu_1630_p2" SOURCE="src/conv3.cpp:54" URAM="0" VARIABLE="add_ln54_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_61_fu_1636_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_62_fu_1871_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_87_fu_1892_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_88_fu_2285_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_89_fu_2839_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_90_fu_3273_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_91_fu_3767_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U571" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U552" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_1_fu_2128_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_63_fu_1692_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_64_fu_1698_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_92_fu_1918_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_93_fu_1934_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_94_fu_2456_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_95_fu_2849_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_96_fu_3444_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_97_fu_3777_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U572" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U553" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_2_fu_2158_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_2_fu_1722_p2" SOURCE="src/conv3.cpp:54" URAM="0" VARIABLE="add_ln54_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_98_fu_1950_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_99_fu_2167_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_100_fu_2466_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_101_fu_3115_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_102_fu_3454_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_103_fu_4194_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U573" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U552" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_3_fu_2309_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln59_fu_2332_p2" SOURCE="src/conv3.cpp:59" URAM="0" VARIABLE="sub_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_2344_p2" SOURCE="src/conv3.cpp:59" URAM="0" VARIABLE="add_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U553" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U552" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_4_fu_2490_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U553" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_5_fu_2521_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U552" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_6_fu_2691_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U553" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_7_fu_2721_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln59_1_fu_2865_p2" SOURCE="src/conv3.cpp:59" URAM="0" VARIABLE="sub_ln59_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_1_fu_2877_p2" SOURCE="src/conv3.cpp:59" URAM="0" VARIABLE="add_ln59_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U552" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U553" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_8_fu_2900_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U552" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_9_fu_3139_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U553" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_10_fu_3169_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U552" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_11_fu_3297_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln59_2_fu_3320_p2" SOURCE="src/conv3.cpp:59" URAM="0" VARIABLE="sub_ln59_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_2_fu_3332_p2" SOURCE="src/conv3.cpp:59" URAM="0" VARIABLE="add_ln59_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U553" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U552" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_12_fu_3478_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U553" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_13_fu_3509_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U552" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_14_fu_3614_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U553" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_15_fu_3644_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln59_3_fu_3793_p2" SOURCE="src/conv3.cpp:59" URAM="0" VARIABLE="sub_ln59_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_3_fu_3805_p2" SOURCE="src/conv3.cpp:59" URAM="0" VARIABLE="add_ln59_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U552" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U553" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_16_fu_3828_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U552" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_17_fu_3896_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U553" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_18_fu_3926_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U552" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_19_fu_4638_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln59_4_fu_4661_p2" SOURCE="src/conv3.cpp:59" URAM="0" VARIABLE="sub_ln59_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_4_fu_4673_p2" SOURCE="src/conv3.cpp:59" URAM="0" VARIABLE="add_ln59_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U554" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U554" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_20_fu_2196_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U555" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_21_fu_2220_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U554" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_22_fu_2361_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_3_fu_1746_p2" SOURCE="src/conv3.cpp:54" URAM="0" VARIABLE="add_ln54_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_104_fu_3946_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_105_fu_3957_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_106_fu_4198_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_107_fu_4208_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_108_fu_4212_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U575" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U552" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_23_fu_4029_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln59_5_fu_4052_p2" SOURCE="src/conv3.cpp:59" URAM="0" VARIABLE="sub_ln59_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_5_fu_4064_p2" SOURCE="src/conv3.cpp:59" URAM="0" VARIABLE="add_ln59_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U554" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U555" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_24_fu_2545_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U554" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_25_fu_2744_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U555" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_26_fu_2768_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U553" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_27_fu_4082_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln59_6_fu_4222_p2" SOURCE="src/conv3.cpp:59" URAM="0" VARIABLE="sub_ln59_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_6_fu_4234_p2" SOURCE="src/conv3.cpp:59" URAM="0" VARIABLE="add_ln59_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U554" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U554" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_28_fu_3193_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U555" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_29_fu_3217_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U554" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_30_fu_3349_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U552" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_31_fu_4363_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln59_7_fu_4386_p2" SOURCE="src/conv3.cpp:59" URAM="0" VARIABLE="sub_ln59_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_7_fu_4398_p2" SOURCE="src/conv3.cpp:59" URAM="0" VARIABLE="add_ln59_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U554" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U555" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_32_fu_3533_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U554" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_33_fu_3667_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U555" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_34_fu_3691_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U552" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_35_fu_4505_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln59_8_fu_4528_p2" SOURCE="src/conv3.cpp:59" URAM="0" VARIABLE="sub_ln59_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_8_fu_4540_p2" SOURCE="src/conv3.cpp:59" URAM="0" VARIABLE="add_ln59_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U554" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U554" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_36_fu_3976_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U555" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_37_fu_4000_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U553" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_38_fu_4685_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U554" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_39_fu_4715_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln59_9_fu_4811_p2" SOURCE="src/conv3.cpp:59" URAM="0" VARIABLE="sub_ln59_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_9_fu_4823_p2" SOURCE="src/conv3.cpp:59" URAM="0" VARIABLE="add_ln59_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U556" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U555" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_40_fu_2385_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U556" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_41_fu_2409_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U554" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_42_fu_4105_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_4_fu_1980_p2" SOURCE="src/conv3.cpp:54" URAM="0" VARIABLE="add_ln54_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_109_fu_4115_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_110_fu_4126_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_111_fu_4238_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_112_fu_4248_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_113_fu_4252_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U579" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U552" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_43_fu_4277_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln59_10_fu_4300_p2" SOURCE="src/conv3.cpp:59" URAM="0" VARIABLE="sub_ln59_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_10_fu_4312_p2" SOURCE="src/conv3.cpp:59" URAM="0" VARIABLE="add_ln59_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U556" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U556" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_44_fu_2792_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U555" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_45_fu_2923_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U555" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_46_fu_4154_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U553" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_47_fu_4329_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln59_11_fu_4414_p2" SOURCE="src/conv3.cpp:59" URAM="0" VARIABLE="sub_ln59_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_11_fu_4426_p2" SOURCE="src/conv3.cpp:59" URAM="0" VARIABLE="add_ln59_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U556" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U555" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_48_fu_3373_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U556" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_49_fu_3397_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U553" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_50_fu_4437_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U554" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_51_fu_4466_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln59_12_fu_4551_p2" SOURCE="src/conv3.cpp:59" URAM="0" VARIABLE="sub_ln59_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_12_fu_4563_p2" SOURCE="src/conv3.cpp:59" URAM="0" VARIABLE="add_ln59_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U556" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U556" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_52_fu_3715_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U555" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_53_fu_3851_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U553" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_54_fu_4574_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U554" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_55_fu_4603_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln59_13_fu_4742_p2" SOURCE="src/conv3.cpp:59" URAM="0" VARIABLE="sub_ln59_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_13_fu_4754_p2" SOURCE="src/conv3.cpp:59" URAM="0" VARIABLE="add_ln59_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U556" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U556" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_56_fu_4178_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U555" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_57_fu_4765_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U556" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_58_fu_4789_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U552" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="mul_ln56_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_59_fu_4839_p2" SOURCE="src/conv3.cpp:56" URAM="0" VARIABLE="add_ln56_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln59_14_fu_4862_p2" SOURCE="src/conv3.cpp:59" URAM="0" VARIABLE="sub_ln59_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_14_fu_4874_p2" SOURCE="src/conv3.cpp:59" URAM="0" VARIABLE="add_ln59_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_1776_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="add_ln41"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_RELU</Name>
            <Loops>
                <RELU/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.167</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>512</Best-caseLatency>
                    <Average-caseLatency>512</Average-caseLatency>
                    <Worst-caseLatency>512</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>512</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RELU>
                        <Name>RELU</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>510</Latency>
                        <AbsoluteTimeLatency>5.100 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </RELU>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>87</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>191</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_fu_132_p2" SOURCE="src/conv3.cpp:139" URAM="0" VARIABLE="add_ln139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_fu_177_p2" SOURCE="src/conv3.cpp:142" URAM="0" VARIABLE="add_ln142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_182_p2" SOURCE="src/conv3.cpp:144" URAM="0" VARIABLE="add_ln144"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_4</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_140_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_RELU1</Name>
            <Loops>
                <RELU/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.167</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>512</Best-caseLatency>
                    <Average-caseLatency>512</Average-caseLatency>
                    <Worst-caseLatency>512</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>512</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RELU>
                        <Name>RELU</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>510</Latency>
                        <AbsoluteTimeLatency>5.100 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </RELU>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>87</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>191</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_fu_132_p2" SOURCE="src/conv3.cpp:139" URAM="0" VARIABLE="add_ln139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_fu_177_p2" SOURCE="src/conv3.cpp:142" URAM="0" VARIABLE="add_ln142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_182_p2" SOURCE="src/conv3.cpp:144" URAM="0" VARIABLE="add_ln144"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_6</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_140_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_CLEARW</Name>
            <Loops>
                <CLEARW/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.002</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CLEARW>
                        <Name>CLEARW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </CLEARW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEARW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_102_p2" SOURCE="src/conv3.cpp:74" URAM="0" VARIABLE="add_ln74"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_CLEARW2</Name>
            <Loops>
                <CLEARW/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.002</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CLEARW>
                        <Name>CLEARW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </CLEARW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEARW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_102_p2" SOURCE="src/conv3.cpp:74" URAM="0" VARIABLE="add_ln74"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_CLEARW3</Name>
            <Loops>
                <CLEARW/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.002</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CLEARW>
                        <Name>CLEARW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </CLEARW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEARW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_102_p2" SOURCE="src/conv3.cpp:74" URAM="0" VARIABLE="add_ln74"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3</Name>
            <Loops>
                <TILE_ROW>
                    <EXPORTH/>
                    <CLEARH/>
                </TILE_ROW>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17257942</Best-caseLatency>
                    <Average-caseLatency>17258350</Average-caseLatency>
                    <Worst-caseLatency>17258605</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.173 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.173 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.173 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17257942 ~ 17258605</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TILE_ROW>
                        <Name>TILE_ROW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>51</TripCount>
                        <Latency>17257941 ~ 17258604</Latency>
                        <AbsoluteTimeLatency>0.173 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>338391</min>
                                <max>338404</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>338391 ~ 338404</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_load_input_buffer_c3_fu_217</Instance>
                            <Instance>grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_229</Instance>
                            <Instance>grp_conv3_Pipeline_IN_ROW_COL_fu_238</Instance>
                        </InstanceList>
                        <EXPORTH>
                            <Name>EXPORTH</Name>
                            <Slack>7.30</Slack>
                            <TripCount>3</TripCount>
                            <Latency>4671 ~ 4679</Latency>
                            <AbsoluteTimeLatency>46.710 us ~ 46.790 us</AbsoluteTimeLatency>
                            <IterationLatency>1557</IterationLatency>
                            <PipelineDepth>1557</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_conv3_Pipeline_RELU_fu_252</Instance>
                                <Instance>grp_conv3_Pipeline_4_fu_264</Instance>
                                <Instance>grp_conv3_Pipeline_RELU1_fu_277</Instance>
                                <Instance>grp_conv3_Pipeline_6_fu_288</Instance>
                            </InstanceList>
                        </EXPORTH>
                        <CLEARH>
                            <Name>CLEARH</Name>
                            <Slack>7.30</Slack>
                            <TripCount>2</TripCount>
                            <Latency>1554 ~ 1557</Latency>
                            <AbsoluteTimeLatency>15.540 us ~ 15.570 us</AbsoluteTimeLatency>
                            <IterationLatency>777</IterationLatency>
                            <PipelineDepth>777</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_conv3_Pipeline_CLEARW_fu_300</Instance>
                                <Instance>grp_conv3_Pipeline_CLEARW2_fu_310</Instance>
                                <Instance>grp_conv3_Pipeline_CLEARW3_fu_319</Instance>
                            </InstanceList>
                        </CLEARH>
                    </TILE_ROW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>149</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>34</UTIL_BRAM>
                    <DSP>16</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>6915</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>17910</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>25</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_fu_383_p2" SOURCE="src/conv3.cpp:139" URAM="0" VARIABLE="add_ln139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORTH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln139_fu_412_p2" SOURCE="src/conv3.cpp:139" URAM="0" VARIABLE="sub_ln139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_1_fu_422_p2" SOURCE="src/conv3.cpp:139" URAM="0" VARIABLE="add_ln139_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_2_fu_447_p2" SOURCE="src/conv3.cpp:139" URAM="0" VARIABLE="add_ln139_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORTH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln139_1_fu_476_p2" SOURCE="src/conv3.cpp:139" URAM="0" VARIABLE="sub_ln139_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_3_fu_486_p2" SOURCE="src/conv3.cpp:139" URAM="0" VARIABLE="add_ln139_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_515_p2" SOURCE="src/conv3.cpp:136" URAM="0" VARIABLE="add_ln136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEARH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_537_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEARH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_1_fu_544_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEARH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_2_fu_556_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_562_p2" SOURCE="src/conv3.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="storage" BRAM="72" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U" SOURCE="" URAM="0" VARIABLE="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3"/>
                <BindNode BINDTYPE="storage" BRAM="72" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U" SOURCE="" URAM="0" VARIABLE="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="weight_buffer_0_U" SOURCE="" URAM="0" VARIABLE="weight_buffer_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_U" SOURCE="src/conv3.cpp:19" URAM="0" VARIABLE="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_U" SOURCE="src/conv3.cpp:19" URAM="0" VARIABLE="conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>srcnn</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>389203201</Best-caseLatency>
                    <Average-caseLatency>389231353</Average-caseLatency>
                    <Worst-caseLatency>389251192</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.892 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.892 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.893 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>389203202 ~ 389251193</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>368</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>85</UTIL_BRAM>
                    <DSP>285</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>79</UTIL_DSP>
                    <FF>35098</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>24</UTIL_FF>
                    <LUT>58471</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>82</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export output="C:/Users/bcevans/Desktop"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="input_ftmap" index="0" direction="in" srcType="ap_fixed&lt;12, 1, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_i1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="input_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="input_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_weights" index="1" direction="in" srcType="ap_fixed&lt;12, 1, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_w1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_biases" index="2" direction="in" srcType="ap_fixed&lt;8, 1, AP_TRN, AP_WRAP, 0&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_biases_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_biases_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_output_ftmap" index="3" direction="inout" srcType="ap_fixed&lt;16, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_i2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_output_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_output_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_weights" index="4" direction="in" srcType="ap_fixed&lt;18, 1, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_w2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_biases" index="5" direction="in" srcType="ap_fixed&lt;10, 1, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_biases_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_biases_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_output_ftmap" index="6" direction="inout" srcType="ap_fixed&lt;32, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_i3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_output_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_output_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_weights" index="7" direction="in" srcType="ap_fixed&lt;18, 1, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_w3" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv3_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv3_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_biases" index="8" direction="in" srcType="ap_fixed&lt;15, 1, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv3_biases_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv3_biases_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_ftmap" index="9" direction="out" srcType="ap_fixed&lt;24, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_o" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="output_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="output_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="input_ftmap_1" access="W" description="Data signal of input_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_ftmap" access="W" description="Bit 31 to 0 of input_ftmap"/>
                    </fields>
                </register>
                <register offset="0x14" name="input_ftmap_2" access="W" description="Data signal of input_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_ftmap" access="W" description="Bit 63 to 32 of input_ftmap"/>
                    </fields>
                </register>
                <register offset="0x1c" name="conv1_weights_1" access="W" description="Data signal of conv1_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_weights" access="W" description="Bit 31 to 0 of conv1_weights"/>
                    </fields>
                </register>
                <register offset="0x20" name="conv1_weights_2" access="W" description="Data signal of conv1_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_weights" access="W" description="Bit 63 to 32 of conv1_weights"/>
                    </fields>
                </register>
                <register offset="0x28" name="conv1_biases_1" access="W" description="Data signal of conv1_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_biases" access="W" description="Bit 31 to 0 of conv1_biases"/>
                    </fields>
                </register>
                <register offset="0x2c" name="conv1_biases_2" access="W" description="Data signal of conv1_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_biases" access="W" description="Bit 63 to 32 of conv1_biases"/>
                    </fields>
                </register>
                <register offset="0x34" name="conv1_output_ftmap_1" access="W" description="Data signal of conv1_output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_output_ftmap" access="W" description="Bit 31 to 0 of conv1_output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x38" name="conv1_output_ftmap_2" access="W" description="Data signal of conv1_output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_output_ftmap" access="W" description="Bit 63 to 32 of conv1_output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x40" name="conv2_weights_1" access="W" description="Data signal of conv2_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_weights" access="W" description="Bit 31 to 0 of conv2_weights"/>
                    </fields>
                </register>
                <register offset="0x44" name="conv2_weights_2" access="W" description="Data signal of conv2_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_weights" access="W" description="Bit 63 to 32 of conv2_weights"/>
                    </fields>
                </register>
                <register offset="0x4c" name="conv2_biases_1" access="W" description="Data signal of conv2_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_biases" access="W" description="Bit 31 to 0 of conv2_biases"/>
                    </fields>
                </register>
                <register offset="0x50" name="conv2_biases_2" access="W" description="Data signal of conv2_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_biases" access="W" description="Bit 63 to 32 of conv2_biases"/>
                    </fields>
                </register>
                <register offset="0x58" name="conv2_output_ftmap_1" access="W" description="Data signal of conv2_output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_output_ftmap" access="W" description="Bit 31 to 0 of conv2_output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x5c" name="conv2_output_ftmap_2" access="W" description="Data signal of conv2_output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_output_ftmap" access="W" description="Bit 63 to 32 of conv2_output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x64" name="conv3_weights_1" access="W" description="Data signal of conv3_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_weights" access="W" description="Bit 31 to 0 of conv3_weights"/>
                    </fields>
                </register>
                <register offset="0x68" name="conv3_weights_2" access="W" description="Data signal of conv3_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_weights" access="W" description="Bit 63 to 32 of conv3_weights"/>
                    </fields>
                </register>
                <register offset="0x70" name="conv3_biases_1" access="W" description="Data signal of conv3_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_biases" access="W" description="Bit 31 to 0 of conv3_biases"/>
                    </fields>
                </register>
                <register offset="0x74" name="conv3_biases_2" access="W" description="Data signal of conv3_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_biases" access="W" description="Bit 63 to 32 of conv3_biases"/>
                    </fields>
                </register>
                <register offset="0x7c" name="output_ftmap_1" access="W" description="Data signal of output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_ftmap" access="W" description="Bit 31 to 0 of output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x80" name="output_ftmap_2" access="W" description="Data signal of output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_ftmap" access="W" description="Bit 63 to 32 of output_ftmap"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input_ftmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="conv1_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="conv1_biases"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="conv1_output_ftmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="conv2_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="conv2_biases"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="conv2_output_ftmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="conv3_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="conv3_biases"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="124" argName="output_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_i1:m_axi_w1:m_axi_gmem:m_axi_i2:m_axi_w2:m_axi_i3:m_axi_w3:m_axi_o</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_i1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_i1_" paramPrefix="C_M_AXI_I1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_i1_ARADDR</port>
                <port>m_axi_i1_ARBURST</port>
                <port>m_axi_i1_ARCACHE</port>
                <port>m_axi_i1_ARID</port>
                <port>m_axi_i1_ARLEN</port>
                <port>m_axi_i1_ARLOCK</port>
                <port>m_axi_i1_ARPROT</port>
                <port>m_axi_i1_ARQOS</port>
                <port>m_axi_i1_ARREADY</port>
                <port>m_axi_i1_ARREGION</port>
                <port>m_axi_i1_ARSIZE</port>
                <port>m_axi_i1_ARUSER</port>
                <port>m_axi_i1_ARVALID</port>
                <port>m_axi_i1_AWADDR</port>
                <port>m_axi_i1_AWBURST</port>
                <port>m_axi_i1_AWCACHE</port>
                <port>m_axi_i1_AWID</port>
                <port>m_axi_i1_AWLEN</port>
                <port>m_axi_i1_AWLOCK</port>
                <port>m_axi_i1_AWPROT</port>
                <port>m_axi_i1_AWQOS</port>
                <port>m_axi_i1_AWREADY</port>
                <port>m_axi_i1_AWREGION</port>
                <port>m_axi_i1_AWSIZE</port>
                <port>m_axi_i1_AWUSER</port>
                <port>m_axi_i1_AWVALID</port>
                <port>m_axi_i1_BID</port>
                <port>m_axi_i1_BREADY</port>
                <port>m_axi_i1_BRESP</port>
                <port>m_axi_i1_BUSER</port>
                <port>m_axi_i1_BVALID</port>
                <port>m_axi_i1_RDATA</port>
                <port>m_axi_i1_RID</port>
                <port>m_axi_i1_RLAST</port>
                <port>m_axi_i1_RREADY</port>
                <port>m_axi_i1_RRESP</port>
                <port>m_axi_i1_RUSER</port>
                <port>m_axi_i1_RVALID</port>
                <port>m_axi_i1_WDATA</port>
                <port>m_axi_i1_WID</port>
                <port>m_axi_i1_WLAST</port>
                <port>m_axi_i1_WREADY</port>
                <port>m_axi_i1_WSTRB</port>
                <port>m_axi_i1_WUSER</port>
                <port>m_axi_i1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="512" argName="input_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="input_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_w1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_w1_" paramPrefix="C_M_AXI_W1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_w1_ARADDR</port>
                <port>m_axi_w1_ARBURST</port>
                <port>m_axi_w1_ARCACHE</port>
                <port>m_axi_w1_ARID</port>
                <port>m_axi_w1_ARLEN</port>
                <port>m_axi_w1_ARLOCK</port>
                <port>m_axi_w1_ARPROT</port>
                <port>m_axi_w1_ARQOS</port>
                <port>m_axi_w1_ARREADY</port>
                <port>m_axi_w1_ARREGION</port>
                <port>m_axi_w1_ARSIZE</port>
                <port>m_axi_w1_ARUSER</port>
                <port>m_axi_w1_ARVALID</port>
                <port>m_axi_w1_AWADDR</port>
                <port>m_axi_w1_AWBURST</port>
                <port>m_axi_w1_AWCACHE</port>
                <port>m_axi_w1_AWID</port>
                <port>m_axi_w1_AWLEN</port>
                <port>m_axi_w1_AWLOCK</port>
                <port>m_axi_w1_AWPROT</port>
                <port>m_axi_w1_AWQOS</port>
                <port>m_axi_w1_AWREADY</port>
                <port>m_axi_w1_AWREGION</port>
                <port>m_axi_w1_AWSIZE</port>
                <port>m_axi_w1_AWUSER</port>
                <port>m_axi_w1_AWVALID</port>
                <port>m_axi_w1_BID</port>
                <port>m_axi_w1_BREADY</port>
                <port>m_axi_w1_BRESP</port>
                <port>m_axi_w1_BUSER</port>
                <port>m_axi_w1_BVALID</port>
                <port>m_axi_w1_RDATA</port>
                <port>m_axi_w1_RID</port>
                <port>m_axi_w1_RLAST</port>
                <port>m_axi_w1_RREADY</port>
                <port>m_axi_w1_RRESP</port>
                <port>m_axi_w1_RUSER</port>
                <port>m_axi_w1_RVALID</port>
                <port>m_axi_w1_WDATA</port>
                <port>m_axi_w1_WID</port>
                <port>m_axi_w1_WLAST</port>
                <port>m_axi_w1_WREADY</port>
                <port>m_axi_w1_WSTRB</port>
                <port>m_axi_w1_WUSER</port>
                <port>m_axi_w1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="512" argName="conv1_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="conv1_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv1_biases"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="16" argName="conv1_biases"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv2_biases"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="10" final_bitwidth="16" argName="conv2_biases"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv3_biases"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="15" final_bitwidth="16" argName="conv3_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_i2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_i2_" paramPrefix="C_M_AXI_I2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_i2_ARADDR</port>
                <port>m_axi_i2_ARBURST</port>
                <port>m_axi_i2_ARCACHE</port>
                <port>m_axi_i2_ARID</port>
                <port>m_axi_i2_ARLEN</port>
                <port>m_axi_i2_ARLOCK</port>
                <port>m_axi_i2_ARPROT</port>
                <port>m_axi_i2_ARQOS</port>
                <port>m_axi_i2_ARREADY</port>
                <port>m_axi_i2_ARREGION</port>
                <port>m_axi_i2_ARSIZE</port>
                <port>m_axi_i2_ARUSER</port>
                <port>m_axi_i2_ARVALID</port>
                <port>m_axi_i2_AWADDR</port>
                <port>m_axi_i2_AWBURST</port>
                <port>m_axi_i2_AWCACHE</port>
                <port>m_axi_i2_AWID</port>
                <port>m_axi_i2_AWLEN</port>
                <port>m_axi_i2_AWLOCK</port>
                <port>m_axi_i2_AWPROT</port>
                <port>m_axi_i2_AWQOS</port>
                <port>m_axi_i2_AWREADY</port>
                <port>m_axi_i2_AWREGION</port>
                <port>m_axi_i2_AWSIZE</port>
                <port>m_axi_i2_AWUSER</port>
                <port>m_axi_i2_AWVALID</port>
                <port>m_axi_i2_BID</port>
                <port>m_axi_i2_BREADY</port>
                <port>m_axi_i2_BRESP</port>
                <port>m_axi_i2_BUSER</port>
                <port>m_axi_i2_BVALID</port>
                <port>m_axi_i2_RDATA</port>
                <port>m_axi_i2_RID</port>
                <port>m_axi_i2_RLAST</port>
                <port>m_axi_i2_RREADY</port>
                <port>m_axi_i2_RRESP</port>
                <port>m_axi_i2_RUSER</port>
                <port>m_axi_i2_RVALID</port>
                <port>m_axi_i2_WDATA</port>
                <port>m_axi_i2_WID</port>
                <port>m_axi_i2_WLAST</port>
                <port>m_axi_i2_WREADY</port>
                <port>m_axi_i2_WSTRB</port>
                <port>m_axi_i2_WUSER</port>
                <port>m_axi_i2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="512" argName="conv1_output_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="conv1_output_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_w2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_w2_" paramPrefix="C_M_AXI_W2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_w2_ARADDR</port>
                <port>m_axi_w2_ARBURST</port>
                <port>m_axi_w2_ARCACHE</port>
                <port>m_axi_w2_ARID</port>
                <port>m_axi_w2_ARLEN</port>
                <port>m_axi_w2_ARLOCK</port>
                <port>m_axi_w2_ARPROT</port>
                <port>m_axi_w2_ARQOS</port>
                <port>m_axi_w2_ARREADY</port>
                <port>m_axi_w2_ARREGION</port>
                <port>m_axi_w2_ARSIZE</port>
                <port>m_axi_w2_ARUSER</port>
                <port>m_axi_w2_ARVALID</port>
                <port>m_axi_w2_AWADDR</port>
                <port>m_axi_w2_AWBURST</port>
                <port>m_axi_w2_AWCACHE</port>
                <port>m_axi_w2_AWID</port>
                <port>m_axi_w2_AWLEN</port>
                <port>m_axi_w2_AWLOCK</port>
                <port>m_axi_w2_AWPROT</port>
                <port>m_axi_w2_AWQOS</port>
                <port>m_axi_w2_AWREADY</port>
                <port>m_axi_w2_AWREGION</port>
                <port>m_axi_w2_AWSIZE</port>
                <port>m_axi_w2_AWUSER</port>
                <port>m_axi_w2_AWVALID</port>
                <port>m_axi_w2_BID</port>
                <port>m_axi_w2_BREADY</port>
                <port>m_axi_w2_BRESP</port>
                <port>m_axi_w2_BUSER</port>
                <port>m_axi_w2_BVALID</port>
                <port>m_axi_w2_RDATA</port>
                <port>m_axi_w2_RID</port>
                <port>m_axi_w2_RLAST</port>
                <port>m_axi_w2_RREADY</port>
                <port>m_axi_w2_RRESP</port>
                <port>m_axi_w2_RUSER</port>
                <port>m_axi_w2_RVALID</port>
                <port>m_axi_w2_WDATA</port>
                <port>m_axi_w2_WID</port>
                <port>m_axi_w2_WLAST</port>
                <port>m_axi_w2_WREADY</port>
                <port>m_axi_w2_WSTRB</port>
                <port>m_axi_w2_WUSER</port>
                <port>m_axi_w2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="512" argName="conv2_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv2_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_i3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_i3_" paramPrefix="C_M_AXI_I3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_i3_ARADDR</port>
                <port>m_axi_i3_ARBURST</port>
                <port>m_axi_i3_ARCACHE</port>
                <port>m_axi_i3_ARID</port>
                <port>m_axi_i3_ARLEN</port>
                <port>m_axi_i3_ARLOCK</port>
                <port>m_axi_i3_ARPROT</port>
                <port>m_axi_i3_ARQOS</port>
                <port>m_axi_i3_ARREADY</port>
                <port>m_axi_i3_ARREGION</port>
                <port>m_axi_i3_ARSIZE</port>
                <port>m_axi_i3_ARUSER</port>
                <port>m_axi_i3_ARVALID</port>
                <port>m_axi_i3_AWADDR</port>
                <port>m_axi_i3_AWBURST</port>
                <port>m_axi_i3_AWCACHE</port>
                <port>m_axi_i3_AWID</port>
                <port>m_axi_i3_AWLEN</port>
                <port>m_axi_i3_AWLOCK</port>
                <port>m_axi_i3_AWPROT</port>
                <port>m_axi_i3_AWQOS</port>
                <port>m_axi_i3_AWREADY</port>
                <port>m_axi_i3_AWREGION</port>
                <port>m_axi_i3_AWSIZE</port>
                <port>m_axi_i3_AWUSER</port>
                <port>m_axi_i3_AWVALID</port>
                <port>m_axi_i3_BID</port>
                <port>m_axi_i3_BREADY</port>
                <port>m_axi_i3_BRESP</port>
                <port>m_axi_i3_BUSER</port>
                <port>m_axi_i3_BVALID</port>
                <port>m_axi_i3_RDATA</port>
                <port>m_axi_i3_RID</port>
                <port>m_axi_i3_RLAST</port>
                <port>m_axi_i3_RREADY</port>
                <port>m_axi_i3_RRESP</port>
                <port>m_axi_i3_RUSER</port>
                <port>m_axi_i3_RVALID</port>
                <port>m_axi_i3_WDATA</port>
                <port>m_axi_i3_WID</port>
                <port>m_axi_i3_WLAST</port>
                <port>m_axi_i3_WREADY</port>
                <port>m_axi_i3_WSTRB</port>
                <port>m_axi_i3_WUSER</port>
                <port>m_axi_i3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="512" argName="conv2_output_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv2_output_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_w3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_w3_" paramPrefix="C_M_AXI_W3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_w3_ARADDR</port>
                <port>m_axi_w3_ARBURST</port>
                <port>m_axi_w3_ARCACHE</port>
                <port>m_axi_w3_ARID</port>
                <port>m_axi_w3_ARLEN</port>
                <port>m_axi_w3_ARLOCK</port>
                <port>m_axi_w3_ARPROT</port>
                <port>m_axi_w3_ARQOS</port>
                <port>m_axi_w3_ARREADY</port>
                <port>m_axi_w3_ARREGION</port>
                <port>m_axi_w3_ARSIZE</port>
                <port>m_axi_w3_ARUSER</port>
                <port>m_axi_w3_ARVALID</port>
                <port>m_axi_w3_AWADDR</port>
                <port>m_axi_w3_AWBURST</port>
                <port>m_axi_w3_AWCACHE</port>
                <port>m_axi_w3_AWID</port>
                <port>m_axi_w3_AWLEN</port>
                <port>m_axi_w3_AWLOCK</port>
                <port>m_axi_w3_AWPROT</port>
                <port>m_axi_w3_AWQOS</port>
                <port>m_axi_w3_AWREADY</port>
                <port>m_axi_w3_AWREGION</port>
                <port>m_axi_w3_AWSIZE</port>
                <port>m_axi_w3_AWUSER</port>
                <port>m_axi_w3_AWVALID</port>
                <port>m_axi_w3_BID</port>
                <port>m_axi_w3_BREADY</port>
                <port>m_axi_w3_BRESP</port>
                <port>m_axi_w3_BUSER</port>
                <port>m_axi_w3_BVALID</port>
                <port>m_axi_w3_RDATA</port>
                <port>m_axi_w3_RID</port>
                <port>m_axi_w3_RLAST</port>
                <port>m_axi_w3_RREADY</port>
                <port>m_axi_w3_RRESP</port>
                <port>m_axi_w3_RUSER</port>
                <port>m_axi_w3_RVALID</port>
                <port>m_axi_w3_WDATA</port>
                <port>m_axi_w3_WID</port>
                <port>m_axi_w3_WLAST</port>
                <port>m_axi_w3_WREADY</port>
                <port>m_axi_w3_WSTRB</port>
                <port>m_axi_w3_WUSER</port>
                <port>m_axi_w3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="512" argName="conv3_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv3_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_o" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_o_" paramPrefix="C_M_AXI_O_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_o_ARADDR</port>
                <port>m_axi_o_ARBURST</port>
                <port>m_axi_o_ARCACHE</port>
                <port>m_axi_o_ARID</port>
                <port>m_axi_o_ARLEN</port>
                <port>m_axi_o_ARLOCK</port>
                <port>m_axi_o_ARPROT</port>
                <port>m_axi_o_ARQOS</port>
                <port>m_axi_o_ARREADY</port>
                <port>m_axi_o_ARREGION</port>
                <port>m_axi_o_ARSIZE</port>
                <port>m_axi_o_ARUSER</port>
                <port>m_axi_o_ARVALID</port>
                <port>m_axi_o_AWADDR</port>
                <port>m_axi_o_AWBURST</port>
                <port>m_axi_o_AWCACHE</port>
                <port>m_axi_o_AWID</port>
                <port>m_axi_o_AWLEN</port>
                <port>m_axi_o_AWLOCK</port>
                <port>m_axi_o_AWPROT</port>
                <port>m_axi_o_AWQOS</port>
                <port>m_axi_o_AWREADY</port>
                <port>m_axi_o_AWREGION</port>
                <port>m_axi_o_AWSIZE</port>
                <port>m_axi_o_AWUSER</port>
                <port>m_axi_o_AWVALID</port>
                <port>m_axi_o_BID</port>
                <port>m_axi_o_BREADY</port>
                <port>m_axi_o_BRESP</port>
                <port>m_axi_o_BUSER</port>
                <port>m_axi_o_BVALID</port>
                <port>m_axi_o_RDATA</port>
                <port>m_axi_o_RID</port>
                <port>m_axi_o_RLAST</port>
                <port>m_axi_o_RREADY</port>
                <port>m_axi_o_RRESP</port>
                <port>m_axi_o_RUSER</port>
                <port>m_axi_o_RVALID</port>
                <port>m_axi_o_WDATA</port>
                <port>m_axi_o_WID</port>
                <port>m_axi_o_WLAST</port>
                <port>m_axi_o_WREADY</port>
                <port>m_axi_o_WSTRB</port>
                <port>m_axi_o_WUSER</port>
                <port>m_axi_o_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="512" argName="output_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="output_ftmap"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">8 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                    <column name="m_axi_i1">16 -&gt; 16, 64, 0, slave, 0, 512, 256, 256, 16, 16, BRAM=8</column>
                    <column name="m_axi_i2">16 -&gt; 16, 64, 0, slave, 0, 512, 256, 256, 16, 16, BRAM=8</column>
                    <column name="m_axi_i3">32 -&gt; 32, 64, 0, slave, 0, 512, 256, 256, 16, 16, BRAM=16</column>
                    <column name="m_axi_o">32 -&gt; 32, 64, 0, slave, 0, 512, 256, 256, 16, 16, BRAM=16</column>
                    <column name="m_axi_w1">16 -&gt; 16, 64, 0, slave, 0, 512, 256, 256, 16, 16, BRAM=8</column>
                    <column name="m_axi_w2">32 -&gt; 32, 64, 0, slave, 0, 512, 256, 256, 16, 16, BRAM=16</column>
                    <column name="m_axi_w3">32 -&gt; 32, 64, 0, slave, 0, 512, 256, 256, 16, 16, BRAM=16</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 8, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">input_ftmap_1, 0x10, 32, W, Data signal of input_ftmap, </column>
                    <column name="s_axi_control">input_ftmap_2, 0x14, 32, W, Data signal of input_ftmap, </column>
                    <column name="s_axi_control">conv1_weights_1, 0x1c, 32, W, Data signal of conv1_weights, </column>
                    <column name="s_axi_control">conv1_weights_2, 0x20, 32, W, Data signal of conv1_weights, </column>
                    <column name="s_axi_control">conv1_biases_1, 0x28, 32, W, Data signal of conv1_biases, </column>
                    <column name="s_axi_control">conv1_biases_2, 0x2c, 32, W, Data signal of conv1_biases, </column>
                    <column name="s_axi_control">conv1_output_ftmap_1, 0x34, 32, W, Data signal of conv1_output_ftmap, </column>
                    <column name="s_axi_control">conv1_output_ftmap_2, 0x38, 32, W, Data signal of conv1_output_ftmap, </column>
                    <column name="s_axi_control">conv2_weights_1, 0x40, 32, W, Data signal of conv2_weights, </column>
                    <column name="s_axi_control">conv2_weights_2, 0x44, 32, W, Data signal of conv2_weights, </column>
                    <column name="s_axi_control">conv2_biases_1, 0x4c, 32, W, Data signal of conv2_biases, </column>
                    <column name="s_axi_control">conv2_biases_2, 0x50, 32, W, Data signal of conv2_biases, </column>
                    <column name="s_axi_control">conv2_output_ftmap_1, 0x58, 32, W, Data signal of conv2_output_ftmap, </column>
                    <column name="s_axi_control">conv2_output_ftmap_2, 0x5c, 32, W, Data signal of conv2_output_ftmap, </column>
                    <column name="s_axi_control">conv3_weights_1, 0x64, 32, W, Data signal of conv3_weights, </column>
                    <column name="s_axi_control">conv3_weights_2, 0x68, 32, W, Data signal of conv3_weights, </column>
                    <column name="s_axi_control">conv3_biases_1, 0x70, 32, W, Data signal of conv3_biases, </column>
                    <column name="s_axi_control">conv3_biases_2, 0x74, 32, W, Data signal of conv3_biases, </column>
                    <column name="s_axi_control">output_ftmap_1, 0x7c, 32, W, Data signal of output_ftmap, </column>
                    <column name="s_axi_control">output_ftmap_2, 0x80, 32, W, Data signal of output_ftmap, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_ftmap">in, ap_fixed&lt;12 1 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="conv1_weights">in, ap_fixed&lt;12 1 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="conv1_biases">in, ap_fixed&lt;8 1 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="conv1_output_ftmap">inout, ap_fixed&lt;16 3 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="conv2_weights">in, ap_fixed&lt;18 1 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="conv2_biases">in, ap_fixed&lt;10 1 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="conv2_output_ftmap">inout, ap_fixed&lt;32 3 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="conv3_weights">in, ap_fixed&lt;18 1 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="conv3_biases">in, ap_fixed&lt;15 1 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="output_ftmap">out, ap_fixed&lt;24 3 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="input_ftmap">m_axi_i1, interface, , </column>
                    <column name="input_ftmap">s_axi_control, register, offset, name=input_ftmap_1 offset=0x10 range=32</column>
                    <column name="input_ftmap">s_axi_control, register, offset, name=input_ftmap_2 offset=0x14 range=32</column>
                    <column name="conv1_weights">m_axi_w1, interface, , </column>
                    <column name="conv1_weights">s_axi_control, register, offset, name=conv1_weights_1 offset=0x1c range=32</column>
                    <column name="conv1_weights">s_axi_control, register, offset, name=conv1_weights_2 offset=0x20 range=32</column>
                    <column name="conv1_biases">m_axi_gmem, interface, , </column>
                    <column name="conv1_biases">s_axi_control, register, offset, name=conv1_biases_1 offset=0x28 range=32</column>
                    <column name="conv1_biases">s_axi_control, register, offset, name=conv1_biases_2 offset=0x2c range=32</column>
                    <column name="conv1_output_ftmap">m_axi_i2, interface, , </column>
                    <column name="conv1_output_ftmap">s_axi_control, register, offset, name=conv1_output_ftmap_1 offset=0x34 range=32</column>
                    <column name="conv1_output_ftmap">s_axi_control, register, offset, name=conv1_output_ftmap_2 offset=0x38 range=32</column>
                    <column name="conv2_weights">m_axi_w2, interface, , </column>
                    <column name="conv2_weights">s_axi_control, register, offset, name=conv2_weights_1 offset=0x40 range=32</column>
                    <column name="conv2_weights">s_axi_control, register, offset, name=conv2_weights_2 offset=0x44 range=32</column>
                    <column name="conv2_biases">m_axi_gmem, interface, , </column>
                    <column name="conv2_biases">s_axi_control, register, offset, name=conv2_biases_1 offset=0x4c range=32</column>
                    <column name="conv2_biases">s_axi_control, register, offset, name=conv2_biases_2 offset=0x50 range=32</column>
                    <column name="conv2_output_ftmap">m_axi_i3, interface, , </column>
                    <column name="conv2_output_ftmap">s_axi_control, register, offset, name=conv2_output_ftmap_1 offset=0x58 range=32</column>
                    <column name="conv2_output_ftmap">s_axi_control, register, offset, name=conv2_output_ftmap_2 offset=0x5c range=32</column>
                    <column name="conv3_weights">m_axi_w3, interface, , </column>
                    <column name="conv3_weights">s_axi_control, register, offset, name=conv3_weights_1 offset=0x64 range=32</column>
                    <column name="conv3_weights">s_axi_control, register, offset, name=conv3_weights_2 offset=0x68 range=32</column>
                    <column name="conv3_biases">m_axi_gmem, interface, , </column>
                    <column name="conv3_biases">s_axi_control, register, offset, name=conv3_biases_1 offset=0x70 range=32</column>
                    <column name="conv3_biases">s_axi_control, register, offset, name=conv3_biases_2 offset=0x74 range=32</column>
                    <column name="output_ftmap">m_axi_o, interface, , </column>
                    <column name="output_ftmap">s_axi_control, register, offset, name=output_ftmap_1 offset=0x7c range=32</column>
                    <column name="output_ftmap">s_axi_control, register, offset, name=output_ftmap_2 offset=0x80 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_i1">read, 255, 16, anonymous, src/conv1.cpp:104:3</column>
                    <column name="m_axi_i2">write, 255, 16, anonymous, src/conv1.cpp:149:3</column>
                    <column name="m_axi_i2">read, 765, 16, BH, src/conv2.cpp:77:6</column>
                    <column name="m_axi_i3">write, 255, 32, anonymous, src/conv2.cpp:120:3</column>
                    <column name="m_axi_i3">read, 255, 32, , </column>
                    <column name="m_axi_o">write, 255, 32, anonymous, src/conv3.cpp:149:3</column>
                    <column name="m_axi_w1">read, 9, 16, anonymous, src/conv1.cpp:120:2</column>
                    <column name="m_axi_w2">read, 2048, 32, TILE_OUT, src/conv2.cpp:34:13</column>
                    <column name="m_axi_w3">read, 800, 32, WEIGHTI, src/conv3.cpp:119:11</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_i1">input_ftmap, src/conv1.cpp:99:32, read, Fail, , BH, src/conv1.cpp:87:6, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_i1">input_ftmap, src/conv1.cpp:100:52, read, Fail, , BH, src/conv1.cpp:87:6, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_i1">input_ftmap, src/conv1.cpp:104:3, read, Widen Fail, , anonymous, src/conv1.cpp:104:3, 214-307, Could not widen since type i16 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_i1">input_ftmap, src/conv1.cpp:104:3, read, Fail, , BH, src/conv1.cpp:87:6, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_i1">input_ftmap, src/conv1.cpp:104:3, read, Inferred, 255, anonymous, src/conv1.cpp:104:3, , </column>
                    <column name="m_axi_i2">input_ftmap, src/conv1.cpp:104:3, read, Widen Fail, , BH, src/conv2.cpp:77:6, 214-307, Could not widen since type i16 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_i2">input_ftmap, src/conv1.cpp:104:3, read, Fail, , LOAD_INPUT, src/conv2.cpp:76:14, 214-230, Stride is incompatible</column>
                    <column name="m_axi_i2">input_ftmap, src/conv1.cpp:104:3, islist read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read, Inferred, 765, BH, src/conv2.cpp:77:6, , </column>
                    <column name="m_axi_i2">output_ftmap, src/conv1.cpp:149:3, write, Widen Fail, , anonymous, src/conv1.cpp:149:3, 214-307, Could not widen since type i16 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_i2">output_ftmap, src/conv1.cpp:149:3, write, Inferred, 255, anonymous, src/conv1.cpp:149:3, , </column>
                    <column name="m_axi_i3">output_ftmap, src/conv1.cpp:104:3, write, Widen Fail, , anonymous, src/conv2.cpp:120:3, 214-307, Could not widen since type i32 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_i3">output_ftmap, src/conv1.cpp:104:3, write, Inferred, 255, anonymous, src/conv2.cpp:120:3, , </column>
                    <column name="m_axi_i3">output_ftmap, src/conv1.cpp:120:2, write, Widen Fail, , anonymous, src/conv2.cpp:120:3, 214-307, Could not widen since type i32 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_i3">output_ftmap, src/conv1.cpp:120:2, write, Inferred, 255, anonymous, src/conv2.cpp:120:3, , </column>
                    <column name="m_axi_i3">input_ftmap, src/conv3.cpp:99:32, read, Widen Fail, , , , 214-307, Could not widen since type i32 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_i3">input_ftmap, src/conv3.cpp:99:32, read, Fail, , LOADH, src/conv3.cpp:88:9, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_i3">input_ftmap, src/conv3.cpp:99:32, read, Inferred, 255, LOADH, src/conv3.cpp:88:9, , </column>
                    <column name="m_axi_i3">input_ftmap, src/conv3.cpp:100:52, read, Widen Fail, , , , 214-307, Could not widen since type i32 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_i3">input_ftmap, src/conv3.cpp:100:52, read, Fail, , LOADH, src/conv3.cpp:88:9, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_i3">input_ftmap, src/conv3.cpp:100:52, read, Inferred, 255, LOADH, src/conv3.cpp:88:9, , </column>
                    <column name="m_axi_o">output_ftmap, src/conv1.cpp:104:3, write, Widen Fail, , anonymous, src/conv3.cpp:149:3, 214-307, Could not widen since type i32 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_o">output_ftmap, src/conv1.cpp:104:3, write, Inferred, 255, anonymous, src/conv3.cpp:149:3, , </column>
                    <column name="m_axi_o">output_ftmap, src/conv1.cpp:120:2, write, Widen Fail, , anonymous, src/conv3.cpp:149:3, 214-307, Could not widen since type i32 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_o">output_ftmap, src/conv1.cpp:120:2, write, Inferred, 255, anonymous, src/conv3.cpp:149:3, , </column>
                    <column name="m_axi_w1">conv1_weights, src/conv1.cpp:120:2, read, Widen Fail, , anonymous, src/conv1.cpp:120:2, 214-307, Could not widen since type i16 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_w1">conv1_weights, src/conv1.cpp:120:2, read, Inferred, 9, anonymous, src/conv1.cpp:120:2, , </column>
                    <column name="m_axi_w1">conv1_weights, src/conv3.cpp:99:32, read, Widen Fail, , anonymous, src/conv1.cpp:120:2, 214-307, Could not widen since type i16 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_w1">conv1_weights, src/conv3.cpp:99:32, read, Inferred, 9, anonymous, src/conv1.cpp:120:2, , </column>
                    <column name="m_axi_w1">conv1_weights, src/conv3.cpp:100:52, read, Widen Fail, , anonymous, src/conv1.cpp:120:2, 214-307, Could not widen since type i16 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_w1">conv1_weights, src/conv3.cpp:100:52, read, Inferred, 9, anonymous, src/conv1.cpp:120:2, , </column>
                    <column name="m_axi_w2">conv2_weights, src/conv2.cpp:34:13, read, Widen Fail, , , , , i24 allocated space contains padding. This is unsupported</column>
                    <column name="m_axi_w2">conv2_weights, src/conv2.cpp:34:13, read, Fail, , TILE_ROW, src/conv2.cpp:30:12, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_w2">conv2_weights, src/conv2.cpp:34:13, read, Inferred, 2048, TILE_OUT, src/conv2.cpp:34:13, , </column>
                    <column name="m_axi_w3">conv3_weights, src/conv3.cpp:119:11, read, Widen Fail, , anonymous, src/conv3.cpp:122:3, 214-307, Could not widen since type i32 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_w3">conv3_weights, src/conv3.cpp:119:11, read, Fail, , TILE_ROW, src/conv3.cpp:32:12, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_w3">conv3_weights, src/conv3.cpp:119:11, read, Inferred, 800, WEIGHTI, src/conv3.cpp:119:11, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="array_partition" location="src/conv1.cpp:17" status="valid" parentFunction="conv1" variable="output_fm_buffer" isDirective="0" options="variable=output_fm_buffer dim=3 type=block factor=2"/>
        <Pragma type="array_partition" location="src/conv1.cpp:20" status="valid" parentFunction="conv1" variable="input_fm_buffer" isDirective="0" options="variable=input_fm_buffer dim=3 type=block factor=3"/>
        <Pragma type="bind_storage" location="src/conv1.cpp:23" status="valid" parentFunction="conv1" variable="weight_buffer" isDirective="0" options="variable=weight_buffer type=RAM_2P impl=LUTRAM"/>
        <Pragma type="array_partition" location="src/conv1.cpp:24" status="valid" parentFunction="conv1" variable="weight_buffer" isDirective="0" options="variable=weight_buffer dim=1 type=cyclic factor=2"/>
        <Pragma type="array_partition" location="src/conv1.cpp:25" status="valid" parentFunction="conv1" variable="weight_buffer" isDirective="0" options="variable=weight_buffer dim=2 type=cyclic factor=2"/>
        <Pragma type="unroll" location="src/conv1.cpp:41" status="valid" parentFunction="conv1" variable="" isDirective="0" options="factor=3"/>
        <Pragma type="pipeline" location="src/conv1.cpp:42" status="valid" parentFunction="conv1" variable="" isDirective="0" options="II=51"/>
        <Pragma type="unroll" location="src/conv1.cpp:50" status="valid" parentFunction="conv1" variable="" isDirective="0" options="factor=3"/>
        <Pragma type="unroll" location="src/conv1.cpp:72" status="valid" parentFunction="clear_buffer_c1" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="pipeline" location="src/conv1.cpp:88" status="valid" parentFunction="load_input_buffer_c1" variable="" isDirective="0" options="OFF"/>
        <Pragma type="unroll" location="src/conv1.cpp:89" status="valid" parentFunction="load_input_buffer_c1" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="pipeline" location="src/conv1.cpp:117" status="valid" parentFunction="load_weight_buffer_c1" variable="" isDirective="0" options="OFF"/>
        <Pragma type="unroll" location="src/conv1.cpp:118" status="valid" parentFunction="load_weight_buffer_c1" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="unroll" location="src/conv1.cpp:135" status="valid" parentFunction="export_output_buffer_c1" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="pipeline" location="src/conv1.cpp:138" status="valid" parentFunction="export_output_buffer_c1" variable="" isDirective="0" options="II=2"/>
        <Pragma type="bind_storage" location="src/conv2.cpp:18" status="valid" parentFunction="conv2" variable="output_fm_buffer" isDirective="0" options="variable=output_fm_buffer type=RAM_T2P impl=BRAM"/>
        <Pragma type="array_partition" location="src/conv2.cpp:19" status="valid" parentFunction="conv2" variable="output_fm_buffer" isDirective="0" options="variable=output_fm_buffer dim=3 type=block factor=5"/>
        <Pragma type="array_partition" location="src/conv2.cpp:24" status="valid" parentFunction="conv2" variable="input_fm_buffer" isDirective="0" options="variable=input_fm_buffer dim=2 type=cyclic factor=2"/>
        <Pragma type="array_partition" location="src/conv2.cpp:25" status="valid" parentFunction="conv2" variable="input_fm_buffer" isDirective="0" options="variable=input_fm_buffer dim=3 type=block factor=5"/>
        <Pragma type="unroll" location="src/conv2.cpp:45" status="valid" parentFunction="conv2" variable="" isDirective="0" options="factor=5"/>
        <Pragma type="pipeline" location="src/conv2.cpp:46" status="valid" parentFunction="conv2" variable="" isDirective="0" options="II=10"/>
        <Pragma type="unroll" location="src/conv2.cpp:62" status="valid" parentFunction="clear_buffer_c2" variable="" isDirective="0" options="factor=3"/>
        <Pragma type="pipeline" location="src/conv2.cpp:78" status="valid" parentFunction="load_input_buffer_c2" variable="" isDirective="0" options="II=256"/>
        <Pragma type="unroll" location="src/conv2.cpp:108" status="valid" parentFunction="export_output_buffer_c2" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="pipeline" location="src/conv2.cpp:111" status="valid" parentFunction="export_output_buffer_c2" variable="" isDirective="0" options="II=2"/>
        <Pragma type="bind_storage" location="src/conv3.cpp:19" status="valid" parentFunction="conv3" variable="output_fm_buffer" isDirective="0" options="variable=output_fm_buffer type=RAM_T2P impl=BRAM"/>
        <Pragma type="array_partition" location="src/conv3.cpp:20" status="valid" parentFunction="conv3" variable="output_fm_buffer" isDirective="0" options="variable=output_fm_buffer dim=3 type=block factor=2"/>
        <Pragma type="array_partition" location="src/conv3.cpp:24" status="valid" parentFunction="conv3" variable="input_fm_buffer" isDirective="0" options="variable=input_fm_buffer dim=3 type=block factor=2"/>
        <Pragma type="unroll" location="src/conv3.cpp:44" status="valid" parentFunction="conv3" variable="" isDirective="0" options="factor=3"/>
        <Pragma type="pipeline" location="src/conv3.cpp:45" status="valid" parentFunction="conv3" variable="" isDirective="0" options="II=19"/>
        <Pragma type="unroll" location="src/conv3.cpp:51" status="valid" parentFunction="conv3" variable="" isDirective="0" options="factor=5"/>
        <Pragma type="unroll" location="src/conv3.cpp:73" status="valid" parentFunction="clear_buffer_c3" variable="" isDirective="0" options="factor=3"/>
        <Pragma type="pipeline" location="src/conv3.cpp:89" status="valid" parentFunction="load_input_buffer_c3" variable="" isDirective="0" options="II=256"/>
        <Pragma type="unroll" location="src/conv3.cpp:137" status="valid" parentFunction="export_output_buffer_c3" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="pipeline" location="src/conv3.cpp:140" status="valid" parentFunction="export_output_buffer_c3" variable="" isDirective="0" options="II=2"/>
        <Pragma type="interface" location="src/srcnn.cpp:24" status="valid" parentFunction="srcnn" variable="input_ftmap" isDirective="0" options="m_axi port=input_ftmap offset=slave depth=512 bundle=i1 max_read_burst_length=256 max_write_burst_length=256 max_widen_bitwidth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:25" status="valid" parentFunction="srcnn" variable="conv1_weights" isDirective="0" options="m_axi port=conv1_weights offset=slave depth=512 bundle=w1 max_read_burst_length=256 max_write_burst_length=256 max_widen_bitwidth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:26" status="valid" parentFunction="srcnn" variable="conv1_output_ftmap" isDirective="0" options="m_axi port=conv1_output_ftmap offset=slave depth=512 bundle=i2 max_read_burst_length=256 max_write_burst_length=256 max_widen_bitwidth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:27" status="valid" parentFunction="srcnn" variable="conv2_weights" isDirective="0" options="m_axi port=conv2_weights offset=slave depth=512 bundle=w2 max_read_burst_length=256 max_write_burst_length=256 max_widen_bitwidth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:28" status="valid" parentFunction="srcnn" variable="conv2_output_ftmap" isDirective="0" options="m_axi port=conv2_output_ftmap offset=slave depth=512 bundle=i3 max_read_burst_length=256 max_write_burst_length=256 max_widen_bitwidth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:29" status="valid" parentFunction="srcnn" variable="conv3_weights" isDirective="0" options="m_axi port=conv3_weights offset=slave depth=512 bundle=w3 max_read_burst_length=256 max_write_burst_length=256 max_widen_bitwidth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:30" status="valid" parentFunction="srcnn" variable="output_ftmap" isDirective="0" options="m_axi port=output_ftmap offset=slave depth=512 bundle=o max_read_burst_length=256 max_write_burst_length=256 max_widen_bitwidth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:31" status="valid" parentFunction="srcnn" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="interface" location="src/srcnn.cpp:34" status="valid" parentFunction="srcnn" variable="conv1_biases" isDirective="0" options="m_axi port=conv1_biases offset=slave depth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:35" status="valid" parentFunction="srcnn" variable="conv2_biases" isDirective="0" options="m_axi port=conv2_biases offset=slave depth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:36" status="valid" parentFunction="srcnn" variable="conv3_biases" isDirective="0" options="m_axi port=conv3_biases offset=slave depth=512"/>
    </PragmaReport>
</profile>

