TRACE::2022-06-10.16:06:27::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:27::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:27::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:30::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:30::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-10.16:06:31::SCWPlatform::Opened new HwDB with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:31::SCWWriter::formatted JSON is {
	"platformName":	"design_dijkstra_ram_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_dijkstra_ram_wrapper",
	"platHandOff":	"D:/projets/2020_2/project_DIJKSTRA/design_dijkstra_ram_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_dijkstra_ram_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-06-10.16:06:32::SCWWriter::formatted JSON is {
	"platformName":	"design_dijkstra_ram_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_dijkstra_ram_wrapper",
	"platHandOff":	"D:/projets/2020_2/project_DIJKSTRA/design_dijkstra_ram_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_dijkstra_ram_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_dijkstra_ram_wrapper",
	"systems":	[{
			"systemName":	"design_dijkstra_ram_wrapper",
			"systemDesc":	"design_dijkstra_ram_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_dijkstra_ram_wrapper"
		}]
}
TRACE::2022-06-10.16:06:32::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-06-10.16:06:32::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-10.16:06:32::SCWDomain:: Using the QEMU Data from install at  : D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-06-10.16:06:32::SCWDomain:: Using the QEMU args  from install at  : D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-06-10.16:06:32::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:32::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:32::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:32::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:32::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:32::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:32::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:32::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:32::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:32::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:32::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:32::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:32::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:32::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:32::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:32::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:32::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:32::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:32::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:32::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:32::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:32::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2022-06-10.16:06:32::SCWPlatform::Generating the sources  .
TRACE::2022-06-10.16:06:32::SCWBDomain::Generating boot domain sources.
TRACE::2022-06-10.16:06:32::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2022-06-10.16:06:32::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:32::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:32::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:32::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:32::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:32::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:32::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:32::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-10.16:06:32::SCWMssOS::No sw design opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:32::SCWMssOS::mss does not exists at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:32::SCWMssOS::Creating sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:32::SCWMssOS::Adding the swdes entry, created swdb D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:32::SCWMssOS::updating the scw layer changes to swdes at   D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:32::SCWMssOS::Writing mss at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:32::SCWMssOS::Completed writing the mss file at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-06-10.16:06:32::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-06-10.16:06:32::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-06-10.16:06:32::SCWBDomain::Completed writing the mss file at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-06-10.16:06:53::SCWPlatform::Generating sources Done.
TRACE::2022-06-10.16:06:53::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:53::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:53::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:53::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:53::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:53::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:53::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:53::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:53::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2022-06-10.16:06:53::SCWMssOS::Could not open the swdb for D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2022-06-10.16:06:53::SCWMssOS::Could not open the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2022-06-10.16:06:53::SCWMssOS::Cleared the swdb table entry
TRACE::2022-06-10.16:06:53::SCWMssOS::No sw design opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:53::SCWMssOS::mss exists loading the mss file  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:53::SCWMssOS::Opened the sw design from mss  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:53::SCWMssOS::Adding the swdes entry D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-06-10.16:06:53::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-10.16:06:53::SCWMssOS::Opened the sw design.  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:53::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-10.16:06:53::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-10.16:06:53::SCWMssOS::Commit changes completed.
TRACE::2022-06-10.16:06:53::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:53::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:53::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:53::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:53::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:53::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:53::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:53::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:53::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:53::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:53::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:53::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:53::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:53::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:53::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:53::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:53::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:53::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:53::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:53::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:53::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:53::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:53::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:53::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:53::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:53::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:53::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:53::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:53::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:53::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:53::SCWWriter::formatted JSON is {
	"platformName":	"design_dijkstra_ram_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_dijkstra_ram_wrapper",
	"platHandOff":	"D:/projets/2020_2/project_DIJKSTRA/design_dijkstra_ram_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_dijkstra_ram_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_dijkstra_ram_wrapper",
	"systems":	[{
			"systemName":	"design_dijkstra_ram_wrapper",
			"systemDesc":	"design_dijkstra_ram_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_dijkstra_ram_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e69c61b8795f478663a97203f9597699",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-06-10.16:06:53::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-10.16:06:53::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-10.16:06:53::SCWMssOS::Commit changes completed.
TRACE::2022-06-10.16:06:53::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:53::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:53::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:53::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:53::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:53::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:53::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:53::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:53::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:53::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:53::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:53::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:53::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:53::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:53::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:53::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:53::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:53::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:53::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:53::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:53::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:53::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:53::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:53::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:53::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:53::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:53::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:53::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:53::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:53::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:53::SCWWriter::formatted JSON is {
	"platformName":	"design_dijkstra_ram_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_dijkstra_ram_wrapper",
	"platHandOff":	"D:/projets/2020_2/project_DIJKSTRA/design_dijkstra_ram_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_dijkstra_ram_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_dijkstra_ram_wrapper",
	"systems":	[{
			"systemName":	"design_dijkstra_ram_wrapper",
			"systemDesc":	"design_dijkstra_ram_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_dijkstra_ram_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e69c61b8795f478663a97203f9597699",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-06-10.16:06:53::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-10.16:06:53::SCWDomain:: Using the QEMU Data from install at  : D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-06-10.16:06:53::SCWDomain:: Using the QEMU args  from install at  : D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-06-10.16:06:53::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:53::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:53::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:53::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:54::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:54::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:54::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:54::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:54::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:54::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:54::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:54::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:54::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:54::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:54::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:54::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:54::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:54::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:54::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:54::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:54::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:54::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:54::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:54::SCWMssOS::No sw design opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:54::SCWMssOS::mss does not exists at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:54::SCWMssOS::Creating sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:54::SCWMssOS::Adding the swdes entry, created swdb D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:54::SCWMssOS::updating the scw layer changes to swdes at   D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:54::SCWMssOS::Writing mss at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:54::SCWMssOS::Completed writing the mss file at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-06-10.16:06:54::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-06-10.16:06:54::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-06-10.16:06:54::SCWMssOS::Completed writing the mss file at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-06-10.16:06:54::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-06-10.16:06:56::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-10.16:06:56::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-10.16:06:56::SCWMssOS::Commit changes completed.
TRACE::2022-06-10.16:06:56::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-10.16:06:56::SCWMssOS::Running validate of swdbs.
KEYINFO::2022-06-10.16:06:56::SCWMssOS::Could not open the swdb for D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
KEYINFO::2022-06-10.16:06:56::SCWMssOS::Could not open the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss is not found

TRACE::2022-06-10.16:06:56::SCWMssOS::Cleared the swdb table entry
TRACE::2022-06-10.16:06:56::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-06-10.16:06:56::SCWMssOS::Writing the mss file completed D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:56::SCWMssOS::Commit changes completed.
TRACE::2022-06-10.16:06:56::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:56::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:56::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:56::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:56::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:56::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:56::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:56::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:56::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:56::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:56::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:56::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:56::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:56::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:56::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:56::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:56::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:56::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:56::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:56::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:56::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:56::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:56::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:56::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:56::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:56::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:56::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:56::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:56::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:56::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:56::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:56::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:56::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:56::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:56::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:56::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:56::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:56::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:56::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:56::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:56::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:56::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:56::SCWWriter::formatted JSON is {
	"platformName":	"design_dijkstra_ram_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_dijkstra_ram_wrapper",
	"platHandOff":	"D:/projets/2020_2/project_DIJKSTRA/design_dijkstra_ram_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_dijkstra_ram_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_dijkstra_ram_wrapper",
	"systems":	[{
			"systemName":	"design_dijkstra_ram_wrapper",
			"systemDesc":	"design_dijkstra_ram_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_dijkstra_ram_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e69c61b8795f478663a97203f9597699",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e4c125d82f100e5ed5116a8b47a96584",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-10.16:06:56::SCWPlatform::Started generating the artifacts platform design_dijkstra_ram_wrapper
TRACE::2022-06-10.16:06:56::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-10.16:06:56::SCWPlatform::Started generating the artifacts for system configuration design_dijkstra_ram_wrapper
LOG::2022-06-10.16:06:56::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-06-10.16:06:56::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-06-10.16:06:56::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-06-10.16:06:56::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-06-10.16:06:56::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-06-10.16:06:56::SCWSystem::Not a boot domain 
LOG::2022-06-10.16:06:56::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-06-10.16:06:56::SCWDomain::Generating domain artifcats
TRACE::2022-06-10.16:06:56::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-10.16:06:56::SCWMssOS::Copying the qemu file from  D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/export/design_dijkstra_ram_wrapper/sw/design_dijkstra_ram_wrapper/qemu/
TRACE::2022-06-10.16:06:56::SCWMssOS::Copying the qemu file from  D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/export/design_dijkstra_ram_wrapper/sw/design_dijkstra_ram_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-06-10.16:06:56::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-10.16:06:56::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:56::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:56::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:56::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:56::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:56::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:56::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:56::SCWMssOS::Completed writing the mss file at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-06-10.16:06:56::SCWMssOS::Mss edits present, copying mssfile into export location D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:56::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-10.16:06:56::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-10.16:06:56::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2022-06-10.16:06:56::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-10.16:06:56::SCWMssOS::Copying to export directory.
TRACE::2022-06-10.16:06:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-10.16:06:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-06-10.16:06:56::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-06-10.16:06:56::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-06-10.16:06:56::SCWSystem::Completed Processing the sysconfig design_dijkstra_ram_wrapper
LOG::2022-06-10.16:06:56::SCWPlatform::Completed generating the artifacts for system configuration design_dijkstra_ram_wrapper
TRACE::2022-06-10.16:06:56::SCWPlatform::Started preparing the platform 
TRACE::2022-06-10.16:06:56::SCWSystem::Writing the bif file for system config design_dijkstra_ram_wrapper
TRACE::2022-06-10.16:06:56::SCWSystem::dir created 
TRACE::2022-06-10.16:06:56::SCWSystem::Writing the bif 
TRACE::2022-06-10.16:06:56::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-10.16:06:56::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-10.16:06:56::SCWPlatform::Completed generating the platform
TRACE::2022-06-10.16:06:56::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-10.16:06:56::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-10.16:06:56::SCWMssOS::Commit changes completed.
TRACE::2022-06-10.16:06:56::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-10.16:06:56::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-10.16:06:56::SCWMssOS::Commit changes completed.
TRACE::2022-06-10.16:06:56::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:56::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:56::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:56::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:56::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:56::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:56::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:56::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:56::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:56::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:56::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:56::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:56::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:56::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:56::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:56::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:56::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:56::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:56::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:56::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:56::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:56::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:56::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:56::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:56::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:56::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:56::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:56::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:56::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:56::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:56::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:56::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:56::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:56::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:56::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:56::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:56::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:56::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:56::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:56::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:56::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:56::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:56::SCWWriter::formatted JSON is {
	"platformName":	"design_dijkstra_ram_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_dijkstra_ram_wrapper",
	"platHandOff":	"D:/projets/2020_2/project_DIJKSTRA/design_dijkstra_ram_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_dijkstra_ram_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_dijkstra_ram_wrapper",
	"systems":	[{
			"systemName":	"design_dijkstra_ram_wrapper",
			"systemDesc":	"design_dijkstra_ram_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_dijkstra_ram_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e69c61b8795f478663a97203f9597699",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e4c125d82f100e5ed5116a8b47a96584",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-10.16:06:56::SCWPlatform::updated the xpfm file.
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:57::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:57::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:57::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-10.16:06:57::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-10.16:06:57::SCWMssOS::Commit changes completed.
TRACE::2022-06-10.16:06:57::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-10.16:06:57::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-10.16:06:57::SCWMssOS::Commit changes completed.
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:57::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:57::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:57::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:57::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:57::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:57::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:57::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:57::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:57::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:57::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:57::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:57::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:57::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:57::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:57::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:57::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:57::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:57::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWWriter::formatted JSON is {
	"platformName":	"design_dijkstra_ram_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_dijkstra_ram_wrapper",
	"platHandOff":	"D:/projets/2020_2/project_DIJKSTRA/design_dijkstra_ram_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_dijkstra_ram_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_dijkstra_ram_wrapper",
	"systems":	[{
			"systemName":	"design_dijkstra_ram_wrapper",
			"systemDesc":	"design_dijkstra_ram_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_dijkstra_ram_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e69c61b8795f478663a97203f9597699",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e4c125d82f100e5ed5116a8b47a96584",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:57::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:57::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:57::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:57::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:57::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:57::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-10.16:06:57::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-10.16:06:57::SCWMssOS::Commit changes completed.
TRACE::2022-06-10.16:06:57::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-10.16:06:57::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-10.16:06:57::SCWMssOS::Commit changes completed.
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:57::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:57::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:57::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:57::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:57::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:57::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:57::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:57::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:57::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:57::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:57::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:57::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:57::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:57::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:57::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:57::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:57::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:57::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWWriter::formatted JSON is {
	"platformName":	"design_dijkstra_ram_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_dijkstra_ram_wrapper",
	"platHandOff":	"D:/projets/2020_2/project_DIJKSTRA/design_dijkstra_ram_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_dijkstra_ram_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_dijkstra_ram_wrapper",
	"systems":	[{
			"systemName":	"design_dijkstra_ram_wrapper",
			"systemDesc":	"design_dijkstra_ram_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_dijkstra_ram_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e69c61b8795f478663a97203f9597699",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e4c125d82f100e5ed5116a8b47a96584",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-10.16:06:57::SCWPlatform::Started generating the artifacts platform design_dijkstra_ram_wrapper
TRACE::2022-06-10.16:06:57::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-10.16:06:57::SCWPlatform::Started generating the artifacts for system configuration design_dijkstra_ram_wrapper
LOG::2022-06-10.16:06:57::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-06-10.16:06:57::SCWDomain::Generating domain artifcats
TRACE::2022-06-10.16:06:57::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-10.16:06:57::SCWMssOS::Copying the qemu file from  D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/export/design_dijkstra_ram_wrapper/sw/design_dijkstra_ram_wrapper/qemu/
TRACE::2022-06-10.16:06:57::SCWMssOS::Copying the qemu file from  D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/export/design_dijkstra_ram_wrapper/sw/design_dijkstra_ram_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-06-10.16:06:57::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:57::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:57::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:57::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWMssOS::Completed writing the mss file at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-06-10.16:06:57::SCWMssOS::Mss edits present, copying mssfile into export location D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-10.16:06:57::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-10.16:06:57::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-06-10.16:06:57::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-10.16:06:57::SCWMssOS::Copying to export directory.
TRACE::2022-06-10.16:06:57::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-10.16:06:57::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-06-10.16:06:57::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-06-10.16:06:57::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-06-10.16:06:57::SCWSystem::Completed Processing the sysconfig design_dijkstra_ram_wrapper
LOG::2022-06-10.16:06:57::SCWPlatform::Completed generating the artifacts for system configuration design_dijkstra_ram_wrapper
TRACE::2022-06-10.16:06:57::SCWPlatform::Started preparing the platform 
TRACE::2022-06-10.16:06:57::SCWSystem::Writing the bif file for system config design_dijkstra_ram_wrapper
TRACE::2022-06-10.16:06:57::SCWSystem::dir created 
TRACE::2022-06-10.16:06:57::SCWSystem::Writing the bif 
TRACE::2022-06-10.16:06:57::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-10.16:06:57::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-10.16:06:57::SCWPlatform::Completed generating the platform
TRACE::2022-06-10.16:06:57::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-10.16:06:57::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-10.16:06:57::SCWMssOS::Commit changes completed.
TRACE::2022-06-10.16:06:57::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-10.16:06:57::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-10.16:06:57::SCWMssOS::Commit changes completed.
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:57::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:57::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:57::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:57::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:57::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:57::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:57::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:57::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:57::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:57::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:57::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:57::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:57::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:57::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:57::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:06:57::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:06:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:06:57::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:06:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:06:57::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:06:57::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:06:57::SCWWriter::formatted JSON is {
	"platformName":	"design_dijkstra_ram_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_dijkstra_ram_wrapper",
	"platHandOff":	"D:/projets/2020_2/project_DIJKSTRA/design_dijkstra_ram_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_dijkstra_ram_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_dijkstra_ram_wrapper",
	"systems":	[{
			"systemName":	"design_dijkstra_ram_wrapper",
			"systemDesc":	"design_dijkstra_ram_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_dijkstra_ram_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e69c61b8795f478663a97203f9597699",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e4c125d82f100e5ed5116a8b47a96584",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-10.16:06:57::SCWPlatform::updated the xpfm file.
LOG::2022-06-10.16:09:46::SCWPlatform::Started generating the artifacts platform design_dijkstra_ram_wrapper
TRACE::2022-06-10.16:09:46::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-10.16:09:46::SCWPlatform::Started generating the artifacts for system configuration design_dijkstra_ram_wrapper
LOG::2022-06-10.16:09:46::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-06-10.16:09:46::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-06-10.16:09:46::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-06-10.16:09:46::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-06-10.16:09:46::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:09:46::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:09:46::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:09:46::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:09:46::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:09:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:09:46::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:09:46::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:09:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:09:46::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:09:46::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:09:46::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:09:46::SCWBDomain::Completed writing the mss file at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-06-10.16:09:46::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-10.16:09:46::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-06-10.16:09:46::SCWBDomain::System Command Ran  D:&  cd  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2022-06-10.16:09:47::SCWBDomain::make: Entering directory 'D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-06-10.16:09:47::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-06-10.16:09:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_5/src"

TRACE::2022-06-10.16:09:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-06-10.16:09:47::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-06-10.16:09:47::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-06-10.16:09:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-06-10.16:09:47::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-06-10.16:09:47::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2022-06-10.16:09:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-06-10.16:09:47::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-06-10.16:09:47::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-06-10.16:09:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-06-10.16:09:47::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-06-10.16:09:47::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-06-10.16:09:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-10.16:09:48::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-10.16:09:48::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/Dijkstra_algorithm_v1_0/src"

TRACE::2022-06-10.16:09:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/Dijkstra_algorithm_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2022-06-10.16:09:48::SCWBDomain::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2022-06-10.16:09:48::SCWBDomain::i=hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2022-06-10.16:09:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-06-10.16:09:48::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-06-10.16:09:48::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2022-06-10.16:09:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-06-10.16:09:48::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-06-10.16:09:48::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2022-06-10.16:09:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-10.16:09:48::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-10.16:09:48::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2022-06-10.16:09:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-10.16:09:49::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-10.16:09:49::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2022-06-10.16:09:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-10.16:09:49::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-10.16:09:49::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-06-10.16:09:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-06-10.16:09:49::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-06-10.16:09:49::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2022-06-10.16:09:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-10.16:09:49::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-10.16:09:49::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2022-06-10.16:09:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-06-10.16:09:49::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-06-10.16:09:49::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-10.16:09:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-06-10.16:09:50::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-06-10.16:09:50::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2022-06-10.16:09:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-06-10.16:09:51::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-06-10.16:09:51::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2022-06-10.16:09:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-06-10.16:09:51::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-06-10.16:09:51::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2022-06-10.16:09:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-10.16:09:52::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-10.16:09:52::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2022-06-10.16:09:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-10.16:09:52::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-10.16:09:52::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-06-10.16:09:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-10.16:09:52::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-10.16:09:52::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/Dijkstra_algorithm_v1_0/src"

TRACE::2022-06-10.16:09:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/Dijkstra_algorithm_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-06-10.16:09:52::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-06-10.16:09:52::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:52::SCWBDomain::"Compiling Dijkstra_algorithm..."

TRACE::2022-06-10.16:09:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-06-10.16:09:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-06-10.16:09:54::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-06-10.16:09:54::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-06-10.16:09:54::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2022-06-10.16:09:54::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2022-06-10.16:09:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_5/src"

TRACE::2022-06-10.16:09:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-06-10.16:09:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-06-10.16:09:54::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-06-10.16:09:54::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-06-10.16:09:54::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-06-10.16:09:54::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-06-10.16:09:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2022-06-10.16:09:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-06-10.16:09:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-06-10.16:09:54::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-06-10.16:09:54::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-06-10.16:09:54::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-06-10.16:09:54::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/Dijkstra_algorithm_v1_0/src"

TRACE::2022-06-10.16:09:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-10.16:09:54::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-10.16:09:54::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/Dijkstra_algorithm_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2022-06-10.16:09:54::SCWBDomain::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2022-06-10.16:09:54::SCWBDomain::i=hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2022-06-10.16:09:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-06-10.16:09:54::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-06-10.16:09:54::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2022-06-10.16:09:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-06-10.16:09:54::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-06-10.16:09:54::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2022-06-10.16:09:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2022-06-10.16:09:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-10.16:09:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-10.16:09:55::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-10.16:09:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-10.16:09:55::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-06-10.16:09:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-06-10.16:09:55::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-06-10.16:09:55::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2022-06-10.16:09:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2022-06-10.16:09:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-10.16:09:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-10.16:09:55::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-10.16:09:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-10.16:09:55::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2022-06-10.16:09:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-10.16:09:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2022-06-10.16:09:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2022-06-10.16:09:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-06-10.16:09:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2022-06-10.16:09:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-06-10.16:09:55::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-06-10.16:09:55::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-06-10.16:09:55::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-06-10.16:09:55::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-06-10.16:09:55::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-06-10.16:09:55::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-10.16:09:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-10.16:09:55::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2022-06-10.16:09:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-10.16:09:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-10.16:09:55::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-06-10.16:09:55::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-06-10.16:09:55::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-10.16:09:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-10.16:09:55::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_5/src"

TRACE::2022-06-10.16:09:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-06-10.16:09:55::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-06-10.16:09:55::SCWBDomain::les -g -Wall -Wextra"

TRACE::2022-06-10.16:09:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2022-06-10.16:09:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-06-10.16:09:55::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-06-10.16:09:55::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-06-10.16:09:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-06-10.16:09:55::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-06-10.16:09:55::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-06-10.16:09:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-06-10.16:09:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-06-10.16:09:55::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-06-10.16:09:55::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-06-10.16:09:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-06-10.16:09:55::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-06-10.16:09:55::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2022-06-10.16:09:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-06-10.16:09:55::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-06-10.16:09:55::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2022-06-10.16:09:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-06-10.16:09:55::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-06-10.16:09:55::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2022-06-10.16:09:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2022-06-10.16:09:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-06-10.16:09:55::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-06-10.16:09:55::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-06-10.16:09:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-06-10.16:09:55::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-06-10.16:09:55::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-06-10.16:09:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2022-06-10.16:09:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-06-10.16:09:55::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-06-10.16:09:55::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-06-10.16:09:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-06-10.16:09:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-06-10.16:09:55::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-06-10.16:09:55::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2022-06-10.16:09:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-06-10.16:09:55::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-06-10.16:09:55::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-06-10.16:09:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2022-06-10.16:09:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-10.16:09:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2022-06-10.16:09:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-06-10.16:09:55::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-06-10.16:09:55::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-06-10.16:09:55::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-06-10.16:09:55::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-06-10.16:09:55::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-06-10.16:09:55::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2022-06-10.16:09:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-06-10.16:09:55::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-06-10.16:09:55::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2022-06-10.16:09:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2022-06-10.16:09:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-06-10.16:09:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-06-10.16:09:56::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-06-10.16:09:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2022-06-10.16:09:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-06-10.16:09:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-06-10.16:09:56::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-06-10.16:10:02::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2022-06-10.16:10:02::SCWBDomain::make --no-print-directory archive

TRACE::2022-06-10.16:10:02::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-06-10.16:10:02::SCWBDomain::ortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0
TRACE::2022-06-10.16:10:02::SCWBDomain::/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_co
TRACE::2022-06-10.16:10:02::SCWBDomain::rtexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdma
TRACE::2022-06-10.16:10:02::SCWBDomain::ps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/
TRACE::2022-06-10.16:10:02::SCWBDomain::xdmaps_selftest.o ps7_cortexa9_0/lib/xbram_g.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xbram_sinit.o ps7_cortexa9_0/lib/
TRACE::2022-06-10.16:10:02::SCWBDomain::xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xemacps_
TRACE::2022-06-10.16:10:02::SCWBDomain::g.o ps7_cortexa9_0/lib/xbram_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0
TRACE::2022-06-10.16:10:02::SCWBDomain::/lib/xscuwdt.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/x
TRACE::2022-06-10.16:10:02::SCWBDomain::uartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/
TRACE::2022-06-10.16:10:02::SCWBDomain::lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/
TRACE::2022-06-10.16:10:02::SCWBDomain::asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_t
TRACE::2022-06-10.16:10:02::SCWBDomain::estcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xd
TRACE::2022-06-10.16:10:02::SCWBDomain::evcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xbram.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/
TRACE::2022-06-10.16:10:02::SCWBDomain::lib/xqspips_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/l
TRACE::2022-06-10.16:10:02::SCWBDomain::ib/xsdps_sinit.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortex
TRACE::2022-06-10.16:10:02::SCWBDomain::a9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_corte
TRACE::2022-06-10.16:10:02::SCWBDomain::xa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps
TRACE::2022-06-10.16:10:02::SCWBDomain::7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa
TRACE::2022-06-10.16:10:02::SCWBDomain::9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_int
TRACE::2022-06-10.16:10:02::SCWBDomain::r.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_testio.o ps
TRACE::2022-06-10.16:10:02::SCWBDomain::7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xil_mmu.o ps7_co
TRACE::2022-06-10.16:10:02::SCWBDomain::rtexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9
TRACE::2022-06-10.16:10:02::SCWBDomain::_0/lib/usleep.o ps7_cortexa9_0/lib/xbram_intr.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa
TRACE::2022-06-10.16:10:02::SCWBDomain::9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/
TRACE::2022-06-10.16:10:02::SCWBDomain::lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cort
TRACE::2022-06-10.16:10:02::SCWBDomain::exa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib
TRACE::2022-06-10.16:10:02::SCWBDomain::/fstat.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/
TRACE::2022-06-10.16:10:02::SCWBDomain::xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_corte
TRACE::2022-06-10.16:10:02::SCWBDomain::xa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xscugic.o ps7_c
TRACE::2022-06-10.16:10:02::SCWBDomain::ortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o

TRACE::2022-06-10.16:10:02::SCWBDomain::'Finished building libraries'

TRACE::2022-06-10.16:10:02::SCWBDomain::make: Leaving directory 'D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-06-10.16:10:02::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2022-06-10.16:10:02::SCWBDomain::exa9_0/include -I.

TRACE::2022-06-10.16:10:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-06-10.16:10:03::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-06-10.16:10:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-06-10.16:10:03::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-06-10.16:10:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2022-06-10.16:10:03::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-06-10.16:10:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-06-10.16:10:03::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-06-10.16:10:04::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2022-06-10.16:10:04::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-06-10.16:10:04::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-06-10.16:10:04::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-06-10.16:10:05::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-06-10.16:10:05::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-06-10.16:10:05::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-06-10.16:10:05::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-06-10.16:10:05::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2022-06-10.16:10:05::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2022-06-10.16:10:05::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-06-10.16:10:05::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-06-10.16:10:06::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2022-06-10.16:10:06::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-06-10.16:10:06::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o  pcap
TRACE::2022-06-10.16:10:06::SCWBDomain::.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-06-10.16:10:06::SCWBDomain::Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgc
TRACE::2022-06-10.16:10:06::SCWBDomain::c,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sections -Lz
TRACE::2022-06-10.16:10:06::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-06-10.16:10:07::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-06-10.16:10:07::SCWSystem::Not a boot domain 
LOG::2022-06-10.16:10:07::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-06-10.16:10:07::SCWDomain::Generating domain artifcats
TRACE::2022-06-10.16:10:07::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-10.16:10:07::SCWMssOS::Copying the qemu file from  D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/export/design_dijkstra_ram_wrapper/sw/design_dijkstra_ram_wrapper/qemu/
TRACE::2022-06-10.16:10:07::SCWMssOS::Copying the qemu file from  D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/export/design_dijkstra_ram_wrapper/sw/design_dijkstra_ram_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-06-10.16:10:07::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-10.16:10:07::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:10:07::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:10:07::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:10:07::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:10:07::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:10:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:10:07::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:10:07::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:10:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:10:07::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:10:07::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:10:07::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:10:07::SCWMssOS::Completed writing the mss file at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-06-10.16:10:07::SCWMssOS::Mss edits present, copying mssfile into export location D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:10:07::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-10.16:10:07::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-10.16:10:07::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-06-10.16:10:07::SCWMssOS::doing bsp build ... 
TRACE::2022-06-10.16:10:07::SCWMssOS::System Command Ran  D: & cd  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2022-06-10.16:10:07::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-10.16:10:07::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_5/src"

TRACE::2022-06-10.16:10:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-06-10.16:10:07::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-06-10.16:10:07::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:07::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-06-10.16:10:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-06-10.16:10:07::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-06-10.16:10:07::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:07::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2022-06-10.16:10:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-06-10.16:10:07::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-06-10.16:10:07::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-06-10.16:10:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-06-10.16:10:08::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-06-10.16:10:08::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-06-10.16:10:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-10.16:10:08::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-10.16:10:08::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/Dijkstra_algorithm_v1_0/src"

TRACE::2022-06-10.16:10:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/Dijkstra_algorithm_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2022-06-10.16:10:08::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2022-06-10.16:10:08::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2022-06-10.16:10:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-06-10.16:10:08::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-06-10.16:10:08::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2022-06-10.16:10:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-06-10.16:10:08::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-06-10.16:10:08::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2022-06-10.16:10:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-10.16:10:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-10.16:10:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2022-06-10.16:10:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-10.16:10:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-10.16:10:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2022-06-10.16:10:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-10.16:10:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-10.16:10:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-06-10.16:10:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-06-10.16:10:09::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-06-10.16:10:09::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2022-06-10.16:10:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-10.16:10:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-10.16:10:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2022-06-10.16:10:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-06-10.16:10:10::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-06-10.16:10:10::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-10.16:10:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-06-10.16:10:10::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-06-10.16:10:10::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2022-06-10.16:10:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-06-10.16:10:12::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-06-10.16:10:12::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2022-06-10.16:10:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-06-10.16:10:12::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-06-10.16:10:12::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2022-06-10.16:10:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-10.16:10:12::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-10.16:10:12::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/Dijkstra_algorithm_v1_0/src"

TRACE::2022-06-10.16:10:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/Dijkstra_algorithm_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-06-10.16:10:12::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-06-10.16:10:12::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:13::SCWMssOS::"Compiling Dijkstra_algorithm..."

TRACE::2022-06-10.16:10:13::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-06-10.16:10:13::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-10.16:10:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_5/src"

TRACE::2022-06-10.16:10:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-06-10.16:10:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-06-10.16:10:13::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-06-10.16:10:13::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-06-10.16:10:13::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-06-10.16:10:13::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-06-10.16:10:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-06-10.16:10:13::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-06-10.16:10:13::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2022-06-10.16:10:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/Dijkstra_algorithm_v1_0/src"

TRACE::2022-06-10.16:10:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-06-10.16:10:13::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-06-10.16:10:13::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/Dijkstra_algorithm_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2022-06-10.16:10:13::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2022-06-10.16:10:13::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2022-06-10.16:10:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-06-10.16:10:13::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-06-10.16:10:13::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2022-06-10.16:10:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-06-10.16:10:13::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-06-10.16:10:13::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-06-10.16:10:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-10.16:10:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-10.16:10:13::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2022-06-10.16:10:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-10.16:10:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-10.16:10:13::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2022-06-10.16:10:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2022-06-10.16:10:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-10.16:10:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-10.16:10:13::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2022-06-10.16:10:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-10.16:10:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-10.16:10:13::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-06-10.16:10:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-10.16:10:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-10.16:10:14::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-06-10.16:10:14::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-06-10.16:10:14::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2022-06-10.16:10:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-06-10.16:10:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-06-10.16:10:14::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2022-06-10.16:10:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-06-10.16:10:14::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-06-10.16:10:14::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2022-06-10.16:10:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-10.16:10:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-06-10.16:10:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-06-10.16:10:14::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-06-10.16:10:14::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-06-10.16:10:14::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2022-06-10.16:10:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-10.16:10:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-10.16:10:14::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_5/src"

TRACE::2022-06-10.16:10:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-06-10.16:10:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-06-10.16:10:14::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-06-10.16:10:14::SCWMssOS::les -g -Wall -Wextra"

TRACE::2022-06-10.16:10:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-06-10.16:10:14::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-06-10.16:10:14::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2022-06-10.16:10:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-06-10.16:10:14::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-06-10.16:10:14::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-06-10.16:10:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-06-10.16:10:14::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-06-10.16:10:14::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-06-10.16:10:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2022-06-10.16:10:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-06-10.16:10:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-06-10.16:10:14::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-06-10.16:10:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-06-10.16:10:14::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-06-10.16:10:14::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2022-06-10.16:10:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-06-10.16:10:14::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-06-10.16:10:14::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2022-06-10.16:10:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-06-10.16:10:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-06-10.16:10:14::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-06-10.16:10:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2022-06-10.16:10:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2022-06-10.16:10:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-06-10.16:10:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-06-10.16:10:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-06-10.16:10:14::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-06-10.16:10:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-06-10.16:10:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-06-10.16:10:14::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-06-10.16:10:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2022-06-10.16:10:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2022-06-10.16:10:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-06-10.16:10:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-06-10.16:10:14::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2022-06-10.16:10:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-06-10.16:10:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-06-10.16:10:14::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-06-10.16:10:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-10.16:10:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-06-10.16:10:14::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-06-10.16:10:14::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-06-10.16:10:14::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-06-10.16:10:14::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-06-10.16:10:14::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-06-10.16:10:14::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2022-06-10.16:10:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-06-10.16:10:14::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-06-10.16:10:14::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-06-10.16:10:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2022-06-10.16:10:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-06-10.16:10:15::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-06-10.16:10:15::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-06-10.16:10:20::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-06-10.16:10:20::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-10.16:10:21::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-06-10.16:10:21::SCWMssOS::ortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0
TRACE::2022-06-10.16:10:21::SCWMssOS::/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_co
TRACE::2022-06-10.16:10:21::SCWMssOS::rtexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdma
TRACE::2022-06-10.16:10:21::SCWMssOS::ps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/
TRACE::2022-06-10.16:10:21::SCWMssOS::xdmaps_selftest.o ps7_cortexa9_0/lib/xbram_g.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xbram_sinit.o ps7_cortexa9_0/lib/
TRACE::2022-06-10.16:10:21::SCWMssOS::xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xemacps_
TRACE::2022-06-10.16:10:21::SCWMssOS::g.o ps7_cortexa9_0/lib/xbram_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0
TRACE::2022-06-10.16:10:21::SCWMssOS::/lib/xscuwdt.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/x
TRACE::2022-06-10.16:10:21::SCWMssOS::uartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/
TRACE::2022-06-10.16:10:21::SCWMssOS::lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/
TRACE::2022-06-10.16:10:21::SCWMssOS::asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_t
TRACE::2022-06-10.16:10:21::SCWMssOS::estcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xd
TRACE::2022-06-10.16:10:21::SCWMssOS::evcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xbram.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/
TRACE::2022-06-10.16:10:21::SCWMssOS::lib/xqspips_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/l
TRACE::2022-06-10.16:10:21::SCWMssOS::ib/xsdps_sinit.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortex
TRACE::2022-06-10.16:10:21::SCWMssOS::a9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_corte
TRACE::2022-06-10.16:10:21::SCWMssOS::xa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps
TRACE::2022-06-10.16:10:21::SCWMssOS::7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa
TRACE::2022-06-10.16:10:21::SCWMssOS::9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_int
TRACE::2022-06-10.16:10:21::SCWMssOS::r.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_testio.o ps
TRACE::2022-06-10.16:10:21::SCWMssOS::7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xil_mmu.o ps7_co
TRACE::2022-06-10.16:10:21::SCWMssOS::rtexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9
TRACE::2022-06-10.16:10:21::SCWMssOS::_0/lib/usleep.o ps7_cortexa9_0/lib/xbram_intr.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa
TRACE::2022-06-10.16:10:21::SCWMssOS::9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/
TRACE::2022-06-10.16:10:21::SCWMssOS::lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cort
TRACE::2022-06-10.16:10:21::SCWMssOS::exa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib
TRACE::2022-06-10.16:10:21::SCWMssOS::/fstat.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/
TRACE::2022-06-10.16:10:21::SCWMssOS::xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_corte
TRACE::2022-06-10.16:10:21::SCWMssOS::xa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xscugic.o ps7_c
TRACE::2022-06-10.16:10:21::SCWMssOS::ortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o

TRACE::2022-06-10.16:10:21::SCWMssOS::'Finished building libraries'

TRACE::2022-06-10.16:10:21::SCWMssOS::Copying to export directory.
TRACE::2022-06-10.16:10:22::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-10.16:10:22::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-10.16:10:22::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-06-10.16:10:22::SCWSystem::Completed Processing the sysconfig design_dijkstra_ram_wrapper
LOG::2022-06-10.16:10:22::SCWPlatform::Completed generating the artifacts for system configuration design_dijkstra_ram_wrapper
TRACE::2022-06-10.16:10:22::SCWPlatform::Started preparing the platform 
TRACE::2022-06-10.16:10:22::SCWSystem::Writing the bif file for system config design_dijkstra_ram_wrapper
TRACE::2022-06-10.16:10:22::SCWSystem::dir created 
TRACE::2022-06-10.16:10:22::SCWSystem::Writing the bif 
TRACE::2022-06-10.16:10:22::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-10.16:10:22::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-10.16:10:22::SCWPlatform::Completed generating the platform
TRACE::2022-06-10.16:10:22::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:10:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-10.16:10:22::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-10.16:10:22::SCWMssOS::Commit changes completed.
TRACE::2022-06-10.16:10:22::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:10:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-10.16:10:22::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-10.16:10:22::SCWMssOS::Commit changes completed.
TRACE::2022-06-10.16:10:22::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:10:22::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:10:22::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:10:22::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:10:22::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:10:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:10:22::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:10:22::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:10:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:10:22::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:10:22::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:10:22::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:10:22::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:10:22::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:10:22::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:10:22::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:10:22::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:10:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:10:22::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:10:22::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:10:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:10:22::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:10:22::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:10:22::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:10:22::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:10:22::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:10:22::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:10:22::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:10:22::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:10:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:10:22::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:10:22::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:10:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:10:22::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:10:22::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:10:22::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-10.16:10:22::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:10:22::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:10:22::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:10:22::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:10:22::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:10:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:10:22::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:10:22::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:10:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:10:22::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:10:22::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:10:22::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:10:22::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:10:22::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:10:22::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:10:22::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:10:22::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:10:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:10:22::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:10:22::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:10:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:10:22::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:10:22::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:10:22::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:10:22::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:10:22::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:10:22::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:10:22::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:10:22::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:10:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:10:22::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:10:22::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:10:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:10:22::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:10:22::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:10:22::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:10:22::SCWWriter::formatted JSON is {
	"platformName":	"design_dijkstra_ram_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_dijkstra_ram_wrapper",
	"platHandOff":	"D:/projets/2020_2/project_DIJKSTRA/design_dijkstra_ram_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_dijkstra_ram_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_dijkstra_ram_wrapper",
	"systems":	[{
			"systemName":	"design_dijkstra_ram_wrapper",
			"systemDesc":	"design_dijkstra_ram_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_dijkstra_ram_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e69c61b8795f478663a97203f9597699",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e4c125d82f100e5ed5116a8b47a96584",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-10.16:10:22::SCWPlatform::updated the xpfm file.
TRACE::2022-06-10.16:10:22::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:10:22::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:10:22::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:10:22::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-10.16:10:22::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-10.16:10:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-10.16:10:22::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:10:22::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_0
TRACE::2022-06-10.16:10:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.16:10:22::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-10.16:10:22::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-10.16:10:22::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:00:59::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:00:59::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:00:59::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:00:59::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:00:59::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:00:59::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:00:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-13.10:01:01::SCWPlatform::Opened new HwDB with name design_dijkstra_ram_wrapper_3
TRACE::2022-06-13.10:01:01::SCWReader::Active system found as  design_dijkstra_ram_wrapper
TRACE::2022-06-13.10:01:01::SCWReader::Handling sysconfig design_dijkstra_ram_wrapper
TRACE::2022-06-13.10:01:01::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-13.10:01:01::SCWDomain:: Using the QEMU Data from install at  : D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-06-13.10:01:01::SCWDomain:: Using the QEMU args  from install at  : D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-06-13.10:01:01::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:01:01::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:01:01::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_3
TRACE::2022-06-13.10:01:01::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_3
TRACE::2022-06-13.10:01:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:01:01::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:01:01::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:01:01::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_3
TRACE::2022-06-13.10:01:01::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_3
TRACE::2022-06-13.10:01:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:01:01::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:01:01::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:01:01::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_3
TRACE::2022-06-13.10:01:01::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_3
TRACE::2022-06-13.10:01:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:01:01::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-06-13.10:01:01::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:01:01::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:01:01::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_3
TRACE::2022-06-13.10:01:01::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_3
TRACE::2022-06-13.10:01:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:01:01::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:01:01::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-13.10:01:01::SCWMssOS::No sw design opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:01:01::SCWMssOS::mss exists loading the mss file  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:01:01::SCWMssOS::Opened the sw design from mss  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:01:01::SCWMssOS::Adding the swdes entry D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-06-13.10:01:01::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-13.10:01:01::SCWMssOS::Opened the sw design.  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:01:01::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:01:01::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:01:01::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_3
TRACE::2022-06-13.10:01:01::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_3
TRACE::2022-06-13.10:01:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:01:01::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:01:01::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-13.10:01:01::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:01:01::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2022-06-13.10:01:01::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:01:01::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:01:01::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_3
TRACE::2022-06-13.10:01:01::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_3
TRACE::2022-06-13.10:01:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:01:01::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:01:01::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-13.10:01:01::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:01:01::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-06-13.10:01:01::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:01:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-13.10:01:01::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-13.10:01:01::SCWMssOS::Commit changes completed.
TRACE::2022-06-13.10:01:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-13.10:01:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-13.10:01:01::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:01:01::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:01:01::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_3
TRACE::2022-06-13.10:01:01::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_3
TRACE::2022-06-13.10:01:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:01:01::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:01:01::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-13.10:01:01::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:01:01::SCWReader::No isolation master present  
TRACE::2022-06-13.10:01:01::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-13.10:01:01::SCWDomain:: Using the QEMU Data from install at  : D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-06-13.10:01:01::SCWDomain:: Using the QEMU args  from install at  : D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-06-13.10:01:01::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:01:01::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:01:01::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_3
TRACE::2022-06-13.10:01:01::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_3
TRACE::2022-06-13.10:01:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:01:01::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:01:01::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:01:01::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_3
TRACE::2022-06-13.10:01:01::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_3
TRACE::2022-06-13.10:01:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:01:01::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:01:01::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:01:01::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_3
TRACE::2022-06-13.10:01:01::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_3
TRACE::2022-06-13.10:01:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:01:01::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:01:01::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-13.10:01:01::SCWMssOS::No sw design opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:01:01::SCWMssOS::mss exists loading the mss file  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:01:01::SCWMssOS::Opened the sw design from mss  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:01:01::SCWMssOS::Adding the swdes entry D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-06-13.10:01:01::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-13.10:01:01::SCWMssOS::Opened the sw design.  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:01:01::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:01:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-13.10:01:01::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-13.10:01:01::SCWMssOS::Commit changes completed.
TRACE::2022-06-13.10:01:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-13.10:01:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-13.10:01:01::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:01:01::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:01:01::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_3
TRACE::2022-06-13.10:01:01::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_3
TRACE::2022-06-13.10:01:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:01:01::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:01:01::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-13.10:01:01::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:01:01::SCWReader::No isolation master present  
TRACE::2022-06-13.10:01:12::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/tempdsa/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:12::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/tempdsa/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:12::SCWPlatform:: Platform location is D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/tempdsa
TRACE::2022-06-13.10:01:12::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/tempdsa/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:01:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:01:13::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-06-13.10:01:13::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:13::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:13::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:13::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:01:13::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:01:13::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_3
TRACE::2022-06-13.10:01:13::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_3
TRACE::2022-06-13.10:01:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:01:13::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:13::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:13::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:13::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:01:13::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:01:13::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_3
TRACE::2022-06-13.10:01:13::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_3
TRACE::2022-06-13.10:01:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:01:13::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:01:13::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-13.10:01:13::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:01:13::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/tempdsa/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:13::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/tempdsa/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:13::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/tempdsa/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:13::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/tempdsa
TRACE::2022-06-13.10:01:13::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/tempdsa/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:01:13::SCWPlatform::update - Opened existing hwdb design_dijkstra_ram_wrapper_4
TRACE::2022-06-13.10:01:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:01:13::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-06-13.10:01:13::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:13::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:13::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:13::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:01:13::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:01:13::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_3
TRACE::2022-06-13.10:01:13::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_3
TRACE::2022-06-13.10:01:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:01:13::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:13::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:13::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:13::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:01:13::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:01:13::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_3
TRACE::2022-06-13.10:01:13::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_3
TRACE::2022-06-13.10:01:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:01:13::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:01:13::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-13.10:01:13::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:01:13::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/tempdsa/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:13::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/tempdsa/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:13::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/tempdsa/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:13::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/tempdsa
TRACE::2022-06-13.10:01:13::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/tempdsa/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:01:13::SCWPlatform::update - Opened existing hwdb design_dijkstra_ram_wrapper_4
TRACE::2022-06-13.10:01:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:01:13::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:01:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-13.10:01:13::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-13.10:01:13::SCWMssOS::Commit changes completed.
TRACE::2022-06-13.10:01:13::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-06-13.10:01:13::SCWMssOS::Removing the swdes entry for  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:01:13::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:01:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-13.10:01:13::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-13.10:01:13::SCWMssOS::Commit changes completed.
TRACE::2022-06-13.10:01:13::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-06-13.10:01:13::SCWMssOS::Removing the swdes entry for  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:01:13::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:13::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:13::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:13::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:01:13::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:01:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-13.10:01:15::SCWPlatform::Opened new HwDB with name design_dijkstra_ram_wrapper_5
TRACE::2022-06-13.10:01:15::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:01:15::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-06-13.10:01:15::SCWMssOS::Writing the mss file completed D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:01:15::SCWMssOS::Commit changes completed.
TRACE::2022-06-13.10:01:15::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:01:15::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-06-13.10:01:15::SCWMssOS::Writing the mss file completed D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:01:15::SCWMssOS::Commit changes completed.
TRACE::2022-06-13.10:01:15::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:15::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:15::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:15::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:01:15::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:01:15::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_5
TRACE::2022-06-13.10:01:15::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_5
TRACE::2022-06-13.10:01:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:01:15::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:01:15::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-13.10:01:15::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:01:15::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:15::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:15::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:15::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:01:15::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:01:15::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_5
TRACE::2022-06-13.10:01:15::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_5
TRACE::2022-06-13.10:01:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:01:15::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:01:15::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-13.10:01:15::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:01:15::SCWWriter::formatted JSON is {
	"platformName":	"design_dijkstra_ram_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_dijkstra_ram_wrapper",
	"platHandOff":	"D:/projets/2020_2/project_DIJKSTRA/design_dijkstra_ram_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_dijkstra_ram_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_dijkstra_ram_wrapper",
	"systems":	[{
			"systemName":	"design_dijkstra_ram_wrapper",
			"systemDesc":	"design_dijkstra_ram_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_dijkstra_ram_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e69c61b8795f478663a97203f9597699",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e4c125d82f100e5ed5116a8b47a96584",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-13.10:01:44::SCWPlatform::Started generating the artifacts platform design_dijkstra_ram_wrapper
TRACE::2022-06-13.10:01:44::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-13.10:01:44::SCWPlatform::Started generating the artifacts for system configuration design_dijkstra_ram_wrapper
LOG::2022-06-13.10:01:44::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-06-13.10:01:44::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-06-13.10:01:44::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-06-13.10:01:44::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-06-13.10:01:44::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-06-13.10:01:44::SCWSystem::Not a boot domain 
LOG::2022-06-13.10:01:44::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-06-13.10:01:44::SCWDomain::Generating domain artifcats
TRACE::2022-06-13.10:01:44::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-13.10:01:44::SCWMssOS::Copying the qemu file from  D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/export/design_dijkstra_ram_wrapper/sw/design_dijkstra_ram_wrapper/qemu/
TRACE::2022-06-13.10:01:44::SCWMssOS::Copying the qemu file from  D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/export/design_dijkstra_ram_wrapper/sw/design_dijkstra_ram_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-06-13.10:01:44::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-13.10:01:44::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:44::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:44::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:44::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:01:44::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:01:44::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_5
TRACE::2022-06-13.10:01:44::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_5
TRACE::2022-06-13.10:01:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:01:44::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:01:44::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-13.10:01:44::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:01:44::SCWMssOS::Completed writing the mss file at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-06-13.10:01:44::SCWMssOS::Mss edits present, copying mssfile into export location D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:01:44::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-13.10:01:44::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-13.10:01:44::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2022-06-13.10:01:44::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-13.10:01:44::SCWMssOS::Copying to export directory.
TRACE::2022-06-13.10:01:46::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-13.10:01:46::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-13.10:01:46::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-06-13.10:01:46::SCWSystem::Completed Processing the sysconfig design_dijkstra_ram_wrapper
LOG::2022-06-13.10:01:46::SCWPlatform::Completed generating the artifacts for system configuration design_dijkstra_ram_wrapper
TRACE::2022-06-13.10:01:46::SCWPlatform::Started preparing the platform 
TRACE::2022-06-13.10:01:46::SCWSystem::Writing the bif file for system config design_dijkstra_ram_wrapper
TRACE::2022-06-13.10:01:46::SCWSystem::dir created 
TRACE::2022-06-13.10:01:46::SCWSystem::Writing the bif 
TRACE::2022-06-13.10:01:46::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-13.10:01:46::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-13.10:01:46::SCWPlatform::Completed generating the platform
TRACE::2022-06-13.10:01:46::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:01:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-13.10:01:46::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-13.10:01:46::SCWMssOS::Commit changes completed.
TRACE::2022-06-13.10:01:46::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:01:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-13.10:01:46::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-13.10:01:46::SCWMssOS::Commit changes completed.
TRACE::2022-06-13.10:01:46::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:46::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:46::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:46::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:01:46::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:01:46::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_5
TRACE::2022-06-13.10:01:46::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_5
TRACE::2022-06-13.10:01:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:01:46::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:01:46::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-13.10:01:46::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:01:46::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:46::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:46::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:46::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:01:46::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:01:46::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_5
TRACE::2022-06-13.10:01:46::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_5
TRACE::2022-06-13.10:01:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:01:46::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:01:46::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-13.10:01:46::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:01:46::SCWWriter::formatted JSON is {
	"platformName":	"design_dijkstra_ram_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_dijkstra_ram_wrapper",
	"platHandOff":	"D:/projets/2020_2/project_DIJKSTRA/design_dijkstra_ram_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_dijkstra_ram_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_dijkstra_ram_wrapper",
	"systems":	[{
			"systemName":	"design_dijkstra_ram_wrapper",
			"systemDesc":	"design_dijkstra_ram_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_dijkstra_ram_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e69c61b8795f478663a97203f9597699",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e4c125d82f100e5ed5116a8b47a96584",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-13.10:01:46::SCWPlatform::updated the xpfm file.
TRACE::2022-06-13.10:01:47::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:47::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:47::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:47::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:01:47::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:01:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:01:47::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_5
TRACE::2022-06-13.10:01:47::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_5
TRACE::2022-06-13.10:01:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:01:47::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:01:47::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-13.10:01:47::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:15:37::SCWPlatform::Clearing the existing platform
TRACE::2022-06-13.10:15:37::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-13.10:15:37::SCWBDomain::clearing the fsbl build
TRACE::2022-06-13.10:15:37::SCWMssOS::Removing the swdes entry for  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:15:37::SCWMssOS::Removing the swdes entry for  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:15:37::SCWSystem::Clearing the domains completed.
TRACE::2022-06-13.10:15:37::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-13.10:15:37::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:37::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:37::SCWPlatform:: Platform location is D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:15:37::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:15:37::SCWPlatform::Removing the HwDB with name D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:38::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:38::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:38::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:38::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:15:38::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:15:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-13.10:15:40::SCWPlatform::Opened new HwDB with name design_dijkstra_ram_wrapper_7
TRACE::2022-06-13.10:15:40::SCWReader::Active system found as  design_dijkstra_ram_wrapper
TRACE::2022-06-13.10:15:40::SCWReader::Handling sysconfig design_dijkstra_ram_wrapper
TRACE::2022-06-13.10:15:40::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-13.10:15:40::SCWDomain:: Using the QEMU Data from install at  : D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-06-13.10:15:40::SCWDomain:: Using the QEMU args  from install at  : D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-06-13.10:15:40::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:15:40::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:15:40::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_7
TRACE::2022-06-13.10:15:40::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_7
TRACE::2022-06-13.10:15:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:15:40::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:15:40::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:15:40::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_7
TRACE::2022-06-13.10:15:40::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_7
TRACE::2022-06-13.10:15:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:15:40::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:15:40::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:15:40::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_7
TRACE::2022-06-13.10:15:40::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_7
TRACE::2022-06-13.10:15:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:15:40::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-06-13.10:15:40::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:15:40::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:15:40::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_7
TRACE::2022-06-13.10:15:40::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_7
TRACE::2022-06-13.10:15:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:15:40::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:15:40::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-13.10:15:40::SCWMssOS::No sw design opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:15:40::SCWMssOS::mss exists loading the mss file  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:15:40::SCWMssOS::Opened the sw design from mss  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:15:40::SCWMssOS::Adding the swdes entry D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-06-13.10:15:40::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-13.10:15:40::SCWMssOS::Opened the sw design.  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:15:40::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:15:40::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:15:40::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_7
TRACE::2022-06-13.10:15:40::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_7
TRACE::2022-06-13.10:15:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:15:40::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:15:40::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-13.10:15:40::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:15:40::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2022-06-13.10:15:40::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:15:40::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:15:40::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_7
TRACE::2022-06-13.10:15:40::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_7
TRACE::2022-06-13.10:15:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:15:40::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:15:40::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-13.10:15:40::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:15:40::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-06-13.10:15:40::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:15:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-13.10:15:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-13.10:15:40::SCWMssOS::Commit changes completed.
TRACE::2022-06-13.10:15:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-13.10:15:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-13.10:15:40::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:15:40::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:15:40::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_7
TRACE::2022-06-13.10:15:40::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_7
TRACE::2022-06-13.10:15:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:15:40::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:15:40::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-13.10:15:40::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:15:40::SCWReader::No isolation master present  
TRACE::2022-06-13.10:15:40::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-13.10:15:40::SCWDomain:: Using the QEMU Data from install at  : D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-06-13.10:15:40::SCWDomain:: Using the QEMU args  from install at  : D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-06-13.10:15:40::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:15:40::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:15:40::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_7
TRACE::2022-06-13.10:15:40::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_7
TRACE::2022-06-13.10:15:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:15:40::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:15:40::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:15:40::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_7
TRACE::2022-06-13.10:15:40::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_7
TRACE::2022-06-13.10:15:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:15:40::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:15:40::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:15:40::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_7
TRACE::2022-06-13.10:15:40::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_7
TRACE::2022-06-13.10:15:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:15:40::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:15:40::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-13.10:15:40::SCWMssOS::No sw design opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:15:40::SCWMssOS::mss exists loading the mss file  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:15:40::SCWMssOS::Opened the sw design from mss  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:15:40::SCWMssOS::Adding the swdes entry D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-06-13.10:15:40::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-13.10:15:40::SCWMssOS::Opened the sw design.  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:15:40::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:15:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-13.10:15:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-13.10:15:40::SCWMssOS::Commit changes completed.
TRACE::2022-06-13.10:15:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-13.10:15:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-13.10:15:40::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:15:40::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:15:40::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_7
TRACE::2022-06-13.10:15:40::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_7
TRACE::2022-06-13.10:15:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:15:40::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:15:40::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-13.10:15:40::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:15:40::SCWReader::No isolation master present  
TRACE::2022-06-13.10:15:44::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/tempdsa/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:44::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/tempdsa/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:44::SCWPlatform:: Platform location is D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/tempdsa
TRACE::2022-06-13.10:15:44::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/tempdsa/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:15:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:15:45::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-06-13.10:15:45::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:45::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:45::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:45::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:15:45::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:15:45::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_7
TRACE::2022-06-13.10:15:45::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_7
TRACE::2022-06-13.10:15:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:15:45::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:45::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:45::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:45::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:15:46::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:15:46::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_7
TRACE::2022-06-13.10:15:46::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_7
TRACE::2022-06-13.10:15:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:15:46::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:15:46::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-13.10:15:46::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:15:46::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/tempdsa/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:46::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/tempdsa/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:46::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/tempdsa/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:46::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/tempdsa
TRACE::2022-06-13.10:15:46::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/tempdsa/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:15:46::SCWPlatform::update - Opened existing hwdb design_dijkstra_ram_wrapper_8
TRACE::2022-06-13.10:15:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:15:46::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-06-13.10:15:46::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:46::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:46::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:46::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:15:46::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:15:46::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_7
TRACE::2022-06-13.10:15:46::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_7
TRACE::2022-06-13.10:15:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:15:46::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:46::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:46::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:46::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:15:46::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:15:46::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_7
TRACE::2022-06-13.10:15:46::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_7
TRACE::2022-06-13.10:15:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:15:46::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:15:46::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-13.10:15:46::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:15:46::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/tempdsa/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:46::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/tempdsa/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:46::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/tempdsa/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:46::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/tempdsa
TRACE::2022-06-13.10:15:46::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/tempdsa/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:15:46::SCWPlatform::update - Opened existing hwdb design_dijkstra_ram_wrapper_8
TRACE::2022-06-13.10:15:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:15:46::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:15:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-13.10:15:46::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-13.10:15:46::SCWMssOS::Commit changes completed.
TRACE::2022-06-13.10:15:46::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-06-13.10:15:46::SCWMssOS::Removing the swdes entry for  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:15:46::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:15:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-13.10:15:46::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-13.10:15:46::SCWMssOS::Commit changes completed.
TRACE::2022-06-13.10:15:46::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-06-13.10:15:46::SCWMssOS::Removing the swdes entry for  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:15:46::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:46::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:46::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:46::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:15:46::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:15:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-13.10:15:47::SCWPlatform::Opened new HwDB with name design_dijkstra_ram_wrapper_9
TRACE::2022-06-13.10:15:47::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:15:47::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-06-13.10:15:47::SCWMssOS::Writing the mss file completed D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:15:47::SCWMssOS::Commit changes completed.
TRACE::2022-06-13.10:15:47::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:15:47::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-06-13.10:15:47::SCWMssOS::Writing the mss file completed D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:15:47::SCWMssOS::Commit changes completed.
TRACE::2022-06-13.10:15:47::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:47::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:47::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:47::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:15:47::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:15:47::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_9
TRACE::2022-06-13.10:15:47::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_9
TRACE::2022-06-13.10:15:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:15:47::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:15:47::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-13.10:15:47::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:15:47::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:47::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:47::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:47::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:15:47::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:15:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:15:47::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_9
TRACE::2022-06-13.10:15:47::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_9
TRACE::2022-06-13.10:15:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:15:47::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:15:47::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-13.10:15:47::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:15:47::SCWWriter::formatted JSON is {
	"platformName":	"design_dijkstra_ram_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_dijkstra_ram_wrapper",
	"platHandOff":	"D:/projets/2020_2/project_DIJKSTRA/design_dijkstra_ram_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_dijkstra_ram_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_dijkstra_ram_wrapper",
	"systems":	[{
			"systemName":	"design_dijkstra_ram_wrapper",
			"systemDesc":	"design_dijkstra_ram_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_dijkstra_ram_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e69c61b8795f478663a97203f9597699",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e4c125d82f100e5ed5116a8b47a96584",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-13.10:16:01::SCWPlatform::Started generating the artifacts platform design_dijkstra_ram_wrapper
TRACE::2022-06-13.10:16:01::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-13.10:16:01::SCWPlatform::Started generating the artifacts for system configuration design_dijkstra_ram_wrapper
LOG::2022-06-13.10:16:01::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-06-13.10:16:01::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-06-13.10:16:01::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-06-13.10:16:01::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-06-13.10:16:01::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-06-13.10:16:01::SCWSystem::Not a boot domain 
LOG::2022-06-13.10:16:01::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-06-13.10:16:01::SCWDomain::Generating domain artifcats
TRACE::2022-06-13.10:16:01::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-13.10:16:01::SCWMssOS::Copying the qemu file from  D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/export/design_dijkstra_ram_wrapper/sw/design_dijkstra_ram_wrapper/qemu/
TRACE::2022-06-13.10:16:01::SCWMssOS::Copying the qemu file from  D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/export/design_dijkstra_ram_wrapper/sw/design_dijkstra_ram_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-06-13.10:16:01::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-13.10:16:01::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:16:01::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:16:01::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:16:01::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:16:01::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:16:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:16:01::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_9
TRACE::2022-06-13.10:16:01::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_9
TRACE::2022-06-13.10:16:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:16:01::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:16:01::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-13.10:16:01::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:16:01::SCWMssOS::Completed writing the mss file at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-06-13.10:16:01::SCWMssOS::Mss edits present, copying mssfile into export location D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:16:01::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-13.10:16:01::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-13.10:16:01::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2022-06-13.10:16:01::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-13.10:16:01::SCWMssOS::Copying to export directory.
TRACE::2022-06-13.10:16:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-13.10:16:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-13.10:16:03::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-06-13.10:16:03::SCWSystem::Completed Processing the sysconfig design_dijkstra_ram_wrapper
LOG::2022-06-13.10:16:03::SCWPlatform::Completed generating the artifacts for system configuration design_dijkstra_ram_wrapper
TRACE::2022-06-13.10:16:03::SCWPlatform::Started preparing the platform 
TRACE::2022-06-13.10:16:03::SCWSystem::Writing the bif file for system config design_dijkstra_ram_wrapper
TRACE::2022-06-13.10:16:03::SCWSystem::dir created 
TRACE::2022-06-13.10:16:03::SCWSystem::Writing the bif 
TRACE::2022-06-13.10:16:03::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-13.10:16:03::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-13.10:16:03::SCWPlatform::Completed generating the platform
TRACE::2022-06-13.10:16:03::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:16:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-13.10:16:03::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-13.10:16:03::SCWMssOS::Commit changes completed.
TRACE::2022-06-13.10:16:03::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:16:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-13.10:16:03::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-13.10:16:03::SCWMssOS::Commit changes completed.
TRACE::2022-06-13.10:16:03::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:16:03::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:16:03::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:16:03::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:16:03::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:16:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:16:03::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_9
TRACE::2022-06-13.10:16:03::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_9
TRACE::2022-06-13.10:16:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:16:03::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:16:03::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-13.10:16:03::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-13.10:16:03::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:16:03::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:16:03::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:16:03::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:16:03::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:16:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:16:03::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_9
TRACE::2022-06-13.10:16:03::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_9
TRACE::2022-06-13.10:16:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:16:03::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:16:03::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-13.10:16:03::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:16:03::SCWWriter::formatted JSON is {
	"platformName":	"design_dijkstra_ram_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_dijkstra_ram_wrapper",
	"platHandOff":	"D:/projets/2020_2/project_DIJKSTRA/design_dijkstra_ram_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_dijkstra_ram_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_dijkstra_ram_wrapper",
	"systems":	[{
			"systemName":	"design_dijkstra_ram_wrapper",
			"systemDesc":	"design_dijkstra_ram_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_dijkstra_ram_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e69c61b8795f478663a97203f9597699",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e4c125d82f100e5ed5116a8b47a96584",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-13.10:16:03::SCWPlatform::updated the xpfm file.
TRACE::2022-06-13.10:16:04::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:16:04::SCWPlatform::DSA given D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:16:04::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:16:04::SCWPlatform::DSA directory D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw
TRACE::2022-06-13.10:16:04::SCWPlatform:: Platform Path D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/hw/design_dijkstra_ram_wrapper.xsa
TRACE::2022-06-13.10:16:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-06-13.10:16:04::SCWPlatform::Trying to set the existing hwdb with name design_dijkstra_ram_wrapper_9
TRACE::2022-06-13.10:16:04::SCWPlatform::Opened existing hwdb design_dijkstra_ram_wrapper_9
TRACE::2022-06-13.10:16:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-13.10:16:04::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-13.10:16:04::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-13.10:16:04::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_DIJKSTRA/vitis_ram/design_dijkstra_ram_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
