xload _0_0std_0_0cells_0_0INVX1
box 0 0 30 70
label prboundary
box 19 19 20 21
paint ndiffusion
box 20 20 20 20
label "Y" right ndiffusion
box 19 39 20 41
paint pdiffusion
box 20 40 20 40
label "Y" right pdiffusion
box 17 19 19 21
paint ndiffusion
box 18 20 18 20
label "Y" right ndiffusion
box 17 39 19 41
paint pdiffusion
box 18 40 18 40
label "Y" right pdiffusion
box 20 51 21 53
paint polysilicon
box 21 52 21 52
label "A" right polysilicon
box 17 52 18 53
paint polysilicon
box 18 53 18 53
label "A" right polysilicon
box 17 53 21 54
paint polysilicon
box 18 54 18 54
label "A" right polysilicon
box 14 17 20 19
paint ndiffusion
box 15 18 15 18
label "Y" right ndiffusion
box 14 19 17 21
paint ndiffusion
box 15 20 15 20
label "Y" right ndiffusion
box 14 21 20 22
paint ndiffusion
box 15 22 15 22
label "Y" right ndiffusion
box 9 18 12 20
paint ndiffusion
box 10 19 10 19
label "GND" right ndiffusion
box 14 38 20 39
paint pdiffusion
box 15 39 15 39
label "Y" right pdiffusion
box 14 39 17 41
paint pdiffusion
box 15 40 15 40
label "Y" right pdiffusion
box 14 41 20 46
paint pdiffusion
box 15 42 15 42
label "Y" right pdiffusion
box 9 43 12 45
paint pdiffusion
box 10 44 10 44
label "Vdd" right pdiffusion
box 18 51 20 53
paint polysilicon
box 19 52 19 52
label "A" right polysilicon
box 12 14 14 17
paint polysilicon
box 13 15 13 15
label "A" right polysilicon
box 12 17 14 22
paint ntransistor
box 13 18 13 18
label "A" right ntransistor
box 7 18 9 20
paint ndiffusion
box 8 19 8 19
label "GND" right ndiffusion
box 12 22 14 38
paint polysilicon
box 13 23 13 23
label "A" right polysilicon
box 12 38 14 46
paint ptransistor
box 13 39 13 39
label "A" right ptransistor
box 7 43 9 45
paint pdiffusion
box 8 44 8 44
label "Vdd" right pdiffusion
box 12 46 14 50
paint polysilicon
box 13 47 13 47
label "A" right polysilicon
box 12 50 21 51
paint polysilicon
box 13 51 13 51
label "A" right polysilicon
box 12 51 18 52
paint polysilicon
box 13 52 13 52
label "A" right polysilicon
box 6 17 12 18
paint ndiffusion
box 7 18 7 18
label "GND" right ndiffusion
box 6 18 7 20
paint ndiffusion
box 7 19 7 19
label "GND" right ndiffusion
box 6 20 12 22
paint ndiffusion
box 7 21 7 21
label "GND" right ndiffusion
box 6 38 12 43
paint pdiffusion
box 7 39 7 39
label "Vdd" right pdiffusion
box 6 43 7 45
paint pdiffusion
box 7 44 7 44
label "Vdd" right pdiffusion
box 6 45 12 46
paint pdiffusion
box 7 46 7 46
label "Vdd" right pdiffusion
box 18 51 20 53
paint polycontact
box 19 52 19 52
label "A" right polycontact
box 17 19 19 21
paint ndcontact
box 18 20 18 20
label "Y" right ndcontact
box 17 39 19 41
paint pdcontact
box 18 40 18 40
label "Y" right pdcontact
box 7 18 9 20
paint ndcontact
box 8 19 8 19
label "GND" right ndcontact
box 7 43 9 45
paint pdcontact
box 8 44 8 44
label "Vdd" right pdcontact
box 19 19 20 21
paint m1
box 20 20 20 20
label "Y" right m1
port class output
port make
box 19 39 20 41
paint m1
box 20 40 20 40
label "Y" right m1
port class output
port make
box 17 19 19 21
paint m1
box 18 20 18 20
label "Y" right m1
port class output
port make
box 17 22 20 26
paint m1
box 18 23 18 23
label "Y" right m1
port class output
port make
box 17 26 27 29
paint m1
box 18 27 18 27
label "Y" right m1
port class output
port make
box 17 29 20 38
paint m1
box 18 30 18 30
label "Y" right m1
port class output
port make
box 17 39 19 41
paint m1
box 18 40 18 40
label "Y" right m1
port class output
port make
box 20 51 21 53
paint m1
box 21 52 21 52
label "A" right m1
port class input
port make
box 16 18 20 19
paint m1
box 17 19 17 19
label "Y" right m1
port class output
port make
box 16 19 17 21
paint m1
box 17 20 17 20
label "Y" right m1
port class output
port make
box 16 21 20 22
paint m1
box 17 22 17 22
label "Y" right m1
port class output
port make
box 16 38 20 39
paint m1
box 17 39 17 39
label "Y" right m1
port class output
port make
box 16 39 17 41
paint m1
box 17 40 17 40
label "Y" right m1
port class output
port make
box 16 41 20 42
paint m1
box 17 42 17 42
label "Y" right m1
port class output
port make
box 10 43 11 46
paint m1
box 11 44 11 44
label "Vdd" right m1
box 18 51 20 53
paint m1
box 19 52 19 52
label "A" right m1
port class input
port make
box 18 54 21 60
paint m1
box 19 55 19 55
label "A" right m1
port class input
port make
box 9 43 10 45
paint m1
box 10 44 10 44
label "Vdd" right m1
box 17 50 21 51
paint m1
box 18 51 18 51
label "A" right m1
port class input
port make
box 17 51 18 53
paint m1
box 18 52 18 52
label "A" right m1
port class input
port make
box 17 53 21 54
paint m1
box 18 54 18 54
label "A" right m1
port class input
port make
box 9 17 10 20
paint m1
box 10 18 10 18
label "GND" right m1
box 7 18 9 20
paint m1
box 8 19 8 19
label "GND" right m1
box 7 43 9 45
paint m1
box 8 44 8 44
label "Vdd" right m1
box 7 45 10 46
paint m1
box 8 46 8 46
label "Vdd" right m1
box 6 17 9 18
paint m1
box 7 18 7 18
label "GND" right m1
box 6 18 7 20
paint m1
box 7 19 7 19
label "GND" right m1
box 6 42 11 43
paint m1
box 7 43 7 43
label "Vdd" right m1
box 6 43 7 46
paint m1
box 7 44 7 44
label "Vdd" right m1
box 6 46 11 47
paint m1
box 7 47 7 47
label "Vdd" right m1
box 5 16 10 17
paint m1
box 6 17 6 17
label "GND" right m1
box 5 17 6 20
paint m1
box 6 18 6 18
label "GND" right m1
box 5 20 10 21
paint m1
box 6 21 6 21
label "GND" right m1
box 9 43 10 45
paint v1
box 10 44 10 44
label "Vdd" right v1
box 7 18 9 20
paint v1
box 8 19 8 19
label "GND" right v1
box 7 43 9 45
paint v1
box 8 44 8 44
label "Vdd" right v1
box 7 45 10 46
paint v1
box 8 46 8 46
label "Vdd" right v1
box 6 17 9 18
paint v1
box 7 18 7 18
label "GND" right v1
box 6 18 7 20
paint v1
box 7 19 7 19
label "GND" right v1
box 10 43 11 46
paint m2
box 11 44 11 44
label "Vdd" right m2
box 9 43 10 45
paint m2
box 10 44 10 44
label "Vdd" right m2
box 9 17 10 20
paint m2
box 10 18 10 18
label "GND" right m2
box 7 18 9 20
paint m2
box 8 19 8 19
label "GND" right m2
box 7 43 9 45
paint m2
box 8 44 8 44
label "Vdd" right m2
box 7 45 10 46
paint m2
box 8 46 8 46
label "Vdd" right m2
box 6 17 9 18
paint m2
box 7 18 7 18
label "GND" right m2
box 6 18 7 20
paint m2
box 7 19 7 19
label "GND" right m2
box 6 42 11 43
paint m2
box 7 43 7 43
label "Vdd" right m2
box 6 43 7 46
paint m2
box 7 44 7 44
label "Vdd" right m2
box 6 46 11 60
paint m2
box 7 47 7 47
label "Vdd" right m2
box 5 10 10 17
paint m2
box 6 11 6 11
label "GND" right m2
box 5 17 6 20
paint m2
box 6 18 6 18
label "GND" right m2
box 5 20 10 21
paint m2
box 6 21 6 21
label "GND" right m2
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
