cfe884e5c76e924ea77e7e361a0594f77934f1e0
Fix I$ flushing.
diff --git a/src/cache/icache.sv b/src/cache/icache.sv
index 3009fc2..7db85db 100644
--- a/src/cache/icache.sv
+++ b/src/cache/icache.sv
@@ -104,7 +104,7 @@ assign cache_miss = ~(|hit) & pipe_read;
 
 
 // stall signals
-assign ibus.stall = (state_d != IDLE) & pipe_read & ~ibus.flush_2;
+assign ibus.stall = ~((state == IDLE || state == FINISH) & ~cache_miss) & pipe_read;
 
 // send rddata next cycle
 logic [SET_ASSOC-1:0] pipe_hit;
@@ -195,7 +195,7 @@ always_comb begin
 	state_d = state;
 	unique case(state)
 		IDLE, FINISH:
-			if(cache_miss)
+			if(cache_miss & ~ibus.flush_2)
 				state_d = WAIT_AXI_READY;
 			else state_d = IDLE;
 		WAIT_AXI_READY:
@@ -225,7 +225,7 @@ always_ff @(posedge clk) begin
 		line_recv[burst_cnt] <= axi_resp.rdata;
 	end
 
-	if(rst || ibus.flush_2) begin
+	if(rst) begin
 		state     <= IDLE;
 		burst_cnt <= '0;
 	end else begin
@@ -238,7 +238,7 @@ always_ff @(posedge clk) begin
 	if(rst) begin
 		pipe_addr <= '0;
 		pipe_read <= 1'b0;
-	end else if(~ibus.stall) begin
+	end else if(~ibus.stall || ibus.flush_2) begin
 		pipe_read <= ibus.read & ~ibus.flush_1;
 		pipe_addr <= ibus.address;
 	end