<?xml version="1.0" encoding="UTF-8"?>
<All_Bram_Infos>
    <Ucode>01010110</Ucode>
    <AL_PHY_ERAM>
        <INST_1>
            <rid>0X0000004F</rid>
            <wid>0X0000004F</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>DTCM/ramread0_syn_39</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>DTCM/ramread0_syn_32</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_1>
        <INST_2>
            <rid>0X00000043</rid>
            <wid>0X00000043</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>DTCM/ramread0_syn_45</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>DTCM/ramread0_syn_32</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>4096</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_2>
        <INST_3>
            <rid>0X00000050</rid>
            <wid>0X00000050</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>DTCM/ramread0_syn_51</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>DTCM/ramread0_syn_32</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>8192</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_3>
        <INST_4>
            <rid>0X00000044</rid>
            <wid>0X00000044</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>DTCM/ramread0_syn_57</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>DTCM/ramread0_syn_32</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>12288</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_4>
        <INST_5>
            <rid>0X0000004B</rid>
            <wid>0X0000004B</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>DTCM/ramread0_syn_63</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>DTCM/ramread0_syn_32</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>5</data_offset>
                <depth>16384</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>127</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_5>
        <INST_6>
            <rid>0X0000004E</rid>
            <wid>0X0000004E</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>DTCM/ramread0_syn_65</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>DTCM/ramread0_syn_32</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>6</data_offset>
                <depth>16384</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>127</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_6>
        <INST_7>
            <rid>0X0000004C</rid>
            <wid>0X0000004C</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>DTCM/ramread0_syn_67</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>DTCM/ramread0_syn_32</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>7</data_offset>
                <depth>16384</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>127</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_7>
        <INST_8>
            <rid>0X00000030</rid>
            <wid>0X00000030</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>DTCM/ramread0_syn_70</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>DTCM/ramread0_syn_34</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_8>
        <INST_9>
            <rid>0X00000045</rid>
            <wid>0X00000045</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>DTCM/ramread0_syn_76</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>DTCM/ramread0_syn_34</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>4096</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_9>
        <INST_10>
            <rid>0X0000022F</rid>
            <wid>0X0000022F</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>DTCM/ramread0_syn_82</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>DTCM/ramread0_syn_34</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>8192</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_10>
        <INST_11>
            <rid>0X00000046</rid>
            <wid>0X00000046</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>DTCM/ramread0_syn_88</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>DTCM/ramread0_syn_34</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>12288</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_11>
        <INST_12>
            <rid>0X00000051</rid>
            <wid>0X00000051</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>DTCM/ramread0_syn_94</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>DTCM/ramread0_syn_34</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>5</data_offset>
                <depth>16384</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>127</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_12>
        <INST_13>
            <rid>0X00000052</rid>
            <wid>0X00000052</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>DTCM/ramread0_syn_96</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>DTCM/ramread0_syn_34</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>6</data_offset>
                <depth>16384</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>127</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_13>
        <INST_14>
            <rid>0X00000053</rid>
            <wid>0X00000053</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>DTCM/ramread0_syn_98</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>DTCM/ramread0_syn_34</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>7</data_offset>
                <depth>16384</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>127</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_14>
        <INST_15>
            <rid>0X00000031</rid>
            <wid>0X00000031</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>DTCM/ramread0_syn_101</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>DTCM/ramread0_syn_36</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_15>
        <INST_16>
            <rid>0X0000002E</rid>
            <wid>0X0000002E</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>DTCM/ramread0_syn_107</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>DTCM/ramread0_syn_36</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>4096</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_16>
        <INST_17>
            <rid>0X00000032</rid>
            <wid>0X00000032</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>DTCM/ramread0_syn_113</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>DTCM/ramread0_syn_36</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>8192</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_17>
        <INST_18>
            <rid>0X0000002F</rid>
            <wid>0X0000002F</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>DTCM/ramread0_syn_119</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>DTCM/ramread0_syn_36</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>12288</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_18>
        <INST_19>
            <rid>0X0000002C</rid>
            <wid>0X0000002C</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>DTCM/ramread0_syn_125</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>DTCM/ramread0_syn_36</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>5</data_offset>
                <depth>16384</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>127</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_19>
        <INST_20>
            <rid>0X0000004A</rid>
            <wid>0X0000004A</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>DTCM/ramread0_syn_127</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>DTCM/ramread0_syn_36</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>6</data_offset>
                <depth>16384</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>127</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_20>
        <INST_21>
            <rid>0X0000002D</rid>
            <wid>0X0000002D</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>DTCM/ramread0_syn_129</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>DTCM/ramread0_syn_36</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>7</data_offset>
                <depth>16384</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>127</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_21>
        <INST_22>
            <rid>0X00000041</rid>
            <wid>0X00000041</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>DTCM/ramread0_syn_132</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>DTCM/ramread0_syn_38</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_22>
        <INST_23>
            <rid>0X00000040</rid>
            <wid>0X00000040</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>DTCM/ramread0_syn_138</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>DTCM/ramread0_syn_38</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>4096</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_23>
        <INST_24>
            <rid>0X00000042</rid>
            <wid>0X00000042</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>DTCM/ramread0_syn_144</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>DTCM/ramread0_syn_38</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>8192</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_24>
        <INST_25>
            <rid>0X00000033</rid>
            <wid>0X00000033</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>DTCM/ramread0_syn_150</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>DTCM/ramread0_syn_38</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>12288</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_25>
        <INST_26>
            <rid>0X00000047</rid>
            <wid>0X00000047</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>DTCM/ramread0_syn_156</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>DTCM/ramread0_syn_38</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>5</data_offset>
                <depth>16384</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>127</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_26>
        <INST_27>
            <rid>0X0000004D</rid>
            <wid>0X0000004D</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>DTCM/ramread0_syn_158</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>DTCM/ramread0_syn_38</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>6</data_offset>
                <depth>16384</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>127</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_27>
        <INST_28>
            <rid>0X00000049</rid>
            <wid>0X00000049</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>DTCM/ramread0_syn_160</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>DTCM/ramread0_syn_38</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>7</data_offset>
                <depth>16384</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>127</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_28>
        <INST_29>
            <rid>0X00000444</rid>
            <wid>0X00000444</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>ITCM/ramread0_syn_39</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>ITCM/ramread0_syn_32</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_29>
        <INST_30>
            <rid>0X00000433</rid>
            <wid>0X00000433</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>ITCM/ramread0_syn_45</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>ITCM/ramread0_syn_32</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>4096</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_30>
        <INST_31>
            <rid>0X00000443</rid>
            <wid>0X00000443</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>ITCM/ramread0_syn_51</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>ITCM/ramread0_syn_32</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>8192</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_31>
        <INST_32>
            <rid>0X00000440</rid>
            <wid>0X00000440</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>ITCM/ramread0_syn_57</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>ITCM/ramread0_syn_32</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>12288</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_32>
        <INST_33>
            <rid>0X00000441</rid>
            <wid>0X00000441</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>ITCM/ramread0_syn_63</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>ITCM/ramread0_syn_32</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>5</data_offset>
                <depth>16384</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>127</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_33>
        <INST_34>
            <rid>0X00000431</rid>
            <wid>0X00000431</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>ITCM/ramread0_syn_65</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>ITCM/ramread0_syn_32</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>6</data_offset>
                <depth>16384</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>127</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_34>
        <INST_35>
            <rid>0X00000432</rid>
            <wid>0X00000432</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>ITCM/ramread0_syn_67</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>ITCM/ramread0_syn_32</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>7</data_offset>
                <depth>16384</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>127</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_35>
        <INST_36>
            <rid>0X00000242</rid>
            <wid>0X00000242</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>ITCM/ramread0_syn_70</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>ITCM/ramread0_syn_34</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_36>
        <INST_37>
            <rid>0X00000233</rid>
            <wid>0X00000233</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>ITCM/ramread0_syn_76</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>ITCM/ramread0_syn_34</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>4096</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_37>
        <INST_38>
            <rid>0X00000243</rid>
            <wid>0X00000243</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>ITCM/ramread0_syn_82</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>ITCM/ramread0_syn_34</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>8192</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_38>
        <INST_39>
            <rid>0X00000231</rid>
            <wid>0X00000231</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>ITCM/ramread0_syn_88</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>ITCM/ramread0_syn_34</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>12288</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_39>
        <INST_40>
            <rid>0X00000445</rid>
            <wid>0X00000445</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>ITCM/ramread0_syn_94</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>ITCM/ramread0_syn_34</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>5</data_offset>
                <depth>16384</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>127</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_40>
        <INST_41>
            <rid>0X00000446</rid>
            <wid>0X00000446</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>ITCM/ramread0_syn_96</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>ITCM/ramread0_syn_34</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>6</data_offset>
                <depth>16384</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>127</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_41>
        <INST_42>
            <rid>0X00000442</rid>
            <wid>0X00000442</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>ITCM/ramread0_syn_98</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>ITCM/ramread0_syn_34</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>7</data_offset>
                <depth>16384</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>127</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_42>
        <INST_43>
            <rid>0X00000244</rid>
            <wid>0X00000244</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>ITCM/ramread0_syn_101</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>ITCM/ramread0_syn_36</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_43>
        <INST_44>
            <rid>0X00000246</rid>
            <wid>0X00000246</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>ITCM/ramread0_syn_107</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>ITCM/ramread0_syn_36</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>4096</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_44>
        <INST_45>
            <rid>0X00000245</rid>
            <wid>0X00000245</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>ITCM/ramread0_syn_113</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>ITCM/ramread0_syn_36</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>8192</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_45>
        <INST_46>
            <rid>0X00000247</rid>
            <wid>0X00000247</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>ITCM/ramread0_syn_119</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>ITCM/ramread0_syn_36</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>12288</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_46>
        <INST_47>
            <rid>0X00000448</rid>
            <wid>0X00000448</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>ITCM/ramread0_syn_125</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>ITCM/ramread0_syn_36</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>5</data_offset>
                <depth>16384</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>127</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_47>
        <INST_48>
            <rid>0X0000042A</rid>
            <wid>0X0000042A</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>ITCM/ramread0_syn_127</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>ITCM/ramread0_syn_36</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>6</data_offset>
                <depth>16384</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>127</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_48>
        <INST_49>
            <rid>0X00000447</rid>
            <wid>0X00000447</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>ITCM/ramread0_syn_129</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>ITCM/ramread0_syn_36</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>7</data_offset>
                <depth>16384</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>127</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_49>
        <INST_50>
            <rid>0X00000230</rid>
            <wid>0X00000230</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>ITCM/ramread0_syn_132</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>ITCM/ramread0_syn_38</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_50>
        <INST_51>
            <rid>0X0000022C</rid>
            <wid>0X0000022C</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>ITCM/ramread0_syn_138</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>ITCM/ramread0_syn_38</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>4096</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_51>
        <INST_52>
            <rid>0X00000232</rid>
            <wid>0X00000232</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>ITCM/ramread0_syn_144</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>ITCM/ramread0_syn_38</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>8192</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_52>
        <INST_53>
            <rid>0X0000022D</rid>
            <wid>0X0000022D</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>ITCM/ramread0_syn_150</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>ITCM/ramread0_syn_38</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>12288</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_53>
        <INST_54>
            <rid>0X0000042E</rid>
            <wid>0X0000042E</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>ITCM/ramread0_syn_156</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>ITCM/ramread0_syn_38</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>5</data_offset>
                <depth>16384</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>127</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_54>
        <INST_55>
            <rid>0X0000042F</rid>
            <wid>0X0000042F</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>ITCM/ramread0_syn_158</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>ITCM/ramread0_syn_38</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>6</data_offset>
                <depth>16384</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>127</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_55>
        <INST_56>
            <rid>0X00000430</rid>
            <wid>0X00000430</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>ITCM/ramread0_syn_160</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>ITCM/ramread0_syn_38</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>16384</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>7</data_offset>
                <depth>16384</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>127</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_56>
        <INST_57>
            <rid>0X00000026</rid>
            <wid>0X00000026</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_51</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_36</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>512</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>512</depth>
                <width>8</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>8</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>127</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_57>
        <INST_58>
            <rid>0X0000002A</rid>
            <wid>0X0000002A</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_60</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_38</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>512</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>512</depth>
                <width>8</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>8</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>127</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_58>
        <INST_59>
            <rid>0X00000027</rid>
            <wid>0X00000027</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_69</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_40</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>512</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>512</depth>
                <width>8</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>8</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>127</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_59>
        <INST_60>
            <rid>0X0000002B</rid>
            <wid>0X0000002B</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_78</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_42</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>512</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>512</depth>
                <width>8</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>8</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>127</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_60>
        <INST_61>
            <rid>0X00000024</rid>
            <wid>0X00000024</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_87</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_44</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>512</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>512</depth>
                <width>8</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>8</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>127</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_61>
        <INST_62>
            <rid>0X00000426</rid>
            <wid>0X00000426</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_96</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_46</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>512</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>512</depth>
                <width>8</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>8</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>127</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_62>
        <INST_63>
            <rid>0X00000025</rid>
            <wid>0X00000025</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_105</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_48</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>512</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>512</depth>
                <width>8</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>8</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>127</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_63>
        <INST_64>
            <rid>0X00000428</rid>
            <wid>0X00000428</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_114</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_50</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>512</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>512</depth>
                <width>8</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>8</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>127</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_64>
        <INST_65>
            <rid>0X00000006</rid>
            <wid>0X00000006</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread0_syn_7</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread0_syn_6</logic_name>
            <logic_width>128</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>128</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_65>
        <INST_66>
            <rid>0X00000405</rid>
            <wid>0X00000405</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread0_syn_48</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread0_syn_6</logic_name>
            <logic_width>128</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>40</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>128</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_66>
        <INST_67>
            <rid>0X00000005</rid>
            <wid>0X00000005</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread0_syn_89</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread0_syn_6</logic_name>
            <logic_width>128</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>80</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>128</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_67>
        <INST_68>
            <rid>0X00000004</rid>
            <wid>0X00000004</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread0_syn_130</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread0_syn_6</logic_name>
            <logic_width>128</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>120</data_offset>
                <depth>256</depth>
                <width>8</width>
                <num_section>1</num_section>
                <section_size>128</section_size>
                <width_per_section>8</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>127</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_68>
        <INST_69>
            <rid>0X00000020</rid>
            <wid>0X00000020</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread1_syn_7</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread1_syn_6</logic_name>
            <logic_width>128</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>128</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_69>
        <INST_70>
            <rid>0X00000010</rid>
            <wid>0X00000010</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread1_syn_48</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread1_syn_6</logic_name>
            <logic_width>128</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>40</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>128</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_70>
        <INST_71>
            <rid>0X0000000F</rid>
            <wid>0X0000000F</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread1_syn_89</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread1_syn_6</logic_name>
            <logic_width>128</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>80</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>128</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_71>
        <INST_72>
            <rid>0X0000000B</rid>
            <wid>0X0000000B</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread1_syn_130</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread1_syn_6</logic_name>
            <logic_width>128</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>120</data_offset>
                <depth>256</depth>
                <width>8</width>
                <num_section>1</num_section>
                <section_size>128</section_size>
                <width_per_section>8</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>127</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_72>
        <INST_73>
            <rid>0X00000021</rid>
            <wid>0X00000021</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread2_syn_7</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread2_syn_6</logic_name>
            <logic_width>128</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>128</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_73>
        <INST_74>
            <rid>0X00000022</rid>
            <wid>0X00000022</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread2_syn_48</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread2_syn_6</logic_name>
            <logic_width>128</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>40</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>128</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_74>
        <INST_75>
            <rid>0X00000023</rid>
            <wid>0X00000023</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread2_syn_89</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread2_syn_6</logic_name>
            <logic_width>128</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>80</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>128</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_75>
        <INST_76>
            <rid>0X00000028</rid>
            <wid>0X00000028</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread2_syn_130</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread2_syn_6</logic_name>
            <logic_width>128</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>120</data_offset>
                <depth>256</depth>
                <width>8</width>
                <num_section>1</num_section>
                <section_size>128</section_size>
                <width_per_section>8</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>127</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_76>
        <INST_77>
            <rid>0X00000210</rid>
            <wid>0X00000210</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread3_syn_7</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread3_syn_6</logic_name>
            <logic_width>128</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>128</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_77>
        <INST_78>
            <rid>0X00000211</rid>
            <wid>0X00000211</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread3_syn_48</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread3_syn_6</logic_name>
            <logic_width>128</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>40</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>128</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_78>
        <INST_79>
            <rid>0X00000212</rid>
            <wid>0X00000212</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread3_syn_89</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread3_syn_6</logic_name>
            <logic_width>128</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>80</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>128</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_79>
        <INST_80>
            <rid>0X00000411</rid>
            <wid>0X00000411</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread3_syn_130</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread3_syn_6</logic_name>
            <logic_width>128</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>120</data_offset>
                <depth>256</depth>
                <width>8</width>
                <num_section>1</num_section>
                <section_size>128</section_size>
                <width_per_section>8</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>127</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_80>
        <INST_81>
            <rid>0X00000011</rid>
            <wid>0X00000011</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread4_syn_7</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread4_syn_6</logic_name>
            <logic_width>128</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>128</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_81>
        <INST_82>
            <rid>0X00000012</rid>
            <wid>0X00000012</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread4_syn_48</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread4_syn_6</logic_name>
            <logic_width>128</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>40</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>128</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_82>
        <INST_83>
            <rid>0X00000013</rid>
            <wid>0X00000013</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread4_syn_89</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread4_syn_6</logic_name>
            <logic_width>128</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>80</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>128</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_83>
        <INST_84>
            <rid>0X00000213</rid>
            <wid>0X00000213</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread4_syn_130</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread4_syn_6</logic_name>
            <logic_width>128</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>120</data_offset>
                <depth>256</depth>
                <width>8</width>
                <num_section>1</num_section>
                <section_size>128</section_size>
                <width_per_section>8</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>127</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_84>
        <INST_85>
            <rid>0X0000000C</rid>
            <wid>0X0000000C</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread5_syn_7</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread5_syn_6</logic_name>
            <logic_width>128</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>128</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_85>
        <INST_86>
            <rid>0X0000000D</rid>
            <wid>0X0000000D</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread5_syn_48</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread5_syn_6</logic_name>
            <logic_width>128</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>40</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>128</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_86>
        <INST_87>
            <rid>0X0000000E</rid>
            <wid>0X0000000E</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread5_syn_89</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread5_syn_6</logic_name>
            <logic_width>128</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>80</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>128</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_87>
        <INST_88>
            <rid>0X0000020D</rid>
            <wid>0X0000020D</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread5_syn_130</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread5_syn_6</logic_name>
            <logic_width>128</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>120</data_offset>
                <depth>256</depth>
                <width>8</width>
                <num_section>1</num_section>
                <section_size>128</section_size>
                <width_per_section>8</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>127</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_88>
        <INST_89>
            <rid>0X00000029</rid>
            <wid>0X00000029</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread6_syn_7</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread6_syn_6</logic_name>
            <logic_width>128</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>128</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_89>
        <INST_90>
            <rid>0X00000003</rid>
            <wid>0X00000003</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread6_syn_48</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread6_syn_6</logic_name>
            <logic_width>128</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>40</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>128</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_90>
        <INST_91>
            <rid>0X00000403</rid>
            <wid>0X00000403</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread6_syn_89</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread6_syn_6</logic_name>
            <logic_width>128</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>80</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>128</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_91>
        <INST_92>
            <rid>0X0000000A</rid>
            <wid>0X0000000A</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread6_syn_130</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread6_syn_6</logic_name>
            <logic_width>128</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>120</data_offset>
                <depth>256</depth>
                <width>8</width>
                <num_section>1</num_section>
                <section_size>128</section_size>
                <width_per_section>8</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>127</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_92>
        <INST_93>
            <rid>0X00000008</rid>
            <wid>0X00000008</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread7_syn_7</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread7_syn_6</logic_name>
            <logic_width>128</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>128</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_93>
        <INST_94>
            <rid>0X00000009</rid>
            <wid>0X00000009</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread7_syn_48</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread7_syn_6</logic_name>
            <logic_width>128</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>40</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>128</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_94>
        <INST_95>
            <rid>0X00000007</rid>
            <wid>0X00000007</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread7_syn_89</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread7_syn_6</logic_name>
            <logic_width>128</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>80</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>128</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_95>
        <INST_96>
            <rid>0X00000424</rid>
            <wid>0X00000424</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread7_syn_130</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>PPU/u_topSpriteDraw/spriteTileRom_inst/ramread7_syn_6</logic_name>
            <logic_width>128</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>120</data_offset>
                <depth>256</depth>
                <width>8</width>
                <num_section>1</num_section>
                <section_size>128</section_size>
                <width_per_section>8</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>127</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_96>
        <INST_97>
            <rid>0X00000427</rid>
            <wid>0X00000427</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/ram_inst/ramread0_syn_9</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>1</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>1024</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>1</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>127</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_97>
        <INST_98>
            <rid>0X00000409</rid>
            <wid>0X00000409</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/ram_inst/ramread0_syn_9</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_98>
        <INST_99>
            <rid>0X0000040A</rid>
            <wid>0X0000040A</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/ram_inst/ramread0_syn_50</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>40</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_99>
        <INST_100>
            <rid>0X00000408</rid>
            <wid>0X00000408</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/ram_inst/ramread0_syn_91</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>80</data_offset>
                <depth>256</depth>
                <width>16</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>16</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>127</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_100>
        <INST_101>
            <rid>0X0000040D</rid>
            <wid>0X0000040D</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U_p2_data_fifo/cnnfifo2_u/ram_inst/ramread0_syn_9</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U_p2_data_fifo/cnnfifo2_u/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>16</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>256</depth>
                <width>16</width>
                <num_section>1</num_section>
                <section_size>16</section_size>
                <width_per_section>16</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>127</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_101>
        <INST_102>
            <rid>0X0000040C</rid>
            <wid>0X0000040C</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/weights_rom_u1/ramread0_syn_8</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/weights_rom_u1/ramread0_syn_7</logic_name>
            <logic_width>16</logic_width>
            <logic_depth>64</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>64</depth>
                <width>16</width>
                <num_section>1</num_section>
                <section_size>16</section_size>
                <width_per_section>16</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>127</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_102>
        <INST_103>
            <rid>0X00000425</rid>
            <wid>0X00000425</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/weights_rom_u3/ramread0_syn_8</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/weights_rom_u3/ramread0_syn_7</logic_name>
            <logic_width>16</logic_width>
            <logic_depth>64</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>64</depth>
                <width>16</width>
                <num_section>1</num_section>
                <section_size>16</section_size>
                <width_per_section>16</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>127</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_103>
        <INST_104>
            <rid>0X00000412</rid>
            <wid>0X00000412</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/weights_rom_u5/ramread0_syn_8</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/weights_rom_u5/ramread0_syn_7</logic_name>
            <logic_width>16</logic_width>
            <logic_depth>64</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>64</depth>
                <width>16</width>
                <num_section>1</num_section>
                <section_size>16</section_size>
                <width_per_section>16</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>127</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_104>
        <INST_105>
            <rid>0X00000406</rid>
            <wid>0X00000406</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/[0]$conv2linebuffer_U/ramread0_syn_9</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/[0]$conv2linebuffer_U/ramread0_syn_8</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>16</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>16</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_105>
        <INST_106>
            <rid>0X00000407</rid>
            <wid>0X00000407</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/[0]$conv2linebuffer_U/ramread0_syn_50</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/[0]$conv2linebuffer_U/ramread0_syn_8</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>16</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>40</data_offset>
                <depth>16</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_106>
        <INST_107>
            <rid>0X00000404</rid>
            <wid>0X00000404</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/[0]$conv2linebuffer_U/ramread0_syn_91</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/[0]$conv2linebuffer_U/ramread0_syn_8</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>16</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>80</data_offset>
                <depth>16</depth>
                <width>16</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>16</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>127</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_107>
        <INST_108>
            <rid>0X00000203</rid>
            <wid>0X00000203</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/[1]$conv2linebuffer_U/ramread0_syn_9</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/[1]$conv2linebuffer_U/ramread0_syn_8</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>16</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>16</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_108>
        <INST_109>
            <rid>0X00000204</rid>
            <wid>0X00000204</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/[1]$conv2linebuffer_U/ramread0_syn_50</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/[1]$conv2linebuffer_U/ramread0_syn_8</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>16</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>40</data_offset>
                <depth>16</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_109>
        <INST_110>
            <rid>0X00000402</rid>
            <wid>0X00000402</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/[1]$conv2linebuffer_U/ramread0_syn_91</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/[1]$conv2linebuffer_U/ramread0_syn_8</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>16</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>80</data_offset>
                <depth>16</depth>
                <width>16</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>16</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>127</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_110>
        <INST_111>
            <rid>0X00000202</rid>
            <wid>0X00000202</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/[2]$conv2linebuffer_U/ramread0_syn_9</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/[2]$conv2linebuffer_U/ramread0_syn_8</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>16</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>16</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_111>
        <INST_112>
            <rid>0X00000400</rid>
            <wid>0X00000400</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/[2]$conv2linebuffer_U/ramread0_syn_50</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/[2]$conv2linebuffer_U/ramread0_syn_8</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>16</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>40</data_offset>
                <depth>16</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_112>
        <INST_113>
            <rid>0X0000042B</rid>
            <wid>0X0000042B</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/[2]$conv2linebuffer_U/ramread0_syn_91</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/[2]$conv2linebuffer_U/ramread0_syn_8</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>16</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>80</data_offset>
                <depth>16</depth>
                <width>16</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>16</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>127</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_113>
        <INST_114>
            <rid>0X00000423</rid>
            <wid>0X00000423</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/[3]$conv2linebuffer_U/ramread0_syn_9</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/[3]$conv2linebuffer_U/ramread0_syn_8</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>16</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>16</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_114>
        <INST_115>
            <rid>0X00000002</rid>
            <wid>0X00000002</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/[3]$conv2linebuffer_U/ramread0_syn_50</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/[3]$conv2linebuffer_U/ramread0_syn_8</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>16</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>40</data_offset>
                <depth>16</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_115>
        <INST_116>
            <rid>0X00000001</rid>
            <wid>0X00000001</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/[3]$conv2linebuffer_U/ramread0_syn_91</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/[3]$conv2linebuffer_U/ramread0_syn_8</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>16</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>80</data_offset>
                <depth>16</depth>
                <width>16</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>16</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>127</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_116>
        <INST_117>
            <rid>0X0000020E</rid>
            <wid>0X0000020E</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/c2weights_rom_row0/ramread0_syn_7</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/c2weights_rom_row0/ramread0_syn_6</logic_name>
            <logic_width>400</logic_width>
            <logic_depth>128</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>128</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>400</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_117>
        <INST_118>
            <rid>0X0000020F</rid>
            <wid>0X0000020F</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/c2weights_rom_row0/ramread0_syn_48</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/c2weights_rom_row0/ramread0_syn_6</logic_name>
            <logic_width>400</logic_width>
            <logic_depth>128</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>40</data_offset>
                <depth>128</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>400</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_118>
        <INST_119>
            <rid>0X00000205</rid>
            <wid>0X00000205</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/c2weights_rom_row0/ramread0_syn_89</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/c2weights_rom_row0/ramread0_syn_6</logic_name>
            <logic_width>400</logic_width>
            <logic_depth>128</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>80</data_offset>
                <depth>128</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>400</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_119>
        <INST_120>
            <rid>0X0000020C</rid>
            <wid>0X0000020C</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/c2weights_rom_row0/ramread0_syn_130</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/c2weights_rom_row0/ramread0_syn_6</logic_name>
            <logic_width>400</logic_width>
            <logic_depth>128</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>120</data_offset>
                <depth>128</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>400</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_120>
        <INST_121>
            <rid>0X00000200</rid>
            <wid>0X00000200</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/c2weights_rom_row0/ramread0_syn_171</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/c2weights_rom_row0/ramread0_syn_6</logic_name>
            <logic_width>400</logic_width>
            <logic_depth>128</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>160</data_offset>
                <depth>128</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>400</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_121>
        <INST_122>
            <rid>0X00000201</rid>
            <wid>0X00000201</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/c2weights_rom_row0/ramread0_syn_212</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/c2weights_rom_row0/ramread0_syn_6</logic_name>
            <logic_width>400</logic_width>
            <logic_depth>128</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>200</data_offset>
                <depth>128</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>400</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_122>
        <INST_123>
            <rid>0X00000000</rid>
            <wid>0X00000000</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/c2weights_rom_row0/ramread0_syn_253</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/c2weights_rom_row0/ramread0_syn_6</logic_name>
            <logic_width>400</logic_width>
            <logic_depth>128</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>240</data_offset>
                <depth>128</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>400</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_123>
        <INST_124>
            <rid>0X00000401</rid>
            <wid>0X00000401</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/c2weights_rom_row0/ramread0_syn_294</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/c2weights_rom_row0/ramread0_syn_6</logic_name>
            <logic_width>400</logic_width>
            <logic_depth>128</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>280</data_offset>
                <depth>128</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>400</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_124>
        <INST_125>
            <rid>0X00000206</rid>
            <wid>0X00000206</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/c2weights_rom_row0/ramread0_syn_335</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/c2weights_rom_row0/ramread0_syn_6</logic_name>
            <logic_width>400</logic_width>
            <logic_depth>128</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>320</data_offset>
                <depth>128</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>400</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_125>
        <INST_126>
            <rid>0X00000207</rid>
            <wid>0X00000207</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/c2weights_rom_row0/ramread0_syn_376</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/c2weights_rom_row0/ramread0_syn_6</logic_name>
            <logic_width>400</logic_width>
            <logic_depth>128</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>360</data_offset>
                <depth>128</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>400</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_126>
        <INST_127>
            <rid>0X00000413</rid>
            <wid>0X00000413</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/fc1_u/fc1weights_rom_u/ramread0_syn_7</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/fc1_u/fc1weights_rom_u/ramread0_syn_6</logic_name>
            <logic_width>16</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>16</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_127>
        <INST_128>
            <rid>0X00000420</rid>
            <wid>0X00000420</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/fc1_u/fc1weights_rom_u/ramread0_syn_13</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/fc1_u/fc1weights_rom_u/ramread0_syn_6</logic_name>
            <logic_width>16</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>5</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>16</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_128>
        <INST_129>
            <rid>0X00000421</rid>
            <wid>0X00000421</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/fc1_u/fc1weights_rom_u/ramread0_syn_19</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/fc1_u/fc1weights_rom_u/ramread0_syn_6</logic_name>
            <logic_width>16</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>10</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>16</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_129>
        <INST_130>
            <rid>0X0000040E</rid>
            <wid>0X0000040E</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/fc1_u/fc1weights_rom_u/ramread0_syn_25</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/fc1_u/fc1weights_rom_u/ramread0_syn_6</logic_name>
            <logic_width>16</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>4096</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>16</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_130>
        <INST_131>
            <rid>0X0000040F</rid>
            <wid>0X0000040F</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/fc1_u/fc1weights_rom_u/ramread0_syn_31</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/fc1_u/fc1weights_rom_u/ramread0_syn_6</logic_name>
            <logic_width>16</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>4096</address_offset>
                <data_offset>5</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>16</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_131>
        <INST_132>
            <rid>0X00000410</rid>
            <wid>0X00000410</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/fc1_u/fc1weights_rom_u/ramread0_syn_37</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/fc1_u/fc1weights_rom_u/ramread0_syn_6</logic_name>
            <logic_width>16</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>4096</address_offset>
                <data_offset>10</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>16</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>127</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_132>
        <INST_133>
            <rid>0X00000422</rid>
            <wid>0X00000422</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/fc1_u/fc1weights_rom_u/ramread0_syn_43</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/fc1_u/fc1weights_rom_u/ramread0_syn_6</logic_name>
            <logic_width>16</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>15</data_offset>
                <depth>8192</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>16</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>127</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_133>
        <INST_134>
            <rid>0X0000040B</rid>
            <wid>0X0000040B</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/fc2_u/fc1weights_rom_u/ramread0_syn_8</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/conv_top_u/fc2_u/fc1weights_rom_u/ramread0_syn_7</logic_name>
            <logic_width>16</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>256</depth>
                <width>16</width>
                <num_section>1</num_section>
                <section_size>16</section_size>
                <width_per_section>16</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>127</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_134>
        <INST_135>
            <rid>0X00000429</rid>
            <wid>0X00000429</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/u_i2c_cfg/mux1_syn_2</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/u_i2c_cfg/mux1_syn_1</logic_name>
            <logic_width>24</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>256</depth>
                <width>24</width>
                <num_section>1</num_section>
                <section_size>24</section_size>
                <width_per_section>24</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>127</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_135>
        <INST_136>
            <rid>0X0000024D</rid>
            <wid>0X0000024D</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/ramread0_syn_9</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>16</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>1024</depth>
                <width>16</width>
                <num_section>1</num_section>
                <section_size>16</section_size>
                <width_per_section>16</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>127</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_136>
        <INST_137>
            <rid>0X00000048</rid>
            <wid>0X00000048</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/ram_inst/ramread0_syn_9</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>16</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>1024</depth>
                <width>16</width>
                <num_section>1</num_section>
                <section_size>16</section_size>
                <width_per_section>16</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>127</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_137>
    </AL_PHY_ERAM>
</All_Bram_Infos>
