##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for PWM_1_2_clk
		4.4::Critical Path Report for PWM_3_4_clk
		4.5::Critical Path Report for PWM_5_6_clk
		4.6::Critical Path Report for PWM_7_8_clk
		4.7::Critical Path Report for SPIS_1_IntClock
		4.8::Critical Path Report for sclk(0)/fb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (PWM_1_2_clk:R vs. PWM_1_2_clk:R)
		5.2::Critical Path Report for (PWM_7_8_clk:R vs. PWM_7_8_clk:R)
		5.3::Critical Path Report for (PWM_5_6_clk:R vs. PWM_5_6_clk:R)
		5.4::Critical Path Report for (PWM_3_4_clk:R vs. PWM_3_4_clk:R)
		5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.6::Critical Path Report for (Clock_1:R vs. CyBUS_CLK:R)
		5.7::Critical Path Report for (SPIS_1_IntClock:R vs. SPIS_1_IntClock:R)
		5.8::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.9::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.10::Critical Path Report for (CyBUS_CLK:R vs. sclk(0)/fb:R)
		5.11::Critical Path Report for (CyBUS_CLK:R vs. sclk(0)/fb:F)
		5.12::Critical Path Report for (sclk(0)/fb:R vs. sclk(0)/fb:F)
		5.13::Critical Path Report for (sclk(0)/fb:F vs. sclk(0)/fb:F)
		5.14::Critical Path Report for (sclk(0)/fb:F vs. sclk(0)/fb:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 25
Clock: ADC_DelSig_1_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_DelSig_1_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_DelSig_1_theACLK                  | N/A                   | Target: 2.67 MHz    | 
Clock: ADC_DelSig_1_theACLK(fixed-function)  | N/A                   | Target: 2.67 MHz    | 
Clock: ADC_SAR_1_theACLK                     | N/A                   | Target: 12.00 MHz   | 
Clock: ADC_SAR_1_theACLK(fixed-function)     | N/A                   | Target: 12.00 MHz   | 
Clock: Clock_1                               | Frequency: 31.61 MHz  | Target: 12.00 MHz   | 
Clock: Clock_1(routed)                       | N/A                   | Target: 12.00 MHz   | 
Clock: CyBUS_CLK                             | Frequency: 52.58 MHz  | Target: 24.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)             | N/A                   | Target: 24.00 MHz   | 
Clock: CyILO                                 | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                                 | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                          | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                             | N/A                   | Target: 24.00 MHz   | 
Clock: GPIO_clk                              | N/A                   | Target: 24.00 MHz   | 
Clock: PWM_1_2_clk                           | Frequency: 41.40 MHz  | Target: 3.00 MHz    | 
Clock: PWM_3_4_clk                           | Frequency: 42.45 MHz  | Target: 3.00 MHz    | 
Clock: PWM_5_6_clk                           | Frequency: 38.89 MHz  | Target: 3.00 MHz    | 
Clock: PWM_7_8_clk                           | Frequency: 41.98 MHz  | Target: 3.00 MHz    | 
Clock: SPIS_1_IntClock                       | Frequency: 62.11 MHz  | Target: 2.00 MHz    | 
Clock: WaveDAC_clk                           | N/A                   | Target: 0.25 MHz    | 
Clock: WaveDAC_clk(fixed-function)           | N/A                   | Target: 0.25 MHz    | 
Clock: WaveDAC_clk(routed)                   | N/A                   | Target: 0.25 MHz    | 
Clock: \ADC_DelSig_1:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 
Clock: sclk(0)/fb                            | Frequency: 35.59 MHz  | Target: 12.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1          Clock_1          83333.3          51703       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1          CyBUS_CLK        41666.7          32267       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        Clock_1          41666.7          22670       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        CyBUS_CLK        41666.7          22648       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        sclk(0)/fb       41666.7          39580       41666.7          33846       N/A              N/A         N/A              N/A         
PWM_1_2_clk      PWM_1_2_clk      333333           309178      N/A              N/A         N/A              N/A         N/A              N/A         
PWM_3_4_clk      PWM_3_4_clk      333333           309776      N/A              N/A         N/A              N/A         N/A              N/A         
PWM_5_6_clk      PWM_5_6_clk      333333           307618      N/A              N/A         N/A              N/A         N/A              N/A         
PWM_7_8_clk      PWM_7_8_clk      333333           309510      N/A              N/A         N/A              N/A         N/A              N/A         
SPIS_1_IntClock  SPIS_1_IntClock  500000           483899      N/A              N/A         N/A              N/A         N/A              N/A         
sclk(0)/fb       sclk(0)/fb       N/A              N/A         41666.7          27618       83333.3          68812       41666.7          30097       

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name             Clock to Out  Clock Name:Phase             
--------------------  ------------  ---------------------------  
GPIO_12_0(0)_PAD:out  28059         CyBUS_CLK:R                  
GPIO_12_1(0)_PAD:out  28029         CyBUS_CLK:R                  
GPIO_12_2(0)_PAD:out  25974         CyBUS_CLK:R                  
GPIO_12_3(0)_PAD:out  26483         CyBUS_CLK:R                  
GPIO_12_4(0)_PAD:out  26561         CyBUS_CLK:R                  
GPIO_12_5(0)_PAD:out  27285         CyBUS_CLK:R                  
GPIO_12_6(0)_PAD:out  26995         CyBUS_CLK:R                  
GPIO_12_7(0)_PAD:out  28205         CyBUS_CLK:R                  
GPIO_2_0(0)_PAD:out   24417         CyBUS_CLK:R                  
GPIO_2_1(0)_PAD:out   25604         CyBUS_CLK:R                  
GPIO_2_2(0)_PAD:out   24495         CyBUS_CLK:R                  
GPIO_2_3(0)_PAD:out   25013         CyBUS_CLK:R                  
GPIO_2_4(0)_PAD:out   24183         CyBUS_CLK:R                  
GPIO_2_5(0)_PAD:out   25350         CyBUS_CLK:R                  
GPIO_2_6(0)_PAD:out   24701         CyBUS_CLK:R                  
GPIO_2_7(0)_PAD:out   23764         CyBUS_CLK:R                  
GPIO_4_0(0)_PAD:out   23822         CyBUS_CLK:R                  
GPIO_4_1(0)_PAD:out   24700         CyBUS_CLK:R                  
GPIO_4_2(0)_PAD:out   23978         CyBUS_CLK:R                  
GPIO_4_3(0)_PAD:out   24679         CyBUS_CLK:R                  
GPIO_4_4(0)_PAD:out   24725         CyBUS_CLK:R                  
GPIO_4_5(0)_PAD:out   24196         CyBUS_CLK:R                  
GPIO_4_6(0)_PAD:out   25556         CyBUS_CLK:R                  
GPIO_4_7(0)_PAD:out   23963         CyBUS_CLK:R                  
GPIO_5_0(0)_PAD:out   24822         CyBUS_CLK:R                  
GPIO_5_1(0)_PAD:out   24638         CyBUS_CLK:R                  
GPIO_5_2(0)_PAD:out   25147         CyBUS_CLK:R                  
GPIO_5_3(0)_PAD:out   25519         CyBUS_CLK:R                  
GPIO_5_4(0)_PAD:out   23977         CyBUS_CLK:R                  
GPIO_5_5(0)_PAD:out   23437         CyBUS_CLK:R                  
GPIO_5_6(0)_PAD:out   25182         CyBUS_CLK:R                  
GPIO_5_7(0)_PAD:out   24545         CyBUS_CLK:R                  
PWM_out_1(0)_PAD      23969         PWM_1_2_clk:R                
PWM_out_2(0)_PAD      23189         PWM_1_2_clk:R                
PWM_out_3(0)_PAD      25631         PWM_3_4_clk:R                
PWM_out_4(0)_PAD      24109         PWM_3_4_clk:R                
PWM_out_5(0)_PAD      23129         PWM_5_6_clk:R                
PWM_out_6(0)_PAD      21983         PWM_5_6_clk:R                
PWM_out_7(0)_PAD      24368         PWM_7_8_clk:R                
PWM_out_8(0)_PAD      22424         PWM_7_8_clk:R                
SCL_1(0)_PAD:out      19770         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out      19465         CyBUS_CLK(fixed-function):R  
miso(0)_PAD           42674         sclk(0)/fb:F                 


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 31.61 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 51703p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28121
-------------------------------------   ----- 
End-of-path arrival time (ps)           28121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell75  10342  28121  51703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell75         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 52.58 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:FinalBuf\/termout
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\/main_2
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\/clock_0
Path slack     : 22648p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15508
-------------------------------------   ----- 
End-of-path arrival time (ps)           15508
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:FinalBuf\/clock                              drqcell1            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:FinalBuf\/termout             drqcell1      9000   9000  22648  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\/main_2  macrocell82   6508  15508  22648  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\/clock_0                macrocell82         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for PWM_1_2_clk
*****************************************
Clock: PWM_1_2_clk
Frequency: 41.40 MHz | Target: 3.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 309178p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   333333
- Setup time                                            -5090
----------------------------------------------------   ------ 
End-of-path required time (ps)                         328243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19065
-------------------------------------   ----- 
End-of-path arrival time (ps)           19065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  309178  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  309178  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  309178  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   4075   9355  309178  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   9710  19065  309178  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  19065  309178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell4       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for PWM_3_4_clk
*****************************************
Clock: PWM_3_4_clk
Frequency: 42.45 MHz | Target: 3.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_4:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_4:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 309776p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   333333
- Setup time                                            -5090
----------------------------------------------------   ------ 
End-of-path required time (ps)                         328243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18468
-------------------------------------   ----- 
End-of-path arrival time (ps)           18468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7   2320   2320  309776  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0   2320  309776  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2960   5280  309776  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   3478   8758  309776  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   9710  18468  309776  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  18468  309776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell8       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for PWM_5_6_clk
*****************************************
Clock: PWM_5_6_clk
Frequency: 38.89 MHz | Target: 3.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:runmode_enable\/q
Path End       : \PWM_5:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_5:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 307618p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   333333
- Setup time                                            -5090
----------------------------------------------------   ------ 
End-of-path required time (ps)                         328243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20626
-------------------------------------   ----- 
End-of-path arrival time (ps)           20626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:runmode_enable\/clock_0                      macrocell102        0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:runmode_enable\/q         macrocell102     1250   1250  307618  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell9    9666  10916  307618  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell9    9710  20626  307618  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell10      0  20626  307618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell10      0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for PWM_7_8_clk
*****************************************
Clock: PWM_7_8_clk
Frequency: 41.98 MHz | Target: 3.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_8:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_8:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 309510p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   333333
- Setup time                                            -5090
----------------------------------------------------   ------ 
End-of-path required time (ps)                         328243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18733
-------------------------------------   ----- 
End-of-path arrival time (ps)           18733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell15      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15   2320   2320  309510  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0   2320  309510  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2960   5280  309510  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell15   3743   9023  309510  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell15   9710  18733  309510  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell16      0  18733  309510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell16      0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for SPIS_1_IntClock
*********************************************
Clock: SPIS_1_IntClock
Frequency: 62.11 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:sync_3\/out
Path End       : \SPIS_1:BSPIS:es3:SPISlave:RxStsReg\/status_5
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:RxStsReg\/clock
Path slack     : 483899p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   500000
- Setup time                                                    -1570
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14531
-------------------------------------   ----- 
End-of-path arrival time (ps)           14531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sync_3\/clock                   synccell            0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:sync_3\/out             synccell       1480   1480  483899  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\/main_0  macrocell122   4424   5904  483899  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\/q       macrocell122   3350   9254  483899  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:RxStsReg\/status_5      statusicell9   5277  14531  483899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:RxStsReg\/clock                 statusicell9        0      0  RISE       1


===================================================================== 
4.8::Critical Path Report for sclk(0)/fb
****************************************
Clock: sclk(0)/fb
Frequency: 35.59 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/q
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 27618p

Capture Clock Arrival Time                           41667
+ Clock path delay                                    8866
+ Cycle adjust (sclk(0)/fb:R#1 vs. sclk(0)/fb:F#1)       0
- Setup time                                         -3650
--------------------------------------------------   ----- 
End-of-path required time (ps)                       46883

Launch Clock Arrival Time                       0
+ Clock path delay                       8768
+ Data path delay                       10496
-------------------------------------   ----- 
End-of-path arrival time (ps)           19265
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
sclk(0)/in_clock                                            iocell63            0      0  RISE       1
sclk(0)/fb                                                  iocell63         2114   2114  
sclk(0)/fb (TOTAL_ADJUSTMENTS)                              iocell63            0   2114  RISE       1
--sclk(0)/fb (Clock Phase Adjustment Delay)                 iocell63            0    N/A  
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/clock_0                macrocell120     6654   8768  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/q          macrocell120     1250  10018  27618  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/main_5   macrocell121     3604  13623  27618  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/q        macrocell121     3350  16973  27618  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si  datapathcell17   2292  19265  27618  RISE       1

Capture Clock Path
pin name                                        model name      delay     AT  edge  Fanout
----------------------------------------------  --------------  -----  -----  ----  ------
sclk(0)/fb                                      iocell63            0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock     datapathcell17   6752  50533  FALL       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (PWM_1_2_clk:R vs. PWM_1_2_clk:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 309178p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   333333
- Setup time                                            -5090
----------------------------------------------------   ------ 
End-of-path required time (ps)                         328243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19065
-------------------------------------   ----- 
End-of-path arrival time (ps)           19065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  309178  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  309178  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  309178  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   4075   9355  309178  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   9710  19065  309178  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  19065  309178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (PWM_7_8_clk:R vs. PWM_7_8_clk:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_8:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_8:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 309510p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   333333
- Setup time                                            -5090
----------------------------------------------------   ------ 
End-of-path required time (ps)                         328243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18733
-------------------------------------   ----- 
End-of-path arrival time (ps)           18733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell15      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15   2320   2320  309510  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0   2320  309510  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2960   5280  309510  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell15   3743   9023  309510  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell15   9710  18733  309510  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell16      0  18733  309510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell16      0      0  RISE       1


5.3::Critical Path Report for (PWM_5_6_clk:R vs. PWM_5_6_clk:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:runmode_enable\/q
Path End       : \PWM_5:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_5:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 307618p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   333333
- Setup time                                            -5090
----------------------------------------------------   ------ 
End-of-path required time (ps)                         328243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20626
-------------------------------------   ----- 
End-of-path arrival time (ps)           20626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:runmode_enable\/clock_0                      macrocell102        0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:runmode_enable\/q         macrocell102     1250   1250  307618  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell9    9666  10916  307618  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell9    9710  20626  307618  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell10      0  20626  307618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell10      0      0  RISE       1


5.4::Critical Path Report for (PWM_3_4_clk:R vs. PWM_3_4_clk:R)
***************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_4:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_4:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 309776p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   333333
- Setup time                                            -5090
----------------------------------------------------   ------ 
End-of-path required time (ps)                         328243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18468
-------------------------------------   ----- 
End-of-path arrival time (ps)           18468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7   2320   2320  309776  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0   2320  309776  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2960   5280  309776  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   3478   8758  309776  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   9710  18468  309776  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  18468  309776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell8       0      0  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 51703p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28121
-------------------------------------   ----- 
End-of-path arrival time (ps)           28121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell75  10342  28121  51703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell75         0      0  RISE       1


5.6::Critical Path Report for (Clock_1:R vs. CyBUS_CLK:R)
*********************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3184/q
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\/main_1
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\/clock_0
Path slack     : 32267p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5890
-------------------------------------   ---- 
End-of-path arrival time (ps)           5890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3184/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3184/q                                   macrocell5    1250   1250  32267  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\/main_1  macrocell82   4640   5890  32267  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\/clock_0                macrocell82         0      0  RISE       1


5.7::Critical Path Report for (SPIS_1_IntClock:R vs. SPIS_1_IntClock:R)
***********************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:sync_3\/out
Path End       : \SPIS_1:BSPIS:es3:SPISlave:RxStsReg\/status_5
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:RxStsReg\/clock
Path slack     : 483899p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   500000
- Setup time                                                    -1570
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14531
-------------------------------------   ----- 
End-of-path arrival time (ps)           14531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sync_3\/clock                   synccell            0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:sync_3\/out             synccell       1480   1480  483899  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\/main_0  macrocell122   4424   5904  483899  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\/q       macrocell122   3350   9254  483899  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:RxStsReg\/status_5      statusicell9   5277  14531  483899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:RxStsReg\/clock                 statusicell9        0      0  RISE       1


5.8::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:FinalBuf\/termout
Path End       : Net_3184/main_2
Capture Clock  : Net_3184/clock_0
Path slack     : 22670p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15487
-------------------------------------   ----- 
End-of-path arrival time (ps)           15487
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:FinalBuf\/clock                              drqcell1            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:FinalBuf\/termout  drqcell1      9000   9000  22670  RISE       1
Net_3184/main_2                   macrocell5    6487  15487  22670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3184/clock_0                                           macrocell5          0      0  RISE       1


5.9::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:FinalBuf\/termout
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\/main_2
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\/clock_0
Path slack     : 22648p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15508
-------------------------------------   ----- 
End-of-path arrival time (ps)           15508
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:FinalBuf\/clock                              drqcell1            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:FinalBuf\/termout             drqcell1      9000   9000  22648  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\/main_2  macrocell82   6508  15508  22648  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\/clock_0                macrocell82         0      0  RISE       1


5.10::Critical Path Report for (CyBUS_CLK:R vs. sclk(0)/fb:R)
*************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : mosi(0)/fb
Path End       : \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/main_0
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/clock_0
Path slack     : 39580p

Capture Clock Arrival Time                              0
+ Clock path delay                                   8768
+ Cycle adjust (CyBUS_CLK:R#2 vs. sclk(0)/fb:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      46925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7345
-------------------------------------   ---- 
End-of-path arrival time (ps)           7345
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
mosi(0)/in_clock                                            iocell62            0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
mosi(0)/fb                                   iocell62       2131   2131  39580  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/main_0  macrocell120   5214   7345  39580  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
sclk(0)/in_clock                                            iocell63            0      0  RISE       1
sclk(0)/fb                                                  iocell63         2114   2114  
sclk(0)/fb (TOTAL_ADJUSTMENTS)                              iocell63            0   2114  RISE       1
--sclk(0)/fb (Clock Phase Adjustment Delay)                 iocell63            0    N/A  
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/clock_0                macrocell120     6654   8768  RISE       1


5.11::Critical Path Report for (CyBUS_CLK:R vs. sclk(0)/fb:F)
*************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : mosi(0)/fb
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 33846p

Capture Clock Arrival Time                          41667
+ Clock path delay                                   8866
+ Cycle adjust (CyBUS_CLK:R#1 vs. sclk(0)/fb:F#1)       0
- Setup time                                        -3650
-------------------------------------------------   ----- 
End-of-path required time (ps)                      46883

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13037
-------------------------------------   ----- 
End-of-path arrival time (ps)           13037
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
mosi(0)/in_clock                                            iocell62            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
mosi(0)/fb                                      iocell62         2131   2131  33846  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/main_0   macrocell121     5264   7395  33846  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/q        macrocell121     3350  10745  33846  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si  datapathcell17   2292  13037  33846  RISE       1

Capture Clock Path
pin name                                        model name      delay     AT  edge  Fanout
----------------------------------------------  --------------  -----  -----  ----  ------
sclk(0)/fb                                      iocell63            0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock     datapathcell17   6752  50533  FALL       1


5.12::Critical Path Report for (sclk(0)/fb:R vs. sclk(0)/fb:F)
**************************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/q
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 27618p

Capture Clock Arrival Time                           41667
+ Clock path delay                                    8866
+ Cycle adjust (sclk(0)/fb:R#1 vs. sclk(0)/fb:F#1)       0
- Setup time                                         -3650
--------------------------------------------------   ----- 
End-of-path required time (ps)                       46883

Launch Clock Arrival Time                       0
+ Clock path delay                       8768
+ Data path delay                       10496
-------------------------------------   ----- 
End-of-path arrival time (ps)           19265
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
sclk(0)/in_clock                                            iocell63            0      0  RISE       1
sclk(0)/fb                                                  iocell63         2114   2114  
sclk(0)/fb (TOTAL_ADJUSTMENTS)                              iocell63            0   2114  RISE       1
--sclk(0)/fb (Clock Phase Adjustment Delay)                 iocell63            0    N/A  
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/clock_0                macrocell120     6654   8768  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/q          macrocell120     1250  10018  27618  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/main_5   macrocell121     3604  13623  27618  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/q        macrocell121     3350  16973  27618  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si  datapathcell17   2292  19265  27618  RISE       1

Capture Clock Path
pin name                                        model name      delay     AT  edge  Fanout
----------------------------------------------  --------------  -----  -----  ----  ------
sclk(0)/fb                                      iocell63            0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock     datapathcell17   6752  50533  FALL       1


5.13::Critical Path Report for (sclk(0)/fb:F vs. sclk(0)/fb:F)
**************************************************************

++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:BitCounter\/count_1
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 68812p

Capture Clock Arrival Time                           41667
+ Clock path delay                                    8866
+ Cycle adjust (sclk(0)/fb:F#1 vs. sclk(0)/fb:F#2)   83333
- Setup time                                         -3650
--------------------------------------------------   ----- 
End-of-path required time (ps)                       130216

Launch Clock Arrival Time                   41667
+ Clock path delay                       8103
+ Data path delay                       11635
-------------------------------------   ----- 
End-of-path arrival time (ps)           61405
 
Launch Clock Path
pin name                                        model name   delay     AT  edge  Fanout
----------------------------------------------  -----------  -----  -----  ----  ------
sclk(0)/fb                                      iocell63         0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\/clock_n  count7cell    5989  49770  FALL       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\/count_1  count7cell       2110  51880  68812  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/main_3   macrocell121     3883  55763  68812  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/q        macrocell121     3350  59113  68812  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si  datapathcell17   2292  61405  68812  RISE       1

Capture Clock Path
pin name                                        model name      delay     AT  edge  Fanout
----------------------------------------------  --------------  -----  -----  ----  ------
sclk(0)/fb                                      iocell63            0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock     datapathcell17   6752  50533  FALL       1


5.14::Critical Path Report for (sclk(0)/fb:F vs. sclk(0)/fb:R)
**************************************************************

++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:BitCounter\/count_0
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 30097p

Capture Clock Arrival Time                               0
+ Clock path delay                                    8866
+ Cycle adjust (sclk(0)/fb:F#1 vs. sclk(0)/fb:R#2)   83333
- Setup time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       92200

Launch Clock Arrival Time                   41667
+ Clock path delay                       8103
+ Data path delay                       12333
-------------------------------------   ----- 
End-of-path arrival time (ps)           62103
 
Launch Clock Path
pin name                                        model name   delay     AT  edge  Fanout
----------------------------------------------  -----------  -----  -----  ----  ------
sclk(0)/fb                                      iocell63         0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\/clock_n  count7cell    5989  49770  FALL       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\/count_0  count7cell       2110  51880  30097  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_load\/main_3      macrocell124     2666  54546  30097  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_load\/q           macrocell124     3350  57896  30097  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/f1_load   datapathcell17   4207  62103  30097  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
sclk(0)/in_clock                                            iocell63            0      0  RISE       1
sclk(0)/fb                                                  iocell63         2114   2114  
sclk(0)/fb (TOTAL_ADJUSTMENTS)                              iocell63            0   2114  RISE       1
--sclk(0)/fb (Clock Phase Adjustment Delay)                 iocell63            0    N/A  
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock                 datapathcell17   6752   8866  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:FinalBuf\/termout
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\/main_2
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\/clock_0
Path slack     : 22648p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15508
-------------------------------------   ----- 
End-of-path arrival time (ps)           15508
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:FinalBuf\/clock                              drqcell1            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:FinalBuf\/termout             drqcell1      9000   9000  22648  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\/main_2  macrocell82   6508  15508  22648  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\/clock_0                macrocell82         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:FinalBuf\/termout
Path End       : Net_3184/main_2
Capture Clock  : Net_3184/clock_0
Path slack     : 22670p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15487
-------------------------------------   ----- 
End-of-path arrival time (ps)           15487
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:FinalBuf\/clock                              drqcell1            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:FinalBuf\/termout  drqcell1      9000   9000  22670  RISE       1
Net_3184/main_2                   macrocell5    6487  15487  22670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3184/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/q
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 27618p

Capture Clock Arrival Time                           41667
+ Clock path delay                                    8866
+ Cycle adjust (sclk(0)/fb:R#1 vs. sclk(0)/fb:F#1)       0
- Setup time                                         -3650
--------------------------------------------------   ----- 
End-of-path required time (ps)                       46883

Launch Clock Arrival Time                       0
+ Clock path delay                       8768
+ Data path delay                       10496
-------------------------------------   ----- 
End-of-path arrival time (ps)           19265
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
sclk(0)/in_clock                                            iocell63            0      0  RISE       1
sclk(0)/fb                                                  iocell63         2114   2114  
sclk(0)/fb (TOTAL_ADJUSTMENTS)                              iocell63            0   2114  RISE       1
--sclk(0)/fb (Clock Phase Adjustment Delay)                 iocell63            0    N/A  
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/clock_0                macrocell120     6654   8768  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/q          macrocell120     1250  10018  27618  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/main_5   macrocell121     3604  13623  27618  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/q        macrocell121     3350  16973  27618  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si  datapathcell17   2292  19265  27618  RISE       1

Capture Clock Path
pin name                                        model name      delay     AT  edge  Fanout
----------------------------------------------  --------------  -----  -----  ----  ------
sclk(0)/fb                                      iocell63            0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock     datapathcell17   6752  50533  FALL       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:BitCounter\/count_0
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 30097p

Capture Clock Arrival Time                               0
+ Clock path delay                                    8866
+ Cycle adjust (sclk(0)/fb:F#1 vs. sclk(0)/fb:R#2)   83333
- Setup time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       92200

Launch Clock Arrival Time                   41667
+ Clock path delay                       8103
+ Data path delay                       12333
-------------------------------------   ----- 
End-of-path arrival time (ps)           62103
 
Launch Clock Path
pin name                                        model name   delay     AT  edge  Fanout
----------------------------------------------  -----------  -----  -----  ----  ------
sclk(0)/fb                                      iocell63         0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\/clock_n  count7cell    5989  49770  FALL       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\/count_0  count7cell       2110  51880  30097  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_load\/main_3      macrocell124     2666  54546  30097  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_load\/q           macrocell124     3350  57896  30097  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/f1_load   datapathcell17   4207  62103  30097  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
sclk(0)/in_clock                                            iocell63            0      0  RISE       1
sclk(0)/fb                                                  iocell63         2114   2114  
sclk(0)/fb (TOTAL_ADJUSTMENTS)                              iocell63            0   2114  RISE       1
--sclk(0)/fb (Clock Phase Adjustment Delay)                 iocell63            0    N/A  
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock                 datapathcell17   6752   8866  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3184/q
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\/main_1
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\/clock_0
Path slack     : 32267p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5890
-------------------------------------   ---- 
End-of-path arrival time (ps)           5890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3184/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3184/q                                   macrocell5    1250   1250  32267  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\/main_1  macrocell82   4640   5890  32267  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\/clock_0                macrocell82         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\/q
Path End       : Net_3184/main_0
Capture Clock  : Net_3184/clock_0
Path slack     : 34303p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\/q  macrocell82   1250   1250  34303  RISE       1
Net_3184/main_0                         macrocell5    2604   3854  34303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3184/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\/q
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\/main_0
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\/clock_0
Path slack     : 34308p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\/q       macrocell82   1250   1250  34308  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\/main_0  macrocell82   2598   3848  34308  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\/clock_0                macrocell82         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : mosi(0)/fb
Path End       : \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/main_0
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/clock_0
Path slack     : 39580p

Capture Clock Arrival Time                              0
+ Clock path delay                                   8768
+ Cycle adjust (CyBUS_CLK:R#2 vs. sclk(0)/fb:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      46925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7345
-------------------------------------   ---- 
End-of-path arrival time (ps)           7345
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
mosi(0)/in_clock                                            iocell62            0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
mosi(0)/fb                                   iocell62       2131   2131  39580  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/main_0  macrocell120   5214   7345  39580  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
sclk(0)/in_clock                                            iocell63            0      0  RISE       1
sclk(0)/fb                                                  iocell63         2114   2114  
sclk(0)/fb (TOTAL_ADJUSTMENTS)                              iocell63            0   2114  RISE       1
--sclk(0)/fb (Clock Phase Adjustment Delay)                 iocell63            0    N/A  
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/clock_0                macrocell120     6654   8768  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 51703p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28121
-------------------------------------   ----- 
End-of-path arrival time (ps)           28121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell75  10342  28121  51703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell75         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 52581p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27243
-------------------------------------   ----- 
End-of-path arrival time (ps)           27243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell26   9464  27243  52581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell26         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 52605p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27219
-------------------------------------   ----- 
End-of-path arrival time (ps)           27219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell23   9440  27219  52605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell23         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 52605p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27219
-------------------------------------   ----- 
End-of-path arrival time (ps)           27219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell49   9440  27219  52605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell49         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 52605p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27219
-------------------------------------   ----- 
End-of-path arrival time (ps)           27219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell58   9440  27219  52605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell58         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 52605p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27219
-------------------------------------   ----- 
End-of-path arrival time (ps)           27219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell74   9440  27219  52605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell74         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 52625p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27198
-------------------------------------   ----- 
End-of-path arrival time (ps)           27198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell52   9419  27198  52625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell52         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 53090p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26733
-------------------------------------   ----- 
End-of-path arrival time (ps)           26733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell33   8954  26733  53090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell33         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 53090p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26733
-------------------------------------   ----- 
End-of-path arrival time (ps)           26733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell47   8954  26733  53090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell47         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 53090p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26733
-------------------------------------   ----- 
End-of-path arrival time (ps)           26733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell70   8954  26733  53090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell70         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 53145p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26678
-------------------------------------   ----- 
End-of-path arrival time (ps)           26678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell39   8899  26678  53145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell39         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 53145p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26678
-------------------------------------   ----- 
End-of-path arrival time (ps)           26678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell65   8899  26678  53145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell65         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 53145p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26678
-------------------------------------   ----- 
End-of-path arrival time (ps)           26678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell66   8899  26678  53145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell66         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 53160p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26664
-------------------------------------   ----- 
End-of-path arrival time (ps)           26664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell76   8885  26664  53160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell76         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 53689p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26134
-------------------------------------   ----- 
End-of-path arrival time (ps)           26134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell36   8355  26134  53689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell36         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 53689p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26134
-------------------------------------   ----- 
End-of-path arrival time (ps)           26134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell43   8355  26134  53689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell43         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 53689p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26134
-------------------------------------   ----- 
End-of-path arrival time (ps)           26134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell44   8355  26134  53689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell44         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 53987p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25836
-------------------------------------   ----- 
End-of-path arrival time (ps)           25836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell38   8057  25836  53987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell38         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 54603p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25220
-------------------------------------   ----- 
End-of-path arrival time (ps)           25220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell80   7441  25220  54603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell80         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 54619p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25204
-------------------------------------   ----- 
End-of-path arrival time (ps)           25204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell81   7425  25204  54619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell81         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 54621p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25203
-------------------------------------   ----- 
End-of-path arrival time (ps)           25203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell27   7424  25203  54621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell27         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 54914p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24909
-------------------------------------   ----- 
End-of-path arrival time (ps)           24909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell22   7130  24909  54914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell22         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 54914p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24909
-------------------------------------   ----- 
End-of-path arrival time (ps)           24909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell35   7130  24909  54914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell35         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 54914p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24909
-------------------------------------   ----- 
End-of-path arrival time (ps)           24909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell53   7130  24909  54914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell53         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 54914p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24909
-------------------------------------   ----- 
End-of-path arrival time (ps)           24909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell63   7130  24909  54914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell63         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 55611p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24212
-------------------------------------   ----- 
End-of-path arrival time (ps)           24212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell19   6433  24212  55611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell19         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 55611p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24212
-------------------------------------   ----- 
End-of-path arrival time (ps)           24212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell55   6433  24212  55611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell55         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 55611p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24212
-------------------------------------   ----- 
End-of-path arrival time (ps)           24212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell68   6433  24212  55611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell68         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 55615p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24209
-------------------------------------   ----- 
End-of-path arrival time (ps)           24209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell24   6430  24209  55615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell24         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 55615p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24209
-------------------------------------   ----- 
End-of-path arrival time (ps)           24209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell31   6430  24209  55615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell31         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 55615p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24209
-------------------------------------   ----- 
End-of-path arrival time (ps)           24209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell48   6430  24209  55615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell48         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 55615p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24209
-------------------------------------   ----- 
End-of-path arrival time (ps)           24209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell77   6430  24209  55615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell77         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 55811p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24012
-------------------------------------   ----- 
End-of-path arrival time (ps)           24012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell20   6233  24012  55811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell20         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 55811p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24012
-------------------------------------   ----- 
End-of-path arrival time (ps)           24012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell28   6233  24012  55811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell28         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 55811p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24012
-------------------------------------   ----- 
End-of-path arrival time (ps)           24012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell64   6233  24012  55811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell64         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 55831p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23992
-------------------------------------   ----- 
End-of-path arrival time (ps)           23992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell29   6213  23992  55831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell29         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 55831p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23992
-------------------------------------   ----- 
End-of-path arrival time (ps)           23992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell34   6213  23992  55831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell34         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 55831p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23992
-------------------------------------   ----- 
End-of-path arrival time (ps)           23992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell46   6213  23992  55831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell46         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 55831p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23992
-------------------------------------   ----- 
End-of-path arrival time (ps)           23992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell50   6213  23992  55831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell50         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 56093p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23730
-------------------------------------   ----- 
End-of-path arrival time (ps)           23730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell40   5951  23730  56093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell40         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 56093p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23730
-------------------------------------   ----- 
End-of-path arrival time (ps)           23730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell51   5951  23730  56093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell51         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 56093p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23730
-------------------------------------   ----- 
End-of-path arrival time (ps)           23730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell78   5951  23730  56093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell78         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 56556p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23267
-------------------------------------   ----- 
End-of-path arrival time (ps)           23267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell21   5488  23267  56556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell21         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 56556p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23267
-------------------------------------   ----- 
End-of-path arrival time (ps)           23267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell32   5488  23267  56556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell32         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 56556p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23267
-------------------------------------   ----- 
End-of-path arrival time (ps)           23267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell37   5488  23267  56556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell37         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 56556p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23267
-------------------------------------   ----- 
End-of-path arrival time (ps)           23267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell41   5488  23267  56556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell41         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 56565p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23258
-------------------------------------   ----- 
End-of-path arrival time (ps)           23258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell25   5479  23258  56565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell25         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 56565p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23258
-------------------------------------   ----- 
End-of-path arrival time (ps)           23258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell42   5479  23258  56565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell42         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 56565p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23258
-------------------------------------   ----- 
End-of-path arrival time (ps)           23258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell45   5479  23258  56565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell45         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 56565p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23258
-------------------------------------   ----- 
End-of-path arrival time (ps)           23258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell67   5479  23258  56565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell67         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 56596p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23227
-------------------------------------   ----- 
End-of-path arrival time (ps)           23227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell30   5448  23227  56596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell30         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 56596p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23227
-------------------------------------   ----- 
End-of-path arrival time (ps)           23227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell59   5448  23227  56596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell59         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 56596p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23227
-------------------------------------   ----- 
End-of-path arrival time (ps)           23227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell71   5448  23227  56596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell71         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 56697p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23127
-------------------------------------   ----- 
End-of-path arrival time (ps)           23127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell18   5348  23127  56697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell18         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 56697p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23127
-------------------------------------   ----- 
End-of-path arrival time (ps)           23127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell54   5348  23127  56697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell54         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 56697p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23127
-------------------------------------   ----- 
End-of-path arrival time (ps)           23127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell56   5348  23127  56697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell56         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 56697p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23127
-------------------------------------   ----- 
End-of-path arrival time (ps)           23127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell60   5348  23127  56697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell60         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 56731p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23092
-------------------------------------   ----- 
End-of-path arrival time (ps)           23092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell61   5313  23092  56731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell61         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 56731p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23092
-------------------------------------   ----- 
End-of-path arrival time (ps)           23092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell62   5313  23092  56731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell62         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 56731p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23092
-------------------------------------   ----- 
End-of-path arrival time (ps)           23092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell73   5313  23092  56731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell73         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 56731p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23092
-------------------------------------   ----- 
End-of-path arrival time (ps)           23092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell79   5313  23092  56731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell79         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 57483p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22340
-------------------------------------   ----- 
End-of-path arrival time (ps)           22340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell57   4561  22340  57483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell57         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 57483p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22340
-------------------------------------   ----- 
End-of-path arrival time (ps)           22340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell69   4561  22340  57483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell69         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 57491p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22332
-------------------------------------   ----- 
End-of-path arrival time (ps)           22332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11   7519   8769  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   3350  12119  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2310  14429  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17779  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell72   4553  22332  57491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell72         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 66452p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13371
-------------------------------------   ----- 
End-of-path arrival time (ps)           13371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell36  12121  13371  66452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell36         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 66452p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13371
-------------------------------------   ----- 
End-of-path arrival time (ps)           13371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell43  12121  13371  66452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell43         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 66452p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13371
-------------------------------------   ----- 
End-of-path arrival time (ps)           13371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell44  12121  13371  66452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell44         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 66466p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13358
-------------------------------------   ----- 
End-of-path arrival time (ps)           13358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell33  12108  13358  66466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell33         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 66466p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13358
-------------------------------------   ----- 
End-of-path arrival time (ps)           13358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell47  12108  13358  66466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell47         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 66466p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13358
-------------------------------------   ----- 
End-of-path arrival time (ps)           13358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell70  12108  13358  66466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell70         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 67310p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12514
-------------------------------------   ----- 
End-of-path arrival time (ps)           12514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell75  11264  12514  67310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell75         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 67383p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12441
-------------------------------------   ----- 
End-of-path arrival time (ps)           12441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell23  11191  12441  67383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell23         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 67383p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12441
-------------------------------------   ----- 
End-of-path arrival time (ps)           12441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell49  11191  12441  67383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell49         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 67383p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12441
-------------------------------------   ----- 
End-of-path arrival time (ps)           12441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell58  11191  12441  67383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell58         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 67383p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12441
-------------------------------------   ----- 
End-of-path arrival time (ps)           12441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell74  11191  12441  67383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell74         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 67393p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12430
-------------------------------------   ----- 
End-of-path arrival time (ps)           12430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell80  11180  12430  67393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell80         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 67458p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12366
-------------------------------------   ----- 
End-of-path arrival time (ps)           12366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell36  11116  12366  67458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell36         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 67458p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12366
-------------------------------------   ----- 
End-of-path arrival time (ps)           12366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell43  11116  12366  67458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell43         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 67458p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12366
-------------------------------------   ----- 
End-of-path arrival time (ps)           12366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell44  11116  12366  67458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell44         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 67471p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12353
-------------------------------------   ----- 
End-of-path arrival time (ps)           12353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell33  11103  12353  67471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell33         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 67471p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12353
-------------------------------------   ----- 
End-of-path arrival time (ps)           12353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell47  11103  12353  67471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell47         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 67471p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12353
-------------------------------------   ----- 
End-of-path arrival time (ps)           12353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell70  11103  12353  67471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell70         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 67736p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12087
-------------------------------------   ----- 
End-of-path arrival time (ps)           12087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell33  10837  12087  67736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell33         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 67736p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12087
-------------------------------------   ----- 
End-of-path arrival time (ps)           12087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell47  10837  12087  67736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell47         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 67736p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12087
-------------------------------------   ----- 
End-of-path arrival time (ps)           12087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell70  10837  12087  67736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell70         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 67950p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11874
-------------------------------------   ----- 
End-of-path arrival time (ps)           11874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell27  10624  11874  67950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell27         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 68071p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3340
--------------------------------------------   ----- 
End-of-path required time (ps)                 79993

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11922
-------------------------------------   ----- 
End-of-path arrival time (ps)           11922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0      controlcell1   2580   2580  68071  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\/main_1      macrocell83    2337   4917  68071  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\/q           macrocell83    3350   8267  68071  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/enable  count7cell     3655  11922  68071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 68223p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11600
-------------------------------------   ----- 
End-of-path arrival time (ps)           11600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell26  10350  11600  68223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell26         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 68258p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11565
-------------------------------------   ----- 
End-of-path arrival time (ps)           11565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell52  10315  11565  68258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell52         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 68269p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11554
-------------------------------------   ----- 
End-of-path arrival time (ps)           11554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell23  10304  11554  68269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell23         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 68269p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11554
-------------------------------------   ----- 
End-of-path arrival time (ps)           11554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell49  10304  11554  68269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell49         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 68269p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11554
-------------------------------------   ----- 
End-of-path arrival time (ps)           11554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell58  10304  11554  68269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell58         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 68269p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11554
-------------------------------------   ----- 
End-of-path arrival time (ps)           11554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell74  10304  11554  68269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell74         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 68273p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11551
-------------------------------------   ----- 
End-of-path arrival time (ps)           11551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell39  10301  11551  68273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell39         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 68273p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11551
-------------------------------------   ----- 
End-of-path arrival time (ps)           11551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell65  10301  11551  68273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell65         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 68273p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11551
-------------------------------------   ----- 
End-of-path arrival time (ps)           11551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell66  10301  11551  68273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell66         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 68298p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11525
-------------------------------------   ----- 
End-of-path arrival time (ps)           11525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell75  10275  11525  68298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell75         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 68309p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11515
-------------------------------------   ----- 
End-of-path arrival time (ps)           11515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell36  10265  11515  68309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell36         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 68309p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11515
-------------------------------------   ----- 
End-of-path arrival time (ps)           11515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell43  10265  11515  68309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell43         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 68309p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11515
-------------------------------------   ----- 
End-of-path arrival time (ps)           11515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell44  10265  11515  68309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell44         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 68327p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11496
-------------------------------------   ----- 
End-of-path arrival time (ps)           11496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell75  10246  11496  68327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell75         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 68486p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11337
-------------------------------------   ----- 
End-of-path arrival time (ps)           11337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell36  10087  11337  68486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell36         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 68486p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11337
-------------------------------------   ----- 
End-of-path arrival time (ps)           11337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell43  10087  11337  68486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell43         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 68486p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11337
-------------------------------------   ----- 
End-of-path arrival time (ps)           11337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell44  10087  11337  68486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell44         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 68536p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11287
-------------------------------------   ----- 
End-of-path arrival time (ps)           11287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell80  10037  11287  68536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell80         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 68539p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11284
-------------------------------------   ----- 
End-of-path arrival time (ps)           11284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell38  10034  11284  68539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell38         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 68555p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11269
-------------------------------------   ----- 
End-of-path arrival time (ps)           11269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell81  10019  11269  68555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell81         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 68558p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11265
-------------------------------------   ----- 
End-of-path arrival time (ps)           11265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell27  10015  11265  68558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell27         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 68618p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11206
-------------------------------------   ----- 
End-of-path arrival time (ps)           11206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell38   9956  11206  68618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell38         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 68633p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11191
-------------------------------------   ----- 
End-of-path arrival time (ps)           11191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell81   9941  11191  68633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell81         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 68678p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11145
-------------------------------------   ----- 
End-of-path arrival time (ps)           11145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell21   9895  11145  68678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell21         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 68678p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11145
-------------------------------------   ----- 
End-of-path arrival time (ps)           11145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell32   9895  11145  68678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell32         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 68678p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11145
-------------------------------------   ----- 
End-of-path arrival time (ps)           11145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell37   9895  11145  68678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell37         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 68678p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11145
-------------------------------------   ----- 
End-of-path arrival time (ps)           11145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell41   9895  11145  68678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell41         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 68689p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11134
-------------------------------------   ----- 
End-of-path arrival time (ps)           11134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell25   9884  11134  68689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell25         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 68689p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11134
-------------------------------------   ----- 
End-of-path arrival time (ps)           11134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell42   9884  11134  68689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell42         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 68689p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11134
-------------------------------------   ----- 
End-of-path arrival time (ps)           11134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell45   9884  11134  68689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell45         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 68689p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11134
-------------------------------------   ----- 
End-of-path arrival time (ps)           11134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell67   9884  11134  68689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell67         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 68692p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11131
-------------------------------------   ----- 
End-of-path arrival time (ps)           11131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell61   9881  11131  68692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell61         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 68692p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11131
-------------------------------------   ----- 
End-of-path arrival time (ps)           11131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell62   9881  11131  68692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell62         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 68692p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11131
-------------------------------------   ----- 
End-of-path arrival time (ps)           11131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell73   9881  11131  68692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell73         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 68692p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11131
-------------------------------------   ----- 
End-of-path arrival time (ps)           11131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell79   9881  11131  68692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell79         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 68694p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11130
-------------------------------------   ----- 
End-of-path arrival time (ps)           11130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell75   9880  11130  68694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell75         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 68913p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10910
-------------------------------------   ----- 
End-of-path arrival time (ps)           10910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell52   9660  10910  68913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell52         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 68962p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10861
-------------------------------------   ----- 
End-of-path arrival time (ps)           10861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell76   9611  10861  68962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell76         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 69042p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10781
-------------------------------------   ----- 
End-of-path arrival time (ps)           10781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell33   9531  10781  69042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell33         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 69042p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10781
-------------------------------------   ----- 
End-of-path arrival time (ps)           10781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell47   9531  10781  69042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell47         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 69042p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10781
-------------------------------------   ----- 
End-of-path arrival time (ps)           10781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell70   9531  10781  69042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell70         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 69058p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10765
-------------------------------------   ----- 
End-of-path arrival time (ps)           10765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell75   9515  10765  69058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell75         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 69141p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10682
-------------------------------------   ----- 
End-of-path arrival time (ps)           10682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell38   9432  10682  69141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell38         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 69160p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10663
-------------------------------------   ----- 
End-of-path arrival time (ps)           10663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell39   9413  10663  69160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell39         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 69160p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10663
-------------------------------------   ----- 
End-of-path arrival time (ps)           10663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell65   9413  10663  69160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell65         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 69160p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10663
-------------------------------------   ----- 
End-of-path arrival time (ps)           10663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell66   9413  10663  69160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell66         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 69176p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10648
-------------------------------------   ----- 
End-of-path arrival time (ps)           10648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell76   9398  10648  69176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell76         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 69197p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10627
-------------------------------------   ----- 
End-of-path arrival time (ps)           10627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell81   9377  10627  69197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell81         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 69216p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10607
-------------------------------------   ----- 
End-of-path arrival time (ps)           10607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell26   9357  10607  69216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell26         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 69223p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10601
-------------------------------------   ----- 
End-of-path arrival time (ps)           10601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell80   9351  10601  69223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell80         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 69234p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10589
-------------------------------------   ----- 
End-of-path arrival time (ps)           10589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell52   9339  10589  69234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell52         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 69238p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10585
-------------------------------------   ----- 
End-of-path arrival time (ps)           10585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell27   9335  10585  69238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell27         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 69346p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10478
-------------------------------------   ----- 
End-of-path arrival time (ps)           10478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell38   9228  10478  69346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell38         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 69347p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10477
-------------------------------------   ----- 
End-of-path arrival time (ps)           10477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell23   9227  10477  69347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell23         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 69347p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10477
-------------------------------------   ----- 
End-of-path arrival time (ps)           10477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell49   9227  10477  69347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell49         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 69347p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10477
-------------------------------------   ----- 
End-of-path arrival time (ps)           10477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell58   9227  10477  69347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell58         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 69347p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10477
-------------------------------------   ----- 
End-of-path arrival time (ps)           10477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell74   9227  10477  69347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell74         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 69395p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10429
-------------------------------------   ----- 
End-of-path arrival time (ps)           10429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell75   9179  10429  69395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell75         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 69473p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10350
-------------------------------------   ----- 
End-of-path arrival time (ps)           10350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell26   9100  10350  69473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell26         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 69609p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10215
-------------------------------------   ----- 
End-of-path arrival time (ps)           10215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell26   8965  10215  69609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell26         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 69645p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10178
-------------------------------------   ----- 
End-of-path arrival time (ps)           10178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell52   8928  10178  69645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell52         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 69667p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10156
-------------------------------------   ----- 
End-of-path arrival time (ps)           10156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell23   8906  10156  69667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell23         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 69667p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10156
-------------------------------------   ----- 
End-of-path arrival time (ps)           10156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell49   8906  10156  69667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell49         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 69667p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10156
-------------------------------------   ----- 
End-of-path arrival time (ps)           10156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell58   8906  10156  69667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell58         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 69667p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10156
-------------------------------------   ----- 
End-of-path arrival time (ps)           10156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell74   8906  10156  69667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell74         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 69733p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10091
-------------------------------------   ----- 
End-of-path arrival time (ps)           10091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell23   8841  10091  69733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell23         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 69733p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10091
-------------------------------------   ----- 
End-of-path arrival time (ps)           10091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell49   8841  10091  69733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell49         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 69733p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10091
-------------------------------------   ----- 
End-of-path arrival time (ps)           10091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell58   8841  10091  69733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell58         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 69733p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10091
-------------------------------------   ----- 
End-of-path arrival time (ps)           10091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell74   8841  10091  69733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell74         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 69769p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10054
-------------------------------------   ----- 
End-of-path arrival time (ps)           10054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell80   8804  10054  69769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell80         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 69772p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10051
-------------------------------------   ----- 
End-of-path arrival time (ps)           10051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell57   8801  10051  69772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell57         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 69772p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10051
-------------------------------------   ----- 
End-of-path arrival time (ps)           10051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell69   8801  10051  69772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell69         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 69797p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10027
-------------------------------------   ----- 
End-of-path arrival time (ps)           10027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell36   8777  10027  69797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell36         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 69797p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10027
-------------------------------------   ----- 
End-of-path arrival time (ps)           10027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell43   8777  10027  69797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell43         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 69797p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10027
-------------------------------------   ----- 
End-of-path arrival time (ps)           10027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell44   8777  10027  69797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell44         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 69816p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10008
-------------------------------------   ----- 
End-of-path arrival time (ps)           10008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell33   8758  10008  69816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell33         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 69816p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10008
-------------------------------------   ----- 
End-of-path arrival time (ps)           10008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell47   8758  10008  69816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell47         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 69816p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10008
-------------------------------------   ----- 
End-of-path arrival time (ps)           10008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell70   8758  10008  69816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell70         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 69853p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9970
-------------------------------------   ---- 
End-of-path arrival time (ps)           9970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell26   8720   9970  69853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell26         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 69870p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9953
-------------------------------------   ---- 
End-of-path arrival time (ps)           9953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell52   8703   9953  69870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell52         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 69904p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9919
-------------------------------------   ---- 
End-of-path arrival time (ps)           9919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell81   8669   9919  69904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell81         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 69921p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9903
-------------------------------------   ---- 
End-of-path arrival time (ps)           9903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell27   8653   9903  69921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell27         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 69944p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9879
-------------------------------------   ---- 
End-of-path arrival time (ps)           9879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell24   8629   9879  69944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell24         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 69944p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9879
-------------------------------------   ---- 
End-of-path arrival time (ps)           9879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell31   8629   9879  69944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell31         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 69944p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9879
-------------------------------------   ---- 
End-of-path arrival time (ps)           9879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell48   8629   9879  69944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell48         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 69944p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9879
-------------------------------------   ---- 
End-of-path arrival time (ps)           9879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell77   8629   9879  69944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell77         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 69947p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9876
-------------------------------------   ---- 
End-of-path arrival time (ps)           9876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell19   8626   9876  69947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell19         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 69947p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9876
-------------------------------------   ---- 
End-of-path arrival time (ps)           9876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell55   8626   9876  69947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell55         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 69947p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9876
-------------------------------------   ---- 
End-of-path arrival time (ps)           9876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell68   8626   9876  69947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell68         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 69962p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9861
-------------------------------------   ---- 
End-of-path arrival time (ps)           9861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell22   8611   9861  69962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell22         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 69962p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9861
-------------------------------------   ---- 
End-of-path arrival time (ps)           9861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell35   8611   9861  69962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell35         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 69962p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9861
-------------------------------------   ---- 
End-of-path arrival time (ps)           9861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell53   8611   9861  69962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell53         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 69962p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9861
-------------------------------------   ---- 
End-of-path arrival time (ps)           9861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell63   8611   9861  69962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell63         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 70066p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9758
-------------------------------------   ---- 
End-of-path arrival time (ps)           9758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell23   8508   9758  70066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell23         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 70066p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9758
-------------------------------------   ---- 
End-of-path arrival time (ps)           9758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell49   8508   9758  70066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell49         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 70066p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9758
-------------------------------------   ---- 
End-of-path arrival time (ps)           9758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell58   8508   9758  70066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell58         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 70066p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9758
-------------------------------------   ---- 
End-of-path arrival time (ps)           9758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell74   8508   9758  70066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell74         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 70148p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9675
-------------------------------------   ---- 
End-of-path arrival time (ps)           9675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell40   8425   9675  70148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell40         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 70148p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9675
-------------------------------------   ---- 
End-of-path arrival time (ps)           9675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell51   8425   9675  70148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell51         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 70148p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9675
-------------------------------------   ---- 
End-of-path arrival time (ps)           9675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell78   8425   9675  70148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell78         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 70148p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9675
-------------------------------------   ---- 
End-of-path arrival time (ps)           9675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell38   8425   9675  70148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell38         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 70217p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9607
-------------------------------------   ---- 
End-of-path arrival time (ps)           9607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell39   8357   9607  70217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell39         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 70217p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9607
-------------------------------------   ---- 
End-of-path arrival time (ps)           9607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell65   8357   9607  70217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell65         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 70217p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9607
-------------------------------------   ---- 
End-of-path arrival time (ps)           9607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell66   8357   9607  70217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell66         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 70228p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9595
-------------------------------------   ---- 
End-of-path arrival time (ps)           9595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell76   8345   9595  70228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell76         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 70230p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9593
-------------------------------------   ---- 
End-of-path arrival time (ps)           9593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell27   8343   9593  70230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell27         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 70239p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9585
-------------------------------------   ---- 
End-of-path arrival time (ps)           9585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell39   8335   9585  70239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell39         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 70239p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9585
-------------------------------------   ---- 
End-of-path arrival time (ps)           9585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell65   8335   9585  70239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell65         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 70239p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9585
-------------------------------------   ---- 
End-of-path arrival time (ps)           9585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell66   8335   9585  70239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell66         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 70260p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9564
-------------------------------------   ---- 
End-of-path arrival time (ps)           9564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell52   8314   9564  70260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell52         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 70275p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9548
-------------------------------------   ---- 
End-of-path arrival time (ps)           9548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell76   8298   9548  70275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell76         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 70285p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9538
-------------------------------------   ---- 
End-of-path arrival time (ps)           9538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell24   8288   9538  70285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell24         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 70285p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9538
-------------------------------------   ---- 
End-of-path arrival time (ps)           9538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell31   8288   9538  70285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell31         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 70285p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9538
-------------------------------------   ---- 
End-of-path arrival time (ps)           9538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell48   8288   9538  70285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell48         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 70285p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9538
-------------------------------------   ---- 
End-of-path arrival time (ps)           9538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell77   8288   9538  70285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell77         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 70286p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9538
-------------------------------------   ---- 
End-of-path arrival time (ps)           9538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell22   8288   9538  70286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell22         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 70286p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9538
-------------------------------------   ---- 
End-of-path arrival time (ps)           9538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell35   8288   9538  70286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell35         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 70286p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9538
-------------------------------------   ---- 
End-of-path arrival time (ps)           9538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell53   8288   9538  70286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell53         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 70286p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9538
-------------------------------------   ---- 
End-of-path arrival time (ps)           9538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell63   8288   9538  70286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell63         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 70291p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9532
-------------------------------------   ---- 
End-of-path arrival time (ps)           9532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell36   8282   9532  70291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell36         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 70291p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9532
-------------------------------------   ---- 
End-of-path arrival time (ps)           9532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell43   8282   9532  70291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell43         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 70291p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9532
-------------------------------------   ---- 
End-of-path arrival time (ps)           9532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell44   8282   9532  70291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell44         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 70298p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9525
-------------------------------------   ---- 
End-of-path arrival time (ps)           9525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell26   8275   9525  70298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell26         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 70322p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9501
-------------------------------------   ---- 
End-of-path arrival time (ps)           9501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell72   8251   9501  70322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell72         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:BitCounter\/count_0
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 70454p

Capture Clock Arrival Time                           41667
+ Clock path delay                                    8866
+ Cycle adjust (sclk(0)/fb:F#1 vs. sclk(0)/fb:F#2)   83333
- Setup time                                         -1310
--------------------------------------------------   ----- 
End-of-path required time (ps)                       132556

Launch Clock Arrival Time                   41667
+ Clock path delay                       8103
+ Data path delay                       12333
-------------------------------------   ----- 
End-of-path arrival time (ps)           62103
 
Launch Clock Path
pin name                                        model name   delay     AT  edge  Fanout
----------------------------------------------  -----------  -----  -----  ----  ------
sclk(0)/fb                                      iocell63         0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\/clock_n  count7cell    5989  49770  FALL       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\/count_0   count7cell       2110  51880  69293  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_load\/main_3       macrocell124     2666  54546  70454  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_load\/q            macrocell124     3350  57896  70454  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/cs_addr_0  datapathcell17   4207  62103  70454  RISE       1

Capture Clock Path
pin name                                        model name      delay     AT  edge  Fanout
----------------------------------------------  --------------  -----  -----  ----  ------
sclk(0)/fb                                      iocell63            0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock     datapathcell17   6752  50533  FALL       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 70487p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9337
-------------------------------------   ---- 
End-of-path arrival time (ps)           9337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell81   8087   9337  70487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell81         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 70488p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9335
-------------------------------------   ---- 
End-of-path arrival time (ps)           9335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell76   8085   9335  70488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell76         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 70491p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9333
-------------------------------------   ---- 
End-of-path arrival time (ps)           9333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell39   8083   9333  70491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell39         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 70491p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9333
-------------------------------------   ---- 
End-of-path arrival time (ps)           9333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell65   8083   9333  70491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell65         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 70491p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9333
-------------------------------------   ---- 
End-of-path arrival time (ps)           9333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell66   8083   9333  70491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell66         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 70752p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9071
-------------------------------------   ---- 
End-of-path arrival time (ps)           9071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell21   7821   9071  70752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell21         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 70752p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9071
-------------------------------------   ---- 
End-of-path arrival time (ps)           9071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell32   7821   9071  70752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell32         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 70752p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9071
-------------------------------------   ---- 
End-of-path arrival time (ps)           9071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell37   7821   9071  70752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell37         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 70752p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9071
-------------------------------------   ---- 
End-of-path arrival time (ps)           9071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell41   7821   9071  70752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell41         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 70763p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9061
-------------------------------------   ---- 
End-of-path arrival time (ps)           9061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell61   7811   9061  70763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell61         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 70763p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9061
-------------------------------------   ---- 
End-of-path arrival time (ps)           9061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell62   7811   9061  70763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell62         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 70763p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9061
-------------------------------------   ---- 
End-of-path arrival time (ps)           9061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell73   7811   9061  70763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell73         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 70763p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9061
-------------------------------------   ---- 
End-of-path arrival time (ps)           9061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell79   7811   9061  70763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell79         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 70766p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9058
-------------------------------------   ---- 
End-of-path arrival time (ps)           9058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell25   7808   9058  70766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell25         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 70766p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9058
-------------------------------------   ---- 
End-of-path arrival time (ps)           9058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell42   7808   9058  70766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell42         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 70766p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9058
-------------------------------------   ---- 
End-of-path arrival time (ps)           9058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell45   7808   9058  70766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell45         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 70766p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9058
-------------------------------------   ---- 
End-of-path arrival time (ps)           9058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell67   7808   9058  70766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell67         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 70876p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8947
-------------------------------------   ---- 
End-of-path arrival time (ps)           8947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell80   7697   8947  70876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell80         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 70926p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8898
-------------------------------------   ---- 
End-of-path arrival time (ps)           8898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell76   7648   8898  70926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell76         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 70946p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8877
-------------------------------------   ---- 
End-of-path arrival time (ps)           8877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell39   7627   8877  70946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell39         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 70946p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8877
-------------------------------------   ---- 
End-of-path arrival time (ps)           8877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell65   7627   8877  70946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell65         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 70946p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8877
-------------------------------------   ---- 
End-of-path arrival time (ps)           8877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell66   7627   8877  70946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell66         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 70982p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8842
-------------------------------------   ---- 
End-of-path arrival time (ps)           8842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell19   7592   8842  70982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell19         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 70982p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8842
-------------------------------------   ---- 
End-of-path arrival time (ps)           8842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell55   7592   8842  70982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell55         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 70982p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8842
-------------------------------------   ---- 
End-of-path arrival time (ps)           8842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell68   7592   8842  70982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell68         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 70982p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8841
-------------------------------------   ---- 
End-of-path arrival time (ps)           8841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell33   7591   8841  70982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell33         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 70982p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8841
-------------------------------------   ---- 
End-of-path arrival time (ps)           8841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell47   7591   8841  70982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell47         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 70982p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8841
-------------------------------------   ---- 
End-of-path arrival time (ps)           8841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell70   7591   8841  70982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell70         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 71036p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8787
-------------------------------------   ---- 
End-of-path arrival time (ps)           8787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell57   7537   8787  71036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell57         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 71036p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8787
-------------------------------------   ---- 
End-of-path arrival time (ps)           8787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell69   7537   8787  71036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell69         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 71093p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8731
-------------------------------------   ---- 
End-of-path arrival time (ps)           8731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell40   7481   8731  71093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell40         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 71093p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8731
-------------------------------------   ---- 
End-of-path arrival time (ps)           8731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell51   7481   8731  71093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell51         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 71093p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8731
-------------------------------------   ---- 
End-of-path arrival time (ps)           8731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell78   7481   8731  71093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell78         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 71135p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8688
-------------------------------------   ---- 
End-of-path arrival time (ps)           8688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell19   7438   8688  71135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell19         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 71135p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8688
-------------------------------------   ---- 
End-of-path arrival time (ps)           8688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell55   7438   8688  71135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell55         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 71135p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8688
-------------------------------------   ---- 
End-of-path arrival time (ps)           8688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell68   7438   8688  71135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell68         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 71190p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8633
-------------------------------------   ---- 
End-of-path arrival time (ps)           8633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell18   7383   8633  71190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell18         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 71190p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8633
-------------------------------------   ---- 
End-of-path arrival time (ps)           8633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell54   7383   8633  71190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell54         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 71190p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8633
-------------------------------------   ---- 
End-of-path arrival time (ps)           8633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell56   7383   8633  71190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell56         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 71190p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8633
-------------------------------------   ---- 
End-of-path arrival time (ps)           8633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell60   7383   8633  71190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell60         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 71193p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8630
-------------------------------------   ---- 
End-of-path arrival time (ps)           8630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell20   7380   8630  71193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell20         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 71193p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8630
-------------------------------------   ---- 
End-of-path arrival time (ps)           8630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell28   7380   8630  71193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell28         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 71193p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8630
-------------------------------------   ---- 
End-of-path arrival time (ps)           8630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell64   7380   8630  71193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell64         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 71198p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8625
-------------------------------------   ---- 
End-of-path arrival time (ps)           8625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell22   7375   8625  71198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell22         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 71198p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8625
-------------------------------------   ---- 
End-of-path arrival time (ps)           8625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell35   7375   8625  71198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell35         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 71198p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8625
-------------------------------------   ---- 
End-of-path arrival time (ps)           8625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell53   7375   8625  71198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell53         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 71198p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8625
-------------------------------------   ---- 
End-of-path arrival time (ps)           8625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell63   7375   8625  71198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell63         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 71208p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8615
-------------------------------------   ---- 
End-of-path arrival time (ps)           8615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell29   7365   8615  71208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell29         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 71208p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8615
-------------------------------------   ---- 
End-of-path arrival time (ps)           8615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell34   7365   8615  71208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell34         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 71208p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8615
-------------------------------------   ---- 
End-of-path arrival time (ps)           8615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell46   7365   8615  71208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell46         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 71208p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8615
-------------------------------------   ---- 
End-of-path arrival time (ps)           8615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell50   7365   8615  71208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell50         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 71214p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8610
-------------------------------------   ---- 
End-of-path arrival time (ps)           8610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell30   7360   8610  71214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell30         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 71214p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8610
-------------------------------------   ---- 
End-of-path arrival time (ps)           8610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell59   7360   8610  71214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell59         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 71214p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8610
-------------------------------------   ---- 
End-of-path arrival time (ps)           8610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell71   7360   8610  71214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell71         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 71357p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8467
-------------------------------------   ---- 
End-of-path arrival time (ps)           8467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell21   7217   8467  71357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell21         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 71357p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8467
-------------------------------------   ---- 
End-of-path arrival time (ps)           8467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell32   7217   8467  71357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell32         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 71357p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8467
-------------------------------------   ---- 
End-of-path arrival time (ps)           8467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell37   7217   8467  71357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell37         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 71357p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8467
-------------------------------------   ---- 
End-of-path arrival time (ps)           8467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell41   7217   8467  71357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell41         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 71362p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8461
-------------------------------------   ---- 
End-of-path arrival time (ps)           8461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell61   7211   8461  71362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell61         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 71362p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8461
-------------------------------------   ---- 
End-of-path arrival time (ps)           8461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell62   7211   8461  71362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell62         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 71362p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8461
-------------------------------------   ---- 
End-of-path arrival time (ps)           8461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell73   7211   8461  71362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell73         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 71362p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8461
-------------------------------------   ---- 
End-of-path arrival time (ps)           8461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell79   7211   8461  71362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell79         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 71364p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8460
-------------------------------------   ---- 
End-of-path arrival time (ps)           8460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell25   7210   8460  71364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell25         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 71364p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8460
-------------------------------------   ---- 
End-of-path arrival time (ps)           8460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell42   7210   8460  71364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell42         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 71364p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8460
-------------------------------------   ---- 
End-of-path arrival time (ps)           8460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell45   7210   8460  71364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell45         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 71364p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8460
-------------------------------------   ---- 
End-of-path arrival time (ps)           8460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell67   7210   8460  71364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell67         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 71446p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8377
-------------------------------------   ---- 
End-of-path arrival time (ps)           8377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell29   7127   8377  71446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell29         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 71446p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8377
-------------------------------------   ---- 
End-of-path arrival time (ps)           8377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell34   7127   8377  71446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell34         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 71446p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8377
-------------------------------------   ---- 
End-of-path arrival time (ps)           8377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell46   7127   8377  71446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell46         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 71446p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8377
-------------------------------------   ---- 
End-of-path arrival time (ps)           8377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell50   7127   8377  71446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell50         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 71447p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8377
-------------------------------------   ---- 
End-of-path arrival time (ps)           8377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell30   7127   8377  71447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell30         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 71447p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8377
-------------------------------------   ---- 
End-of-path arrival time (ps)           8377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell59   7127   8377  71447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell59         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 71447p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8377
-------------------------------------   ---- 
End-of-path arrival time (ps)           8377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell71   7127   8377  71447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell71         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 71605p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8218
-------------------------------------   ---- 
End-of-path arrival time (ps)           8218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell21   6968   8218  71605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell21         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 71605p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8218
-------------------------------------   ---- 
End-of-path arrival time (ps)           8218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell32   6968   8218  71605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell32         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 71605p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8218
-------------------------------------   ---- 
End-of-path arrival time (ps)           8218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell37   6968   8218  71605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell37         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 71605p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8218
-------------------------------------   ---- 
End-of-path arrival time (ps)           8218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell41   6968   8218  71605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell41         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 71637p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8187
-------------------------------------   ---- 
End-of-path arrival time (ps)           8187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell27   6937   8187  71637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell27         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 71676p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8148
-------------------------------------   ---- 
End-of-path arrival time (ps)           8148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell19   6898   8148  71676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell19         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 71676p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8148
-------------------------------------   ---- 
End-of-path arrival time (ps)           8148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell55   6898   8148  71676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell55         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 71676p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8148
-------------------------------------   ---- 
End-of-path arrival time (ps)           8148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell68   6898   8148  71676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell68         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 71676p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8148
-------------------------------------   ---- 
End-of-path arrival time (ps)           8148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell24   6898   8148  71676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell24         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 71676p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8148
-------------------------------------   ---- 
End-of-path arrival time (ps)           8148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell31   6898   8148  71676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell31         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 71676p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8148
-------------------------------------   ---- 
End-of-path arrival time (ps)           8148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell48   6898   8148  71676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell48         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 71676p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8148
-------------------------------------   ---- 
End-of-path arrival time (ps)           8148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell77   6898   8148  71676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell77         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 71701p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8122
-------------------------------------   ---- 
End-of-path arrival time (ps)           8122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell22   6872   8122  71701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell22         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 71701p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8122
-------------------------------------   ---- 
End-of-path arrival time (ps)           8122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell35   6872   8122  71701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell35         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 71701p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8122
-------------------------------------   ---- 
End-of-path arrival time (ps)           8122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell53   6872   8122  71701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell53         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 71701p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8122
-------------------------------------   ---- 
End-of-path arrival time (ps)           8122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell63   6872   8122  71701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell63         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 71873p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7950
-------------------------------------   ---- 
End-of-path arrival time (ps)           7950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell29   6700   7950  71873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell29         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 71873p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7950
-------------------------------------   ---- 
End-of-path arrival time (ps)           7950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell34   6700   7950  71873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell34         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 71873p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7950
-------------------------------------   ---- 
End-of-path arrival time (ps)           7950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell46   6700   7950  71873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell46         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 71873p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7950
-------------------------------------   ---- 
End-of-path arrival time (ps)           7950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell50   6700   7950  71873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell50         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 71878p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7945
-------------------------------------   ---- 
End-of-path arrival time (ps)           7945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell80   6695   7945  71878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell80         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 71879p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7945
-------------------------------------   ---- 
End-of-path arrival time (ps)           7945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell18   6695   7945  71879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell18         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 71879p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7945
-------------------------------------   ---- 
End-of-path arrival time (ps)           7945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell54   6695   7945  71879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell54         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 71879p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7945
-------------------------------------   ---- 
End-of-path arrival time (ps)           7945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell56   6695   7945  71879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell56         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 71879p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7945
-------------------------------------   ---- 
End-of-path arrival time (ps)           7945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell60   6695   7945  71879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell60         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 71881p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7942
-------------------------------------   ---- 
End-of-path arrival time (ps)           7942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell38   6692   7942  71881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell38         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 71907p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7917
-------------------------------------   ---- 
End-of-path arrival time (ps)           7917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell81   6667   7917  71907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell81         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 71958p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7866
-------------------------------------   ---- 
End-of-path arrival time (ps)           7866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell24   6616   7866  71958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell24         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 71958p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7866
-------------------------------------   ---- 
End-of-path arrival time (ps)           7866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell31   6616   7866  71958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell31         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 71958p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7866
-------------------------------------   ---- 
End-of-path arrival time (ps)           7866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell48   6616   7866  71958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell48         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 71958p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7866
-------------------------------------   ---- 
End-of-path arrival time (ps)           7866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell77   6616   7866  71958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell77         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 71991p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7833
-------------------------------------   ---- 
End-of-path arrival time (ps)           7833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell72   6583   7833  71991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell72         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 72021p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7802
-------------------------------------   ---- 
End-of-path arrival time (ps)           7802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell25   6552   7802  72021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell25         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 72021p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7802
-------------------------------------   ---- 
End-of-path arrival time (ps)           7802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell42   6552   7802  72021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell42         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 72021p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7802
-------------------------------------   ---- 
End-of-path arrival time (ps)           7802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell45   6552   7802  72021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell45         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 72021p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7802
-------------------------------------   ---- 
End-of-path arrival time (ps)           7802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell67   6552   7802  72021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell67         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 72025p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7799
-------------------------------------   ---- 
End-of-path arrival time (ps)           7799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell61   6549   7799  72025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell61         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 72025p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7799
-------------------------------------   ---- 
End-of-path arrival time (ps)           7799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell62   6549   7799  72025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell62         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 72025p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7799
-------------------------------------   ---- 
End-of-path arrival time (ps)           7799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell73   6549   7799  72025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell73         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 72025p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7799
-------------------------------------   ---- 
End-of-path arrival time (ps)           7799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell79   6549   7799  72025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell79         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 72388p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7436
-------------------------------------   ---- 
End-of-path arrival time (ps)           7436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell30   6186   7436  72388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell30         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 72388p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7436
-------------------------------------   ---- 
End-of-path arrival time (ps)           7436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell59   6186   7436  72388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell59         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 72388p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7436
-------------------------------------   ---- 
End-of-path arrival time (ps)           7436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell71   6186   7436  72388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell71         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 72447p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7376
-------------------------------------   ---- 
End-of-path arrival time (ps)           7376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell24   6126   7376  72447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell24         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 72447p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7376
-------------------------------------   ---- 
End-of-path arrival time (ps)           7376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell31   6126   7376  72447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell31         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 72447p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7376
-------------------------------------   ---- 
End-of-path arrival time (ps)           7376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell48   6126   7376  72447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell48         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 72447p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7376
-------------------------------------   ---- 
End-of-path arrival time (ps)           7376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell77   6126   7376  72447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell77         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 72513p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell22   6060   7310  72513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell22         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 72513p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell35   6060   7310  72513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell35         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 72513p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell53   6060   7310  72513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell53         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 72513p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell63   6060   7310  72513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell63         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 72569p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7254
-------------------------------------   ---- 
End-of-path arrival time (ps)           7254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell20   6004   7254  72569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell20         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 72569p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7254
-------------------------------------   ---- 
End-of-path arrival time (ps)           7254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell28   6004   7254  72569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell28         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 72569p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7254
-------------------------------------   ---- 
End-of-path arrival time (ps)           7254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell64   6004   7254  72569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell64         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 72593p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7230
-------------------------------------   ---- 
End-of-path arrival time (ps)           7230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell72   5980   7230  72593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell72         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 72650p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7173
-------------------------------------   ---- 
End-of-path arrival time (ps)           7173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell19   5923   7173  72650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell19         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 72650p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7173
-------------------------------------   ---- 
End-of-path arrival time (ps)           7173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell55   5923   7173  72650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell55         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 72650p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7173
-------------------------------------   ---- 
End-of-path arrival time (ps)           7173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell68   5923   7173  72650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell68         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 72694p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7129
-------------------------------------   ---- 
End-of-path arrival time (ps)           7129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell40   5879   7129  72694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell40         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 72694p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7129
-------------------------------------   ---- 
End-of-path arrival time (ps)           7129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell51   5879   7129  72694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell51         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 72694p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7129
-------------------------------------   ---- 
End-of-path arrival time (ps)           7129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell78   5879   7129  72694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell78         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 72699p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7124
-------------------------------------   ---- 
End-of-path arrival time (ps)           7124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell40   5874   7124  72699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell40         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 72699p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7124
-------------------------------------   ---- 
End-of-path arrival time (ps)           7124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell51   5874   7124  72699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell51         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 72699p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7124
-------------------------------------   ---- 
End-of-path arrival time (ps)           7124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell78   5874   7124  72699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell78         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 72907p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6916
-------------------------------------   ---- 
End-of-path arrival time (ps)           6916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell24   5666   6916  72907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell24         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 72907p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6916
-------------------------------------   ---- 
End-of-path arrival time (ps)           6916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell31   5666   6916  72907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell31         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 72907p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6916
-------------------------------------   ---- 
End-of-path arrival time (ps)           6916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell48   5666   6916  72907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell48         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 72907p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6916
-------------------------------------   ---- 
End-of-path arrival time (ps)           6916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell77   5666   6916  72907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell77         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 72913p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6910
-------------------------------------   ---- 
End-of-path arrival time (ps)           6910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell19   5660   6910  72913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell19         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 72913p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6910
-------------------------------------   ---- 
End-of-path arrival time (ps)           6910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell55   5660   6910  72913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell55         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 72913p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6910
-------------------------------------   ---- 
End-of-path arrival time (ps)           6910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell68   5660   6910  72913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell68         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 72922p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6902
-------------------------------------   ---- 
End-of-path arrival time (ps)           6902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell20   5652   6902  72922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell20         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 72922p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6902
-------------------------------------   ---- 
End-of-path arrival time (ps)           6902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell28   5652   6902  72922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell28         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 72922p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6902
-------------------------------------   ---- 
End-of-path arrival time (ps)           6902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell64   5652   6902  72922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell64         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 72922p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6902
-------------------------------------   ---- 
End-of-path arrival time (ps)           6902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell18   5652   6902  72922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell18         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 72922p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6902
-------------------------------------   ---- 
End-of-path arrival time (ps)           6902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell54   5652   6902  72922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell54         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 72922p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6902
-------------------------------------   ---- 
End-of-path arrival time (ps)           6902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell56   5652   6902  72922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell56         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 72922p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6902
-------------------------------------   ---- 
End-of-path arrival time (ps)           6902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell60   5652   6902  72922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell60         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 72930p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6893
-------------------------------------   ---- 
End-of-path arrival time (ps)           6893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell22   5643   6893  72930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell22         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 72930p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6893
-------------------------------------   ---- 
End-of-path arrival time (ps)           6893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell35   5643   6893  72930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell35         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 72930p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6893
-------------------------------------   ---- 
End-of-path arrival time (ps)           6893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell53   5643   6893  72930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell53         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 72930p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6893
-------------------------------------   ---- 
End-of-path arrival time (ps)           6893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell63   5643   6893  72930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell63         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 72956p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6868
-------------------------------------   ---- 
End-of-path arrival time (ps)           6868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell18   5618   6868  72956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell18         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 72956p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6868
-------------------------------------   ---- 
End-of-path arrival time (ps)           6868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell54   5618   6868  72956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell54         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 72956p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6868
-------------------------------------   ---- 
End-of-path arrival time (ps)           6868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell56   5618   6868  72956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell56         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 72956p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6868
-------------------------------------   ---- 
End-of-path arrival time (ps)           6868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell60   5618   6868  72956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell60         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 73062p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6761
-------------------------------------   ---- 
End-of-path arrival time (ps)           6761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell20   5511   6761  73062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell20         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 73062p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6761
-------------------------------------   ---- 
End-of-path arrival time (ps)           6761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell28   5511   6761  73062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell28         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 73062p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6761
-------------------------------------   ---- 
End-of-path arrival time (ps)           6761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell64   5511   6761  73062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell64         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 73081p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6742
-------------------------------------   ---- 
End-of-path arrival time (ps)           6742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell29   5492   6742  73081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell29         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 73081p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6742
-------------------------------------   ---- 
End-of-path arrival time (ps)           6742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell34   5492   6742  73081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell34         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 73081p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6742
-------------------------------------   ---- 
End-of-path arrival time (ps)           6742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell46   5492   6742  73081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell46         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 73081p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6742
-------------------------------------   ---- 
End-of-path arrival time (ps)           6742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell50   5492   6742  73081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell50         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 73189p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6635
-------------------------------------   ---- 
End-of-path arrival time (ps)           6635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell30   5385   6635  73189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell30         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 73189p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6635
-------------------------------------   ---- 
End-of-path arrival time (ps)           6635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell59   5385   6635  73189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell59         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 73189p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6635
-------------------------------------   ---- 
End-of-path arrival time (ps)           6635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell71   5385   6635  73189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell71         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 73289p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6534
-------------------------------------   ---- 
End-of-path arrival time (ps)           6534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell21   5284   6534  73289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell21         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 73289p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6534
-------------------------------------   ---- 
End-of-path arrival time (ps)           6534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell32   5284   6534  73289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell32         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 73289p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6534
-------------------------------------   ---- 
End-of-path arrival time (ps)           6534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell37   5284   6534  73289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell37         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 73289p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6534
-------------------------------------   ---- 
End-of-path arrival time (ps)           6534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell41   5284   6534  73289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell41         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 73297p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6527
-------------------------------------   ---- 
End-of-path arrival time (ps)           6527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell21   5277   6527  73297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell21         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 73297p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6527
-------------------------------------   ---- 
End-of-path arrival time (ps)           6527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell32   5277   6527  73297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell32         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 73297p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6527
-------------------------------------   ---- 
End-of-path arrival time (ps)           6527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell37   5277   6527  73297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell37         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 73297p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6527
-------------------------------------   ---- 
End-of-path arrival time (ps)           6527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell41   5277   6527  73297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell41         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 73306p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6517
-------------------------------------   ---- 
End-of-path arrival time (ps)           6517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell25   5267   6517  73306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell25         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 73306p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6517
-------------------------------------   ---- 
End-of-path arrival time (ps)           6517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell42   5267   6517  73306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell42         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 73306p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6517
-------------------------------------   ---- 
End-of-path arrival time (ps)           6517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell45   5267   6517  73306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell45         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 73306p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6517
-------------------------------------   ---- 
End-of-path arrival time (ps)           6517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell67   5267   6517  73306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell67         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 73309p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6515
-------------------------------------   ---- 
End-of-path arrival time (ps)           6515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell61   5265   6515  73309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell61         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 73309p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6515
-------------------------------------   ---- 
End-of-path arrival time (ps)           6515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell62   5265   6515  73309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell62         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 73309p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6515
-------------------------------------   ---- 
End-of-path arrival time (ps)           6515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell73   5265   6515  73309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell73         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 73309p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6515
-------------------------------------   ---- 
End-of-path arrival time (ps)           6515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell79   5265   6515  73309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell79         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 73461p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6362
-------------------------------------   ---- 
End-of-path arrival time (ps)           6362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell40   5112   6362  73461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell40         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 73461p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6362
-------------------------------------   ---- 
End-of-path arrival time (ps)           6362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell51   5112   6362  73461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell51         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 73461p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6362
-------------------------------------   ---- 
End-of-path arrival time (ps)           6362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell78   5112   6362  73461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell78         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 73472p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6352
-------------------------------------   ---- 
End-of-path arrival time (ps)           6352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell61   5102   6352  73472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell61         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 73472p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6352
-------------------------------------   ---- 
End-of-path arrival time (ps)           6352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell62   5102   6352  73472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell62         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 73472p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6352
-------------------------------------   ---- 
End-of-path arrival time (ps)           6352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell73   5102   6352  73472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell73         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 73472p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6352
-------------------------------------   ---- 
End-of-path arrival time (ps)           6352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell79   5102   6352  73472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell79         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 73472p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell25   5101   6351  73472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell25         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 73472p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell42   5101   6351  73472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell42         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 73472p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell45   5101   6351  73472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell45         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 73472p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell67   5101   6351  73472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell67         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 73585p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6239
-------------------------------------   ---- 
End-of-path arrival time (ps)           6239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell57   4989   6239  73585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell57         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 73585p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6239
-------------------------------------   ---- 
End-of-path arrival time (ps)           6239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell12   1250   1250  53794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell69   4989   6239  73585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell69         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 73587p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6237
-------------------------------------   ---- 
End-of-path arrival time (ps)           6237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell20   4987   6237  73587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell20         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 73587p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6237
-------------------------------------   ---- 
End-of-path arrival time (ps)           6237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell28   4987   6237  73587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell28         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 73587p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6237
-------------------------------------   ---- 
End-of-path arrival time (ps)           6237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell64   4987   6237  73587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell64         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 73641p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6182
-------------------------------------   ---- 
End-of-path arrival time (ps)           6182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell20   4932   6182  73641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell20         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 73641p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6182
-------------------------------------   ---- 
End-of-path arrival time (ps)           6182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell28   4932   6182  73641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell28         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 73641p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6182
-------------------------------------   ---- 
End-of-path arrival time (ps)           6182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell64   4932   6182  73641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell64         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 73740p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6083
-------------------------------------   ---- 
End-of-path arrival time (ps)           6083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell72   4833   6083  73740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell72         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3184/q
Path End       : Net_3184/main_1
Capture Clock  : Net_3184/clock_0
Path slack     : 73900p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5923
-------------------------------------   ---- 
End-of-path arrival time (ps)           5923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3184/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_3184/q       macrocell5    1250   1250  73900  RISE       1
Net_3184/main_1  macrocell5    4673   5923  73900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3184/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 73914p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5909
-------------------------------------   ---- 
End-of-path arrival time (ps)           5909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell40   4659   5909  73914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell40         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 73914p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5909
-------------------------------------   ---- 
End-of-path arrival time (ps)           5909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell51   4659   5909  73914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell51         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 73914p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5909
-------------------------------------   ---- 
End-of-path arrival time (ps)           5909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell78   4659   5909  73914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell78         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 74015p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5808
-------------------------------------   ---- 
End-of-path arrival time (ps)           5808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell57   4558   5808  74015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell57         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 74015p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5808
-------------------------------------   ---- 
End-of-path arrival time (ps)           5808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  54371  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell69   4558   5808  74015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell69         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 74030p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5794
-------------------------------------   ---- 
End-of-path arrival time (ps)           5794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_3   count7cell    2110   2110  55571  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell15   3684   5794  74030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 74135p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5688
-------------------------------------   ---- 
End-of-path arrival time (ps)           5688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_5   count7cell    2110   2110  54379  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell17   3578   5688  74135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 74154p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell18   4419   5669  74154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell18         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 74154p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell54   4419   5669  74154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell54         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 74154p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell56   4419   5669  74154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell56         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 74154p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell60   4419   5669  74154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell60         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 74167p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5657
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell29   4407   5657  74167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell29         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 74167p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5657
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell34   4407   5657  74167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell34         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 74167p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5657
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell46   4407   5657  74167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell46         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 74167p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5657
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell50   4407   5657  74167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell50         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 74180p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5644
-------------------------------------   ---- 
End-of-path arrival time (ps)           5644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell72   4394   5644  74180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell72         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 74185p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5639
-------------------------------------   ---- 
End-of-path arrival time (ps)           5639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell18   4389   5639  74185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell18         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 74185p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5639
-------------------------------------   ---- 
End-of-path arrival time (ps)           5639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell54   4389   5639  74185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell54         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 74185p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5639
-------------------------------------   ---- 
End-of-path arrival time (ps)           5639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell56   4389   5639  74185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell56         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 74185p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5639
-------------------------------------   ---- 
End-of-path arrival time (ps)           5639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell60   4389   5639  74185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell60         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 74185p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell30   4388   5638  74185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell30         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 74185p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell59   4388   5638  74185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell59         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 74185p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell71   4388   5638  74185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell71         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 74334p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5489
-------------------------------------   ---- 
End-of-path arrival time (ps)           5489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell29   4239   5489  74334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell29         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 74334p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5489
-------------------------------------   ---- 
End-of-path arrival time (ps)           5489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell34   4239   5489  74334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell34         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 74334p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5489
-------------------------------------   ---- 
End-of-path arrival time (ps)           5489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell46   4239   5489  74334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell46         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 74334p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5489
-------------------------------------   ---- 
End-of-path arrival time (ps)           5489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  51703  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell50   4239   5489  74334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell50         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3184/q
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/clock
Path slack     : 74335p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7428
-------------------------------------   ---- 
End-of-path arrival time (ps)           7428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3184/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3184/q                                macrocell5    1250   1250  73900  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/status_0  statuscell1   6178   7428  74335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/clock                      statuscell1         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 74366p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5458
-------------------------------------   ---- 
End-of-path arrival time (ps)           5458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell30   4208   5458  74366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell30         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 74366p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5458
-------------------------------------   ---- 
End-of-path arrival time (ps)           5458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell59   4208   5458  74366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell59         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 74366p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5458
-------------------------------------   ---- 
End-of-path arrival time (ps)           5458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  52236  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell71   4208   5458  74366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell71         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 74534p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5289
-------------------------------------   ---- 
End-of-path arrival time (ps)           5289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell57   4039   5289  74534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell57         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 74534p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5289
-------------------------------------   ---- 
End-of-path arrival time (ps)           5289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell69   4039   5289  74534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell69         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 74535p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5288
-------------------------------------   ---- 
End-of-path arrival time (ps)           5288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  54788  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell72   4038   5288  74535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell72         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 74536p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_1   count7cell    2110   2110  56060  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell13   3177   5287  74536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell13         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 74699p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5125
-------------------------------------   ---- 
End-of-path arrival time (ps)           5125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell57   3875   5125  74699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell57         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 74699p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5125
-------------------------------------   ---- 
End-of-path arrival time (ps)           5125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell17   1250   1250  55349  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell69   3875   5125  74699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell69         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 74893p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_4   count7cell    2110   2110  55572  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell16   2821   4931  74893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell16         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 74914p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_0   count7cell    2110   2110  55585  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell12   2800   4910  74914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell12         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 75090p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_2   count7cell    2110   2110  55751  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell14   2623   4733  75090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:runmode_enable\/q
Path End       : \PWM_5:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_5:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 307618p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   333333
- Setup time                                            -5090
----------------------------------------------------   ------ 
End-of-path required time (ps)                         328243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20626
-------------------------------------   ----- 
End-of-path arrival time (ps)           20626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:runmode_enable\/clock_0                      macrocell102        0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:runmode_enable\/q         macrocell102     1250   1250  307618  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell9    9666  10916  307618  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell9    9710  20626  307618  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell10      0  20626  307618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell10      0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_6:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_6:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 308349p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   333333
- Setup time                                            -5090
----------------------------------------------------   ------ 
End-of-path required time (ps)                         328243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19894
-------------------------------------   ----- 
End-of-path arrival time (ps)           19894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell11      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11   2320   2320  308349  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0   2320  308349  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2960   5280  308349  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell11   4904  10184  308349  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell11   9710  19894  308349  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell12      0  19894  308349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell12      0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 309178p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   333333
- Setup time                                            -5090
----------------------------------------------------   ------ 
End-of-path required time (ps)                         328243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19065
-------------------------------------   ----- 
End-of-path arrival time (ps)           19065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  309178  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  309178  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  309178  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   4075   9355  309178  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   9710  19065  309178  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  19065  309178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell4       0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_8:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_8:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 309510p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   333333
- Setup time                                            -5090
----------------------------------------------------   ------ 
End-of-path required time (ps)                         328243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18733
-------------------------------------   ----- 
End-of-path arrival time (ps)           18733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell15      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15   2320   2320  309510  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0   2320  309510  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2960   5280  309510  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell15   3743   9023  309510  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell15   9710  18733  309510  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell16      0  18733  309510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell16      0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_7:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_7:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 309561p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   333333
- Setup time                                            -5090
----------------------------------------------------   ------ 
End-of-path required time (ps)                         328243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18682
-------------------------------------   ----- 
End-of-path arrival time (ps)           18682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell13      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13   2320   2320  309561  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0   2320  309561  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2960   5280  309561  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell13   3692   8972  309561  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell13   9710  18682  309561  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell14      0  18682  309561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell14      0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 309568p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   333333
- Setup time                                            -5090
----------------------------------------------------   ------ 
End-of-path required time (ps)                         328243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18676
-------------------------------------   ----- 
End-of-path arrival time (ps)           18676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  309568  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  309568  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  309568  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3686   8966  309568  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   9710  18676  309568  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  18676  309568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell2       0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_4:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_4:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 309776p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   333333
- Setup time                                            -5090
----------------------------------------------------   ------ 
End-of-path required time (ps)                         328243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18468
-------------------------------------   ----- 
End-of-path arrival time (ps)           18468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7   2320   2320  309776  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0   2320  309776  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2960   5280  309776  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   3478   8758  309776  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   9710  18468  309776  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  18468  309776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell8       0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_3:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_3:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 309862p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   333333
- Setup time                                            -5090
----------------------------------------------------   ------ 
End-of-path required time (ps)                         328243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18382
-------------------------------------   ----- 
End-of-path arrival time (ps)           18382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5   2320   2320  309862  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0   2320  309862  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2960   5280  309862  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3392   8672  309862  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   9710  18382  309862  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  18382  309862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell6       0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:runmode_enable\/q
Path End       : \PWM_5:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_5:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 310001p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11812
-------------------------------------   ----- 
End-of-path arrival time (ps)           11812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:runmode_enable\/clock_0                      macrocell102        0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:runmode_enable\/q         macrocell102     1250   1250  307618  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell10  10562  11812  310001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell10      0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:runmode_enable\/q
Path End       : \PWM_5:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_5:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 310898p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10916
-------------------------------------   ----- 
End-of-path arrival time (ps)           10916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:runmode_enable\/clock_0                      macrocell102        0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:runmode_enable\/q         macrocell102    1250   1250  307618  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell9   9666  10916  310898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_5:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_5:PWMUDB:prevCompare1\/clock_0
Path slack     : 311240p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18583
-------------------------------------   ----- 
End-of-path arrival time (ps)           18583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    4140   4140  311240  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   4140  311240  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   3040   7180  311240  RISE       1
\PWM_5:PWMUDB:prevCompare1\/main_0     macrocell101    11403  18583  311240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:prevCompare1\/clock_0                        macrocell101        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:final_kill_reg\/q
Path End       : \PWM_6:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_6:PWMUDB:genblk8:stsreg\/clock
Path slack     : 311561p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   333333
- Setup time                                            -1570
----------------------------------------------------   ------ 
End-of-path required time (ps)                         331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20202
-------------------------------------   ----- 
End-of-path arrival time (ps)           20202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:final_kill_reg\/clock_0                      macrocell100        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:final_kill_reg\/q         macrocell100   1250   1250  311561  RISE       1
\PWM_5:PWMUDB:status_5\/main_0          macrocell104   4368   5618  311561  RISE       1
\PWM_5:PWMUDB:status_5\/q               macrocell104   3350   8968  311561  RISE       1
\PWM_6:PWMUDB:genblk8:stsreg\/status_5  statusicell6  11234  20202  311561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:genblk8:stsreg\/clock                        statusicell6        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_6:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_6:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 311629p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10184
-------------------------------------   ----- 
End-of-path arrival time (ps)           10184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell11      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11   2320   2320  308349  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0   2320  308349  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2960   5280  308349  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell11   4904  10184  311629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell11      0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_5:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_5:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 311991p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9823
-------------------------------------   ---- 
End-of-path arrival time (ps)           9823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9    2320   2320  308711  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0   2320  308711  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2960   5280  308711  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    4543   9823  311991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_5:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_5:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 311993p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9820
-------------------------------------   ---- 
End-of-path arrival time (ps)           9820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9    2320   2320  308711  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0   2320  308711  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2960   5280  308711  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell10   4540   9820  311993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell10      0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:final_kill_reg\/q
Path End       : \PWM_5:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_5:PWMUDB:genblk8:stsreg\/clock
Path slack     : 312154p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   333333
- Setup time                                            -1570
----------------------------------------------------   ------ 
End-of-path required time (ps)                         331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19609
-------------------------------------   ----- 
End-of-path arrival time (ps)           19609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:final_kill_reg\/clock_0                      macrocell100        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:final_kill_reg\/q         macrocell100   1250   1250  311561  RISE       1
\PWM_5:PWMUDB:status_5\/main_0          macrocell104   4368   5618  311561  RISE       1
\PWM_5:PWMUDB:status_5\/q               macrocell104   3350   8968  311561  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/status_5  statusicell5  10641  19609  312154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/clock                        statusicell5        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_5:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_5:PWMUDB:status_0\/clock_0
Path slack     : 312167p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17656
-------------------------------------   ----- 
End-of-path arrival time (ps)           17656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    4140   4140  311240  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   4140  311240  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   3040   7180  311240  RISE       1
\PWM_5:PWMUDB:status_0\/main_1         macrocell103    10476  17656  312167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:status_0\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 312458p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9355
-------------------------------------   ---- 
End-of-path arrival time (ps)           9355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  309178  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  309178  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  309178  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   4075   9355  312458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 312459p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9354
-------------------------------------   ---- 
End-of-path arrival time (ps)           9354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  309178  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  309178  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  309178  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   4074   9354  312459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell4       0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_6:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_6:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 312599p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9214
-------------------------------------   ---- 
End-of-path arrival time (ps)           9214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell11      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11   2320   2320  308349  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0   2320  308349  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2960   5280  308349  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell12   3934   9214  312599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell12      0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_991/main_1
Capture Clock  : Net_991/clock_0
Path slack     : 312734p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17089
-------------------------------------   ----- 
End-of-path arrival time (ps)           17089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    4140   4140  311240  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   4140  311240  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   3040   7180  311240  RISE       1
Net_991/main_1                         macrocell9       9909  17089  312734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_991/clock_0                                            macrocell9          0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_3:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_3:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 312760p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9053
-------------------------------------   ---- 
End-of-path arrival time (ps)           9053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5   2320   2320  309862  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0   2320  309862  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2960   5280  309862  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell6   3773   9053  312760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell6       0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_8:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_8:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 312789p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9024
-------------------------------------   ---- 
End-of-path arrival time (ps)           9024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell15      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15   2320   2320  309510  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0   2320  309510  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2960   5280  309510  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell16   3744   9024  312789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell16      0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_8:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_8:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 312790p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9023
-------------------------------------   ---- 
End-of-path arrival time (ps)           9023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell15      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15   2320   2320  309510  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0   2320  309510  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2960   5280  309510  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell15   3743   9023  312790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell15      0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_7:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_7:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 312841p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8972
-------------------------------------   ---- 
End-of-path arrival time (ps)           8972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell13      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13   2320   2320  309561  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0   2320  309561  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2960   5280  309561  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell13   3692   8972  312841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell13      0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 312848p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8966
-------------------------------------   ---- 
End-of-path arrival time (ps)           8966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  309568  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  309568  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  309568  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3686   8966  312848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_4:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_4:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 313056p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8758
-------------------------------------   ---- 
End-of-path arrival time (ps)           8758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7   2320   2320  309776  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0   2320  309776  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2960   5280  309776  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   3478   8758  313056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_3:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_3:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 313142p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8672
-------------------------------------   ---- 
End-of-path arrival time (ps)           8672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5   2320   2320  309862  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0   2320  309862  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2960   5280  309862  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3392   8672  313142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_4:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_4:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 313330p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8484
-------------------------------------   ---- 
End-of-path arrival time (ps)           8484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7   2320   2320  309776  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0   2320  309776  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2960   5280  309776  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell8   3204   8484  313330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell8       0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_7:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_7:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 313402p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8412
-------------------------------------   ---- 
End-of-path arrival time (ps)           8412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell13      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13   2320   2320  309561  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0   2320  309561  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2960   5280  309561  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell14   3132   8412  313402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell14      0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 313421p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8393
-------------------------------------   ---- 
End-of-path arrival time (ps)           8393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  309568  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  309568  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  309568  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   3113   8393  313421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell2       0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 313805p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8008
-------------------------------------   ---- 
End-of-path arrival time (ps)           8008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell86         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q         macrocell86     1250   1250  310528  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   6758   8008  313805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell2       0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 313808p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8005
-------------------------------------   ---- 
End-of-path arrival time (ps)           8005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell86         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q         macrocell86     1250   1250  310528  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   6755   8005  313808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:runmode_enable\/q
Path End       : \PWM_8:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_8:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 314035p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7779
-------------------------------------   ---- 
End-of-path arrival time (ps)           7779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:runmode_enable\/clock_0                      macrocell114        0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:runmode_enable\/q         macrocell114     1250   1250  310755  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell15   6529   7779  314035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell15      0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:runmode_enable\/q
Path End       : \PWM_8:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_8:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 314035p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7778
-------------------------------------   ---- 
End-of-path arrival time (ps)           7778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:runmode_enable\/clock_0                      macrocell114        0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:runmode_enable\/q         macrocell114     1250   1250  310755  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell16   6528   7778  314035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell16      0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 314524p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15300
-------------------------------------   ----- 
End-of-path arrival time (ps)           15300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  314524  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  314524  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  314524  RISE       1
\PWM_1:PWMUDB:prevCompare1\/main_0     macrocell85     8120  15300  314524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1033/main_1
Capture Clock  : Net_1033/clock_0
Path slack     : 314948p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14876
-------------------------------------   ----- 
End-of-path arrival time (ps)           14876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell15      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell15   4140   4140  314948  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell16      0   4140  314948  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell16   3040   7180  314948  RISE       1
Net_1033/main_1                        macrocell3       7696  14876  314948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1033/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_1:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 315453p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14370
-------------------------------------   ----- 
End-of-path arrival time (ps)           14370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  314524  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  314524  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  314524  RISE       1
\PWM_1:PWMUDB:status_0\/main_1         macrocell87     7190  14370  315453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell87         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_8:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_8:PWMUDB:prevCompare1\/clock_0
Path slack     : 315637p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14186
-------------------------------------   ----- 
End-of-path arrival time (ps)           14186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell15      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell15   4140   4140  314948  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell16      0   4140  314948  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell16   3040   7180  314948  RISE       1
\PWM_8:PWMUDB:prevCompare1\/main_0     macrocell113     7006  14186  315637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:prevCompare1\/clock_0                        macrocell113        0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:runmode_enable\/q
Path End       : \PWM_4:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_4:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 316159p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5654
-------------------------------------   ---- 
End-of-path arrival time (ps)           5654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:runmode_enable\/clock_0                      macrocell98         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:runmode_enable\/q         macrocell98     1250   1250  313448  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell8   4404   5654  316159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell8       0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:runmode_enable\/q
Path End       : \PWM_3:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_3:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 316277p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5536
-------------------------------------   ---- 
End-of-path arrival time (ps)           5536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:runmode_enable\/clock_0                      macrocell94         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:runmode_enable\/q         macrocell94     1250   1250  313902  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell6   4286   5536  316277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell6       0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:runmode_enable\/q
Path End       : \PWM_6:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_6:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 316370p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:runmode_enable\/clock_0                      macrocell106        0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:runmode_enable\/q         macrocell106     1250   1250  313645  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell12   4193   5443  316370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell12      0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_8:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_8:PWMUDB:status_0\/clock_0
Path slack     : 316562p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13261
-------------------------------------   ----- 
End-of-path arrival time (ps)           13261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell15      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell15   4140   4140  314948  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell16      0   4140  314948  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell16   3040   7180  314948  RISE       1
\PWM_8:PWMUDB:status_0\/main_1         macrocell115     6081  13261  316562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:status_0\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:runmode_enable\/q
Path End       : \PWM_4:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_4:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 316728p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5086
-------------------------------------   ---- 
End-of-path arrival time (ps)           5086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:runmode_enable\/clock_0                      macrocell98         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:runmode_enable\/q         macrocell98     1250   1250  313448  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell7   3836   5086  316728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:final_kill_reg\/q
Path End       : \PWM_4:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_4:PWMUDB:genblk8:stsreg\/clock
Path slack     : 316900p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   333333
- Setup time                                            -1570
----------------------------------------------------   ------ 
End-of-path required time (ps)                         331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14864
-------------------------------------   ----- 
End-of-path arrival time (ps)           14864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:final_kill_reg\/clock_0                      macrocell92         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:final_kill_reg\/q         macrocell92    1250   1250  316900  RISE       1
\PWM_3:PWMUDB:status_5\/main_0          macrocell96    2227   3477  316900  RISE       1
\PWM_3:PWMUDB:status_5\/q               macrocell96    3350   6827  316900  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/status_5  statusicell4   8036  14864  316900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:runmode_enable\/q
Path End       : \PWM_6:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_6:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 316925p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4888
-------------------------------------   ---- 
End-of-path arrival time (ps)           4888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:runmode_enable\/clock_0                      macrocell106        0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:runmode_enable\/q         macrocell106     1250   1250  313645  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell11   3638   4888  316925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell11      0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:runmode_enable\/q
Path End       : \PWM_3:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_3:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 317182p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:runmode_enable\/clock_0                      macrocell94         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:runmode_enable\/q         macrocell94     1250   1250  313902  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell5   3381   4631  317182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 317319p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell90         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q         macrocell90     1250   1250  314039  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   3245   4495  317319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317321p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell90         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q         macrocell90     1250   1250  314039  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   3242   4492  317321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell4       0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:runmode_enable\/q
Path End       : \PWM_7:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_7:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317479p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:runmode_enable\/clock_0                      macrocell110        0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:runmode_enable\/q         macrocell110     1250   1250  314200  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell14   3084   4334  317479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell14      0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:runmode_enable\/q
Path End       : \PWM_7:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_7:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 317480p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:runmode_enable\/clock_0                      macrocell110        0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:runmode_enable\/q         macrocell110     1250   1250  314200  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell13   3084   4334  317480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell13      0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:final_kill_reg\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 317687p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   333333
- Setup time                                            -1570
----------------------------------------------------   ------ 
End-of-path required time (ps)                         331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14076
-------------------------------------   ----- 
End-of-path arrival time (ps)           14076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:final_kill_reg\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:final_kill_reg\/q         macrocell84    1250   1250  317687  RISE       1
\PWM_1:PWMUDB:status_5\/main_0          macrocell88    4405   5655  317687  RISE       1
\PWM_1:PWMUDB:status_5\/q               macrocell88    3350   9005  317687  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_5  statusicell1   5071  14076  317687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_7:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_7:PWMUDB:status_0\/clock_0
Path slack     : 317789p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12035
-------------------------------------   ----- 
End-of-path arrival time (ps)           12035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell13      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell13   4140   4140  317789  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell14      0   4140  317789  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell14   3040   7180  317789  RISE       1
\PWM_7:PWMUDB:status_0\/main_1         macrocell111     4855  12035  317789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:status_0\/clock_0                            macrocell111        0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_2:PWMUDB:prevCompare1\/clock_0
Path slack     : 317970p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11853
-------------------------------------   ----- 
End-of-path arrival time (ps)           11853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   4140   4140  317970  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   4140  317970  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   3040   7180  317970  RISE       1
\PWM_2:PWMUDB:prevCompare1\/main_0     macrocell89     4673  11853  317970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:prevCompare1\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1019/main_1
Capture Clock  : Net_1019/clock_0
Path slack     : 318368p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11455
-------------------------------------   ----- 
End-of-path arrival time (ps)           11455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell13      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell13   4140   4140  317789  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell14      0   4140  317789  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell14   3040   7180  317789  RISE       1
Net_1019/main_1                        macrocell2       4275  11455  318368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1019/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:final_kill_reg\/q
Path End       : \PWM_7:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_7:PWMUDB:genblk8:stsreg\/clock
Path slack     : 318482p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   333333
- Setup time                                            -1570
----------------------------------------------------   ------ 
End-of-path required time (ps)                         331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13282
-------------------------------------   ----- 
End-of-path arrival time (ps)           13282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:final_kill_reg\/clock_0                      macrocell108        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:final_kill_reg\/q         macrocell108   1250   1250  318482  RISE       1
\PWM_7:PWMUDB:status_5\/main_0          macrocell112   2285   3535  318482  RISE       1
\PWM_7:PWMUDB:status_5\/q               macrocell112   3350   6885  318482  RISE       1
\PWM_7:PWMUDB:genblk8:stsreg\/status_5  statusicell7   6396  13282  318482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:genblk8:stsreg\/clock                        statusicell7        0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_6:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_6:PWMUDB:prevCompare1\/clock_0
Path slack     : 318488p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11335
-------------------------------------   ----- 
End-of-path arrival time (ps)           11335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell11      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell11   4140   4140  318488  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell12      0   4140  318488  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell12   3040   7180  318488  RISE       1
\PWM_6:PWMUDB:prevCompare1\/main_0     macrocell105     4155  11335  318488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:prevCompare1\/clock_0                        macrocell105        0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_949/main_1
Capture Clock  : Net_949/clock_0
Path slack     : 318529p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11294
-------------------------------------   ----- 
End-of-path arrival time (ps)           11294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   4140   4140  317970  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   4140  317970  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   3040   7180  317970  RISE       1
Net_949/main_1                         macrocell7      4114  11294  318529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_949/clock_0                                            macrocell7          0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:final_kill_reg\/q
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 318579p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   333333
- Setup time                                            -1570
----------------------------------------------------   ------ 
End-of-path required time (ps)                         331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13184
-------------------------------------   ----- 
End-of-path arrival time (ps)           13184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:final_kill_reg\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:final_kill_reg\/q         macrocell84    1250   1250  317687  RISE       1
\PWM_1:PWMUDB:status_5\/main_0          macrocell88    4405   5655  317687  RISE       1
\PWM_1:PWMUDB:status_5\/q               macrocell88    3350   9005  317687  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_5  statusicell2   4179  13184  318579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_963/main_1
Capture Clock  : Net_963/clock_0
Path slack     : 318754p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11069
-------------------------------------   ----- 
End-of-path arrival time (ps)           11069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   4140   4140  318754  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   4140  318754  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   3040   7180  318754  RISE       1
Net_963/main_1                         macrocell8      3889  11069  318754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_963/clock_0                                            macrocell8          0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1063/main_1
Capture Clock  : Net_1063/clock_0
Path slack     : 318886p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10937
-------------------------------------   ----- 
End-of-path arrival time (ps)           10937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  314524  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  314524  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  314524  RISE       1
Net_1063/main_1                        macrocell4      3757  10937  318886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1063/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_6:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_6:PWMUDB:status_0\/clock_0
Path slack     : 319413p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10410
-------------------------------------   ----- 
End-of-path arrival time (ps)           10410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell11      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell11   4140   4140  318488  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell12      0   4140  318488  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell12   3040   7180  318488  RISE       1
\PWM_6:PWMUDB:status_0\/main_1         macrocell107     3230  10410  319413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:status_0\/clock_0                            macrocell107        0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_8:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_8:PWMUDB:genblk8:stsreg\/clock
Path slack     : 319527p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   333333
- Setup time                                            -1570
----------------------------------------------------   ------ 
End-of-path required time (ps)                         331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12236
-------------------------------------   ----- 
End-of-path arrival time (ps)           12236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell15      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15   2320   2320  309510  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0   2320  309510  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2960   5280  309510  RISE       1
\PWM_8:PWMUDB:genblk8:stsreg\/status_2  statusicell8     6956  12236  319527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:genblk8:stsreg\/clock                        statusicell8        0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 319638p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   333333
- Setup time                                            -1570
----------------------------------------------------   ------ 
End-of-path required time (ps)                         331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12125
-------------------------------------   ----- 
End-of-path arrival time (ps)           12125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  309178  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  309178  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  309178  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_2  statusicell2    6845  12125  319638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_3274/main_1
Capture Clock  : Net_3274/clock_0
Path slack     : 319758p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10065
-------------------------------------   ----- 
End-of-path arrival time (ps)           10065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   4140   4140  319758  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   4140  319758  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   3040   7180  319758  RISE       1
Net_3274/main_1                        macrocell6      2885  10065  319758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_3274/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_4:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_4:PWMUDB:prevCompare1\/clock_0
Path slack     : 319758p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10065
-------------------------------------   ----- 
End-of-path arrival time (ps)           10065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   4140   4140  319758  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   4140  319758  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   3040   7180  319758  RISE       1
\PWM_4:PWMUDB:prevCompare1\/main_0     macrocell97     2885  10065  319758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:prevCompare1\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_4:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_4:PWMUDB:status_0\/clock_0
Path slack     : 319758p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10065
-------------------------------------   ----- 
End-of-path arrival time (ps)           10065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   4140   4140  319758  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   4140  319758  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   3040   7180  319758  RISE       1
\PWM_4:PWMUDB:status_0\/main_1         macrocell99     2885  10065  319758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:status_0\/clock_0                            macrocell99         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_7:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_7:PWMUDB:prevCompare1\/clock_0
Path slack     : 320025p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9798
-------------------------------------   ---- 
End-of-path arrival time (ps)           9798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell13      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell13   4140   4140  317789  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell14      0   4140  317789  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell14   3040   7180  317789  RISE       1
\PWM_7:PWMUDB:prevCompare1\/main_0     macrocell109     2618   9798  320025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:prevCompare1\/clock_0                        macrocell109        0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_6:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_6:PWMUDB:genblk8:stsreg\/clock
Path slack     : 320081p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   333333
- Setup time                                            -1570
----------------------------------------------------   ------ 
End-of-path required time (ps)                         331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11682
-------------------------------------   ----- 
End-of-path arrival time (ps)           11682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell11      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11   2320   2320  308349  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0   2320  308349  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2960   5280  308349  RISE       1
\PWM_6:PWMUDB:genblk8:stsreg\/status_2  statusicell6     6402  11682  320081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:genblk8:stsreg\/clock                        statusicell6        0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1005/main_1
Capture Clock  : Net_1005/clock_0
Path slack     : 320343p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9481
-------------------------------------   ---- 
End-of-path arrival time (ps)           9481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell11      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell11   4140   4140  318488  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell12      0   4140  318488  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell12   3040   7180  318488  RISE       1
Net_1005/main_1                        macrocell1       2301   9481  320343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_2:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_2:PWMUDB:status_0\/clock_0
Path slack     : 320346p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9478
-------------------------------------   ---- 
End-of-path arrival time (ps)           9478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   4140   4140  317970  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   4140  317970  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   3040   7180  317970  RISE       1
\PWM_2:PWMUDB:status_0\/main_1         macrocell91     2298   9478  320346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_3:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_3:PWMUDB:prevCompare1\/clock_0
Path slack     : 320388p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9436
-------------------------------------   ---- 
End-of-path arrival time (ps)           9436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   4140   4140  318754  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   4140  318754  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   3040   7180  318754  RISE       1
\PWM_3:PWMUDB:prevCompare1\/main_0     macrocell93     2256   9436  320388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:prevCompare1\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_3:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_3:PWMUDB:status_0\/clock_0
Path slack     : 320388p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9436
-------------------------------------   ---- 
End-of-path arrival time (ps)           9436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   4140   4140  318754  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   4140  318754  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   3040   7180  318754  RISE       1
\PWM_3:PWMUDB:status_0\/main_1         macrocell95     2256   9436  320388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:status_0\/clock_0                            macrocell95         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_5:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_5:PWMUDB:genblk8:stsreg\/clock
Path slack     : 320565p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   333333
- Setup time                                            -1570
----------------------------------------------------   ------ 
End-of-path required time (ps)                         331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11198
-------------------------------------   ----- 
End-of-path arrival time (ps)           11198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9    2320   2320  308711  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0   2320  308711  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2960   5280  308711  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/status_2  statusicell5     5918  11198  320565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/clock                        statusicell5        0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:final_kill_reg\/q
Path End       : \PWM_8:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_8:PWMUDB:genblk8:stsreg\/clock
Path slack     : 320630p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   333333
- Setup time                                            -1570
----------------------------------------------------   ------ 
End-of-path required time (ps)                         331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11134
-------------------------------------   ----- 
End-of-path arrival time (ps)           11134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:final_kill_reg\/clock_0                      macrocell108        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:final_kill_reg\/q         macrocell108   1250   1250  318482  RISE       1
\PWM_7:PWMUDB:status_5\/main_0          macrocell112   2285   3535  318482  RISE       1
\PWM_7:PWMUDB:status_5\/q               macrocell112   3350   6885  318482  RISE       1
\PWM_8:PWMUDB:genblk8:stsreg\/status_5  statusicell8   4248  11134  320630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:genblk8:stsreg\/clock                        statusicell8        0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 320652p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9171
-------------------------------------   ---- 
End-of-path arrival time (ps)           9171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   2580   2580  320652  RISE       1
\PWM_1:PWMUDB:runmode_enable\/main_0      macrocell86    6591   9171  320652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell86         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 320721p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   333333
- Setup time                                            -1570
----------------------------------------------------   ------ 
End-of-path required time (ps)                         331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11042
-------------------------------------   ----- 
End-of-path arrival time (ps)           11042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  309568  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  309568  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  309568  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_2  statusicell1    5762  11042  320721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:final_kill_reg\/q
Path End       : \PWM_3:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_3:PWMUDB:genblk8:stsreg\/clock
Path slack     : 320915p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   333333
- Setup time                                            -1570
----------------------------------------------------   ------ 
End-of-path required time (ps)                         331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10848
-------------------------------------   ----- 
End-of-path arrival time (ps)           10848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:final_kill_reg\/clock_0                      macrocell92         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:final_kill_reg\/q         macrocell92    1250   1250  316900  RISE       1
\PWM_3:PWMUDB:status_5\/main_0          macrocell96    2227   3477  316900  RISE       1
\PWM_3:PWMUDB:status_5\/q               macrocell96    3350   6827  316900  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/status_5  statusicell3   4021  10848  320915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_4:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_4:PWMUDB:genblk8:stsreg\/clock
Path slack     : 320937p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   333333
- Setup time                                            -1570
----------------------------------------------------   ------ 
End-of-path required time (ps)                         331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10826
-------------------------------------   ----- 
End-of-path arrival time (ps)           10826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7   2320   2320  309776  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0   2320  309776  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2960   5280  309776  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/status_2  statusicell4    5546  10826  320937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_1005/main_0
Capture Clock  : Net_1005/clock_0
Path slack     : 321251p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8573
-------------------------------------   ---- 
End-of-path arrival time (ps)           8573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:genblk1:ctrlreg\/clock                       controlcell7        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:genblk1:ctrlreg\/control_7  controlcell7   2580   2580  321251  RISE       1
Net_1005/main_0                           macrocell1     5993   8573  321251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_6:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_6:PWMUDB:runmode_enable\/clock_0
Path slack     : 321264p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8559
-------------------------------------   ---- 
End-of-path arrival time (ps)           8559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:genblk1:ctrlreg\/clock                       controlcell7        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:genblk1:ctrlreg\/control_7  controlcell7   2580   2580  321251  RISE       1
\PWM_6:PWMUDB:runmode_enable\/main_0      macrocell106   5979   8559  321264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:runmode_enable\/clock_0                      macrocell106        0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_7:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_7:PWMUDB:genblk8:stsreg\/clock
Path slack     : 321445p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   333333
- Setup time                                            -1570
----------------------------------------------------   ------ 
End-of-path required time (ps)                         331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10319
-------------------------------------   ----- 
End-of-path arrival time (ps)           10319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell13      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13   2320   2320  309561  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0   2320  309561  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2960   5280  309561  RISE       1
\PWM_7:PWMUDB:genblk8:stsreg\/status_2  statusicell7     5039  10319  321445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:genblk8:stsreg\/clock                        statusicell7        0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:status_0\/q
Path End       : \PWM_5:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_5:PWMUDB:genblk8:stsreg\/clock
Path slack     : 321483p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   333333
- Setup time                                            -1570
----------------------------------------------------   ------ 
End-of-path required time (ps)                         331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10280
-------------------------------------   ----- 
End-of-path arrival time (ps)           10280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:status_0\/clock_0                            macrocell103        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:status_0\/q               macrocell103   1250   1250  321483  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/status_0  statusicell5   9030  10280  321483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/clock                        statusicell5        0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_3:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_3:PWMUDB:genblk8:stsreg\/clock
Path slack     : 322175p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   333333
- Setup time                                            -1570
----------------------------------------------------   ------ 
End-of-path required time (ps)                         331763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9589
-------------------------------------   ---- 
End-of-path arrival time (ps)           9589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5   2320   2320  309862  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0   2320  309862  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2960   5280  309862  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/status_2  statusicell3    4309   9589  322175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_1063/main_0
Capture Clock  : Net_1063/clock_0
Path slack     : 323169p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6655
-------------------------------------   ---- 
End-of-path arrival time (ps)           6655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   2580   2580  320652  RISE       1
Net_1063/main_0                           macrocell4     4075   6655  323169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1063/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_1033/main_0
Capture Clock  : Net_1033/clock_0
Path slack     : 323282p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6542
-------------------------------------   ---- 
End-of-path arrival time (ps)           6542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:genblk1:ctrlreg\/clock                       controlcell9        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:genblk1:ctrlreg\/control_7  controlcell9   2580   2580  323282  RISE       1
Net_1033/main_0                           macrocell3     3962   6542  323282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1033/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_963/main_0
Capture Clock  : Net_963/clock_0
Path slack     : 323367p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6457
-------------------------------------   ---- 
End-of-path arrival time (ps)           6457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:genblk1:ctrlreg\/clock                       controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   2580   2580  323367  RISE       1
Net_963/main_0                            macrocell8     3877   6457  323367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_963/clock_0                                            macrocell8          0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:status_0\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 323651p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   333333
- Setup time                                            -1570
----------------------------------------------------   ------ 
End-of-path required time (ps)                         331763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8112
-------------------------------------   ---- 
End-of-path arrival time (ps)           8112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell87         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:status_0\/q               macrocell87    1250   1250  323651  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_0  statusicell1   6862   8112  323651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_5:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_5:PWMUDB:runmode_enable\/clock_0
Path slack     : 324010p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5814
-------------------------------------   ---- 
End-of-path arrival time (ps)           5814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:genblk1:ctrlreg\/clock                       controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6   2580   2580  324010  RISE       1
\PWM_5:PWMUDB:runmode_enable\/main_0      macrocell102   3234   5814  324010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:runmode_enable\/clock_0                      macrocell102        0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:status_0\/q
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 324202p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   333333
- Setup time                                            -1570
----------------------------------------------------   ------ 
End-of-path required time (ps)                         331763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7561
-------------------------------------   ---- 
End-of-path arrival time (ps)           7561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:status_0\/q               macrocell91    1250   1250  324202  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_0  statusicell2   6311   7561  324202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_3274/main_0
Capture Clock  : Net_3274/clock_0
Path slack     : 324355p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5468
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:genblk1:ctrlreg\/clock                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   2580   2580  324355  RISE       1
Net_3274/main_0                           macrocell6     2888   5468  324355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_3274/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_4:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_4:PWMUDB:runmode_enable\/clock_0
Path slack     : 324355p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5468
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:genblk1:ctrlreg\/clock                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   2580   2580  324355  RISE       1
\PWM_4:PWMUDB:runmode_enable\/main_0      macrocell98    2888   5468  324355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:runmode_enable\/clock_0                      macrocell98         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 324400p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk1:ctrlreg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   2580   2580  324400  RISE       1
\PWM_2:PWMUDB:runmode_enable\/main_0      macrocell90    2844   5424  324400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell90         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_949/main_0
Capture Clock  : Net_949/clock_0
Path slack     : 324414p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5410
-------------------------------------   ---- 
End-of-path arrival time (ps)           5410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk1:ctrlreg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   2580   2580  324400  RISE       1
Net_949/main_0                            macrocell7     2830   5410  324414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_949/clock_0                                            macrocell7          0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_1019/main_0
Capture Clock  : Net_1019/clock_0
Path slack     : 324429p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5394
-------------------------------------   ---- 
End-of-path arrival time (ps)           5394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:genblk1:ctrlreg\/clock                       controlcell8        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:genblk1:ctrlreg\/control_7  controlcell8   2580   2580  324429  RISE       1
Net_1019/main_0                           macrocell2     2814   5394  324429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1019/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_7:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_7:PWMUDB:runmode_enable\/clock_0
Path slack     : 324447p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5376
-------------------------------------   ---- 
End-of-path arrival time (ps)           5376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:genblk1:ctrlreg\/clock                       controlcell8        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:genblk1:ctrlreg\/control_7  controlcell8   2580   2580  324429  RISE       1
\PWM_7:PWMUDB:runmode_enable\/main_0      macrocell110   2796   5376  324447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:runmode_enable\/clock_0                      macrocell110        0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_8:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_8:PWMUDB:runmode_enable\/clock_0
Path slack     : 324894p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4930
-------------------------------------   ---- 
End-of-path arrival time (ps)           4930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:genblk1:ctrlreg\/clock                       controlcell9        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:genblk1:ctrlreg\/control_7  controlcell9   2580   2580  323282  RISE       1
\PWM_8:PWMUDB:runmode_enable\/main_0      macrocell114   2350   4930  324894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:runmode_enable\/clock_0                      macrocell114        0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_991/main_0
Capture Clock  : Net_991/clock_0
Path slack     : 324937p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4886
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:genblk1:ctrlreg\/clock                       controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6   2580   2580  324010  RISE       1
Net_991/main_0                            macrocell9     2306   4886  324937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_991/clock_0                                            macrocell9          0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_3:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_3:PWMUDB:runmode_enable\/clock_0
Path slack     : 324992p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:genblk1:ctrlreg\/clock                       controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   2580   2580  323367  RISE       1
\PWM_3:PWMUDB:runmode_enable\/main_0      macrocell94    2251   4831  324992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:runmode_enable\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:prevCompare1\/q
Path End       : \PWM_1:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 325652p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:prevCompare1\/q   macrocell85   1250   1250  325652  RISE       1
\PWM_1:PWMUDB:status_0\/main_0  macrocell87   2921   4171  325652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell87         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:prevCompare1\/q
Path End       : \PWM_7:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_7:PWMUDB:status_0\/clock_0
Path slack     : 325667p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:prevCompare1\/clock_0                        macrocell109        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:prevCompare1\/q   macrocell109   1250   1250  325667  RISE       1
\PWM_7:PWMUDB:status_0\/main_0  macrocell111   2907   4157  325667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:status_0\/clock_0                            macrocell111        0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:prevCompare1\/q
Path End       : \PWM_2:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_2:PWMUDB:status_0\/clock_0
Path slack     : 325667p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:prevCompare1\/clock_0                        macrocell89         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:prevCompare1\/q   macrocell89   1250   1250  325667  RISE       1
\PWM_2:PWMUDB:status_0\/main_0  macrocell91   2906   4156  325667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:prevCompare1\/q
Path End       : \PWM_6:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_6:PWMUDB:status_0\/clock_0
Path slack     : 325670p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:prevCompare1\/clock_0                        macrocell105        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:prevCompare1\/q   macrocell105   1250   1250  325670  RISE       1
\PWM_6:PWMUDB:status_0\/main_0  macrocell107   2904   4154  325670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:status_0\/clock_0                            macrocell107        0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:prevCompare1\/q
Path End       : \PWM_5:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_5:PWMUDB:status_0\/clock_0
Path slack     : 325673p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:prevCompare1\/clock_0                        macrocell101        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:prevCompare1\/q   macrocell101   1250   1250  325673  RISE       1
\PWM_5:PWMUDB:status_0\/main_0  macrocell103   2900   4150  325673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:status_0\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:prevCompare1\/q
Path End       : \PWM_8:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_8:PWMUDB:status_0\/clock_0
Path slack     : 325674p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4149
-------------------------------------   ---- 
End-of-path arrival time (ps)           4149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:prevCompare1\/clock_0                        macrocell113        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:prevCompare1\/q   macrocell113   1250   1250  325674  RISE       1
\PWM_8:PWMUDB:status_0\/main_0  macrocell115   2899   4149  325674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:status_0\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:status_0\/q
Path End       : \PWM_6:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_6:PWMUDB:genblk8:stsreg\/clock
Path slack     : 326049p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   333333
- Setup time                                            -1570
----------------------------------------------------   ------ 
End-of-path required time (ps)                         331763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5715
-------------------------------------   ---- 
End-of-path arrival time (ps)           5715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:status_0\/clock_0                            macrocell107        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:status_0\/q               macrocell107   1250   1250  326049  RISE       1
\PWM_6:PWMUDB:genblk8:stsreg\/status_0  statusicell6   4465   5715  326049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:genblk8:stsreg\/clock                        statusicell6        0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:status_0\/q
Path End       : \PWM_4:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_4:PWMUDB:genblk8:stsreg\/clock
Path slack     : 326112p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   333333
- Setup time                                            -1570
----------------------------------------------------   ------ 
End-of-path required time (ps)                         331763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5652
-------------------------------------   ---- 
End-of-path arrival time (ps)           5652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:status_0\/clock_0                            macrocell99         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:status_0\/q               macrocell99    1250   1250  326112  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/status_0  statusicell4   4402   5652  326112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:prevCompare1\/q
Path End       : \PWM_4:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_4:PWMUDB:status_0\/clock_0
Path slack     : 326269p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:prevCompare1\/clock_0                        macrocell97         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:prevCompare1\/q   macrocell97   1250   1250  326269  RISE       1
\PWM_4:PWMUDB:status_0\/main_0  macrocell99   2304   3554  326269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:status_0\/clock_0                            macrocell99         0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:prevCompare1\/q
Path End       : \PWM_3:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_3:PWMUDB:status_0\/clock_0
Path slack     : 326334p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:prevCompare1\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:prevCompare1\/q   macrocell93   1250   1250  326334  RISE       1
\PWM_3:PWMUDB:status_0\/main_0  macrocell95   2239   3489  326334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:status_0\/clock_0                            macrocell95         0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:status_0\/q
Path End       : \PWM_8:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_8:PWMUDB:genblk8:stsreg\/clock
Path slack     : 328202p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   333333
- Setup time                                            -1570
----------------------------------------------------   ------ 
End-of-path required time (ps)                         331763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:status_0\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:status_0\/q               macrocell115   1250   1250  328202  RISE       1
\PWM_8:PWMUDB:genblk8:stsreg\/status_0  statusicell8   2311   3561  328202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:genblk8:stsreg\/clock                        statusicell8        0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:status_0\/q
Path End       : \PWM_7:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_7:PWMUDB:genblk8:stsreg\/clock
Path slack     : 328206p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   333333
- Setup time                                            -1570
----------------------------------------------------   ------ 
End-of-path required time (ps)                         331763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:status_0\/clock_0                            macrocell111        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:status_0\/q               macrocell111   1250   1250  328206  RISE       1
\PWM_7:PWMUDB:genblk8:stsreg\/status_0  statusicell7   2308   3558  328206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:genblk8:stsreg\/clock                        statusicell7        0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:status_0\/q
Path End       : \PWM_3:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_3:PWMUDB:genblk8:stsreg\/clock
Path slack     : 328262p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   333333
- Setup time                                            -1570
----------------------------------------------------   ------ 
End-of-path required time (ps)                         331763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3501
-------------------------------------   ---- 
End-of-path arrival time (ps)           3501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:status_0\/clock_0                            macrocell95         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:status_0\/q               macrocell95    1250   1250  328262  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2251   3501  328262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:sync_3\/out
Path End       : \SPIS_1:BSPIS:es3:SPISlave:RxStsReg\/status_5
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:RxStsReg\/clock
Path slack     : 483899p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   500000
- Setup time                                                    -1570
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14531
-------------------------------------   ----- 
End-of-path arrival time (ps)           14531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sync_3\/clock                   synccell            0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:sync_3\/out             synccell       1480   1480  483899  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\/main_0  macrocell122   4424   5904  483899  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\/q       macrocell122   3350   9254  483899  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:RxStsReg\/status_5      statusicell9   5277  14531  483899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:RxStsReg\/clock                 statusicell9        0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\/q
Path End       : \SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/status_0
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/clock
Path slack     : 485667p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   500000
- Setup time                                                    -1570
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12763
-------------------------------------   ----- 
End-of-path arrival time (ps)           12763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\/clock_0      macrocell117        0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\/q  macrocell117    1250   1250  485667  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_status_0\/main_1   macrocell125    5836   7086  485667  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_status_0\/q        macrocell125    3350  10436  485667  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/status_0    statusicell10   2327  12763  485667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/clock                 statusicell10       0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\/q
Path End       : \SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/status_6
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/clock
Path slack     : 486247p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   500000
- Setup time                                                    -1570
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12183
-------------------------------------   ----- 
End-of-path arrival time (ps)           12183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\/clock_0      macrocell117        0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\/q   macrocell117    1250   1250  485667  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:byte_complete\/main_1  macrocell116    5279   6529  486247  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:byte_complete\/q       macrocell116    3350   9879  486247  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/status_6     statusicell10   2304  12183  486247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/clock                 statusicell10       0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:sync_3\/out
Path End       : \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\/main_0
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\/clock_0
Path slack     : 489703p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6787
-------------------------------------   ---- 
End-of-path arrival time (ps)           6787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sync_3\/clock                   synccell            0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:sync_3\/out                   synccell       1480   1480  483899  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\/main_0  macrocell119   5307   6787  489703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\/clock_0   macrocell119        0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:sync_1\/out
Path End       : \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\/main_0
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\/clock_0
Path slack     : 492127p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sync_1\/clock                   synccell            0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:sync_1\/out                synccell       1480   1480  487488  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\/main_0  macrocell117   2883   4363  492127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\/clock_0      macrocell117        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

