Virtuoso Framework License (111) was checked out successfully. Total checkout time was 0.06s.
********************************************************************************
Product   : Virtuoso(R) XStream Out
Program   : @(#)$CDS: strmout version 6.1.8-64b 10/11/2023 09:46 (sjfhw317) $
          : sub-version  IC6.1.8-64b.500.34 
Started at: 07-Aug-2024  03:57:01
User Name : saul
Host Name : phoenix
Directory : /home/saul/projects/ASKA
CADENCE Design Systems, Inc.
********************************************************************************
Info: Cellview Rev Num:99,  Tech Rev Num:59

WARNING (XSTRM-20): Output Stream file '/home/saul/projects/ASKA/layoutverification/pvs_drc/emir_test_2/emir_test_2.gds' already exists. It will be overwritten.
INFO (XSTRM-217): Reading the layer map file, /home/saul/projects/ASKA/.xkit/setup/xh018/cadence/PDK/TECH_XH018_1143/strmInOut.layertable
INFO (XSTRM-217): Reading the object map file, /home/saul/projects/ASKA/.xkit/setup/xh018/cadence/PDK/TECH_XH018_1143/strmOutObjects.map
INFO (XSTRM-162): You have not used the '-viaMap' option. If the OpenAccess design has native oaVia instances, use the '-viaMap' option for preserving oaVia instances in a XStream Out - XStream In round trip. Using the '-viaMap' option improves performance and VM usage of applications using the Streamed-In design.

Summary of Options :
library                                 ALL_TESTS
strmFile                                /home/saul/projects/ASKA/layoutverification/pvs_drc/emir_test_2/emir_test_2.gds
topCell                                 emir_test_2
view                                    layout
runDir                                  /home/saul/projects/ASKA/layoutverification/pvs_drc/emir_test_2
logFile                                 /home/saul/projects/ASKA/layoutverification/pvs_drc/emir_test_2/PIPO1.LOG
techLib                                 TECH_XH018
hierDepth                               32
maxVertices                             2048
layerMap                                /home/saul/projects/ASKA/.xkit/setup/xh018/cadence/PDK/TECH_XH018_1143/strmInOut.layertable
objectMap                                /home/saul/projects/ASKA/.xkit/setup/xh018/cadence/PDK/TECH_XH018_1143/strmOutObjects.map
userSkillFile                           /home/saul/projects/ASKA/layoutverification/pvs_drc/emir_test_2/strmout.il
labelDepth                              32
case                                    Preserve
convertDot                              node
convertPin                              geometryAndText

** Info: PDK loadpath is "/home/saul/pkg/xfab/XKIT/xh018/cadence/v9_0/PDK/IC61/v9_0_4"
Loading XfSktTools.cxt
Loading XfMenu.cxt
Loading XfTechXh018.cxt
Loading XfPcellCore.cxt
function ansiSpicePrintProperties_subcircuit redefined
Loading XfSkillExt.cxt
Initializing library.
Finished Initializing Library .
    Generic PcellKit: 'production' loaded.
    Generic Pcell Skill Tools: 'production' loaded.
Loading Circuit Prospector Setup (XfCircuitProspSetup.il)
INFO (XSTRM-223): 1. Translating stdVia TECH_XH018/VIATP_C/layout as STRUCTURE VIATP_C_CDNS_723017421590.
INFO (XSTRM-223): 2. Translating stdVia TECH_XH018/VIA3_C/layout as STRUCTURE VIA3_C_CDNS_723017421591.
INFO (XSTRM-223): 3. Translating stdVia TECH_XH018/VIA2_C/layout as STRUCTURE VIA2_C_CDNS_723017421592.
INFO (XSTRM-223): 4. Translating stdVia TECH_XH018/VIA1_C/layout as STRUCTURE VIA1_C_CDNS_723017421593.
Express Pcell license has been checked out for the Express Pcell feature.
INFO (XSTRM-223): 5. Translating cellView PRIMLIB/rpp1k1/layout as STRUCTURE rpp1k1_CDNS_723017421590.
INFO (XSTRM-223): 6. Translating cellView ALL_TESTS/emir_test_2/layout as STRUCTURE emir_test_2.

Summary of Objects Translated:
	Scalar Instances:                       7
	Array Instances:                        0
	Polygons:                               0
	Paths:                                  0
	Rectangles:                             552
	Lines:                                  0
	Arcs:                                   0
	Donuts:                                 0
	Dots:                                   0
	Ellipses:                               0
	Boundaries:                             1
	Area Blockages:                         0
	Layer Blockages:                        0
	Area Halos:                             0
	Markers:                                0
	Rows:                                   0
	Standard Vias                           8
	Custom Vias:                            0
	CdsGen Vias:                            0
	Pathsegs:                               3
	Text:                                   1
	TextDisplay:                            3
	Cells:                                  6

Elapsed Time: 0.7s   User Time: 0.1s   CPU Time: 0.1s   Peak VM: 13512KB
INFO (XSTRM-234): Translation completed. '0' error(s) and '1' warning(s) found.
