Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Mar 21 17:29:19 2017
| Host         : SFB520WS31 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file led_detect_v1_0_control_sets_placed.rpt
| Design       : led_detect_v1_0
| Device       : xc7a200t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    25 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             188 |           78 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+--------------------------------------------------------+---------------------------------------------------------+------------------+----------------+
|       Clock Signal       |                      Enable Signal                     |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+--------------------------+--------------------------------------------------------+---------------------------------------------------------+------------------+----------------+
|  m00_axis_aclk_IBUF_BUFG |                                                        | led_detect_v1_0_M00_AXIS_inst/SR[0]                     |                2 |              2 |
|  s00_axis_aclk_IBUF_BUFG |                                                        |                                                         |                1 |              2 |
|  m00_axis_aclk_IBUF_BUFG |                                                        |                                                         |                1 |              3 |
|  s00_axi_aclk_IBUF_BUFG  | led_detect_v1_0_S00_AXI_inst/axi_arready_i_1_n_0       | led_detect_v1_0_S00_AXI_inst/axi_awready_i_1_n_0        |                1 |              3 |
|  s00_axi_aclk_IBUF_BUFG  | led_detect_v1_0_S00_AXI_inst/axi_awready_i_2_n_0       | led_detect_v1_0_S00_AXI_inst/axi_awready_i_1_n_0        |                1 |              3 |
|  s00_axi_aclk_IBUF_BUFG  |                                                        | led_detect_v1_0_S00_AXI_inst/axi_awready_i_1_n_0        |                3 |              6 |
|  s00_axi_aclk_IBUF_BUFG  | led_detect_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0      | led_detect_v1_0_S00_AXI_inst/axi_awready_i_1_n_0        |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | led_detect_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0      | led_detect_v1_0_S00_AXI_inst/axi_awready_i_1_n_0        |                5 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | led_detect_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0      | led_detect_v1_0_S00_AXI_inst/axi_awready_i_1_n_0        |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | led_detect_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0       | led_detect_v1_0_S00_AXI_inst/axi_awready_i_1_n_0        |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | led_detect_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0      | led_detect_v1_0_S00_AXI_inst/axi_awready_i_1_n_0        |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | led_detect_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0      | led_detect_v1_0_S00_AXI_inst/axi_awready_i_1_n_0        |                5 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | led_detect_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0      | led_detect_v1_0_S00_AXI_inst/axi_awready_i_1_n_0        |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | led_detect_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0       | led_detect_v1_0_S00_AXI_inst/axi_awready_i_1_n_0        |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | led_detect_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0      | led_detect_v1_0_S00_AXI_inst/axi_awready_i_1_n_0        |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | led_detect_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0      | led_detect_v1_0_S00_AXI_inst/axi_awready_i_1_n_0        |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | led_detect_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0      | led_detect_v1_0_S00_AXI_inst/axi_awready_i_1_n_0        |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | led_detect_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0       | led_detect_v1_0_S00_AXI_inst/axi_awready_i_1_n_0        |                6 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | led_detect_v1_0_S00_AXI_inst/p_1_in[7]                 | led_detect_v1_0_S00_AXI_inst/axi_awready_i_1_n_0        |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | led_detect_v1_0_S00_AXI_inst/p_1_in[15]                | led_detect_v1_0_S00_AXI_inst/axi_awready_i_1_n_0        |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | led_detect_v1_0_S00_AXI_inst/p_1_in[23]                | led_detect_v1_0_S00_AXI_inst/axi_awready_i_1_n_0        |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | led_detect_v1_0_S00_AXI_inst/p_1_in[31]                | led_detect_v1_0_S00_AXI_inst/axi_awready_i_1_n_0        |                3 |              8 |
|  m00_axis_aclk_IBUF_BUFG | led_detect_v1_0_M00_AXIS_inst/read_pointer[10]_i_1_n_0 | led_detect_v1_0_M00_AXIS_inst/SR[0]                     |                4 |             11 |
|  s00_axis_aclk_IBUF_BUFG | led_detect_v1_0_S00_AXIS_inst/E[0]                     | led_detect_v1_0_S00_AXIS_inst/write_pointer[10]_i_1_n_0 |                3 |             11 |
|  s00_axi_aclk_IBUF_BUFG  | led_detect_v1_0_S00_AXI_inst/slv_reg_rden__0           | led_detect_v1_0_S00_AXI_inst/axi_awready_i_1_n_0        |               14 |             32 |
+--------------------------+--------------------------------------------------------+---------------------------------------------------------+------------------+----------------+


