/* Generated by Yosys 0.47 (git sha1 647d61dd9, g++-11 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_126db3fdd31f4f14b47b769cc7eb861c.v:1.2-7.12" *)
module top(A, B, C);
  wire _0_;
  wire _1_;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_126db3fdd31f4f14b47b769cc7eb861c.v:2.18-2.19" *)
  input A;
  wire A;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_126db3fdd31f4f14b47b769cc7eb861c.v:3.18-3.19" *)
  input B;
  wire B;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_126db3fdd31f4f14b47b769cc7eb861c.v:4.19-4.20" *)
  output C;
  wire C;
  \$_NOT_  _2_ (
    .A(A),
    .Y(_0_)
  );
  \$_NOT_  _3_ (
    .A(B),
    .Y(_1_)
  );
  \$_NOR_  _4_ (
    .A(_0_),
    .B(_1_),
    .Y(C)
  );
endmodule
