Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Oct 19 00:34:22 2019
| Host         : utrecht.inf.ed.ac.uk running 64-bit Scientific Linux release 7.6 (Nitrogen)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 6 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 8 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.487        0.000                      0                 9148        0.035        0.000                      0                 9148        2.000        0.000                       0                  3133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
clk_in                          {0.000 4.000}        8.000           125.000         
  clk_75MHz_cpu_clock_gen       {0.000 6.667}        13.333          75.000          
  clkfbout_cpu_clock_gen        {0.000 20.000}       40.000          25.000          
  cpu_clk                       {0.000 8.333}        16.667          60.000          
u_video_clock_gen/inst/clk_in1  {0.000 6.667}        13.333          75.002          
  clkfbout_video_clock_gen      {0.000 20.000}       39.999          25.001          
  pixel_clk                     {0.000 12.500}       24.999          40.001          
  serial_clk                    {0.000 2.500}        5.000           200.005         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                            2.000        0.000                       0                     1  
  clk_75MHz_cpu_clock_gen                                                                                                                                                        11.178        0.000                       0                     2  
  clkfbout_cpu_clock_gen                                                                                                                                                         37.845        0.000                       0                     3  
  cpu_clk                             2.487        0.000                      0                 5634        0.035        0.000                      0                 5634        7.833        0.000                       0                  2799  
u_video_clock_gen/inst/clk_in1                                                                                                                                                    3.666        0.000                       0                     1  
  clkfbout_video_clock_gen                                                                                                                                                       37.844        0.000                       0                     3  
  pixel_clk                          11.182        0.000                      0                 1248        0.053        0.000                      0                 1248       12.000        0.000                       0                   314  
  serial_clk                                                                                                                                                                      2.845        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpu_clk            cpu_clk                  8.772        0.000                      0                 2266        0.840        0.000                      0                 2266  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_75MHz_cpu_clock_gen
  To Clock:  clk_75MHz_cpu_clock_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_75MHz_cpu_clock_gen
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y18   u_cpu_clock_gen/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpu_clock_gen
  To Clock:  clkfbout_cpu_clock_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpu_clock_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   u_cpu_clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.487ns  (required time - arrival time)
  Source:                 u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/fch_iccm_dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        13.624ns  (logic 4.497ns (33.008%)  route 9.127ns (66.992%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 15.104 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.019    -0.697    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y20         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.757 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DOADO[6]
                         net (fo=1, routed)           1.264     3.021    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_rd_tag[6]
    SLICE_X106Y103       LUT6 (Prop_lut6_I1_O)        0.124     3.145 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_35/O
                         net (fo=1, routed)           0.000     3.145    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_35_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.695 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.695    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_12_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.902     4.710    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit1
    SLICE_X107Y99        LUT5 (Prop_lut5_I4_O)        0.124     4.834 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0/O
                         net (fo=65, routed)          0.602     5.437    u_cpu/u_fetch_unit/u_branch_predictor/bpu_predicted
    SLICE_X109Y100       LUT6 (Prop_lut6_I1_O)        0.124     5.561 r  u_cpu/u_fetch_unit/u_branch_predictor/bpu_pred_target[2]_INST_0/O
                         net (fo=2, routed)           0.503     6.064    u_cpu/u_fetch_unit/bpu_pred_target[2]
    SLICE_X108Y101       LUT6 (Prop_lut6_I2_O)        0.124     6.188 r  u_cpu/u_fetch_unit/fch_pc_r[2]_i_1/O
                         net (fo=11, routed)          1.483     7.671    u_cpu/u_fetch_unit/fch_pc_r[2]_i_1_n_0
    SLICE_X89Y97         LUT4 (Prop_lut4_I3_O)        0.124     7.795 r  u_cpu/u_fetch_unit/g0_b2_i_1/O
                         net (fo=101, routed)         1.652     9.447    u_cpu/u_fetch_unit/g0_b2_i_1_n_0
    SLICE_X67Y99         LUT6 (Prop_lut6_I0_O)        0.124     9.571 r  u_cpu/u_fetch_unit/g11_b2/O
                         net (fo=2, routed)           0.974    10.545    u_cpu/u_fetch_unit/g11_b2_n_0
    SLICE_X67Y100        LUT6 (Prop_lut6_I0_O)        0.124    10.669 r  u_cpu/u_fetch_unit/iccm_dout[3]_i_11/O
                         net (fo=1, routed)           0.000    10.669    u_cpu/u_fetch_unit/iccm_dout[3]_i_11_n_0
    SLICE_X67Y100        MUXF7 (Prop_muxf7_I0_O)      0.212    10.881 r  u_cpu/u_fetch_unit/iccm_dout_reg[3]_i_4/O
                         net (fo=1, routed)           0.672    11.553    u_cpu/u_fetch_unit/iccm_dout_reg[3]_i_4_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.299    11.852 r  u_cpu/u_fetch_unit/iccm_dout[3]_i_1/O
                         net (fo=2, routed)           1.075    12.927    u_cpu/u_fetch_unit/iccm_dout0[3]
    SLICE_X90Y97         FDRE                                         r  u_cpu/u_fetch_unit/fch_iccm_dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.606    15.104    u_cpu/u_fetch_unit/clk
    SLICE_X90Y97         FDRE                                         r  u_cpu/u_fetch_unit/fch_iccm_dout_reg[3]/C
                         clock pessimism              0.466    15.570    
                         clock uncertainty           -0.125    15.445    
    SLICE_X90Y97         FDRE (Setup_fdre_C_D)       -0.031    15.414    u_cpu/u_fetch_unit/fch_iccm_dout_reg[3]
  -------------------------------------------------------------------
                         required time                         15.414    
                         arrival time                         -12.927    
  -------------------------------------------------------------------
                         slack                                  2.487    

Slack (MET) :             2.652ns  (required time - arrival time)
  Source:                 u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/iccm_dout_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        13.175ns  (logic 4.322ns (32.805%)  route 8.853ns (67.195%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 15.045 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.019    -0.697    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y20         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.757 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DOADO[6]
                         net (fo=1, routed)           1.264     3.021    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_rd_tag[6]
    SLICE_X106Y103       LUT6 (Prop_lut6_I1_O)        0.124     3.145 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_35/O
                         net (fo=1, routed)           0.000     3.145    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_35_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.695 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.695    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_12_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.902     4.710    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit1
    SLICE_X107Y99        LUT5 (Prop_lut5_I4_O)        0.124     4.834 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0/O
                         net (fo=65, routed)          0.602     5.437    u_cpu/u_fetch_unit/u_branch_predictor/bpu_predicted
    SLICE_X109Y100       LUT6 (Prop_lut6_I1_O)        0.124     5.561 r  u_cpu/u_fetch_unit/u_branch_predictor/bpu_pred_target[2]_INST_0/O
                         net (fo=2, routed)           0.503     6.064    u_cpu/u_fetch_unit/bpu_pred_target[2]
    SLICE_X108Y101       LUT6 (Prop_lut6_I2_O)        0.124     6.188 r  u_cpu/u_fetch_unit/fch_pc_r[2]_i_1/O
                         net (fo=11, routed)          1.266     7.454    u_cpu/u_fetch_unit/fch_pc_r[2]_i_1_n_0
    SLICE_X91Y96         LUT4 (Prop_lut4_I3_O)        0.124     7.578 r  u_cpu/u_fetch_unit/g0_b13_i_1/O
                         net (fo=168, routed)         1.688     9.266    u_cpu/u_fetch_unit/g0_b13_i_1_n_0
    SLICE_X86Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.390 r  u_cpu/u_fetch_unit/g14_b30/O
                         net (fo=3, routed)           0.881    10.271    u_cpu/u_fetch_unit/g14_b30_n_0
    SLICE_X86Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.395 r  u_cpu/u_fetch_unit/iccm_dout[31]_i_6/O
                         net (fo=2, routed)           0.662    11.057    u_cpu/u_fetch_unit/iccm_dout[31]_i_6_n_0
    SLICE_X83Y88         LUT6 (Prop_lut6_I0_O)        0.124    11.181 r  u_cpu/u_fetch_unit/iccm_dout[31]_i_4/O
                         net (fo=1, routed)           0.000    11.181    u_cpu/u_fetch_unit/iccm_dout[31]_i_4_n_0
    SLICE_X83Y88         MUXF7 (Prop_muxf7_I0_O)      0.212    11.393 r  u_cpu/u_fetch_unit/iccm_dout_reg[31]_i_2/O
                         net (fo=2, routed)           1.085    12.478    u_cpu/u_fetch_unit/iccm_dout0[31]
    SLICE_X89Y98         FDRE                                         r  u_cpu/u_fetch_unit/iccm_dout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.547    15.045    u_cpu/u_fetch_unit/clk
    SLICE_X89Y98         FDRE                                         r  u_cpu/u_fetch_unit/iccm_dout_reg[31]/C
                         clock pessimism              0.466    15.511    
                         clock uncertainty           -0.125    15.386    
    SLICE_X89Y98         FDRE (Setup_fdre_C_D)       -0.256    15.130    u_cpu/u_fetch_unit/iccm_dout_reg[31]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -12.478    
  -------------------------------------------------------------------
                         slack                                  2.652    

Slack (MET) :             2.854ns  (required time - arrival time)
  Source:                 u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/iccm_dout_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        13.030ns  (logic 4.322ns (33.169%)  route 8.708ns (66.831%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 15.103 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.019    -0.697    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y20         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.757 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DOADO[6]
                         net (fo=1, routed)           1.264     3.021    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_rd_tag[6]
    SLICE_X106Y103       LUT6 (Prop_lut6_I1_O)        0.124     3.145 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_35/O
                         net (fo=1, routed)           0.000     3.145    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_35_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.695 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.695    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_12_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.902     4.710    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit1
    SLICE_X107Y99        LUT5 (Prop_lut5_I4_O)        0.124     4.834 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0/O
                         net (fo=65, routed)          0.602     5.437    u_cpu/u_fetch_unit/u_branch_predictor/bpu_predicted
    SLICE_X109Y100       LUT6 (Prop_lut6_I1_O)        0.124     5.561 r  u_cpu/u_fetch_unit/u_branch_predictor/bpu_pred_target[2]_INST_0/O
                         net (fo=2, routed)           0.503     6.064    u_cpu/u_fetch_unit/bpu_pred_target[2]
    SLICE_X108Y101       LUT6 (Prop_lut6_I2_O)        0.124     6.188 r  u_cpu/u_fetch_unit/fch_pc_r[2]_i_1/O
                         net (fo=11, routed)          1.266     7.454    u_cpu/u_fetch_unit/fch_pc_r[2]_i_1_n_0
    SLICE_X91Y96         LUT4 (Prop_lut4_I3_O)        0.124     7.578 r  u_cpu/u_fetch_unit/g0_b13_i_1/O
                         net (fo=168, routed)         1.688     9.266    u_cpu/u_fetch_unit/g0_b13_i_1_n_0
    SLICE_X86Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.390 r  u_cpu/u_fetch_unit/g14_b30/O
                         net (fo=3, routed)           0.881    10.271    u_cpu/u_fetch_unit/g14_b30_n_0
    SLICE_X86Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.395 r  u_cpu/u_fetch_unit/iccm_dout[31]_i_6/O
                         net (fo=2, routed)           0.660    11.055    u_cpu/u_fetch_unit/iccm_dout[31]_i_6_n_0
    SLICE_X84Y88         LUT6 (Prop_lut6_I0_O)        0.124    11.179 r  u_cpu/u_fetch_unit/iccm_dout[29]_i_2/O
                         net (fo=1, routed)           0.000    11.179    u_cpu/u_fetch_unit/iccm_dout[29]_i_2_n_0
    SLICE_X84Y88         MUXF7 (Prop_muxf7_I0_O)      0.212    11.391 r  u_cpu/u_fetch_unit/iccm_dout_reg[29]_i_1/O
                         net (fo=2, routed)           0.943    12.333    u_cpu/u_fetch_unit/iccm_dout0[29]
    SLICE_X91Y95         FDRE                                         r  u_cpu/u_fetch_unit/iccm_dout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.605    15.103    u_cpu/u_fetch_unit/clk
    SLICE_X91Y95         FDRE                                         r  u_cpu/u_fetch_unit/iccm_dout_reg[29]/C
                         clock pessimism              0.466    15.569    
                         clock uncertainty           -0.125    15.444    
    SLICE_X91Y95         FDRE (Setup_fdre_C_D)       -0.256    15.188    u_cpu/u_fetch_unit/iccm_dout_reg[29]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -12.333    
  -------------------------------------------------------------------
                         slack                                  2.854    

Slack (MET) :             2.861ns  (required time - arrival time)
  Source:                 u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/fch_iccm_dout_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        12.989ns  (logic 4.322ns (33.275%)  route 8.667ns (66.725%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 15.045 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.019    -0.697    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y20         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.757 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DOADO[6]
                         net (fo=1, routed)           1.264     3.021    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_rd_tag[6]
    SLICE_X106Y103       LUT6 (Prop_lut6_I1_O)        0.124     3.145 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_35/O
                         net (fo=1, routed)           0.000     3.145    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_35_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.695 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.695    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_12_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.902     4.710    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit1
    SLICE_X107Y99        LUT5 (Prop_lut5_I4_O)        0.124     4.834 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0/O
                         net (fo=65, routed)          0.602     5.437    u_cpu/u_fetch_unit/u_branch_predictor/bpu_predicted
    SLICE_X109Y100       LUT6 (Prop_lut6_I1_O)        0.124     5.561 r  u_cpu/u_fetch_unit/u_branch_predictor/bpu_pred_target[2]_INST_0/O
                         net (fo=2, routed)           0.503     6.064    u_cpu/u_fetch_unit/bpu_pred_target[2]
    SLICE_X108Y101       LUT6 (Prop_lut6_I2_O)        0.124     6.188 r  u_cpu/u_fetch_unit/fch_pc_r[2]_i_1/O
                         net (fo=11, routed)          1.266     7.454    u_cpu/u_fetch_unit/fch_pc_r[2]_i_1_n_0
    SLICE_X91Y96         LUT4 (Prop_lut4_I3_O)        0.124     7.578 r  u_cpu/u_fetch_unit/g0_b13_i_1/O
                         net (fo=168, routed)         1.688     9.266    u_cpu/u_fetch_unit/g0_b13_i_1_n_0
    SLICE_X86Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.390 r  u_cpu/u_fetch_unit/g14_b30/O
                         net (fo=3, routed)           0.881    10.271    u_cpu/u_fetch_unit/g14_b30_n_0
    SLICE_X86Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.395 r  u_cpu/u_fetch_unit/iccm_dout[31]_i_6/O
                         net (fo=2, routed)           0.662    11.057    u_cpu/u_fetch_unit/iccm_dout[31]_i_6_n_0
    SLICE_X83Y88         LUT6 (Prop_lut6_I0_O)        0.124    11.181 r  u_cpu/u_fetch_unit/iccm_dout[31]_i_4/O
                         net (fo=1, routed)           0.000    11.181    u_cpu/u_fetch_unit/iccm_dout[31]_i_4_n_0
    SLICE_X83Y88         MUXF7 (Prop_muxf7_I0_O)      0.212    11.393 r  u_cpu/u_fetch_unit/iccm_dout_reg[31]_i_2/O
                         net (fo=2, routed)           0.898    12.292    u_cpu/u_fetch_unit/iccm_dout0[31]
    SLICE_X88Y98         FDRE                                         r  u_cpu/u_fetch_unit/fch_iccm_dout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.547    15.045    u_cpu/u_fetch_unit/clk
    SLICE_X88Y98         FDRE                                         r  u_cpu/u_fetch_unit/fch_iccm_dout_reg[31]/C
                         clock pessimism              0.466    15.511    
                         clock uncertainty           -0.125    15.386    
    SLICE_X88Y98         FDRE (Setup_fdre_C_D)       -0.233    15.153    u_cpu/u_fetch_unit/fch_iccm_dout_reg[31]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -12.292    
  -------------------------------------------------------------------
                         slack                                  2.861    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/fch_iccm_dout_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        13.047ns  (logic 4.322ns (33.127%)  route 8.725ns (66.873%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 15.104 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.019    -0.697    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y20         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.757 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DOADO[6]
                         net (fo=1, routed)           1.264     3.021    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_rd_tag[6]
    SLICE_X106Y103       LUT6 (Prop_lut6_I1_O)        0.124     3.145 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_35/O
                         net (fo=1, routed)           0.000     3.145    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_35_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.695 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.695    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_12_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.902     4.710    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit1
    SLICE_X107Y99        LUT5 (Prop_lut5_I4_O)        0.124     4.834 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0/O
                         net (fo=65, routed)          0.602     5.437    u_cpu/u_fetch_unit/u_branch_predictor/bpu_predicted
    SLICE_X109Y100       LUT6 (Prop_lut6_I1_O)        0.124     5.561 r  u_cpu/u_fetch_unit/u_branch_predictor/bpu_pred_target[2]_INST_0/O
                         net (fo=2, routed)           0.503     6.064    u_cpu/u_fetch_unit/bpu_pred_target[2]
    SLICE_X108Y101       LUT6 (Prop_lut6_I2_O)        0.124     6.188 r  u_cpu/u_fetch_unit/fch_pc_r[2]_i_1/O
                         net (fo=11, routed)          1.266     7.454    u_cpu/u_fetch_unit/fch_pc_r[2]_i_1_n_0
    SLICE_X91Y96         LUT4 (Prop_lut4_I3_O)        0.124     7.578 r  u_cpu/u_fetch_unit/g0_b13_i_1/O
                         net (fo=168, routed)         1.688     9.266    u_cpu/u_fetch_unit/g0_b13_i_1_n_0
    SLICE_X86Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.390 r  u_cpu/u_fetch_unit/g14_b30/O
                         net (fo=3, routed)           0.881    10.271    u_cpu/u_fetch_unit/g14_b30_n_0
    SLICE_X86Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.395 r  u_cpu/u_fetch_unit/iccm_dout[31]_i_6/O
                         net (fo=2, routed)           0.660    11.055    u_cpu/u_fetch_unit/iccm_dout[31]_i_6_n_0
    SLICE_X84Y88         LUT6 (Prop_lut6_I0_O)        0.124    11.179 r  u_cpu/u_fetch_unit/iccm_dout[29]_i_2/O
                         net (fo=1, routed)           0.000    11.179    u_cpu/u_fetch_unit/iccm_dout[29]_i_2_n_0
    SLICE_X84Y88         MUXF7 (Prop_muxf7_I0_O)      0.212    11.391 r  u_cpu/u_fetch_unit/iccm_dout_reg[29]_i_1/O
                         net (fo=2, routed)           0.959    12.350    u_cpu/u_fetch_unit/iccm_dout0[29]
    SLICE_X92Y95         FDRE                                         r  u_cpu/u_fetch_unit/fch_iccm_dout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.606    15.104    u_cpu/u_fetch_unit/clk
    SLICE_X92Y95         FDRE                                         r  u_cpu/u_fetch_unit/fch_iccm_dout_reg[29]/C
                         clock pessimism              0.466    15.570    
                         clock uncertainty           -0.125    15.445    
    SLICE_X92Y95         FDRE (Setup_fdre_C_D)       -0.206    15.239    u_cpu/u_fetch_unit/fch_iccm_dout_reg[29]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -12.350    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.890ns  (required time - arrival time)
  Source:                 u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/fch_iccm_dout_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        13.220ns  (logic 4.497ns (34.017%)  route 8.723ns (65.983%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 15.103 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.019    -0.697    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y20         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.757 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DOADO[6]
                         net (fo=1, routed)           1.264     3.021    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_rd_tag[6]
    SLICE_X106Y103       LUT6 (Prop_lut6_I1_O)        0.124     3.145 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_35/O
                         net (fo=1, routed)           0.000     3.145    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_35_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.695 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.695    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_12_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.902     4.710    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit1
    SLICE_X107Y99        LUT5 (Prop_lut5_I4_O)        0.124     4.834 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0/O
                         net (fo=65, routed)          0.602     5.437    u_cpu/u_fetch_unit/u_branch_predictor/bpu_predicted
    SLICE_X109Y100       LUT6 (Prop_lut6_I1_O)        0.124     5.561 r  u_cpu/u_fetch_unit/u_branch_predictor/bpu_pred_target[2]_INST_0/O
                         net (fo=2, routed)           0.503     6.064    u_cpu/u_fetch_unit/bpu_pred_target[2]
    SLICE_X108Y101       LUT6 (Prop_lut6_I2_O)        0.124     6.188 r  u_cpu/u_fetch_unit/fch_pc_r[2]_i_1/O
                         net (fo=11, routed)          1.266     7.454    u_cpu/u_fetch_unit/fch_pc_r[2]_i_1_n_0
    SLICE_X91Y96         LUT4 (Prop_lut4_I3_O)        0.124     7.578 r  u_cpu/u_fetch_unit/g0_b13_i_1/O
                         net (fo=168, routed)         1.753     9.331    u_cpu/u_fetch_unit/g0_b13_i_1_n_0
    SLICE_X87Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.455 r  u_cpu/u_fetch_unit/g11_b28/O
                         net (fo=1, routed)           0.667    10.122    u_cpu/u_fetch_unit/g11_b28_n_0
    SLICE_X87Y86         LUT6 (Prop_lut6_I0_O)        0.124    10.246 r  u_cpu/u_fetch_unit/iccm_dout[28]_i_8/O
                         net (fo=1, routed)           0.000    10.246    u_cpu/u_fetch_unit/iccm_dout[28]_i_8_n_0
    SLICE_X87Y86         MUXF7 (Prop_muxf7_I0_O)      0.212    10.458 r  u_cpu/u_fetch_unit/iccm_dout_reg[28]_i_4/O
                         net (fo=1, routed)           0.797    11.256    u_cpu/u_fetch_unit/iccm_dout_reg[28]_i_4_n_0
    SLICE_X84Y88         LUT6 (Prop_lut6_I3_O)        0.299    11.555 r  u_cpu/u_fetch_unit/iccm_dout[28]_i_1/O
                         net (fo=2, routed)           0.968    12.523    u_cpu/u_fetch_unit/iccm_dout0[28]
    SLICE_X90Y94         FDRE                                         r  u_cpu/u_fetch_unit/fch_iccm_dout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.605    15.103    u_cpu/u_fetch_unit/clk
    SLICE_X90Y94         FDRE                                         r  u_cpu/u_fetch_unit/fch_iccm_dout_reg[28]/C
                         clock pessimism              0.466    15.569    
                         clock uncertainty           -0.125    15.444    
    SLICE_X90Y94         FDRE (Setup_fdre_C_D)       -0.031    15.413    u_cpu/u_fetch_unit/fch_iccm_dout_reg[28]
  -------------------------------------------------------------------
                         required time                         15.413    
                         arrival time                         -12.523    
  -------------------------------------------------------------------
                         slack                                  2.890    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/fch_iccm_dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 4.497ns (34.179%)  route 8.660ns (65.821%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 15.103 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.019    -0.697    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y20         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.757 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DOADO[6]
                         net (fo=1, routed)           1.264     3.021    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_rd_tag[6]
    SLICE_X106Y103       LUT6 (Prop_lut6_I1_O)        0.124     3.145 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_35/O
                         net (fo=1, routed)           0.000     3.145    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_35_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.695 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.695    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_12_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.902     4.710    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit1
    SLICE_X107Y99        LUT5 (Prop_lut5_I4_O)        0.124     4.834 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0/O
                         net (fo=65, routed)          0.602     5.437    u_cpu/u_fetch_unit/u_branch_predictor/bpu_predicted
    SLICE_X109Y100       LUT6 (Prop_lut6_I1_O)        0.124     5.561 r  u_cpu/u_fetch_unit/u_branch_predictor/bpu_pred_target[2]_INST_0/O
                         net (fo=2, routed)           0.503     6.064    u_cpu/u_fetch_unit/bpu_pred_target[2]
    SLICE_X108Y101       LUT6 (Prop_lut6_I2_O)        0.124     6.188 r  u_cpu/u_fetch_unit/fch_pc_r[2]_i_1/O
                         net (fo=11, routed)          1.483     7.671    u_cpu/u_fetch_unit/fch_pc_r[2]_i_1_n_0
    SLICE_X89Y97         LUT4 (Prop_lut4_I3_O)        0.124     7.795 r  u_cpu/u_fetch_unit/g0_b2_i_1/O
                         net (fo=101, routed)         1.652     9.447    u_cpu/u_fetch_unit/g0_b2_i_1_n_0
    SLICE_X67Y99         LUT6 (Prop_lut6_I0_O)        0.124     9.571 r  u_cpu/u_fetch_unit/g11_b2/O
                         net (fo=2, routed)           0.919    10.490    u_cpu/u_fetch_unit/g11_b2_n_0
    SLICE_X81Y99         LUT6 (Prop_lut6_I0_O)        0.124    10.614 r  u_cpu/u_fetch_unit/iccm_dout[2]_i_10/O
                         net (fo=1, routed)           0.000    10.614    u_cpu/u_fetch_unit/iccm_dout[2]_i_10_n_0
    SLICE_X81Y99         MUXF7 (Prop_muxf7_I0_O)      0.212    10.826 r  u_cpu/u_fetch_unit/iccm_dout_reg[2]_i_4/O
                         net (fo=1, routed)           0.574    11.401    u_cpu/u_fetch_unit/iccm_dout_reg[2]_i_4_n_0
    SLICE_X80Y97         LUT6 (Prop_lut6_I3_O)        0.299    11.700 r  u_cpu/u_fetch_unit/iccm_dout[2]_i_1/O
                         net (fo=2, routed)           0.761    12.460    u_cpu/u_fetch_unit/iccm_dout0[2]
    SLICE_X90Y96         FDRE                                         r  u_cpu/u_fetch_unit/fch_iccm_dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.605    15.103    u_cpu/u_fetch_unit/clk
    SLICE_X90Y96         FDRE                                         r  u_cpu/u_fetch_unit/fch_iccm_dout_reg[2]/C
                         clock pessimism              0.466    15.569    
                         clock uncertainty           -0.125    15.444    
    SLICE_X90Y96         FDRE (Setup_fdre_C_D)       -0.045    15.399    u_cpu/u_fetch_unit/fch_iccm_dout_reg[2]
  -------------------------------------------------------------------
                         required time                         15.399    
                         arrival time                         -12.460    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/iccm_dout_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        13.055ns  (logic 4.502ns (34.486%)  route 8.553ns (65.514%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 15.103 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.019    -0.697    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y20         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.757 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DOADO[6]
                         net (fo=1, routed)           1.264     3.021    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_rd_tag[6]
    SLICE_X106Y103       LUT6 (Prop_lut6_I1_O)        0.124     3.145 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_35/O
                         net (fo=1, routed)           0.000     3.145    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_35_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.695 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.695    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_12_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.902     4.710    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit1
    SLICE_X107Y99        LUT5 (Prop_lut5_I4_O)        0.124     4.834 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0/O
                         net (fo=65, routed)          0.602     5.437    u_cpu/u_fetch_unit/u_branch_predictor/bpu_predicted
    SLICE_X109Y100       LUT6 (Prop_lut6_I1_O)        0.124     5.561 r  u_cpu/u_fetch_unit/u_branch_predictor/bpu_pred_target[2]_INST_0/O
                         net (fo=2, routed)           0.503     6.064    u_cpu/u_fetch_unit/bpu_pred_target[2]
    SLICE_X108Y101       LUT6 (Prop_lut6_I2_O)        0.124     6.188 r  u_cpu/u_fetch_unit/fch_pc_r[2]_i_1/O
                         net (fo=11, routed)          1.266     7.454    u_cpu/u_fetch_unit/fch_pc_r[2]_i_1_n_0
    SLICE_X91Y96         LUT4 (Prop_lut4_I3_O)        0.124     7.578 r  u_cpu/u_fetch_unit/g0_b13_i_1/O
                         net (fo=168, routed)         1.625     9.204    u_cpu/u_fetch_unit/g0_b13_i_1_n_0
    SLICE_X85Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.328 r  u_cpu/u_fetch_unit/g23_b30/O
                         net (fo=1, routed)           0.000     9.328    u_cpu/u_fetch_unit/g23_b30_n_0
    SLICE_X85Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     9.545 r  u_cpu/u_fetch_unit/iccm_dout_reg[30]_i_8/O
                         net (fo=1, routed)           0.801    10.345    u_cpu/u_fetch_unit/iccm_dout_reg[30]_i_8_n_0
    SLICE_X85Y88         LUT6 (Prop_lut6_I0_O)        0.299    10.644 r  u_cpu/u_fetch_unit/iccm_dout[30]_i_3/O
                         net (fo=1, routed)           0.805    11.449    u_cpu/u_fetch_unit/iccm_dout[30]_i_3_n_0
    SLICE_X86Y89         LUT6 (Prop_lut6_I1_O)        0.124    11.573 r  u_cpu/u_fetch_unit/iccm_dout[30]_i_1/O
                         net (fo=2, routed)           0.784    12.358    u_cpu/u_fetch_unit/iccm_dout0[30]
    SLICE_X91Y95         FDRE                                         r  u_cpu/u_fetch_unit/iccm_dout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.605    15.103    u_cpu/u_fetch_unit/clk
    SLICE_X91Y95         FDRE                                         r  u_cpu/u_fetch_unit/iccm_dout_reg[30]/C
                         clock pessimism              0.466    15.569    
                         clock uncertainty           -0.125    15.444    
    SLICE_X91Y95         FDRE (Setup_fdre_C_D)       -0.061    15.383    u_cpu/u_fetch_unit/iccm_dout_reg[30]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -12.358    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/iccm_dout_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        13.030ns  (logic 4.497ns (34.511%)  route 8.533ns (65.489%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 15.103 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.019    -0.697    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y20         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.757 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DOADO[6]
                         net (fo=1, routed)           1.264     3.021    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_rd_tag[6]
    SLICE_X106Y103       LUT6 (Prop_lut6_I1_O)        0.124     3.145 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_35/O
                         net (fo=1, routed)           0.000     3.145    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_35_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.695 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.695    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_12_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.902     4.710    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit1
    SLICE_X107Y99        LUT5 (Prop_lut5_I4_O)        0.124     4.834 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0/O
                         net (fo=65, routed)          0.602     5.437    u_cpu/u_fetch_unit/u_branch_predictor/bpu_predicted
    SLICE_X109Y100       LUT6 (Prop_lut6_I1_O)        0.124     5.561 r  u_cpu/u_fetch_unit/u_branch_predictor/bpu_pred_target[2]_INST_0/O
                         net (fo=2, routed)           0.503     6.064    u_cpu/u_fetch_unit/bpu_pred_target[2]
    SLICE_X108Y101       LUT6 (Prop_lut6_I2_O)        0.124     6.188 r  u_cpu/u_fetch_unit/fch_pc_r[2]_i_1/O
                         net (fo=11, routed)          1.266     7.454    u_cpu/u_fetch_unit/fch_pc_r[2]_i_1_n_0
    SLICE_X91Y96         LUT4 (Prop_lut4_I3_O)        0.124     7.578 r  u_cpu/u_fetch_unit/g0_b13_i_1/O
                         net (fo=168, routed)         1.753     9.331    u_cpu/u_fetch_unit/g0_b13_i_1_n_0
    SLICE_X87Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.455 r  u_cpu/u_fetch_unit/g11_b28/O
                         net (fo=1, routed)           0.667    10.122    u_cpu/u_fetch_unit/g11_b28_n_0
    SLICE_X87Y86         LUT6 (Prop_lut6_I0_O)        0.124    10.246 r  u_cpu/u_fetch_unit/iccm_dout[28]_i_8/O
                         net (fo=1, routed)           0.000    10.246    u_cpu/u_fetch_unit/iccm_dout[28]_i_8_n_0
    SLICE_X87Y86         MUXF7 (Prop_muxf7_I0_O)      0.212    10.458 r  u_cpu/u_fetch_unit/iccm_dout_reg[28]_i_4/O
                         net (fo=1, routed)           0.797    11.256    u_cpu/u_fetch_unit/iccm_dout_reg[28]_i_4_n_0
    SLICE_X84Y88         LUT6 (Prop_lut6_I3_O)        0.299    11.555 r  u_cpu/u_fetch_unit/iccm_dout[28]_i_1/O
                         net (fo=2, routed)           0.779    12.334    u_cpu/u_fetch_unit/iccm_dout0[28]
    SLICE_X91Y94         FDRE                                         r  u_cpu/u_fetch_unit/iccm_dout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.605    15.103    u_cpu/u_fetch_unit/clk
    SLICE_X91Y94         FDRE                                         r  u_cpu/u_fetch_unit/iccm_dout_reg[28]/C
                         clock pessimism              0.466    15.569    
                         clock uncertainty           -0.125    15.444    
    SLICE_X91Y94         FDRE (Setup_fdre_C_D)       -0.081    15.363    u_cpu/u_fetch_unit/iccm_dout_reg[28]
  -------------------------------------------------------------------
                         required time                         15.363    
                         arrival time                         -12.334    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.036ns  (required time - arrival time)
  Source:                 u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/iccm_dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        13.340ns  (logic 4.497ns (33.711%)  route 8.843ns (66.289%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 15.278 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.019    -0.697    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y20         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.757 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DOADO[6]
                         net (fo=1, routed)           1.264     3.021    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_rd_tag[6]
    SLICE_X106Y103       LUT6 (Prop_lut6_I1_O)        0.124     3.145 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_35/O
                         net (fo=1, routed)           0.000     3.145    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_35_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.695 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.695    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_12_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.902     4.710    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit1
    SLICE_X107Y99        LUT5 (Prop_lut5_I4_O)        0.124     4.834 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0/O
                         net (fo=65, routed)          0.602     5.437    u_cpu/u_fetch_unit/u_branch_predictor/bpu_predicted
    SLICE_X109Y100       LUT6 (Prop_lut6_I1_O)        0.124     5.561 r  u_cpu/u_fetch_unit/u_branch_predictor/bpu_pred_target[2]_INST_0/O
                         net (fo=2, routed)           0.503     6.064    u_cpu/u_fetch_unit/bpu_pred_target[2]
    SLICE_X108Y101       LUT6 (Prop_lut6_I2_O)        0.124     6.188 r  u_cpu/u_fetch_unit/fch_pc_r[2]_i_1/O
                         net (fo=11, routed)          1.483     7.671    u_cpu/u_fetch_unit/fch_pc_r[2]_i_1_n_0
    SLICE_X89Y97         LUT4 (Prop_lut4_I3_O)        0.124     7.795 r  u_cpu/u_fetch_unit/g0_b2_i_1/O
                         net (fo=101, routed)         1.652     9.447    u_cpu/u_fetch_unit/g0_b2_i_1_n_0
    SLICE_X67Y99         LUT6 (Prop_lut6_I0_O)        0.124     9.571 r  u_cpu/u_fetch_unit/g11_b2/O
                         net (fo=2, routed)           0.974    10.545    u_cpu/u_fetch_unit/g11_b2_n_0
    SLICE_X67Y100        LUT6 (Prop_lut6_I0_O)        0.124    10.669 r  u_cpu/u_fetch_unit/iccm_dout[3]_i_11/O
                         net (fo=1, routed)           0.000    10.669    u_cpu/u_fetch_unit/iccm_dout[3]_i_11_n_0
    SLICE_X67Y100        MUXF7 (Prop_muxf7_I0_O)      0.212    10.881 r  u_cpu/u_fetch_unit/iccm_dout_reg[3]_i_4/O
                         net (fo=1, routed)           0.672    11.553    u_cpu/u_fetch_unit/iccm_dout_reg[3]_i_4_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.299    11.852 r  u_cpu/u_fetch_unit/iccm_dout[3]_i_1/O
                         net (fo=2, routed)           0.791    12.643    u_cpu/u_fetch_unit/iccm_dout0[3]
    SLICE_X91Y101        FDRE                                         r  u_cpu/u_fetch_unit/iccm_dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.780    15.278    u_cpu/u_fetch_unit/clk
    SLICE_X91Y101        FDRE                                         r  u_cpu/u_fetch_unit/iccm_dout_reg[3]/C
                         clock pessimism              0.584    15.862    
                         clock uncertainty           -0.125    15.737    
    SLICE_X91Y101        FDRE (Setup_fdre_C_D)       -0.058    15.679    u_cpu/u_fetch_unit/iccm_dout_reg[3]
  -------------------------------------------------------------------
                         required time                         15.679    
                         arrival time                         -12.643    
  -------------------------------------------------------------------
                         slack                                  3.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.691    -0.540    u_cpu/u_exec_unit/clk
    SLICE_X105Y101       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_cpu/u_exec_unit/wrb_target_r_reg[1]/Q
                         net (fo=1, routed)           0.108    -0.291    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[1]
    RAMB36_X5Y20         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.008    -0.731    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y20         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.482    
    RAMB36_X5Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[26])
                                                      0.155    -0.327    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_cpu/u_control_unit/minstret_r_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_control_unit/minstret_r_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.609    -0.622    u_cpu/u_control_unit/clk
    SLICE_X104Y98        FDCE                                         r  u_cpu/u_control_unit/minstret_r_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  u_cpu/u_control_unit/minstret_r_reg[54]/Q
                         net (fo=2, routed)           0.127    -0.332    u_cpu/u_control_unit/p_1_in[22]
    SLICE_X104Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.176 r  u_cpu/u_control_unit/minstret_r_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.176    u_cpu/u_control_unit/minstret_r_reg[52]_i_1_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.136 r  u_cpu/u_control_unit/minstret_r_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.135    u_cpu/u_control_unit/minstret_r_reg[56]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.082 r  u_cpu/u_control_unit/minstret_r_reg[60]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.082    u_cpu/u_control_unit/minstret_r_reg[60]_i_1_n_7
    SLICE_X104Y100       FDCE                                         r  u_cpu/u_control_unit/minstret_r_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.966    -0.774    u_cpu/u_control_unit/clk
    SLICE_X104Y100       FDCE                                         r  u_cpu/u_control_unit/minstret_r_reg[60]/C
                         clock pessimism              0.504    -0.270    
    SLICE_X104Y100       FDCE (Hold_fdce_C_D)         0.134    -0.136    u_cpu/u_control_unit/minstret_r_reg[60]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_cpu/u_control_unit/mcycle_r_reg[50]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_control_unit/mcycle_r_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.413ns (76.254%)  route 0.129ns (23.746%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.609    -0.622    u_cpu/u_control_unit/clk
    SLICE_X100Y98        FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y98        FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  u_cpu/u_control_unit/mcycle_r_reg[50]/Q
                         net (fo=2, routed)           0.128    -0.330    u_cpu/u_control_unit/p_2_in[18]
    SLICE_X100Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.174 r  u_cpu/u_control_unit/mcycle_r_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.174    u_cpu/u_control_unit/mcycle_r_reg[48]_i_1_n_0
    SLICE_X100Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.134 r  u_cpu/u_control_unit/mcycle_r_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.134    u_cpu/u_control_unit/mcycle_r_reg[52]_i_1_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.081 r  u_cpu/u_control_unit/mcycle_r_reg[56]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.081    u_cpu/u_control_unit/mcycle_r_reg[56]_i_1_n_7
    SLICE_X100Y100       FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.965    -0.775    u_cpu/u_control_unit/clk
    SLICE_X100Y100       FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[56]/C
                         clock pessimism              0.504    -0.271    
    SLICE_X100Y100       FDCE (Hold_fdce_C_D)         0.134    -0.137    u_cpu/u_control_unit/mcycle_r_reg[56]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_cpu/u_control_unit/minstret_r_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_control_unit/minstret_r_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.609    -0.622    u_cpu/u_control_unit/clk
    SLICE_X104Y98        FDCE                                         r  u_cpu/u_control_unit/minstret_r_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  u_cpu/u_control_unit/minstret_r_reg[54]/Q
                         net (fo=2, routed)           0.127    -0.332    u_cpu/u_control_unit/p_1_in[22]
    SLICE_X104Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.176 r  u_cpu/u_control_unit/minstret_r_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.176    u_cpu/u_control_unit/minstret_r_reg[52]_i_1_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.136 r  u_cpu/u_control_unit/minstret_r_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.135    u_cpu/u_control_unit/minstret_r_reg[56]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.069 r  u_cpu/u_control_unit/minstret_r_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.069    u_cpu/u_control_unit/minstret_r_reg[60]_i_1_n_5
    SLICE_X104Y100       FDCE                                         r  u_cpu/u_control_unit/minstret_r_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.966    -0.774    u_cpu/u_control_unit/clk
    SLICE_X104Y100       FDCE                                         r  u_cpu/u_control_unit/minstret_r_reg[62]/C
                         clock pessimism              0.504    -0.270    
    SLICE_X104Y100       FDCE (Hold_fdce_C_D)         0.134    -0.136    u_cpu/u_control_unit/minstret_r_reg[62]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_cpu/u_control_unit/mcycle_r_reg[50]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_control_unit/mcycle_r_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.426ns (76.811%)  route 0.129ns (23.189%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.609    -0.622    u_cpu/u_control_unit/clk
    SLICE_X100Y98        FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y98        FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  u_cpu/u_control_unit/mcycle_r_reg[50]/Q
                         net (fo=2, routed)           0.128    -0.330    u_cpu/u_control_unit/p_2_in[18]
    SLICE_X100Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.174 r  u_cpu/u_control_unit/mcycle_r_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.174    u_cpu/u_control_unit/mcycle_r_reg[48]_i_1_n_0
    SLICE_X100Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.134 r  u_cpu/u_control_unit/mcycle_r_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.134    u_cpu/u_control_unit/mcycle_r_reg[52]_i_1_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.068 r  u_cpu/u_control_unit/mcycle_r_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.068    u_cpu/u_control_unit/mcycle_r_reg[56]_i_1_n_5
    SLICE_X100Y100       FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.965    -0.775    u_cpu/u_control_unit/clk
    SLICE_X100Y100       FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[58]/C
                         clock pessimism              0.504    -0.271    
    SLICE_X100Y100       FDCE (Hold_fdce_C_D)         0.134    -0.137    u_cpu/u_control_unit/mcycle_r_reg[58]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_pc_r_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.744%)  route 0.120ns (42.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.690    -0.541    u_cpu/u_exec_unit/clk
    SLICE_X104Y104       FDCE                                         r  u_cpu/u_exec_unit/wrb_pc_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  u_cpu/u_exec_unit/wrb_pc_r_reg[15]/Q
                         net (fo=2, routed)           0.120    -0.257    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_pc[15]
    RAMB36_X5Y20         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.008    -0.731    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y20         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.482    
    RAMB36_X5Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[9])
                                                      0.155    -0.327    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.627%)  route 0.111ns (46.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.690    -0.541    u_cpu/u_exec_unit/clk
    SLICE_X105Y104       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y104       FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  u_cpu/u_exec_unit/wrb_target_r_reg[28]/Q
                         net (fo=1, routed)           0.111    -0.302    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[28]
    RAMB36_X5Y20         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.008    -0.731    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y20         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.482    
    RAMB36_X5Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                      0.101    -0.381    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.461%)  route 0.111ns (46.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.691    -0.540    u_cpu/u_exec_unit/clk
    SLICE_X105Y101       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y101       FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  u_cpu/u_exec_unit/wrb_target_r_reg[31]/Q
                         net (fo=1, routed)           0.111    -0.301    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[31]
    RAMB36_X5Y20         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[24]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.008    -0.731    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y20         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.482    
    RAMB36_X5Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[24])
                                                      0.101    -0.381    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_pc_r_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.673%)  route 0.175ns (55.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.690    -0.541    u_cpu/u_exec_unit/clk
    SLICE_X103Y105       FDCE                                         r  u_cpu/u_exec_unit/wrb_pc_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y105       FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  u_cpu/u_exec_unit/wrb_pc_r_reg[19]/Q
                         net (fo=2, routed)           0.175    -0.225    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_pc[19]
    RAMB36_X5Y20         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.008    -0.731    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y20         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.271    -0.461    
    RAMB36_X5Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[13])
                                                      0.155    -0.306    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.852%)  route 0.160ns (53.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.690    -0.541    u_cpu/u_exec_unit/clk
    SLICE_X105Y104       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  u_cpu/u_exec_unit/wrb_target_r_reg[18]/Q
                         net (fo=1, routed)           0.160    -0.240    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[18]
    RAMB36_X5Y20         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.008    -0.731    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y20         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.482    
    RAMB36_X5Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.155    -0.327    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB36_X5Y20     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         16.667      13.723     RAMB36_X5Y20     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB18_X4Y37     u_cpu/u_fetch_unit/u_branch_predictor/u_predictor_state/ps_ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB18_X4Y38     u_cpu/u_exec_unit/u_dccm_ram/dccm_b0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB18_X4Y34     u_cpu/u_exec_unit/u_dccm_ram/dccm_b1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB18_X4Y39     u_cpu/u_exec_unit/u_dccm_ram/dccm_b2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB18_X4Y36     u_cpu/u_exec_unit/u_dccm_ram/dccm_b3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB18_X4Y37     u_cpu/u_fetch_unit/u_branch_predictor/u_predictor_state/ps_ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y16   u_cpu_clock_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X97Y103    u_cpu/u_exec_unit/mem_br_taken_r_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X100Y86    u_cpu/u_control_unit/mcycle_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X96Y103    u_cpu/u_exec_unit/mem_csr_r_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X100Y86    u_cpu/u_control_unit/mcycle_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X97Y103    u_cpu/u_exec_unit/mem_data_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X97Y103    u_cpu/u_exec_unit/mem_data_r_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X100Y86    u_cpu/u_control_unit/mcycle_r_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X97Y103    u_cpu/u_exec_unit/mem_data_r_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X97Y103    u_cpu/u_exec_unit/mem_data_r_reg[21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X100Y86    u_cpu/u_control_unit/mcycle_r_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X99Y91     halt_detect_r_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X99Y91     run_detect_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X100Y105   u_cpu/u_exec_unit/mem_branch_type_r_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X99Y106    u_cpu/u_exec_unit/mem_branch_type_r_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X99Y106    u_cpu/u_exec_unit/mem_branch_type_r_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X101Y94    u_cpu/u_exec_unit/mem_csr_addr_r_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X101Y94    u_cpu/u_exec_unit/mem_csr_addr_r_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X99Y94     u_cpu/u_exec_unit/mem_csr_addr_r_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X99Y94     u_cpu/u_exec_unit/mem_csr_addr_r_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X98Y100    u_cpu/u_exec_unit/mem_csr_addr_r_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  u_video_clock_gen/inst/clk_in1
  To Clock:  u_video_clock_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_video_clock_gen/inst/clk_in1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { u_video_clock_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       13.333      86.667     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.667       3.666      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.667       3.666      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.667       3.667      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.667       3.667      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_clock_gen
  To Clock:  clkfbout_video_clock_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.844ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_clock_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         39.999
Sources:            { u_video_clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         39.999      37.844     BUFGCTRL_X0Y2    u_video_clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         39.999      38.750     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         39.999      38.750     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       39.999      60.001     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       39.999      173.361    MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pixel_clk
  To Clock:  pixel_clk

Setup :            0  Failing Endpoints,  Worst Slack       11.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.182ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        12.642ns  (logic 0.773ns (6.115%)  route 11.869ns (93.885%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 26.577 - 24.999 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.040     2.043    u_dvi_display/u_vga_control/clk
    SLICE_X108Y123       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y123       FDCE (Prop_fdce_C_Q)         0.478     2.521 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         5.015     7.536    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X105Y83        LUT4 (Prop_lut4_I1_O)        0.295     7.831 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_17/O
                         net (fo=22, routed)          6.854    14.685    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_17_n_0
    RAMB36_X3Y16         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.574    26.577    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y16         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/CLKARDCLK
                         clock pessimism              0.014    26.591    
                         clock uncertainty           -0.157    26.433    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    25.867    u_dvi_display/u_frame_buffer/fb_memory_reg_0_16
  -------------------------------------------------------------------
                         required time                         25.867    
                         arrival time                         -14.685    
  -------------------------------------------------------------------
                         slack                                 11.182    

Slack (MET) :             11.385ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        12.440ns  (logic 0.773ns (6.214%)  route 11.667ns (93.786%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 26.577 - 24.999 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.040     2.043    u_dvi_display/u_vga_control/clk
    SLICE_X108Y123       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y123       FDCE (Prop_fdce_C_Q)         0.478     2.521 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         4.945     7.466    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X102Y84        LUT4 (Prop_lut4_I1_O)        0.295     7.761 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_12/O
                         net (fo=22, routed)          6.722    14.483    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_12_n_0
    RAMB36_X3Y16         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.574    26.577    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y16         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/CLKARDCLK
                         clock pessimism              0.014    26.591    
                         clock uncertainty           -0.157    26.433    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    25.867    u_dvi_display/u_frame_buffer/fb_memory_reg_0_16
  -------------------------------------------------------------------
                         required time                         25.867    
                         arrival time                         -14.483    
  -------------------------------------------------------------------
                         slack                                 11.385    

Slack (MET) :             11.502ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        12.322ns  (logic 0.773ns (6.273%)  route 11.549ns (93.727%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 26.577 - 24.999 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.040     2.043    u_dvi_display/u_vga_control/clk
    SLICE_X108Y123       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y123       FDCE (Prop_fdce_C_Q)         0.478     2.521 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         5.438     7.959    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X103Y84        LUT4 (Prop_lut4_I1_O)        0.295     8.254 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_8/O
                         net (fo=22, routed)          6.111    14.365    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_8_n_0
    RAMB36_X3Y16         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.574    26.577    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y16         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/CLKARDCLK
                         clock pessimism              0.014    26.591    
                         clock uncertainty           -0.157    26.433    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    25.867    u_dvi_display/u_frame_buffer/fb_memory_reg_0_16
  -------------------------------------------------------------------
                         required time                         25.867    
                         arrival time                         -14.365    
  -------------------------------------------------------------------
                         slack                                 11.502    

Slack (MET) :             11.524ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_16/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        12.304ns  (logic 0.773ns (6.283%)  route 11.531ns (93.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 26.581 - 24.999 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.040     2.043    u_dvi_display/u_vga_control/clk
    SLICE_X108Y123       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y123       FDCE (Prop_fdce_C_Q)         0.478     2.521 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         5.015     7.536    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X105Y83        LUT4 (Prop_lut4_I1_O)        0.295     7.831 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_17/O
                         net (fo=22, routed)          6.516    14.347    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_17_n_0
    RAMB36_X3Y17         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_16/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.578    26.581    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y17         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_16/CLKARDCLK
                         clock pessimism              0.014    26.595    
                         clock uncertainty           -0.157    26.437    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    25.871    u_dvi_display/u_frame_buffer/fb_memory_reg_1_16
  -------------------------------------------------------------------
                         required time                         25.871    
                         arrival time                         -14.347    
  -------------------------------------------------------------------
                         slack                                 11.524    

Slack (MET) :             11.727ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_16/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        12.102ns  (logic 0.773ns (6.388%)  route 11.329ns (93.612%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 26.581 - 24.999 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.040     2.043    u_dvi_display/u_vga_control/clk
    SLICE_X108Y123       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y123       FDCE (Prop_fdce_C_Q)         0.478     2.521 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         4.945     7.466    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X102Y84        LUT4 (Prop_lut4_I1_O)        0.295     7.761 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_12/O
                         net (fo=22, routed)          6.384    14.145    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_12_n_0
    RAMB36_X3Y17         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_16/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.578    26.581    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y17         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_16/CLKARDCLK
                         clock pessimism              0.014    26.595    
                         clock uncertainty           -0.157    26.437    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    25.871    u_dvi_display/u_frame_buffer/fb_memory_reg_1_16
  -------------------------------------------------------------------
                         required time                         25.871    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                 11.727    

Slack (MET) :             11.844ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_16/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        11.984ns  (logic 0.773ns (6.450%)  route 11.211ns (93.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 26.581 - 24.999 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.040     2.043    u_dvi_display/u_vga_control/clk
    SLICE_X108Y123       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y123       FDCE (Prop_fdce_C_Q)         0.478     2.521 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         5.438     7.959    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X103Y84        LUT4 (Prop_lut4_I1_O)        0.295     8.254 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_8/O
                         net (fo=22, routed)          5.773    14.027    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_8_n_0
    RAMB36_X3Y17         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_16/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.578    26.581    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y17         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_16/CLKARDCLK
                         clock pessimism              0.014    26.595    
                         clock uncertainty           -0.157    26.437    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    25.871    u_dvi_display/u_frame_buffer/fb_memory_reg_1_16
  -------------------------------------------------------------------
                         required time                         25.871    
                         arrival time                         -14.027    
  -------------------------------------------------------------------
                         slack                                 11.844    

Slack (MET) :             11.865ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_17/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        11.966ns  (logic 0.773ns (6.460%)  route 11.193ns (93.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 26.584 - 24.999 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.040     2.043    u_dvi_display/u_vga_control/clk
    SLICE_X108Y123       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y123       FDCE (Prop_fdce_C_Q)         0.478     2.521 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         5.015     7.536    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X105Y83        LUT4 (Prop_lut4_I1_O)        0.295     7.831 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_17/O
                         net (fo=22, routed)          6.178    14.009    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_17_n_0
    RAMB36_X3Y18         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_17/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.581    26.584    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y18         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_17/CLKARDCLK
                         clock pessimism              0.014    26.598    
                         clock uncertainty           -0.157    26.440    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    25.874    u_dvi_display/u_frame_buffer/fb_memory_reg_0_17
  -------------------------------------------------------------------
                         required time                         25.874    
                         arrival time                         -14.009    
  -------------------------------------------------------------------
                         slack                                 11.865    

Slack (MET) :             11.972ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        12.059ns  (logic 0.773ns (6.410%)  route 11.286ns (93.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 26.577 - 24.999 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.040     2.043    u_dvi_display/u_vga_control/clk
    SLICE_X108Y123       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y123       FDCE (Prop_fdce_C_Q)         0.478     2.521 f  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         5.232     7.753    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X102Y84        LUT2 (Prop_lut2_I1_O)        0.295     8.048 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_1/O
                         net (fo=22, routed)          6.054    14.102    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_1_n_0
    RAMB36_X3Y16         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.574    26.577    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y16         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/CLKARDCLK
                         clock pessimism              0.014    26.591    
                         clock uncertainty           -0.157    26.433    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    26.074    u_dvi_display/u_frame_buffer/fb_memory_reg_0_16
  -------------------------------------------------------------------
                         required time                         26.074    
                         arrival time                         -14.102    
  -------------------------------------------------------------------
                         slack                                 11.972    

Slack (MET) :             11.979ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        11.846ns  (logic 0.773ns (6.526%)  route 11.073ns (93.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 26.577 - 24.999 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.040     2.043    u_dvi_display/u_vga_control/clk
    SLICE_X108Y123       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y123       FDCE (Prop_fdce_C_Q)         0.478     2.521 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         5.547     8.068    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X105Y85        LUT4 (Prop_lut4_I1_O)        0.295     8.363 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_3/O
                         net (fo=22, routed)          5.525    13.889    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_3_n_0
    RAMB36_X3Y16         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.574    26.577    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y16         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/CLKARDCLK
                         clock pessimism              0.014    26.591    
                         clock uncertainty           -0.157    26.433    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    25.867    u_dvi_display/u_frame_buffer/fb_memory_reg_0_16
  -------------------------------------------------------------------
                         required time                         25.867    
                         arrival time                         -13.889    
  -------------------------------------------------------------------
                         slack                                 11.979    

Slack (MET) :             12.068ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_17/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        11.764ns  (logic 0.773ns (6.571%)  route 10.991ns (93.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 26.584 - 24.999 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.040     2.043    u_dvi_display/u_vga_control/clk
    SLICE_X108Y123       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y123       FDCE (Prop_fdce_C_Q)         0.478     2.521 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         4.945     7.466    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X102Y84        LUT4 (Prop_lut4_I1_O)        0.295     7.761 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_12/O
                         net (fo=22, routed)          6.046    13.807    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_12_n_0
    RAMB36_X3Y18         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_17/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.581    26.584    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y18         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_17/CLKARDCLK
                         clock pessimism              0.014    26.598    
                         clock uncertainty           -0.157    26.440    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    25.874    u_dvi_display/u_frame_buffer/fb_memory_reg_0_17
  -------------------------------------------------------------------
                         required time                         25.874    
                         arrival time                         -13.807    
  -------------------------------------------------------------------
                         slack                                 12.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_dvi_display/u_msec_timer/msec_elapsed_r_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_msec_timer/msec_elapsed_r_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.611     0.613    u_dvi_display/u_msec_timer/clk
    SLICE_X105Y99        FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y99        FDCE (Prop_fdce_C_Q)         0.141     0.754 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[24]/Q
                         net (fo=2, routed)           0.117     0.871    u_dvi_display/u_msec_timer/msec_elapsed[24]
    SLICE_X105Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.068 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.069    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[27]_i_1_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.123 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.123    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[31]_i_2_n_7
    SLICE_X105Y100       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.968     0.970    u_dvi_display/u_msec_timer/clk
    SLICE_X105Y100       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[28]/C
                         clock pessimism             -0.005     0.965    
    SLICE_X105Y100       FDCE (Hold_fdce_C_D)         0.105     1.070    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_dvi_display/u_msec_timer/msec_elapsed_r_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_msec_timer/msec_elapsed_r_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.351%)  route 0.118ns (22.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.611     0.613    u_dvi_display/u_msec_timer/clk
    SLICE_X105Y99        FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y99        FDCE (Prop_fdce_C_Q)         0.141     0.754 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[24]/Q
                         net (fo=2, routed)           0.117     0.871    u_dvi_display/u_msec_timer/msec_elapsed[24]
    SLICE_X105Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.068 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.069    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[27]_i_1_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.134 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.134    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[31]_i_2_n_5
    SLICE_X105Y100       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.968     0.970    u_dvi_display/u_msec_timer/clk
    SLICE_X105Y100       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[30]/C
                         clock pessimism             -0.005     0.965    
    SLICE_X105Y100       FDCE (Hold_fdce_C_D)         0.105     1.070    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_dvi_display/u_msec_timer/msec_elapsed_r_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_msec_timer/msec_elapsed_r_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.611     0.613    u_dvi_display/u_msec_timer/clk
    SLICE_X105Y99        FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y99        FDCE (Prop_fdce_C_Q)         0.141     0.754 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[24]/Q
                         net (fo=2, routed)           0.117     0.871    u_dvi_display/u_msec_timer/msec_elapsed[24]
    SLICE_X105Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.068 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.069    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[27]_i_1_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.159 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.159    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[31]_i_2_n_6
    SLICE_X105Y100       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.968     0.970    u_dvi_display/u_msec_timer/clk
    SLICE_X105Y100       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[29]/C
                         clock pessimism             -0.005     0.965    
    SLICE_X105Y100       FDCE (Hold_fdce_C_D)         0.105     1.070    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_dvi_display/u_msec_timer/msec_elapsed_r_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_msec_timer/msec_elapsed_r_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.611     0.613    u_dvi_display/u_msec_timer/clk
    SLICE_X105Y99        FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y99        FDCE (Prop_fdce_C_Q)         0.141     0.754 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[24]/Q
                         net (fo=2, routed)           0.117     0.871    u_dvi_display/u_msec_timer/msec_elapsed[24]
    SLICE_X105Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.068 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.069    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[27]_i_1_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.159 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.159    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[31]_i_2_n_4
    SLICE_X105Y100       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.968     0.970    u_dvi_display/u_msec_timer/clk
    SLICE_X105Y100       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[31]/C
                         clock pessimism             -0.005     0.965    
    SLICE_X105Y100       FDCE (Hold_fdce_C_D)         0.105     1.070    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_dvi_display/u_vga_control/s2_col_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_vga_control/s2_col_addr_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.605     0.607    u_dvi_display/u_vga_control/clk
    SLICE_X105Y83        FDCE                                         r  u_dvi_display/u_vga_control/s2_col_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDCE (Prop_fdce_C_Q)         0.141     0.748 r  u_dvi_display/u_vga_control/s2_col_addr_r_reg[0]/Q
                         net (fo=10, routed)          0.133     0.880    u_dvi_display/u_vga_control/vc_col_address[0]
    SLICE_X104Y83        LUT3 (Prop_lut3_I1_O)        0.048     0.928 r  u_dvi_display/u_vga_control/s2_col_addr_r[2]_i_1/O
                         net (fo=1, routed)           0.000     0.928    u_dvi_display/u_vga_control/s2_col_addr_r[2]_i_1_n_0
    SLICE_X104Y83        FDCE                                         r  u_dvi_display/u_vga_control/s2_col_addr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.874     0.876    u_dvi_display/u_vga_control/clk
    SLICE_X104Y83        FDCE                                         r  u_dvi_display/u_vga_control/s2_col_addr_r_reg[2]/C
                         clock pessimism             -0.256     0.620    
    SLICE_X104Y83        FDCE (Hold_fdce_C_D)         0.131     0.751    u_dvi_display/u_vga_control/s2_col_addr_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_dvi_display/u_vga_control/s2_col_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_vga_control/s2_col_addr_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (58.056%)  route 0.137ns (41.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.605     0.607    u_dvi_display/u_vga_control/clk
    SLICE_X105Y83        FDCE                                         r  u_dvi_display/u_vga_control/s2_col_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDCE (Prop_fdce_C_Q)         0.141     0.748 r  u_dvi_display/u_vga_control/s2_col_addr_r_reg[0]/Q
                         net (fo=10, routed)          0.137     0.884    u_dvi_display/u_vga_control/vc_col_address[0]
    SLICE_X104Y83        LUT5 (Prop_lut5_I2_O)        0.048     0.932 r  u_dvi_display/u_vga_control/s2_col_addr_r[4]_i_1/O
                         net (fo=1, routed)           0.000     0.932    u_dvi_display/u_vga_control/s2_col_addr_r[4]_i_1_n_0
    SLICE_X104Y83        FDCE                                         r  u_dvi_display/u_vga_control/s2_col_addr_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.874     0.876    u_dvi_display/u_vga_control/clk
    SLICE_X104Y83        FDCE                                         r  u_dvi_display/u_vga_control/s2_col_addr_r_reg[4]/C
                         clock pessimism             -0.256     0.620    
    SLICE_X104Y83        FDCE (Hold_fdce_C_D)         0.131     0.751    u_dvi_display/u_vga_control/s2_col_addr_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_dvi_display/u_vga_control/s2_col_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_vga_control/s2_col_addr_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.605     0.607    u_dvi_display/u_vga_control/clk
    SLICE_X105Y83        FDCE                                         r  u_dvi_display/u_vga_control/s2_col_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDCE (Prop_fdce_C_Q)         0.141     0.748 r  u_dvi_display/u_vga_control/s2_col_addr_r_reg[0]/Q
                         net (fo=10, routed)          0.133     0.880    u_dvi_display/u_vga_control/vc_col_address[0]
    SLICE_X104Y83        LUT2 (Prop_lut2_I1_O)        0.045     0.925 r  u_dvi_display/u_vga_control/s2_col_addr_r[1]_i_1/O
                         net (fo=1, routed)           0.000     0.925    u_dvi_display/u_vga_control/s2_col_addr_r[1]_i_1_n_0
    SLICE_X104Y83        FDCE                                         r  u_dvi_display/u_vga_control/s2_col_addr_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.874     0.876    u_dvi_display/u_vga_control/clk
    SLICE_X104Y83        FDCE                                         r  u_dvi_display/u_vga_control/s2_col_addr_r_reg[1]/C
                         clock pessimism             -0.256     0.620    
    SLICE_X104Y83        FDCE (Hold_fdce_C_D)         0.120     0.740    u_dvi_display/u_vga_control/s2_col_addr_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.710     0.712    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y122       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.141     0.853 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[4]/Q
                         net (fo=1, routed)           0.135     0.988    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[4]
    SLICE_X112Y122       LUT2 (Prop_lut2_I0_O)        0.045     1.033 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.033    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[4]_i_1__1_n_0
    SLICE_X112Y122       FDSE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.983     0.985    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism             -0.260     0.725    
    SLICE_X112Y122       FDSE (Hold_fdse_C_D)         0.121     0.846    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.000%)  route 0.129ns (41.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.715ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.713     0.715    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X109Y117       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y117       FDRE (Prop_fdre_C_Q)         0.141     0.856 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/Q
                         net (fo=2, routed)           0.129     0.985    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[2]
    SLICE_X110Y117       LUT6 (Prop_lut6_I2_O)        0.045     1.030 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.030    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1_n_0
    SLICE_X110Y117       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.988     0.990    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X110Y117       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.238     0.752    
    SLICE_X110Y117       FDRE (Hold_fdre_C_D)         0.091     0.843    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_dvi_display/u_vga_control/s2_col_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_vga_control/s2_col_addr_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.605     0.607    u_dvi_display/u_vga_control/clk
    SLICE_X105Y83        FDCE                                         r  u_dvi_display/u_vga_control/s2_col_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDCE (Prop_fdce_C_Q)         0.141     0.748 r  u_dvi_display/u_vga_control/s2_col_addr_r_reg[0]/Q
                         net (fo=10, routed)          0.137     0.884    u_dvi_display/u_vga_control/vc_col_address[0]
    SLICE_X104Y83        LUT4 (Prop_lut4_I2_O)        0.045     0.929 r  u_dvi_display/u_vga_control/s2_col_addr_r[3]_i_1/O
                         net (fo=1, routed)           0.000     0.929    u_dvi_display/u_vga_control/s2_col_addr_r[3]_i_1_n_0
    SLICE_X104Y83        FDCE                                         r  u_dvi_display/u_vga_control/s2_col_addr_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.874     0.876    u_dvi_display/u_vga_control/clk
    SLICE_X104Y83        FDCE                                         r  u_dvi_display/u_vga_control/s2_col_addr_r_reg[3]/C
                         clock pessimism             -0.256     0.620    
    SLICE_X104Y83        FDCE (Hold_fdce_C_D)         0.121     0.741    u_dvi_display/u_vga_control/s2_col_addr_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixel_clk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         24.999
Sources:            { u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X3Y20     u_dvi_display/u_frame_buffer/fb_memory_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y21     u_dvi_display/u_frame_buffer/fb_memory_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X3Y19     u_dvi_display/u_frame_buffer/fb_memory_reg_1_17/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y13     u_dvi_display/u_frame_buffer/fb_memory_reg_1_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X3Y16     u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y18     u_dvi_display/u_frame_buffer/fb_memory_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X3Y25     u_dvi_display/u_frame_buffer/fb_memory_reg_1_18/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X4Y12     u_dvi_display/u_frame_buffer/fb_memory_reg_1_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X3Y18     u_dvi_display/u_frame_buffer/fb_memory_reg_0_17/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y12     u_dvi_display/u_frame_buffer/fb_memory_reg_0_8/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       24.999      188.361    MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y121   u_dvi_display/u_msec_timer/msec_cntr_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y121   u_dvi_display/u_msec_timer/msec_cntr_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y121   u_dvi_display/u_msec_timer/msec_cntr_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y121   u_dvi_display/u_msec_timer/msec_cntr_r_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X105Y93    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X105Y95    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X105Y95    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X105Y96    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X105Y96    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X105Y96    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X107Y88    u_dvi_display/u_frame_buffer/px_state_r_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X107Y88    u_dvi_display/u_frame_buffer/px_state_r_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y124   u_dvi_display/u_msec_timer/msec_cntr_r_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y124   u_dvi_display/u_msec_timer/msec_cntr_r_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y124   u_dvi_display/u_msec_timer/msec_cntr_r_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y124   u_dvi_display/u_msec_timer/msec_cntr_r_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y122   u_dvi_display/u_msec_timer/msec_cntr_r_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y122   u_dvi_display/u_msec_timer/msec_cntr_r_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X105Y93    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X105Y95    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  serial_clk
  To Clock:  serial_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         serial_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    u_video_clock_gen/inst/clkout1_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y128    u_dvi_display/u_rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y127    u_dvi_display/u_rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y126    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y125    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y130    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y129    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y122    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y121    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.840ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.772ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[31][30]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 0.642ns (8.965%)  route 6.519ns (91.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 15.206 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.043    -0.673    u_resync/clk
    SLICE_X108Y119       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDCE (Prop_fdce_C_Q)         0.518    -0.155 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.661     0.506    u_resync/p_0_in
    SLICE_X108Y119       LUT1 (Prop_lut1_I0_O)        0.124     0.630 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        5.858     6.488    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X87Y128        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[31][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.708    15.206    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X87Y128        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[31][30]/C
                         clock pessimism              0.584    15.790    
                         clock uncertainty           -0.125    15.665    
    SLICE_X87Y128        FDCE (Recov_fdce_C_CLR)     -0.405    15.260    u_cpu/u_exec_unit/u_regfile/xreg_reg[31][30]
  -------------------------------------------------------------------
                         required time                         15.260    
                         arrival time                          -6.488    
  -------------------------------------------------------------------
                         slack                                  8.772    

Slack (MET) :             8.858ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[30][30]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 0.642ns (8.965%)  route 6.519ns (91.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 15.206 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.043    -0.673    u_resync/clk
    SLICE_X108Y119       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDCE (Prop_fdce_C_Q)         0.518    -0.155 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.661     0.506    u_resync/p_0_in
    SLICE_X108Y119       LUT1 (Prop_lut1_I0_O)        0.124     0.630 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        5.858     6.488    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X86Y128        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[30][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.708    15.206    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X86Y128        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[30][30]/C
                         clock pessimism              0.584    15.790    
                         clock uncertainty           -0.125    15.665    
    SLICE_X86Y128        FDCE (Recov_fdce_C_CLR)     -0.319    15.346    u_cpu/u_exec_unit/u_regfile/xreg_reg[30][30]
  -------------------------------------------------------------------
                         required time                         15.346    
                         arrival time                          -6.488    
  -------------------------------------------------------------------
                         slack                                  8.858    

Slack (MET) :             9.056ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[10][18]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        6.874ns  (logic 0.642ns (9.339%)  route 6.232ns (90.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 15.203 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.043    -0.673    u_resync/clk
    SLICE_X108Y119       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDCE (Prop_fdce_C_Q)         0.518    -0.155 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.661     0.506    u_resync/p_0_in
    SLICE_X108Y119       LUT1 (Prop_lut1_I0_O)        0.124     0.630 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        5.571     6.201    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X87Y126        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[10][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.705    15.203    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X87Y126        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[10][18]/C
                         clock pessimism              0.584    15.787    
                         clock uncertainty           -0.125    15.662    
    SLICE_X87Y126        FDCE (Recov_fdce_C_CLR)     -0.405    15.257    u_cpu/u_exec_unit/u_regfile/xreg_reg[10][18]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -6.201    
  -------------------------------------------------------------------
                         slack                                  9.056    

Slack (MET) :             9.056ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[10][19]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        6.874ns  (logic 0.642ns (9.339%)  route 6.232ns (90.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 15.203 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.043    -0.673    u_resync/clk
    SLICE_X108Y119       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDCE (Prop_fdce_C_Q)         0.518    -0.155 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.661     0.506    u_resync/p_0_in
    SLICE_X108Y119       LUT1 (Prop_lut1_I0_O)        0.124     0.630 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        5.571     6.201    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X87Y126        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[10][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.705    15.203    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X87Y126        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[10][19]/C
                         clock pessimism              0.584    15.787    
                         clock uncertainty           -0.125    15.662    
    SLICE_X87Y126        FDCE (Recov_fdce_C_CLR)     -0.405    15.257    u_cpu/u_exec_unit/u_regfile/xreg_reg[10][19]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -6.201    
  -------------------------------------------------------------------
                         slack                                  9.056    

Slack (MET) :             9.056ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[10][21]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        6.874ns  (logic 0.642ns (9.339%)  route 6.232ns (90.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 15.203 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.043    -0.673    u_resync/clk
    SLICE_X108Y119       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDCE (Prop_fdce_C_Q)         0.518    -0.155 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.661     0.506    u_resync/p_0_in
    SLICE_X108Y119       LUT1 (Prop_lut1_I0_O)        0.124     0.630 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        5.571     6.201    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X87Y126        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[10][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.705    15.203    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X87Y126        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[10][21]/C
                         clock pessimism              0.584    15.787    
                         clock uncertainty           -0.125    15.662    
    SLICE_X87Y126        FDCE (Recov_fdce_C_CLR)     -0.405    15.257    u_cpu/u_exec_unit/u_regfile/xreg_reg[10][21]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -6.201    
  -------------------------------------------------------------------
                         slack                                  9.056    

Slack (MET) :             9.056ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[10][23]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        6.874ns  (logic 0.642ns (9.339%)  route 6.232ns (90.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 15.203 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.043    -0.673    u_resync/clk
    SLICE_X108Y119       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDCE (Prop_fdce_C_Q)         0.518    -0.155 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.661     0.506    u_resync/p_0_in
    SLICE_X108Y119       LUT1 (Prop_lut1_I0_O)        0.124     0.630 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        5.571     6.201    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X87Y126        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[10][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.705    15.203    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X87Y126        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[10][23]/C
                         clock pessimism              0.584    15.787    
                         clock uncertainty           -0.125    15.662    
    SLICE_X87Y126        FDCE (Recov_fdce_C_CLR)     -0.405    15.257    u_cpu/u_exec_unit/u_regfile/xreg_reg[10][23]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -6.201    
  -------------------------------------------------------------------
                         slack                                  9.056    

Slack (MET) :             9.056ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[10][24]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        6.874ns  (logic 0.642ns (9.339%)  route 6.232ns (90.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 15.203 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.043    -0.673    u_resync/clk
    SLICE_X108Y119       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDCE (Prop_fdce_C_Q)         0.518    -0.155 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.661     0.506    u_resync/p_0_in
    SLICE_X108Y119       LUT1 (Prop_lut1_I0_O)        0.124     0.630 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        5.571     6.201    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X87Y126        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[10][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.705    15.203    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X87Y126        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[10][24]/C
                         clock pessimism              0.584    15.787    
                         clock uncertainty           -0.125    15.662    
    SLICE_X87Y126        FDCE (Recov_fdce_C_CLR)     -0.405    15.257    u_cpu/u_exec_unit/u_regfile/xreg_reg[10][24]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -6.201    
  -------------------------------------------------------------------
                         slack                                  9.056    

Slack (MET) :             9.056ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[10][28]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        6.874ns  (logic 0.642ns (9.339%)  route 6.232ns (90.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 15.203 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.043    -0.673    u_resync/clk
    SLICE_X108Y119       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDCE (Prop_fdce_C_Q)         0.518    -0.155 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.661     0.506    u_resync/p_0_in
    SLICE_X108Y119       LUT1 (Prop_lut1_I0_O)        0.124     0.630 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        5.571     6.201    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X87Y126        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[10][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.705    15.203    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X87Y126        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[10][28]/C
                         clock pessimism              0.584    15.787    
                         clock uncertainty           -0.125    15.662    
    SLICE_X87Y126        FDCE (Recov_fdce_C_CLR)     -0.405    15.257    u_cpu/u_exec_unit/u_regfile/xreg_reg[10][28]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -6.201    
  -------------------------------------------------------------------
                         slack                                  9.056    

Slack (MET) :             9.056ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[10][30]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        6.874ns  (logic 0.642ns (9.339%)  route 6.232ns (90.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 15.203 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.043    -0.673    u_resync/clk
    SLICE_X108Y119       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDCE (Prop_fdce_C_Q)         0.518    -0.155 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.661     0.506    u_resync/p_0_in
    SLICE_X108Y119       LUT1 (Prop_lut1_I0_O)        0.124     0.630 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        5.571     6.201    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X87Y126        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[10][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.705    15.203    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X87Y126        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[10][30]/C
                         clock pessimism              0.584    15.787    
                         clock uncertainty           -0.125    15.662    
    SLICE_X87Y126        FDCE (Recov_fdce_C_CLR)     -0.405    15.257    u_cpu/u_exec_unit/u_regfile/xreg_reg[10][30]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -6.201    
  -------------------------------------------------------------------
                         slack                                  9.056    

Slack (MET) :             9.056ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[10][31]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        6.874ns  (logic 0.642ns (9.339%)  route 6.232ns (90.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 15.203 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.043    -0.673    u_resync/clk
    SLICE_X108Y119       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDCE (Prop_fdce_C_Q)         0.518    -0.155 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.661     0.506    u_resync/p_0_in
    SLICE_X108Y119       LUT1 (Prop_lut1_I0_O)        0.124     0.630 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        5.571     6.201    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X87Y126        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[10][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.705    15.203    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X87Y126        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[10][31]/C
                         clock pessimism              0.584    15.787    
                         clock uncertainty           -0.125    15.662    
    SLICE_X87Y126        FDCE (Recov_fdce_C_CLR)     -0.405    15.257    u_cpu/u_exec_unit/u_regfile/xreg_reg[10][31]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -6.201    
  -------------------------------------------------------------------
                         slack                                  9.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][3]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.209ns (21.596%)  route 0.759ns (78.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.709    -0.522    u_resync/clk
    SLICE_X108Y119       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.223    -0.135    u_resync/p_0_in
    SLICE_X108Y119       LUT1 (Prop_lut1_I0_O)        0.045    -0.090 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.536     0.446    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/reset
    SLICE_X112Y99        FDCE                                         f  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.909    -0.831    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/clk
    SLICE_X112Y99        FDCE                                         r  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][3]/C
                         clock pessimism              0.504    -0.327    
    SLICE_X112Y99        FDCE (Remov_fdce_C_CLR)     -0.067    -0.394    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][3]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][6]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.209ns (21.596%)  route 0.759ns (78.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.709    -0.522    u_resync/clk
    SLICE_X108Y119       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.223    -0.135    u_resync/p_0_in
    SLICE_X108Y119       LUT1 (Prop_lut1_I0_O)        0.045    -0.090 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.536     0.446    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/reset
    SLICE_X112Y99        FDCE                                         f  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.909    -0.831    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/clk
    SLICE_X112Y99        FDCE                                         r  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][6]/C
                         clock pessimism              0.504    -0.327    
    SLICE_X112Y99        FDCE (Remov_fdce_C_CLR)     -0.067    -0.394    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][6]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][7]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.209ns (21.596%)  route 0.759ns (78.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.709    -0.522    u_resync/clk
    SLICE_X108Y119       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.223    -0.135    u_resync/p_0_in
    SLICE_X108Y119       LUT1 (Prop_lut1_I0_O)        0.045    -0.090 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.536     0.446    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/reset
    SLICE_X112Y99        FDCE                                         f  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.909    -0.831    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/clk
    SLICE_X112Y99        FDCE                                         r  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][7]/C
                         clock pessimism              0.504    -0.327    
    SLICE_X112Y99        FDCE (Remov_fdce_C_CLR)     -0.067    -0.394    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][7]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][8]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.209ns (21.596%)  route 0.759ns (78.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.709    -0.522    u_resync/clk
    SLICE_X108Y119       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.223    -0.135    u_resync/p_0_in
    SLICE_X108Y119       LUT1 (Prop_lut1_I0_O)        0.045    -0.090 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.536     0.446    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/reset
    SLICE_X112Y99        FDCE                                         f  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.909    -0.831    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/clk
    SLICE_X112Y99        FDCE                                         r  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][8]/C
                         clock pessimism              0.504    -0.327    
    SLICE_X112Y99        FDCE (Remov_fdce_C_CLR)     -0.067    -0.394    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][8]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][9]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.209ns (21.596%)  route 0.759ns (78.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.709    -0.522    u_resync/clk
    SLICE_X108Y119       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.223    -0.135    u_resync/p_0_in
    SLICE_X108Y119       LUT1 (Prop_lut1_I0_O)        0.045    -0.090 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.536     0.446    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/reset
    SLICE_X112Y99        FDCE                                         f  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.909    -0.831    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/clk
    SLICE_X112Y99        FDCE                                         r  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][9]/C
                         clock pessimism              0.504    -0.327    
    SLICE_X112Y99        FDCE (Remov_fdce_C_CLR)     -0.067    -0.394    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][9]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[6][3]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.209ns (21.596%)  route 0.759ns (78.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.709    -0.522    u_resync/clk
    SLICE_X108Y119       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.223    -0.135    u_resync/p_0_in
    SLICE_X108Y119       LUT1 (Prop_lut1_I0_O)        0.045    -0.090 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.536     0.446    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/reset
    SLICE_X113Y99        FDCE                                         f  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[6][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.909    -0.831    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/clk
    SLICE_X113Y99        FDCE                                         r  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[6][3]/C
                         clock pessimism              0.504    -0.327    
    SLICE_X113Y99        FDCE (Remov_fdce_C_CLR)     -0.092    -0.419    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[6][3]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[6][4]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.209ns (21.596%)  route 0.759ns (78.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.709    -0.522    u_resync/clk
    SLICE_X108Y119       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.223    -0.135    u_resync/p_0_in
    SLICE_X108Y119       LUT1 (Prop_lut1_I0_O)        0.045    -0.090 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.536     0.446    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/reset
    SLICE_X113Y99        FDCE                                         f  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[6][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.909    -0.831    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/clk
    SLICE_X113Y99        FDCE                                         r  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[6][4]/C
                         clock pessimism              0.504    -0.327    
    SLICE_X113Y99        FDCE (Remov_fdce_C_CLR)     -0.092    -0.419    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[6][4]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[6][5]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.209ns (21.596%)  route 0.759ns (78.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.709    -0.522    u_resync/clk
    SLICE_X108Y119       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.223    -0.135    u_resync/p_0_in
    SLICE_X108Y119       LUT1 (Prop_lut1_I0_O)        0.045    -0.090 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.536     0.446    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/reset
    SLICE_X113Y99        FDCE                                         f  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[6][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.909    -0.831    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/clk
    SLICE_X113Y99        FDCE                                         r  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[6][5]/C
                         clock pessimism              0.504    -0.327    
    SLICE_X113Y99        FDCE (Remov_fdce_C_CLR)     -0.092    -0.419    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[6][5]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[6][6]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.209ns (21.596%)  route 0.759ns (78.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.709    -0.522    u_resync/clk
    SLICE_X108Y119       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.223    -0.135    u_resync/p_0_in
    SLICE_X108Y119       LUT1 (Prop_lut1_I0_O)        0.045    -0.090 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.536     0.446    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/reset
    SLICE_X113Y99        FDCE                                         f  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[6][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.909    -0.831    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/clk
    SLICE_X113Y99        FDCE                                         r  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[6][6]/C
                         clock pessimism              0.504    -0.327    
    SLICE_X113Y99        FDCE (Remov_fdce_C_CLR)     -0.092    -0.419    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[6][6]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[6][7]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.209ns (21.596%)  route 0.759ns (78.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.709    -0.522    u_resync/clk
    SLICE_X108Y119       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.223    -0.135    u_resync/p_0_in
    SLICE_X108Y119       LUT1 (Prop_lut1_I0_O)        0.045    -0.090 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.536     0.446    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/reset
    SLICE_X113Y99        FDCE                                         f  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[6][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.909    -0.831    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/clk
    SLICE_X113Y99        FDCE                                         r  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[6][7]/C
                         clock pessimism              0.504    -0.327    
    SLICE_X113Y99        FDCE (Remov_fdce_C_CLR)     -0.092    -0.419    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[6][7]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.865    





