// Seed: 1510358237
module module_0 (
    input wire id_0,
    input supply0 id_1,
    input uwire id_2,
    input supply0 id_3,
    output tri0 id_4,
    input uwire id_5,
    output tri id_6,
    input supply1 id_7,
    input wand id_8
);
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    input tri1 id_2,
    output tri0 id_3,
    output tri1 id_4,
    output tri0 id_5,
    output wire id_6,
    output wor id_7,
    input tri0 id_8,
    output supply0 id_9,
    output tri id_10,
    output tri id_11,
    output supply1 id_12,
    input wor id_13,
    input supply1 id_14,
    input wor id_15
);
  wire id_17;
  assign id_4 = -1;
  assign id_5 = -1;
  module_0 modCall_1 (
      id_0,
      id_8,
      id_13,
      id_0,
      id_4,
      id_14,
      id_10,
      id_1,
      id_2
  );
endmodule
