0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/dan/Desktop/parrtb/06_demo_all.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/dan/Desktop/parrtb/06_demo_all.srcs/sources_1/new/fir_filter2.vhd,1540020641,vhdl,C:/Users/dan/Desktop/parrtb/src/my_filter.vhd,,,my_fir_filter2,,,,,,,,
C:/Users/dan/Desktop/parrtb/06_demo_all.srcs/sources_1/new/helpers.vhd,1540015896,vhdl,C:/Users/dan/Desktop/parrtb/06_demo_all.srcs/sources_1/new/fir_filter2.vhd;C:/Users/dan/Desktop/parrtb/src/my_FIR_filter.vhd,,,coeffhelpers,,,,,,,,
C:/Users/dan/Desktop/parrtb/06_demo_all.srcs/sources_1/new/math_help.vhd,1540015894,vhdl,C:/Users/dan/Desktop/parrtb/06_demo_all.srcs/sources_1/new/fir_filter2.vhd;C:/Users/dan/Desktop/parrtb/06_demo_all.srcs/sources_1/new/helpers.vhd;C:/Users/dan/Desktop/parrtb/src/my_FIR_filter.vhd,,,standard_additions,,,,,,,,
C:/Users/dan/Desktop/parrtb/src/clk_prescaler.vhd,1540015686,vhdl,C:/Users/dan/Desktop/parrtb/src/fpga_top.vhd,,,clk_prescaler,,,,,,,,
C:/Users/dan/Desktop/parrtb/src/data_processing.vhd,1540015686,vhdl,C:/Users/dan/Desktop/parrtb/src/fpga_top.vhd,,,data_processing,,,,,,,,
C:/Users/dan/Desktop/parrtb/src/data_processing_input.vhd,1540015686,vhdl,C:/Users/dan/Desktop/parrtb/src/data_processing.vhd,,,data_processing_input,,,,,,,,
C:/Users/dan/Desktop/parrtb/src/dbg_pwm_out.vhd,1540015686,vhdl,C:/Users/dan/Desktop/parrtb/src/fpga_top.vhd,,,dbg_pwm_out,,,,,,,,
C:/Users/dan/Desktop/parrtb/src/fifo_ram.vhd,1540015686,vhdl,C:/Users/dan/Desktop/parrtb/src/data_processing_input.vhd;C:/Users/dan/Desktop/parrtb/src/uart/uart.vhd,,,fifo_ram,,,,,,,,
C:/Users/dan/Desktop/parrtb/src/fpga_top.vhd,1540015686,vhdl,,,,fpga_top,,,,,,,,
C:/Users/dan/Desktop/parrtb/src/i2c/i2c_master.vhd,1540015686,vhdl,C:/Users/dan/Desktop/parrtb/src/i2c/i2c_wrapper.vhd,,,i2c_master,,,,,,,,
C:/Users/dan/Desktop/parrtb/src/i2c/i2c_wrapper.vhd,1540015686,vhdl,C:/Users/dan/Desktop/parrtb/src/fpga_top.vhd,,,i2c_wrapper,,,,,,,,
C:/Users/dan/Desktop/parrtb/src/my_FIR_filter.vhd,1540015782,vhdl,C:/Users/dan/Desktop/parrtb/src/my_filter.vhd,,,my_fir_filter,,,,,,,,
C:/Users/dan/Desktop/parrtb/src/my_filter.vhd,1540020679,vhdl,C:/Users/dan/Desktop/parrtb/src/data_processing.vhd,,,my_filter,,,,,,,,
C:/Users/dan/Desktop/parrtb/src/pipeline.vhd,1540015686,vhdl,C:/Users/dan/Desktop/parrtb/src/my_filter.vhd,,,pipeline,,,,,,,,
C:/Users/dan/Desktop/parrtb/src/pmod_oled/Delay.vhd,1540015686,vhdl,,,,delay,,,,,,,,
C:/Users/dan/Desktop/parrtb/src/pmod_oled/OledInit.vhd,1540015686,vhdl,C:/Users/dan/Desktop/parrtb/src/pmod_oled/PmodOLEDCtrl.vhd,,,oledinit,,,,,,,,
C:/Users/dan/Desktop/parrtb/src/pmod_oled/OledUser.vhd,1540015686,vhdl,C:/Users/dan/Desktop/parrtb/src/pmod_oled/PmodOLEDCtrl.vhd,,,oleduser,,,,,,,,
C:/Users/dan/Desktop/parrtb/src/pmod_oled/PmodOLEDCtrl.vhd,1540015686,vhdl,C:/Users/dan/Desktop/parrtb/src/fpga_top.vhd,,,pmodoledctrl,,,,,,,,
C:/Users/dan/Desktop/parrtb/src/pmod_oled/SpiCtrl.vhd,1540015686,vhdl,,,,spictrl,,,,,,,,
C:/Users/dan/Desktop/parrtb/src/spi/spi_controller.vhd,1540015686,vhdl,C:/Users/dan/Desktop/parrtb/src/fpga_top.vhd,,,spi_controller,,,,,,,,
C:/Users/dan/Desktop/parrtb/src/spi/spi_master.vhd,1540015686,vhdl,C:/Users/dan/Desktop/parrtb/src/spi/spi_wrapper_1x.vhd,,,spi_master,,,,,,,,
C:/Users/dan/Desktop/parrtb/src/spi/spi_wrapper_1x.vhd,1540015686,vhdl,C:/Users/dan/Desktop/parrtb/src/spi/spi_controller.vhd,,,spi_wrapper_1x,,,,,,,,
C:/Users/dan/Desktop/parrtb/src/uart/uart.vhd,1540015686,vhdl,C:/Users/dan/Desktop/parrtb/src/fpga_top.vhd,,,uart,,,,,,,,
C:/Users/dan/Desktop/parrtb/src/uart/uart_rx.vhd,1540015686,vhdl,C:/Users/dan/Desktop/parrtb/src/uart/uart.vhd,,,uart_rx,,,,,,,,
C:/Users/dan/Desktop/parrtb/src/uart/uart_tx.vhd,1540015686,vhdl,C:/Users/dan/Desktop/parrtb/src/uart/uart.vhd,,,uart_tx,,,,,,,,
C:/Users/dan/Desktop/parrtb/src_ip/clk_wiz_0/clk_wiz_0.v,1540015686,verilog,,,,clk_wiz_0,,,../../../../src_ip/clk_wiz_0,,,,,
C:/Users/dan/Desktop/parrtb/src_ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1540015686,verilog,,C:/Users/dan/Desktop/parrtb/src_ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../src_ip/clk_wiz_0,,,,,
C:/Users/dan/Desktop/parrtb/src_ip/mem_oled_char_lib/sim/mem_oled_char_lib.v,1540015687,verilog,,C:/Users/dan/Desktop/parrtb/src_ip/xadc_wiz_0/xadc_wiz_0.v,,mem_oled_char_lib,,,../../../../src_ip/clk_wiz_0,,,,,
C:/Users/dan/Desktop/parrtb/src_ip/xadc_wiz_0/xadc_wiz_0.v,1540015687,verilog,,C:/Users/dan/Desktop/parrtb/src_ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,xadc_wiz_0,,,../../../../src_ip/clk_wiz_0,,,,,
C:/Users/dan/Desktop/parrtb/src_tb/bfm_i2c_slave.sv,1540015687,systemVerilog,,C:/Users/dan/Desktop/parrtb/src_tb/bfm_uart.sv,,bfm_i2c_slave,,,../../../../src_ip/clk_wiz_0,,,,,
C:/Users/dan/Desktop/parrtb/src_tb/bfm_uart.sv,1540015687,systemVerilog,,C:/Users/dan/Desktop/parrtb/src_tb/tb_top.sv,,bfm_uart,,,../../../../src_ip/clk_wiz_0,,,,,
C:/Users/dan/Desktop/parrtb/src_tb/tb_top.sv,1540015687,systemVerilog,,,,tb_top,,,../../../../src_ip/clk_wiz_0,,,,,
