{
    "DESIGN_NAME": "Top_multiplier",
    "VERILOG_FILES": [
        "error-resilient-processor/biriscv/src/core/error_detector.v",
        "error-resilient-processor/biriscv/src/core/multiplier_replica.v",
        "error-resilient-processor/biriscv/src/core/Top_multiplier.v"
    ],
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 20,
    "DESIGN_IS_CORE": "false",
    "PL_SKIP_INITIAL_PLACEMENT": "false",
    "FP_CORE_UTIL": 100,
    "PL_TARGET_DENSITY": 0.80,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 90 90",
    "FP_PDN_VPITCH": 45.0,
    "FP_PDN_HPITCH": 45.0
}