// Seed: 3588512954
`define pp_2 0
`timescale 1ps / 1ps
`define pp_3 0
module module_0 (
    output id_0,
    input logic id_1
);
  logic id_2;
  assign id_0[""] = id_1;
  assign id_2 = 1;
endmodule
