DCC_CFG_PORT_CONFIG,VAR_0
DCC_CFG_PORT_CONFIG_LINK_STATE_SHIFT,VAR_1
DCC_CFG_PORT_CONFIG_LINK_STATE_SMASK,VAR_2
read_csr,FUNC_0
write_csr,FUNC_1
set_logical_state,FUNC_2
dd,VAR_3
chip_lstate,VAR_4
reg,VAR_5
