-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\OFDM_rx\hdlsrc\OFDM_Tx_Rx_HW\ofdm_rx_src_Cell0.vhd
-- Created: 2021-01-08 12:41:57
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: ofdm_rx_src_Cell0
-- Source Path: OFDM_Tx_Rx_HW/OFDMRx/PhaseTracking_1/CordicRotate/Cell0
-- Hierarchy Level: 3
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.ofdm_rx_src_OFDMRx_pkg.ALL;

ENTITY ofdm_rx_src_Cell0 IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb_1_192_0                       :   IN    std_logic;
        X_in_0                            :   IN    std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
        Y_in_0                            :   IN    std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
        Ang_in_0                          :   IN    std_logic_vector(22 DOWNTO 0);  -- sfix23_En20
        X_out_0                           :   OUT   std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
        Y_out_0                           :   OUT   std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
        Ang_out_0                         :   OUT   std_logic_vector(22 DOWNTO 0)  -- sfix23_En20
        );
END ofdm_rx_src_Cell0;


ARCHITECTURE rtl OF ofdm_rx_src_Cell0 IS

  -- Signals
  SIGNAL Ang_in_0_signed                  : signed(22 DOWNTO 0);  -- sfix23_En20
  SIGNAL Compare_To_Constant_out1         : std_logic;
  SIGNAL X_in_0_signed                    : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Y_in_0_signed                    : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Add1_out1                        : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL delayMatch1_reg                  : vector_of_signed21(0 TO 4);  -- sfix21 [5]
  SIGNAL Add1_out1_1                      : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Add4_out1                        : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL delayMatch_reg                   : vector_of_signed21(0 TO 4);  -- sfix21 [5]
  SIGNAL Add4_out1_1                      : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Switch_out1                      : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Logical_Operator1_out1           : std_logic;
  SIGNAL Add3_out1                        : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL delayMatch3_reg                  : vector_of_signed21(0 TO 4);  -- sfix21 [5]
  SIGNAL Add3_out1_1                      : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Add2_out1                        : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL delayMatch2_reg                  : vector_of_signed21(0 TO 4);  -- sfix21 [5]
  SIGNAL Add2_out1_1                      : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Switch1_out1                     : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL ANGLE_out1                       : signed(22 DOWNTO 0);  -- sfix23_En20
  SIGNAL Add6_out1                        : signed(22 DOWNTO 0);  -- sfix23_En20
  SIGNAL Add5_out1                        : signed(22 DOWNTO 0);  -- sfix23_En20
  SIGNAL Switch2_out1                     : signed(22 DOWNTO 0);  -- sfix23_En20

BEGIN
  Ang_in_0_signed <= signed(Ang_in_0);

  
  Compare_To_Constant_out1 <= '1' WHEN Ang_in_0_signed < to_signed(16#000000#, 23) ELSE
      '0';

  X_in_0_signed <= signed(X_in_0);

  Y_in_0_signed <= signed(Y_in_0);

  Add1_out1 <= X_in_0_signed - Y_in_0_signed;

  delayMatch1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      delayMatch1_reg <= (OTHERS => to_signed(16#000000#, 21));
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        delayMatch1_reg(0) <= Add1_out1;
        delayMatch1_reg(1 TO 4) <= delayMatch1_reg(0 TO 3);
      END IF;
    END IF;
  END PROCESS delayMatch1_process;

  Add1_out1_1 <= delayMatch1_reg(4);

  Add4_out1 <= X_in_0_signed + Y_in_0_signed;

  delayMatch_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      delayMatch_reg <= (OTHERS => to_signed(16#000000#, 21));
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        delayMatch_reg(0) <= Add4_out1;
        delayMatch_reg(1 TO 4) <= delayMatch_reg(0 TO 3);
      END IF;
    END IF;
  END PROCESS delayMatch_process;

  Add4_out1_1 <= delayMatch_reg(4);

  
  Switch_out1 <= Add1_out1_1 WHEN Compare_To_Constant_out1 = '0' ELSE
      Add4_out1_1;

  X_out_0 <= std_logic_vector(Switch_out1);

  Logical_Operator1_out1 <=  NOT Compare_To_Constant_out1;

  Add3_out1 <= Y_in_0_signed - X_in_0_signed;

  delayMatch3_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      delayMatch3_reg <= (OTHERS => to_signed(16#000000#, 21));
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        delayMatch3_reg(0) <= Add3_out1;
        delayMatch3_reg(1 TO 4) <= delayMatch3_reg(0 TO 3);
      END IF;
    END IF;
  END PROCESS delayMatch3_process;

  Add3_out1_1 <= delayMatch3_reg(4);

  Add2_out1 <= Y_in_0_signed + X_in_0_signed;

  delayMatch2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      delayMatch2_reg <= (OTHERS => to_signed(16#000000#, 21));
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        delayMatch2_reg(0) <= Add2_out1;
        delayMatch2_reg(1 TO 4) <= delayMatch2_reg(0 TO 3);
      END IF;
    END IF;
  END PROCESS delayMatch2_process;

  Add2_out1_1 <= delayMatch2_reg(4);

  
  Switch1_out1 <= Add3_out1_1 WHEN Logical_Operator1_out1 = '0' ELSE
      Add2_out1_1;

  Y_out_0 <= std_logic_vector(Switch1_out1);

  ANGLE_out1 <= to_signed(16#0C90FE#, 23);

  Add6_out1 <= Ang_in_0_signed - ANGLE_out1;

  Add5_out1 <= Ang_in_0_signed + ANGLE_out1;

  
  Switch2_out1 <= Add6_out1 WHEN Compare_To_Constant_out1 = '0' ELSE
      Add5_out1;

  Ang_out_0 <= std_logic_vector(Switch2_out1);

END rtl;

