// Seed: 1111793796
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  supply0 id_11, id_12 = (id_6) & 1'd0;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    output tri id_3,
    output wor id_4,
    input tri1 id_5,
    output tri id_6,
    input wand id_7,
    output wand id_8,
    input supply1 id_9,
    output supply0 id_10,
    output wor id_11,
    input wire id_12,
    input wand id_13,
    output tri id_14,
    output uwire id_15,
    output uwire id_16,
    input wor id_17,
    output supply1 id_18,
    input wand id_19,
    input wire id_20,
    input wand id_21
);
  assign id_1 = 1'd0;
  xor primCall (id_10, id_23, id_12, id_19, id_21, id_17, id_5, id_13, id_7);
  genvar id_23;
  module_0 modCall_1 (
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23
  );
endmodule
