# evm_verilog
project related to Electronic voting machine using verilog language in vivado 
![wave](https://user-images.githubusercontent.com/70520048/179336189-14861e20-a2da-454e-bc15-1b3fb60ef65c.PNG)
[schematic.pdf](https://github.com/Vinaysahotra/evm_verilog/files/9125025/schematic.pdf)
