
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


WARNING: C:/AMD/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Oct 18 13:00:59 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 55005
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 446.410 ; gain = 125.051
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AMD/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xck26-sfvc784-2LV-c -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9128
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1677.516 ; gain = 178.535
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS.v:9]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_FIR_filter' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_FIR_filter.v:9]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_mul_19s_7ns_26_1_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_mul_19s_7ns_26_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_mul_19s_7ns_26_1_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_mul_19s_7ns_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_mul_18s_9ns_26_1_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_mul_18s_9ns_26_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_mul_18s_9ns_26_1_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_mul_18s_9ns_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_mul_18s_6ns_24_1_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_mul_18s_6ns_24_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_mul_18s_6ns_24_1_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_mul_18s_6ns_24_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_17s_18s_5ns_24_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_17s_18s_5ns_24_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_17s_18s_5ns_24_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_17s_18s_5ns_24_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_17s_18s_5ns_24_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_17s_18s_5ns_24_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_17s_18s_5ns_24_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_17s_18s_5ns_24_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_17s_18s_6ns_26_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_17s_18s_6ns_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_17s_18s_6ns_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_17s_18s_6ns_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_17s_18s_6ns_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_17s_18s_6ns_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_17s_18s_6ns_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_17s_18s_6ns_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_17s_17s_8s_26_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_17s_17s_8s_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_17s_17s_8s_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_17s_17s_8s_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_17s_17s_8s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_17s_17s_8s_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_12ns_30_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_12ns_30_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_11ns_29_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_11ns_29_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_11s_28_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11s_28_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11s_28_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11s_28_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_11s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11s_28_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_11s_27_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11s_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11s_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11s_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_11s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11s_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_9ns_27_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_9ns_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_10s_27_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_10s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_9s_26_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9s_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9s_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9s_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_9s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9s_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_8ns_26_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_8ns_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_8ns_25_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_8ns_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_7ns_25_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_7ns_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_7s_24_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_7s_24_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_7s_24_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_7s_24_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_7s_24_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_7s_24_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_6ns_24_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_6ns_24_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_6ns_24_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_6ns_24_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_6ns_24_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_6ns_24_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_6ns_24_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_16s_16s_6ns_24_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:12]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:61]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1.v:61]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.v:12]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_6ns_24_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_17s_18s_6ns_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_17s_18s_5ns_24_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1_DSP48_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1836.422 ; gain = 337.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1836.422 ; gain = 337.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1836.422 ; gain = 337.441
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.408 . Memory (MB): peak = 1836.422 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/FIR_HLS_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1947.578 ; gain = 1.422
Finished Parsing XDC File [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/FIR_HLS_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1947.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.378 . Memory (MB): peak = 1948.492 ; gain = 0.914
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1948.492 ; gain = 449.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1948.492 ; gain = 449.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1948.492 ; gain = 449.512
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FIR_HLS_regslice_both'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FIR_HLS_regslice_both'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1948.492 ; gain = 449.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  15 Input   31 Bit       Adders := 1     
	   6 Input   31 Bit       Adders := 1     
	  10 Input   31 Bit       Adders := 1     
	   2 Input   29 Bit       Adders := 2     
	   3 Input   29 Bit       Adders := 1     
	   2 Input   28 Bit       Adders := 4     
	   3 Input   28 Bit       Adders := 1     
	   3 Input   27 Bit       Adders := 3     
	   2 Input   27 Bit       Adders := 5     
	   2 Input   26 Bit       Adders := 7     
	   3 Input   26 Bit       Adders := 4     
	   4 Input   25 Bit       Adders := 2     
	   2 Input   25 Bit       Adders := 7     
	   3 Input   25 Bit       Adders := 5     
	   5 Input   25 Bit       Adders := 1     
	   4 Input   24 Bit       Adders := 1     
	   3 Input   24 Bit       Adders := 2     
	   2 Input   24 Bit       Adders := 1     
	   3 Input   23 Bit       Adders := 4     
	   5 Input   23 Bit       Adders := 2     
	   2 Input   23 Bit       Adders := 2     
	   4 Input   22 Bit       Adders := 1     
	   3 Input   21 Bit       Adders := 2     
	   5 Input   20 Bit       Adders := 1     
	   4 Input   19 Bit       Adders := 4     
	   7 Input   19 Bit       Adders := 3     
	   6 Input   19 Bit       Adders := 3     
	   3 Input   19 Bit       Adders := 2     
	   4 Input   18 Bit       Adders := 16    
	   2 Input   18 Bit       Adders := 17    
	   3 Input   18 Bit       Adders := 1     
	   3 Input   17 Bit       Adders := 18    
	   2 Input   17 Bit       Adders := 74    
+---Registers : 
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 9     
	               27 Bit    Registers := 12    
	               26 Bit    Registers := 13    
	               25 Bit    Registers := 19    
	               24 Bit    Registers := 9     
	               23 Bit    Registers := 10    
	               22 Bit    Registers := 3     
	               21 Bit    Registers := 2     
	               19 Bit    Registers := 16    
	               18 Bit    Registers := 31    
	               17 Bit    Registers := 46    
	               16 Bit    Registers := 494   
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 21    
	   4 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_8s_31s_31_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_26s_27_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10ns_27s_28_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_26s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_25s_26_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_27s_27_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_27s_27_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_28s_28_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_28s_28_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_28s_28_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_12ns_30s_30_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '30' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_12ns_30s_30_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '30' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_12ns_30s_30_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '30' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmul_sub_16s_16s_13ns_18s_30_4_1_U18/FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '30' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8s_25s_25_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8s_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_26s_27_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_25s_26_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_26s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_24s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_19s_25_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_26s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_27s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_27s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_28s_28_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10ns_29s_29_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10ns_29s_29_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_11s_28s_28_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_11s_28s_28_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_12ns_30s_30_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '30' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_18s_18s_6ns_26ns_26_4_1_U74/FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_26s_26_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_26s_26_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_7s_24s_25_4_1_U13/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_18s_6ns_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8s_24s_25_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8s_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_6ns_25s_25_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_6ns_25s_25_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_18s_18s_6ns_26ns_26_4_1_U74/FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_6ns_25s_25_4_1_U17/FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_6ns_25s_25_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_submuladd_18s_16s_4ns_21s_22_4_1_U16/FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '22' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_submuladd_18s_16s_4ns_23s_23_4_1_U15/FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '23' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_5ns_24s_24_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_5ns_24s_24_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_submuladd_19s_16s_5ns_23s_24_4_1_U7/FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_submuladd_18s_16s_5ns_24s_24_4_1_U14/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_19s_16s_5ns_21s_24_4_1_U4/FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_6s_24s_24_4_1_U49/FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_6s_24s_24_4_1_U49/FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_submuladd_19s_16s_6ns_25s_26_4_1_U5/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7s_21s_23_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '23' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_6ns_24s_24_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_6ns_24s_24_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_24s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_24s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8s_26s_26_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8s_26s_26_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_18s_16s_7ns_25s_26_4_1_U12/FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_8s_23s_25_4_1_U10/FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_25s_25_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_25s_25_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_25s_25_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_25s_25_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_8s_31s_31_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_17s_18s_6ns_26_4_1_U9/FIR_HLS_am_addmul_17s_18s_6ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_17s_18s_6ns_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_17s_18s_6ns_26_4_1_U9/FIR_HLS_am_addmul_17s_18s_6ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_17s_18s_6ns_26_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_6ns_25s_25_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_6ns_25s_25_4_1_U17/FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_submuladd_18s_16s_4ns_21s_22_4_1_U16/FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '22' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_submuladd_18s_16s_4ns_23s_23_4_1_U15/FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '23' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_17s_18s_5ns_24_4_1_U8/FIR_HLS_am_addmul_17s_18s_5ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '24' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_17s_18s_5ns_24_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_17s_18s_5ns_24_4_1_U8/FIR_HLS_am_addmul_17s_18s_5ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/df61/hdl/verilog/FIR_HLS_am_addmul_17s_18s_5ns_24_4_1.v:40]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP am_addmul_16s_16s_9ns_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x1c3)')'.
DSP Report: register p_ZL12H_filter_FIR_216_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_176_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_175_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9ns_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9ns_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x138)')')'.
DSP Report: register p_ZL12H_filter_FIR_217_load_reg_10534_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_174_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_174_load_reg_10639_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x3fec3)')'.
DSP Report: register p_ZL12H_filter_FIR_221_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_171_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_170_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x3ff35)')')'.
DSP Report: register p_ZL12H_filter_FIR_220_load_reg_10524_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_27s_27_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_171_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_171_load_reg_10649_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_27s_27_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_27s_27_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_27s_27_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_27s_27_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_27s_27_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_27s_27_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x89)')')'.
DSP Report: register p_ZL12H_filter_FIR_218_load_reg_10529_pp0_iter1_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_173_load_reg_10644_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_173_load_reg_10644_pp0_iter1_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_10s_27_4_1_U28/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x3fe8a)')'.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U28/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U28/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_223_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U28/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_222_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U28/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_169_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U28/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U28/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U28/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U28/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U28/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U28/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U28/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10s_27_4_1_U28/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U28/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10s_27_4_1_U28/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U28/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x3fe91)')')'.
DSP Report: register p_ZL12H_filter_FIR_223_load_reg_10519_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_168_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_168_load_reg_10654_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+ACIN'')*(B:0x3ff3a)')')'.
DSP Report: register p_ZL12H_filter_FIR_225_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_25s_26_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_167_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_166_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_25s_26_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_25s_26_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_25s_26_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_25s_26_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_25s_26_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_25s_26_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0x3fed0)')')'.
DSP Report: register p_ZL12H_filter_FIR_224_load_reg_10514_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_26s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_167_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_167_load_reg_10659_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_26s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_26s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_26s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_26s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_26s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_26s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8ns_24s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0xb0)')')'.
DSP Report: register p_ZL12H_filter_FIR_228_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_24s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_24s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_24s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_164_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_24s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_163_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_24s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_24s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_24s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_24s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_24s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_24s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_24s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_24s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8ns_24s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_24s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8ns_24s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_24s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8ns_24s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0x112)')')'.
DSP Report: register p_ZL12H_filter_FIR_231_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_26s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_161_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_160_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_26s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_26s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_26s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_26s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_26s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_26s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8ns_25s_26_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0xd9)')')'.
DSP Report: register ama_addmuladd_16s_16s_8ns_25s_26_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_26_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_233_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_26_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_232_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_26_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_159_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_26_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_25s_26_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_26_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_25s_26_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_26_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_25s_26_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_26_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_25s_26_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_26_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_25s_26_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_26_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_25s_26_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_26_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_9s_26_4_1_U33/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x3ff17)')'.
DSP Report: register p_ZL12H_filter_FIR_238_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U33/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9s_26_4_1_U33/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U33/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_154_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U33/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_153_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U33/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9s_26_4_1_U33/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U33/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9s_26_4_1_U33/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U33/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9s_26_4_1_U33/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U33/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9s_26_4_1_U33/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U33/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9s_26_4_1_U33/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U33/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x3ff2a)')')'.
DSP Report: register p_ZL12H_filter_FIR_239_load_reg_10504_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_152_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_152_load_reg_10669_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9s_26s_27_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0x3ff29)')')'.
DSP Report: register p_ZL12H_filter_FIR_237_load_reg_10509_pp0_iter1_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_27_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_27_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_27_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_154_load_reg_10664_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_27_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_154_load_reg_10664_pp0_iter1_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_27_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_27_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_27_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_27_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_27_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_27_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_27_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_27_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_27_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_27_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_27_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_27_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_27_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmul_sub_16s_16s_13ns_18s_30_4_1_U18/FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (-C'+((D'+A'')*(B:0x1066)')'+1-1)'.
DSP Report: register p_ZL12H_filter_FIR_196_reg is absorbed into DSP ama_addmul_sub_16s_16s_13ns_18s_30_4_1_U18/FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmul_sub_16s_16s_13ns_18s_30_4_1_U18/FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmul_sub_16s_16s_13ns_18s_30_4_1_U18/FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_196_reg is absorbed into DSP ama_addmul_sub_16s_16s_13ns_18s_30_4_1_U18/FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_195_reg is absorbed into DSP ama_addmul_sub_16s_16s_13ns_18s_30_4_1_U18/FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmul_sub_16s_16s_13ns_18s_30_4_1_U18/FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmul_sub_16s_16s_13ns_18s_30_4_1_U18/FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmul_sub_16s_16s_13ns_18s_30_4_1_U18/FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmul_sub_16s_16s_13ns_18s_30_4_1_U18/FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmul_sub_16s_16s_13ns_18s_30_4_1_U18/FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmul_sub_16s_16s_13ns_18s_30_4_1_U18/FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmul_sub_16s_16s_13ns_18s_30_4_1_U18/FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmul_sub_16s_16s_13ns_18s_30_4_1_U18/FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmul_sub_16s_16s_13ns_18s_30_4_1_U18/FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1_DSP48_0_U/p is absorbed into DSP ama_addmul_sub_16s_16s_13ns_18s_30_4_1_U18/FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmul_sub_16s_16s_13ns_18s_30_4_1_U18/FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1_DSP48_0_U/m is absorbed into DSP ama_addmul_sub_16s_16s_13ns_18s_30_4_1_U18/FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmul_sub_16s_16s_13ns_18s_30_4_1_U18/FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmul_sub_16s_16s_13ns_18s_30_4_1_U18/FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_12ns_30s_30_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0xf83)')')'.
DSP Report: register p_ZL12H_filter_FIR_197_load_reg_10584_reg is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_30_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12ns_30s_30_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_30_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_194_reg is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_30_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_194_load_reg_10589_reg is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_30_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12ns_30s_30_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_30_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12ns_30s_30_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_30_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12ns_30s_30_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_30_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12ns_30s_30_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_30_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12ns_30s_30_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_30_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12ns_30s_30_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_30_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_12ns_30_4_1_U19/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+ACIN'')*(B:0xb80)')'.
DSP Report: register p_ZL12H_filter_FIR_199_reg is absorbed into DSP am_addmul_16s_16s_12ns_30_4_1_U19/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12ns_30_4_1_U19/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_12ns_30_4_1_U19/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_193_reg is absorbed into DSP am_addmul_16s_16s_12ns_30_4_1_U19/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_192_reg is absorbed into DSP am_addmul_16s_16s_12ns_30_4_1_U19/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12ns_30_4_1_U19/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_12ns_30_4_1_U19/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12ns_30_4_1_U19/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_12ns_30_4_1_U19/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12ns_30_4_1_U19/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_12ns_30_4_1_U19/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_12ns_30_4_1_U19/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_12ns_30_4_1_U19/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_12ns_30_4_1_U19/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_12ns_30_4_1_U19/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_12ns_30s_30_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x8c2)')')'.
DSP Report: register p_ZL12H_filter_FIR_200_load_reg_10574_reg is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_30_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12ns_30s_30_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_30_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_191_reg is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_30_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_191_load_reg_10599_reg is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_30_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12ns_30s_30_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_30_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12ns_30s_30_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_30_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12ns_30s_30_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_30_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12ns_30s_30_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_30_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12ns_30s_30_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_30_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12ns_30s_30_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_30_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0xdd3)')')'.
DSP Report: register p_ZL12H_filter_FIR_198_load_reg_10579_pp0_iter1_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_193_load_reg_10594_reg is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_193_load_reg_10594_pp0_iter1_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x3fc87)')'.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_207_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_206_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_185_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x3fc79)')')'.
DSP Report: register p_ZL12H_filter_FIR_207_load_reg_10554_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_28s_28_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_184_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_184_load_reg_10619_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_28s_28_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_28s_28_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_28s_28_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_28s_28_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_28s_28_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_28s_28_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_11s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+ACIN'')*(B:0x3fdd2)')'.
DSP Report: register p_ZL12H_filter_FIR_209_reg is absorbed into DSP am_addmul_16s_16s_11s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_183_reg is absorbed into DSP am_addmul_16s_16s_11s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_182_reg is absorbed into DSP am_addmul_16s_16s_11s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_11s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_11s_27_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x3fee5)')')'.
DSP Report: register p_ZL12H_filter_FIR_210_load_reg_10544_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_181_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_181_load_reg_10629_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0x3fcf4)')')'.
DSP Report: register p_ZL12H_filter_FIR_208_load_reg_10549_pp0_iter1_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_183_load_reg_10624_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_183_load_reg_10624_pp0_iter1_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_11ns_29_4_1_U20/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x5da)')'.
DSP Report: register p_ZL12H_filter_FIR_201_reg is absorbed into DSP am_addmul_16s_16s_11ns_29_4_1_U20/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11ns_29_4_1_U20/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_11ns_29_4_1_U20/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_191_reg is absorbed into DSP am_addmul_16s_16s_11ns_29_4_1_U20/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_190_reg is absorbed into DSP am_addmul_16s_16s_11ns_29_4_1_U20/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11ns_29_4_1_U20/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_11ns_29_4_1_U20/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11ns_29_4_1_U20/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_11ns_29_4_1_U20/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11ns_29_4_1_U20/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_11ns_29_4_1_U20/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11ns_29_4_1_U20/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_11ns_29_4_1_U20/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11ns_29_4_1_U20/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_11ns_29_4_1_U20/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10ns_29s_29_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x30a)')')'.
DSP Report: register p_ZL12H_filter_FIR_202_load_reg_10569_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_29s_29_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10ns_29s_29_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_29s_29_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_189_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_29s_29_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_189_load_reg_10604_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_29s_29_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10ns_29s_29_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_29s_29_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10ns_29s_29_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_29s_29_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10ns_29s_29_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_29s_29_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10ns_29s_29_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10ns_29s_29_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10ns_29s_29_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10ns_29s_29_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10ns_29s_29_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10ns_29s_29_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_11s_28_4_1_U21/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x3fd37)')'.
DSP Report: register p_ZL12H_filter_FIR_205_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U21/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U21/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U21/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_187_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U21/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_186_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U21/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U21/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U21/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U21/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U21/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U21/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U21/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11s_28_4_1_U21/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U21/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11s_28_4_1_U21/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U21/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10s_28s_28_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x3fe92)')')'.
DSP Report: register p_ZL12H_filter_FIR_204_load_reg_10559_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_28s_28_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_28s_28_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_28s_28_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_187_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_28s_28_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_187_load_reg_10614_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_28s_28_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_28s_28_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_28s_28_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_28s_28_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_28s_28_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_28s_28_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_28s_28_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_28s_28_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10s_28s_28_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_28s_28_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10s_28s_28_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_28s_28_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10s_28s_28_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8ns_28s_28_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x8d)')')'.
DSP Report: register p_ZL12H_filter_FIR_203_load_reg_10564_pp0_iter1_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_28s_28_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_28s_28_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_28s_28_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_188_load_reg_10609_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_28s_28_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_188_load_reg_10609_pp0_iter1_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_28s_28_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_28s_28_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_28s_28_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_28s_28_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_28s_28_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_28s_28_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_28s_28_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_28s_28_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8ns_28s_28_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_28s_28_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8ns_28s_28_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_28s_28_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8ns_28s_28_4_1_U76/FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8ns_19s_25_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (-C'+((D'+ACIN'')*(B:0xf6)')'+1-1)'.
DSP Report: register p_ZL12H_filter_FIR_212_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_19s_25_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_19s_25_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_19s_25_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_19s_25_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_19s_25_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_180_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_19s_25_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_179_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_19s_25_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_19s_25_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_19s_25_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_19s_25_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_19s_25_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_19s_25_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_19s_25_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_19s_25_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8ns_19s_25_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_19s_25_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8ns_19s_25_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_19s_25_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8ns_19s_25_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10ns_27s_28_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+ACIN'')*(B:0x20b)')')'.
DSP Report: register p_ZL12H_filter_FIR_214_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_27s_28_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10ns_27s_28_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_27s_28_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_178_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_27s_28_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_177_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_27s_28_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10ns_27s_28_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_27s_28_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10ns_27s_28_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_27s_28_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10ns_27s_28_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_27s_28_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10ns_27s_28_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10ns_27s_28_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10ns_27s_28_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10ns_27s_28_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10ns_27s_28_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10ns_27s_28_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x1ab)')')'.
DSP Report: register p_ZL12H_filter_FIR_213_load_reg_10539_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_178_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_178_load_reg_10634_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0x3ff5f)')')'.
DSP Report: register p_ZL12H_filter_FIR_240_load_reg_10499_pp0_iter2_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_151_load_reg_10674_pp0_iter1_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_151_load_reg_10674_pp0_iter2_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_8ns_26_4_1_U34/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0xb7)')'.
DSP Report: register p_ZL12H_filter_FIR_245_reg is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U34/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8ns_26_4_1_U34/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U34/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_147_reg is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U34/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_146_reg is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U34/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8ns_26_4_1_U34/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U34/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8ns_26_4_1_U34/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U34/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8ns_26_4_1_U34/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U34/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_8ns_26_4_1_U34/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U34/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_8ns_26_4_1_U34/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U34/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0xbf)')')'.
DSP Report: register p_ZL12H_filter_FIR_246_load_reg_10494_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_145_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_145_load_reg_10684_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_8ns_25_4_1_U35/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0xa8)')'.
DSP Report: register p_ZL12H_filter_FIR_247_reg is absorbed into DSP am_addmul_16s_16s_8ns_25_4_1_U35/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8ns_25_4_1_U35/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_8ns_25_4_1_U35/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_145_reg is absorbed into DSP am_addmul_16s_16s_8ns_25_4_1_U35/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_144_reg is absorbed into DSP am_addmul_16s_16s_8ns_25_4_1_U35/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8ns_25_4_1_U35/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_8ns_25_4_1_U35/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8ns_25_4_1_U35/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_8ns_25_4_1_U35/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8ns_25_4_1_U35/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_8ns_25_4_1_U35/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_8ns_25_4_1_U35/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_8ns_25_4_1_U35/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_8ns_25_4_1_U35/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_8ns_25_4_1_U35/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_6ns_25s_25_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x36)')')'.
DSP Report: register p_ZL12H_filter_FIR_249_load_reg_10489_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_25s_25_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_6ns_25s_25_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_25s_25_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_142_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_25s_25_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_142_load_reg_10689_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_25s_25_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_6ns_25s_25_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_25s_25_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_6ns_25s_25_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_25s_25_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_6ns_25s_25_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_25s_25_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_6ns_25s_25_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_6ns_25s_25_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_6ns_25s_25_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_6ns_25s_25_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_6ns_25s_25_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_6ns_25s_25_4_1_U63/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0x3ff79)')')'.
DSP Report: register p_ZL12H_filter_FIR_255_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_137_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_136_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8s_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x3ffad)')')'.
DSP Report: register p_ZL12H_filter_FIR_251_load_reg_10484_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_140_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_140_load_reg_10694_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8s_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8s_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8s_27s_27_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0x52)')')'.
DSP Report: register p_ZL12H_filter_FIR_259_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_133_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_132_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/m_reg_reg, operation Mode is: ((D'+A'')*(B:0x6b)')'.
DSP Report: register p_ZL12H_filter_FIR_263_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_129_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_128_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: PCIN+A''*(B:0x85).
DSP Report: register tmp163_reg_10815_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp163_reg_10815_pp0_iter1_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_18s_9ns_26_1_1_U2/tmp_product is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x8a)')')'.
DSP Report: register p_ZL12H_filter_FIR_261_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_261_load_reg_10479_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_130_load_reg_10699_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8s_24s_25_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0x3ffaf)')')'.
DSP Report: register p_ZL12H_filter_FIR_267_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_24s_25_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_24s_25_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_24s_25_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_125_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_24s_25_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_124_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_24s_25_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_24s_25_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_24s_25_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_24s_25_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_24s_25_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_24s_25_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_24s_25_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_24s_25_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8s_24s_25_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_24s_25_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8s_24s_25_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_24s_25_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8s_24s_25_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+ACIN'')*(B:0x3ff87)')')'.
DSP Report: register p_ZL12H_filter_FIR_269_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_25s_25_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_123_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_122_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_25s_25_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_25s_25_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_25s_25_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_25s_25_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_25s_25_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_25s_25_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0x3ff91)')')'.
DSP Report: register p_ZL12H_filter_FIR_268_load_reg_10474_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_123_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_123_load_reg_10704_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_17s_17s_8s_31s_31_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0x3ffaa)')')'.
DSP Report: register tmp107_reg_10820_pp0_iter3_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_8s_31s_31_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_8s_31s_31_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_8s_31s_31_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp108_reg_10825_pp0_iter2_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_8s_31s_31_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp108_reg_10825_pp0_iter3_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_8s_31s_31_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_8s_31s_31_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_8s_31s_31_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_8s_31s_31_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_8s_31s_31_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_8s_31s_31_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_8s_31s_31_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_8s_31s_31_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_17s_17s_8s_31s_31_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_8s_31s_31_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_17s_17s_8s_31s_31_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_8s_31s_31_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_17s_17s_8s_31s_31_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_7ns_25_4_1_U41/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x4e)')'.
DSP Report: register p_ZL12H_filter_FIR_275_reg is absorbed into DSP am_addmul_16s_16s_7ns_25_4_1_U41/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_7ns_25_4_1_U41/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_7ns_25_4_1_U41/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_117_reg is absorbed into DSP am_addmul_16s_16s_7ns_25_4_1_U41/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_116_reg is absorbed into DSP am_addmul_16s_16s_7ns_25_4_1_U41/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_7ns_25_4_1_U41/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_7ns_25_4_1_U41/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_7ns_25_4_1_U41/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_7ns_25_4_1_U41/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_7ns_25_4_1_U41/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_7ns_25_4_1_U41/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_7ns_25_4_1_U41/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_7ns_25_4_1_U41/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_7ns_25_4_1_U41/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_7ns_25_4_1_U41/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x63)')')'.
DSP Report: register p_ZL12H_filter_FIR_276_load_reg_10469_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_115_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_115_load_reg_10714_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_25s_25_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_25s_25_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_25s_25_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_7ns_25_4_1_U42/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x68)')'.
DSP Report: register p_ZL12H_filter_FIR_277_reg is absorbed into DSP am_addmul_16s_16s_7ns_25_4_1_U42/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_7ns_25_4_1_U42/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_7ns_25_4_1_U42/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_115_reg is absorbed into DSP am_addmul_16s_16s_7ns_25_4_1_U42/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_114_reg is absorbed into DSP am_addmul_16s_16s_7ns_25_4_1_U42/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_7ns_25_4_1_U42/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_7ns_25_4_1_U42/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_7ns_25_4_1_U42/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_7ns_25_4_1_U42/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_7ns_25_4_1_U42/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_7ns_25_4_1_U42/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_7ns_25_4_1_U42/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_7ns_25_4_1_U42/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_7ns_25_4_1_U42/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_7ns_25_4_1_U42/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x5c)')')'.
DSP Report: register p_ZL12H_filter_FIR_278_load_reg_10464_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_113_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_113_load_reg_10719_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_25s_25_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_25s_25_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_25s_25_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U68/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_17s_17s_8s_23s_25_4_1_U10/FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A)*(B:0x3ffb5)')')'.
DSP Report: register ama_addmuladd_17s_17s_8s_23s_25_4_1_U10/FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_8s_23s_25_4_1_U10/FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_8s_23s_25_4_1_U10/FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_8s_23s_25_4_1_U10/FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_8s_23s_25_4_1_U10/FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_8s_23s_25_4_1_U10/FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_8s_23s_25_4_1_U10/FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_8s_23s_25_4_1_U10/FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_8s_23s_25_4_1_U10/FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_17s_17s_8s_23s_25_4_1_U10/FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_8s_23s_25_4_1_U10/FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_17s_17s_8s_23s_25_4_1_U10/FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_8s_23s_25_4_1_U10/FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_17s_17s_8s_23s_25_4_1_U10/FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_17s_17s_8s_26_4_1_U11/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A)*(B:0x3ffa6)')'.
DSP Report: register am_addmul_17s_17s_8s_26_4_1_U11/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_17s_17s_8s_26_4_1_U11/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_17s_8s_26_4_1_U11/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_17s_17s_8s_26_4_1_U11/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_17s_8s_26_4_1_U11/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_17s_17s_8s_26_4_1_U11/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_17s_8s_26_4_1_U11/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_17s_17s_8s_26_4_1_U11/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_17s_17s_8s_26_4_1_U11/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_17s_17s_8s_26_4_1_U11/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_17s_17s_8s_26_4_1_U11/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_17s_17s_8s_26_4_1_U11/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x3ffa5)')')'.
DSP Report: register p_ZL12H_filter_FIR_285_load_reg_10459_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_26s_26_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_106_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_106_load_reg_10724_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_26s_26_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_26s_26_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_26s_26_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_26s_26_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_26s_26_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_26s_26_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U69/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_7s_24_4_1_U43/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+ACIN'')*(B:0x3ffcc)')'.
DSP Report: register p_ZL12H_filter_FIR_287_reg is absorbed into DSP am_addmul_16s_16s_7s_24_4_1_U43/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_7s_24_4_1_U43/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_7s_24_4_1_U43/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_105_reg is absorbed into DSP am_addmul_16s_16s_7s_24_4_1_U43/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_104_reg is absorbed into DSP am_addmul_16s_16s_7s_24_4_1_U43/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_7s_24_4_1_U43/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_7s_24_4_1_U43/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_7s_24_4_1_U43/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_7s_24_4_1_U43/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_7s_24_4_1_U43/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_7s_24_4_1_U43/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_7s_24_4_1_U43/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_7s_24_4_1_U43/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_7s_24_4_1_U43/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_7s_24_4_1_U43/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_7ns_24s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x45)')')'.
DSP Report: register p_ZL12H_filter_FIR_291_load_reg_10454_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_24s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_24s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_24s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_100_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_24s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_100_load_reg_10729_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_24s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_24s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_24s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_24s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_24s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_24s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_24s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_24s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_7ns_24s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_24s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_7ns_24s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_24s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_7ns_24s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_18s_16s_7ns_25s_26_4_1_U12/FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+ACIN'')*(B:0x4d)')')'.
DSP Report: register ama_addmuladd_18s_16s_7ns_25s_26_4_1_U12/FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_18s_16s_7ns_25s_26_4_1_U12/FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_99_reg is absorbed into DSP ama_addmuladd_18s_16s_7ns_25s_26_4_1_U12/FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_98_reg is absorbed into DSP ama_addmuladd_18s_16s_7ns_25s_26_4_1_U12/FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_18s_16s_7ns_25s_26_4_1_U12/FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_18s_16s_7ns_25s_26_4_1_U12/FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_18s_16s_7ns_25s_26_4_1_U12/FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_18s_16s_7ns_25s_26_4_1_U12/FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_18s_16s_7ns_25s_26_4_1_U12/FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_18s_16s_7ns_25s_26_4_1_U12/FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_18s_16s_7ns_25s_26_4_1_U12/FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_18s_16s_7ns_25s_26_4_1_U12/FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_18s_16s_7ns_25s_26_4_1_U12/FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_18s_16s_7ns_25s_26_4_1_U12/FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_18s_16s_7ns_25s_26_4_1_U12/FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_18s_16s_7ns_25s_26_4_1_U12/FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0x3ffbd)')')'.
DSP Report: register p_ZL12H_filter_FIR_301_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_91_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_90_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_7s_24_4_1_U45/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x3ffcd)')'.
DSP Report: register am_addmul_16s_16s_7s_24_4_1_U45/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_7s_24_4_1_U45/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_303_reg is absorbed into DSP am_addmul_16s_16s_7s_24_4_1_U45/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_302_reg is absorbed into DSP am_addmul_16s_16s_7s_24_4_1_U45/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_89_reg is absorbed into DSP am_addmul_16s_16s_7s_24_4_1_U45/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_7s_24_4_1_U45/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_7s_24_4_1_U45/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_7s_24_4_1_U45/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_7s_24_4_1_U45/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_7s_24_4_1_U45/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_7s_24_4_1_U45/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_7s_24_4_1_U45/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_7s_24_4_1_U45/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_7s_24_4_1_U45/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_7s_24_4_1_U45/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_6ns_24s_24_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x3b)')')'.
DSP Report: register p_ZL12H_filter_FIR_307_load_reg_10449_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_24s_24_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_6ns_24s_24_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_24s_24_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_84_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_24s_24_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_84_load_reg_10739_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_24s_24_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_6ns_24s_24_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_24s_24_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_6ns_24s_24_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_24s_24_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_6ns_24s_24_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_24s_24_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_6ns_24s_24_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_6ns_24s_24_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_6ns_24s_24_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_6ns_24s_24_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_6ns_24s_24_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_6ns_24s_24_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_7s_21s_23_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0x3ffd3)')')'.
DSP Report: register p_ZL12H_filter_FIR_314_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_21s_23_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7s_21s_23_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_21s_23_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_78_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_21s_23_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_77_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_21s_23_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7s_21s_23_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_21s_23_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7s_21s_23_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_21s_23_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7s_21s_23_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_21s_23_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7s_21s_23_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_7s_21s_23_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7s_21s_23_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_7s_21s_23_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7s_21s_23_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_7s_21s_23_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_submuladd_19s_16s_6ns_25s_26_4_1_U5/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D-A'')*(B:0x37)')')'.
DSP Report: register ama_submuladd_19s_16s_6ns_25s_26_4_1_U5/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_submuladd_19s_16s_6ns_25s_26_4_1_U5/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_19s_16s_6ns_25s_26_4_1_U5/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_19s_16s_6ns_25s_26_4_1_U5/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_19s_16s_6ns_25s_26_4_1_U5/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_19s_16s_6ns_25s_26_4_1_U5/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_19s_16s_6ns_25s_26_4_1_U5/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_19s_16s_6ns_25s_26_4_1_U5/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_19s_16s_6ns_25s_26_4_1_U5/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_submuladd_19s_16s_6ns_25s_26_4_1_U5/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_19s_16s_6ns_25s_26_4_1_U5/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_submuladd_19s_16s_6ns_25s_26_4_1_U5/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_19s_16s_6ns_25s_26_4_1_U5/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_submuladd_19s_16s_6ns_25s_26_4_1_U5/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_19s_16s_6ns_25s_26_4_1_U5/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_submuladd_19s_16s_6ns_25s_26_4_1_U5/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_19s_16s_6ns_25s_26_4_1_U5/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_submuladd_19s_16s_6ns_25s_26_4_1_U5/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_17s_18s_6ns_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1_DSP48_0_U/m_reg_reg, operation Mode is: ((D+A)*(B:0x26)')'.
DSP Report: register ama_addmuladd_17s_18s_6ns_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_17s_18s_6ns_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_addmuladd_17s_18s_6ns_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_17s_18s_6ns_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_addmuladd_17s_18s_6ns_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_17s_18s_6ns_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator ama_addmuladd_17s_18s_6ns_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_17s_18s_6ns_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator ama_addmuladd_17s_18s_6ns_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_17s_18s_6ns_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP ama_addmuladd_17s_18s_6ns_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: PCIN+A''*(B:0x2f).
DSP Report: register tmp27_reg_10759_reg is absorbed into DSP ama_addmuladd_17s_18s_6ns_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp27_reg_10759_pp0_iter1_reg_reg is absorbed into DSP ama_addmuladd_17s_18s_6ns_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_18s_6ns_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_17s_18s_6ns_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_18s_6ns_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_17s_18s_6ns_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_19s_7ns_26_1_1_U1/tmp_product is absorbed into DSP ama_addmuladd_17s_18s_6ns_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_17s_17s_7s_24s_25_4_1_U13/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/m_reg_reg, operation Mode is: ((D+A)*(B:0x3ffd4)')'.
DSP Report: register ama_addmuladd_17s_17s_7s_24s_25_4_1_U13/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_7s_24s_25_4_1_U13/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_7s_24s_25_4_1_U13/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_7s_24s_25_4_1_U13/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_7s_24s_25_4_1_U13/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_7s_24s_25_4_1_U13/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_7s_24s_25_4_1_U13/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_17s_17s_7s_24s_25_4_1_U13/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_7s_24s_25_4_1_U13/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_17s_17s_7s_24s_25_4_1_U13/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP ama_addmuladd_17s_17s_7s_24s_25_4_1_U13/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: PCIN+A''*(B:0x1d).
DSP Report: register tmp211_reg_10848_reg is absorbed into DSP ama_addmuladd_17s_17s_7s_24s_25_4_1_U13/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp211_reg_10848_pp0_iter1_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_7s_24s_25_4_1_U13/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_7s_24s_25_4_1_U13/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_7s_24s_25_4_1_U13/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_7s_24s_25_4_1_U13/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_17s_17s_7s_24s_25_4_1_U13/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_18s_6ns_24_1_1_U3/tmp_product is absorbed into DSP ama_addmuladd_17s_17s_7s_24s_25_4_1_U13/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_6ns_24_4_1_U47/FIR_HLS_am_addmul_16s_16s_6ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x23)')'.
DSP Report: register p_ZL12H_filter_FIR_338_reg is absorbed into DSP am_addmul_16s_16s_6ns_24_4_1_U47/FIR_HLS_am_addmul_16s_16s_6ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_6ns_24_4_1_U47/FIR_HLS_am_addmul_16s_16s_6ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_6ns_24_4_1_U47/FIR_HLS_am_addmul_16s_16s_6ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_54_reg is absorbed into DSP am_addmul_16s_16s_6ns_24_4_1_U47/FIR_HLS_am_addmul_16s_16s_6ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_53_reg is absorbed into DSP am_addmul_16s_16s_6ns_24_4_1_U47/FIR_HLS_am_addmul_16s_16s_6ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_6ns_24_4_1_U47/FIR_HLS_am_addmul_16s_16s_6ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_6ns_24_4_1_U47/FIR_HLS_am_addmul_16s_16s_6ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_6ns_24_4_1_U47/FIR_HLS_am_addmul_16s_16s_6ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_6ns_24_4_1_U47/FIR_HLS_am_addmul_16s_16s_6ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_6ns_24_4_1_U47/FIR_HLS_am_addmul_16s_16s_6ns_24_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_6ns_24_4_1_U47/FIR_HLS_am_addmul_16s_16s_6ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_6ns_24_4_1_U47/FIR_HLS_am_addmul_16s_16s_6ns_24_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_6ns_24_4_1_U47/FIR_HLS_am_addmul_16s_16s_6ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_6ns_24_4_1_U47/FIR_HLS_am_addmul_16s_16s_6ns_24_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_6ns_24_4_1_U47/FIR_HLS_am_addmul_16s_16s_6ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_17s_17s_6s_24s_24_4_1_U49/FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*(B:0x3ffed)')')'.
DSP Report: register tmp133_reg_10853_reg is absorbed into DSP ama_addmuladd_17s_17s_6s_24s_24_4_1_U49/FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_6s_24s_24_4_1_U49/FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_6s_24s_24_4_1_U49/FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp134_reg_10858_reg is absorbed into DSP ama_addmuladd_17s_17s_6s_24s_24_4_1_U49/FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_6s_24s_24_4_1_U49/FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_6s_24s_24_4_1_U49/FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_6s_24s_24_4_1_U49/FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_6s_24s_24_4_1_U49/FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_6s_24s_24_4_1_U49/FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_6s_24s_24_4_1_U49/FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_6s_24s_24_4_1_U49/FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_17s_17s_6s_24s_24_4_1_U49/FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_6s_24s_24_4_1_U49/FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_17s_17s_6s_24s_24_4_1_U49/FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_6s_24s_24_4_1_U49/FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_17s_17s_6s_24s_24_4_1_U49/FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_19s_16s_5ns_21s_24_4_1_U4/FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D+A'')*(B:0x1b)')')'.
DSP Report: register ama_addmuladd_19s_16s_5ns_21s_24_4_1_U4/FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_19s_16s_5ns_21s_24_4_1_U4/FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_19s_16s_5ns_21s_24_4_1_U4/FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_19s_16s_5ns_21s_24_4_1_U4/FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_37_reg is absorbed into DSP ama_addmuladd_19s_16s_5ns_21s_24_4_1_U4/FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_36_reg is absorbed into DSP ama_addmuladd_19s_16s_5ns_21s_24_4_1_U4/FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_19s_16s_5ns_21s_24_4_1_U4/FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_19s_16s_5ns_21s_24_4_1_U4/FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_19s_16s_5ns_21s_24_4_1_U4/FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_19s_16s_5ns_21s_24_4_1_U4/FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_19s_16s_5ns_21s_24_4_1_U4/FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_19s_16s_5ns_21s_24_4_1_U4/FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_19s_16s_5ns_21s_24_4_1_U4/FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_19s_16s_5ns_21s_24_4_1_U4/FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_19s_16s_5ns_21s_24_4_1_U4/FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_19s_16s_5ns_21s_24_4_1_U4/FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_19s_16s_5ns_21s_24_4_1_U4/FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_19s_16s_5ns_21s_24_4_1_U4/FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_submuladd_18s_16s_5ns_24s_24_4_1_U14/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D-A'')*(B:0x19)')')'.
DSP Report: register ama_submuladd_18s_16s_5ns_24s_24_4_1_U14/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_submuladd_18s_16s_5ns_24s_24_4_1_U14/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_5ns_24s_24_4_1_U14/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_18s_16s_5ns_24s_24_4_1_U14/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_5ns_24s_24_4_1_U14/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_18s_16s_5ns_24s_24_4_1_U14/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_5ns_24s_24_4_1_U14/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_18s_16s_5ns_24s_24_4_1_U14/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_5ns_24s_24_4_1_U14/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_submuladd_18s_16s_5ns_24s_24_4_1_U14/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_5ns_24s_24_4_1_U14/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_submuladd_18s_16s_5ns_24s_24_4_1_U14/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_18s_16s_5ns_24s_24_4_1_U14/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p is absorbed into DSP ama_submuladd_18s_16s_5ns_24s_24_4_1_U14/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_18s_16s_5ns_24s_24_4_1_U14/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/m is absorbed into DSP ama_submuladd_18s_16s_5ns_24s_24_4_1_U14/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_18s_16s_5ns_24s_24_4_1_U14/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/ad is absorbed into DSP ama_submuladd_18s_16s_5ns_24s_24_4_1_U14/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_submuladd_19s_16s_5ns_23s_24_4_1_U7/FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D-A'')*(B:0x17)')')'.
DSP Report: register ama_submuladd_19s_16s_5ns_23s_24_4_1_U7/FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_submuladd_19s_16s_5ns_23s_24_4_1_U7/FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_19s_16s_5ns_23s_24_4_1_U7/FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_19s_16s_5ns_23s_24_4_1_U7/FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_19s_16s_5ns_23s_24_4_1_U7/FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_19s_16s_5ns_23s_24_4_1_U7/FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_19s_16s_5ns_23s_24_4_1_U7/FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_19s_16s_5ns_23s_24_4_1_U7/FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_19s_16s_5ns_23s_24_4_1_U7/FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_submuladd_19s_16s_5ns_23s_24_4_1_U7/FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_19s_16s_5ns_23s_24_4_1_U7/FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_submuladd_19s_16s_5ns_23s_24_4_1_U7/FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_19s_16s_5ns_23s_24_4_1_U7/FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1_DSP48_0_U/p is absorbed into DSP ama_submuladd_19s_16s_5ns_23s_24_4_1_U7/FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_19s_16s_5ns_23s_24_4_1_U7/FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1_DSP48_0_U/m is absorbed into DSP ama_submuladd_19s_16s_5ns_23s_24_4_1_U7/FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_19s_16s_5ns_23s_24_4_1_U7/FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1_DSP48_0_U/ad is absorbed into DSP ama_submuladd_19s_16s_5ns_23s_24_4_1_U7/FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_17s_18s_5ns_24_4_1_U8/FIR_HLS_am_addmul_17s_18s_5ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A)*(B:0x16)')'.
DSP Report: register am_addmul_17s_18s_5ns_24_4_1_U8/FIR_HLS_am_addmul_17s_18s_5ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_17s_18s_5ns_24_4_1_U8/FIR_HLS_am_addmul_17s_18s_5ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_18s_5ns_24_4_1_U8/FIR_HLS_am_addmul_17s_18s_5ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_17s_18s_5ns_24_4_1_U8/FIR_HLS_am_addmul_17s_18s_5ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_18s_5ns_24_4_1_U8/FIR_HLS_am_addmul_17s_18s_5ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_17s_18s_5ns_24_4_1_U8/FIR_HLS_am_addmul_17s_18s_5ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_18s_5ns_24_4_1_U8/FIR_HLS_am_addmul_17s_18s_5ns_24_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_17s_18s_5ns_24_4_1_U8/FIR_HLS_am_addmul_17s_18s_5ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_17s_18s_5ns_24_4_1_U8/FIR_HLS_am_addmul_17s_18s_5ns_24_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_17s_18s_5ns_24_4_1_U8/FIR_HLS_am_addmul_17s_18s_5ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_17s_18s_5ns_24_4_1_U8/FIR_HLS_am_addmul_17s_18s_5ns_24_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_17s_18s_5ns_24_4_1_U8/FIR_HLS_am_addmul_17s_18s_5ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_5ns_24s_24_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x15)')')'.
DSP Report: register p_ZL12H_filter_FIR_369_load_reg_10444_reg is absorbed into DSP ama_addmuladd_16s_16s_5ns_24s_24_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_5ns_24s_24_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_5ns_24s_24_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_22_reg is absorbed into DSP ama_addmuladd_16s_16s_5ns_24s_24_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_22_load_reg_10749_reg is absorbed into DSP ama_addmuladd_16s_16s_5ns_24s_24_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_5ns_24s_24_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_5ns_24s_24_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_5ns_24s_24_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_5ns_24s_24_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_5ns_24s_24_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_5ns_24s_24_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_5ns_24s_24_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_5ns_24s_24_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_5ns_24s_24_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_5ns_24s_24_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_5ns_24s_24_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_5ns_24s_24_4_1_U72/FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_6ns_25s_25_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0x27)')')'.
DSP Report: register p_ZL12H_filter_FIR_387_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_25s_25_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_6ns_25s_25_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_25s_25_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_5_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_25s_25_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_4_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_25s_25_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_6ns_25s_25_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_25s_25_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_6ns_25s_25_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_25s_25_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_6ns_25s_25_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_25s_25_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_6ns_25s_25_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_6ns_25s_25_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_6ns_25s_25_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_6ns_25s_25_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_6ns_25s_25_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_6ns_25s_25_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_17s_17s_6ns_25s_25_4_1_U17/FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A)*(B:0x25)')')'.
DSP Report: register ama_addmuladd_17s_17s_6ns_25s_25_4_1_U17/FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_6ns_25s_25_4_1_U17/FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_6ns_25s_25_4_1_U17/FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_6ns_25s_25_4_1_U17/FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_6ns_25s_25_4_1_U17/FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_6ns_25s_25_4_1_U17/FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_6ns_25s_25_4_1_U17/FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_6ns_25s_25_4_1_U17/FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_6ns_25s_25_4_1_U17/FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_17s_17s_6ns_25s_25_4_1_U17/FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_6ns_25s_25_4_1_U17/FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_17s_17s_6ns_25s_25_4_1_U17/FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_6ns_25s_25_4_1_U17/FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_17s_17s_6ns_25s_25_4_1_U17/FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_17s_18s_6ns_26_4_1_U9/FIR_HLS_am_addmul_17s_18s_6ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A)*(B:0x2e)')'.
DSP Report: register am_addmul_17s_18s_6ns_26_4_1_U9/FIR_HLS_am_addmul_17s_18s_6ns_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_17s_18s_6ns_26_4_1_U9/FIR_HLS_am_addmul_17s_18s_6ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_18s_6ns_26_4_1_U9/FIR_HLS_am_addmul_17s_18s_6ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_17s_18s_6ns_26_4_1_U9/FIR_HLS_am_addmul_17s_18s_6ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_18s_6ns_26_4_1_U9/FIR_HLS_am_addmul_17s_18s_6ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_17s_18s_6ns_26_4_1_U9/FIR_HLS_am_addmul_17s_18s_6ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_18s_6ns_26_4_1_U9/FIR_HLS_am_addmul_17s_18s_6ns_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_17s_18s_6ns_26_4_1_U9/FIR_HLS_am_addmul_17s_18s_6ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_17s_18s_6ns_26_4_1_U9/FIR_HLS_am_addmul_17s_18s_6ns_26_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_17s_18s_6ns_26_4_1_U9/FIR_HLS_am_addmul_17s_18s_6ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_17s_18s_6ns_26_4_1_U9/FIR_HLS_am_addmul_17s_18s_6ns_26_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_17s_18s_6ns_26_4_1_U9/FIR_HLS_am_addmul_17s_18s_6ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x3ff75)')')'.
DSP Report: register x_n_read_reg_10439_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_1_load_reg_10754_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL12H_filter_FIR_0_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_26_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_26_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_26_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U73/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_18s_18s_6ns_26ns_26_4_1_U74/FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x2a)')')'.
DSP Report: register tmp89_reg_10799_pp0_iter1_reg_reg is absorbed into DSP ama_addmuladd_18s_18s_6ns_26ns_26_4_1_U74/FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_18s_18s_6ns_26ns_26_4_1_U74/FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_18s_18s_6ns_26ns_26_4_1_U74/FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp91_reg_10804_reg is absorbed into DSP ama_addmuladd_18s_18s_6ns_26ns_26_4_1_U74/FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp91_reg_10804_pp0_iter1_reg_reg is absorbed into DSP ama_addmuladd_18s_18s_6ns_26ns_26_4_1_U74/FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_18s_18s_6ns_26ns_26_4_1_U74/FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_18s_18s_6ns_26ns_26_4_1_U74/FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_18s_18s_6ns_26ns_26_4_1_U74/FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_18s_18s_6ns_26ns_26_4_1_U74/FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_18s_18s_6ns_26ns_26_4_1_U74/FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_18s_18s_6ns_26ns_26_4_1_U74/FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_18s_18s_6ns_26ns_26_4_1_U74/FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_18s_18s_6ns_26ns_26_4_1_U74/FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_18s_18s_6ns_26ns_26_4_1_U74/FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_18s_18s_6ns_26ns_26_4_1_U74/FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_18s_18s_6ns_26ns_26_4_1_U74/FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_18s_18s_6ns_26ns_26_4_1_U74/FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_submuladd_18s_16s_4ns_21s_22_4_1_U16/FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (-C'+((D-A'')*(B:0xb)')'+1-1)'.
DSP Report: register ama_submuladd_18s_16s_4ns_21s_22_4_1_U16/FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_submuladd_18s_16s_4ns_21s_22_4_1_U16/FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_4ns_21s_22_4_1_U16/FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_18s_16s_4ns_21s_22_4_1_U16/FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_4ns_21s_22_4_1_U16/FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_18s_16s_4ns_21s_22_4_1_U16/FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_4ns_21s_22_4_1_U16/FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_18s_16s_4ns_21s_22_4_1_U16/FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_4ns_21s_22_4_1_U16/FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_18s_16s_4ns_21s_22_4_1_U16/FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_4ns_21s_22_4_1_U16/FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_submuladd_18s_16s_4ns_21s_22_4_1_U16/FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_4ns_21s_22_4_1_U16/FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_submuladd_18s_16s_4ns_21s_22_4_1_U16/FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_18s_16s_4ns_21s_22_4_1_U16/FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1_DSP48_0_U/p is absorbed into DSP ama_submuladd_18s_16s_4ns_21s_22_4_1_U16/FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_18s_16s_4ns_21s_22_4_1_U16/FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1_DSP48_0_U/m is absorbed into DSP ama_submuladd_18s_16s_4ns_21s_22_4_1_U16/FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_18s_16s_4ns_21s_22_4_1_U16/FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1_DSP48_0_U/ad is absorbed into DSP ama_submuladd_18s_16s_4ns_21s_22_4_1_U16/FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_submuladd_18s_16s_4ns_23s_23_4_1_U15/FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D-A'')*(B:0xd)')')'.
DSP Report: register ama_submuladd_18s_16s_4ns_23s_23_4_1_U15/FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_submuladd_18s_16s_4ns_23s_23_4_1_U15/FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_4ns_23s_23_4_1_U15/FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_18s_16s_4ns_23s_23_4_1_U15/FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_4ns_23s_23_4_1_U15/FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_18s_16s_4ns_23s_23_4_1_U15/FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_4ns_23s_23_4_1_U15/FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_18s_16s_4ns_23s_23_4_1_U15/FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_4ns_23s_23_4_1_U15/FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_submuladd_18s_16s_4ns_23s_23_4_1_U15/FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_4ns_23s_23_4_1_U15/FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_submuladd_18s_16s_4ns_23s_23_4_1_U15/FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_18s_16s_4ns_23s_23_4_1_U15/FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1_DSP48_0_U/p is absorbed into DSP ama_submuladd_18s_16s_4ns_23s_23_4_1_U15/FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_18s_16s_4ns_23s_23_4_1_U15/FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1_DSP48_0_U/m is absorbed into DSP ama_submuladd_18s_16s_4ns_23s_23_4_1_U15/FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_18s_16s_4ns_23s_23_4_1_U15/FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1_DSP48_0_U/ad is absorbed into DSP ama_submuladd_18s_16s_4ns_23s_23_4_1_U15/FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1_DSP48_0_U/p_reg_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 1948.492 ; gain = 449.512
---------------------------------------------------------------------------------
 Sort Area is  am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg_3b : 0 0 : 2665 19190 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg_3b : 0 1 : 2756 19190 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg_3b : 0 2 : 2665 19190 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg_3b : 0 3 : 2751 19190 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg_3b : 0 4 : 2839 19190 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg_3b : 0 5 : 2758 19190 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg_3b : 0 6 : 2756 19190 : Used 1 time 0
 Sort Area is  am_addmul_17s_17s_8s_26_4_1_U11/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/p_reg_reg_24 : 0 0 : 2734 13837 : Used 1 time 0
 Sort Area is  am_addmul_17s_17s_8s_26_4_1_U11/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/p_reg_reg_24 : 0 1 : 2746 13837 : Used 1 time 0
 Sort Area is  am_addmul_17s_17s_8s_26_4_1_U11/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/p_reg_reg_24 : 0 2 : 2665 13837 : Used 1 time 0
 Sort Area is  am_addmul_17s_17s_8s_26_4_1_U11/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/p_reg_reg_24 : 0 3 : 2736 13837 : Used 1 time 0
 Sort Area is  am_addmul_17s_17s_8s_26_4_1_U11/FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0_U/p_reg_reg_24 : 0 4 : 2956 13837 : Used 1 time 0
 Sort Area is  ama_addmul_sub_16s_16s_13ns_18s_30_4_1_U18/FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1_DSP48_0_U/p_reg_reg_45 : 0 0 : 2892 11089 : Used 1 time 0
 Sort Area is  ama_addmul_sub_16s_16s_13ns_18s_30_4_1_U18/FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1_DSP48_0_U/p_reg_reg_45 : 0 1 : 2766 11089 : Used 1 time 0
 Sort Area is  ama_addmul_sub_16s_16s_13ns_18s_30_4_1_U18/FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1_DSP48_0_U/p_reg_reg_45 : 0 2 : 2665 11089 : Used 1 time 0
 Sort Area is  ama_addmul_sub_16s_16s_13ns_18s_30_4_1_U18/FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1_DSP48_0_U/p_reg_reg_45 : 0 3 : 2766 11089 : Used 1 time 0
 Sort Area is  am_addmul_17s_18s_6ns_26_4_1_U9/FIR_HLS_am_addmul_17s_18s_6ns_26_4_1_DSP48_0_U/p_reg_reg_4 : 0 0 : 2845 8566 : Used 1 time 0
 Sort Area is  am_addmul_17s_18s_6ns_26_4_1_U9/FIR_HLS_am_addmul_17s_18s_6ns_26_4_1_DSP48_0_U/p_reg_reg_4 : 0 1 : 2746 8566 : Used 1 time 0
 Sort Area is  am_addmul_17s_18s_6ns_26_4_1_U9/FIR_HLS_am_addmul_17s_18s_6ns_26_4_1_DSP48_0_U/p_reg_reg_4 : 0 2 : 2975 8566 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_11s_28_4_1_U21/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg_41 : 0 0 : 2665 8177 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_11s_28_4_1_U21/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg_41 : 0 1 : 2756 8177 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_11s_28_4_1_U21/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg_41 : 0 2 : 2756 8177 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg_53 : 0 0 : 2665 8167 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg_53 : 0 1 : 2751 8167 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg_53 : 0 2 : 2751 8167 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10s_27_4_1_U28/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg_51 : 0 0 : 2665 8157 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10s_27_4_1_U28/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg_51 : 0 1 : 2751 8157 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10s_27_4_1_U28/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg_51 : 0 2 : 2741 8157 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/m_reg_reg_31 : 0 0 : 2643 5810 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/m_reg_reg_31 : 0 1 : 421 5810 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/m_reg_reg_31 : 0 2 : 2746 5810 : Used 1 time 0
 Sort Area is  am_addmul_17s_18s_5ns_24_4_1_U8/FIR_HLS_am_addmul_17s_18s_5ns_24_4_1_DSP48_0_U/p_reg_reg_c : 0 0 : 2845 5581 : Used 1 time 0
 Sort Area is  am_addmul_17s_18s_5ns_24_4_1_U8/FIR_HLS_am_addmul_17s_18s_5ns_24_4_1_DSP48_0_U/p_reg_reg_c : 0 1 : 2736 5581 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_6ns_24_4_1_U47/FIR_HLS_am_addmul_16s_16s_6ns_24_4_1_DSP48_0_U/p_reg_reg_14 : 0 0 : 2665 5500 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_6ns_24_4_1_U47/FIR_HLS_am_addmul_16s_16s_6ns_24_4_1_DSP48_0_U/p_reg_reg_14 : 0 1 : 2835 5500 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_9s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg_37 : 0 0 : 2746 5497 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_9s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg_37 : 0 1 : 2751 5497 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_8s_24s_25_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg_2e : 0 0 : 2743 5484 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_8s_24s_25_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg_2e : 0 1 : 2741 5484 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_11ns_29_4_1_U20/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/p_reg_reg_42 : 0 0 : 2665 5426 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_11ns_29_4_1_U20/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/p_reg_reg_42 : 0 1 : 2761 5426 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_9ns_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg_54 : 0 0 : 2665 5416 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_9ns_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg_54 : 0 1 : 2751 5416 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_8ns_26_4_1_U34/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg_3a : 0 0 : 2665 5411 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_8ns_26_4_1_U34/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg_3a : 0 1 : 2746 5411 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_9s_26_4_1_U33/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg_4b : 0 0 : 2665 5411 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_9s_26_4_1_U33/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg_4b : 0 1 : 2746 5411 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_7ns_25_4_1_U41/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/p_reg_reg_2d : 0 0 : 2665 5406 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_7ns_25_4_1_U41/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/p_reg_reg_2d : 0 1 : 2741 5406 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_7ns_25_4_1_U42/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/p_reg_reg_2b : 0 0 : 2665 5406 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_7ns_25_4_1_U42/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1_DSP48_0_U/p_reg_reg_2b : 0 1 : 2741 5406 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_8ns_25_4_1_U35/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg_39 : 0 0 : 2665 5406 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_8ns_25_4_1_U35/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg_39 : 0 1 : 2741 5406 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_7s_24_4_1_U45/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/p_reg_reg_21 : 0 0 : 2665 5401 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_7s_24_4_1_U45/FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0_U/p_reg_reg_21 : 0 1 : 2736 5401 : Used 1 time 0
 Sort Area is  ama_addmuladd_17s_18s_6ns_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1_DSP48_0_U/m_reg_reg_1a : 0 0 : 2819 3226 : Used 1 time 0
 Sort Area is  ama_addmuladd_17s_18s_6ns_26s_26_4_1_U6/FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1_DSP48_0_U/m_reg_reg_1a : 0 1 : 407 3226 : Used 1 time 0
 Sort Area is  ama_submuladd_19s_16s_6ns_25s_26_4_1_U5/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/p_reg_reg_1d : 0 0 : 3147 3147 : Used 1 time 0
 Sort Area is  ama_addmuladd_17s_17s_7s_24s_25_4_1_U13/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/m_reg_reg_17 : 0 0 : 2707 3143 : Used 1 time 0
 Sort Area is  ama_addmuladd_17s_17s_7s_24s_25_4_1_U13/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/m_reg_reg_17 : 0 1 : 436 3143 : Used 1 time 0
 Sort Area is  ama_submuladd_19s_16s_5ns_23s_24_4_1_U7/FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1_DSP48_0_U/p_reg_reg_e : 0 0 : 3137 3137 : Used 1 time 0
 Sort Area is  ama_submuladd_18s_16s_4ns_21s_22_4_1_U16/FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1_DSP48_0_U/p_reg_reg_2 : 0 0 : 3115 3115 : Used 1 time 0
 Sort Area is  ama_addmuladd_19s_16s_5ns_21s_24_4_1_U4/FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1_DSP48_0_U/p_reg_reg_12 : 0 0 : 3080 3080 : Used 1 time 0
 Sort Area is  ama_submuladd_18s_16s_5ns_24s_24_4_1_U14/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg_10 : 0 0 : 3022 3022 : Used 1 time 0
 Sort Area is  ama_submuladd_18s_16s_4ns_23s_23_4_1_U15/FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1_DSP48_0_U/p_reg_reg_0 : 0 0 : 3017 3017 : Used 1 time 0
 Sort Area is  ama_addmuladd_17s_17s_8s_31s_31_4_1_U81/FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1_DSP48_0_U/p_reg_reg_57 : 0 0 : 2887 2887 : Used 1 time 0
 Sort Area is  ama_addmuladd_17s_17s_8s_23s_25_4_1_U10/FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1_DSP48_0_U/p_reg_reg_29 : 0 0 : 2809 2809 : Used 1 time 0
 Sort Area is  ama_addmuladd_17s_17s_6ns_25s_25_4_1_U17/FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg_8 : 0 0 : 2806 2806 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg_49 : 0 0 : 2773 2773 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg_55 : 0 0 : 2771 2771 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_44 : 0 0 : 2758 2758 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_8ns_25s_26_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg_4d : 0 0 : 2748 2748 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_10s_26s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg_52 : 0 0 : 2746 2746 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_7ns_26s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg_35 : 0 0 : 2746 2746 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_9ns_26s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg_4f : 0 0 : 2746 2746 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_9s_26s_27_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg_4c : 0 0 : 2746 2746 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_8ns_24s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg_50 : 0 0 : 2743 2743 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_6ns_25s_25_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg_a : 0 0 : 2741 2741 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg_23 : 0 0 : 2741 2741 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_8s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1_DSP48_0_U/p_reg_reg_30 : 0 0 : 2741 2741 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_7s_21s_23_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1_DSP48_0_U/p_reg_reg_1f : 0 0 : 2734 2734 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------------+-------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                          | DSP Mapping                         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------+-------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FIR_HLS_FIR_filter                                   | ((D'+A'')*(B:0x1c3)')'              | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x138)')')'      | 16     | 18     | -      | 16     | 27     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | ((D'+A'')*(B:0x3fec3)')'            | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x3ff35)')')'    | 16     | 18     | -      | 16     | 27     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x89)')')'       | 16     | 18     | -      | 16     | 27     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0         | ((D'+A'')*(B:0x3fe8a)')'            | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x3fe91)')')'    | 16     | 18     | -      | 16     | 27     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+ACIN'')*(B:0x3ff3a)')')'    | 16     | 18     | 25     | 16     | 26     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0x3fed0)')')'       | 16     | 18     | 26     | 16     | 27     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0xb0)')')'          | 16     | 18     | 24     | 16     | 25     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0x112)')')'         | 16     | 18     | 26     | 16     | 27     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0 | (C+((D'+A'')*(B:0xd9)')')'          | 16     | 18     | 25     | 16     | 26     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | ((D'+A'')*(B:0x3ff17)')'            | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x3ff2a)')')'    | 16     | 18     | -      | 16     | 26     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0x3ff29)')')'       | 16     | 18     | 26     | 16     | 27     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (-C'+((D'+A'')*(B:0x1066)')'+1-1)'  | 16     | 18     | 19     | 16     | 30     | 2    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0xf83)')')'      | 16     | 18     | -      | 16     | 30     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | ((D'+ACIN'')*(B:0xb80)')'           | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x8c2)')')'      | 16     | 18     | -      | 16     | 30     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0xdd3)')')'         | 16     | 18     | 30     | 16     | 31     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0         | ((D'+A'')*(B:0x3fc87)')'            | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x3fc79)')')'    | 16     | 18     | -      | 16     | 28     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | ((D'+ACIN'')*(B:0x3fdd2)')'         | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x3fee5)')')'    | 16     | 18     | -      | 16     | 27     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0x3fcf4)')')'       | 16     | 18     | 27     | 16     | 28     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | ((D'+A'')*(B:0x5da)')'              | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x30a)')')'      | 16     | 18     | -      | 16     | 29     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | ((D'+A'')*(B:0x3fd37)')'            | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x3fe92)')')'    | 16     | 18     | -      | 16     | 28     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x8d)')')'       | 16     | 18     | -      | 16     | 28     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (-C'+((D'+ACIN'')*(B:0xf6)')'+1-1)' | 16     | 18     | 18     | 16     | 25     | 2    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+ACIN'')*(B:0x20b)')')'      | 16     | 18     | 27     | 16     | 28     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x1ab)')')'      | 16     | 18     | -      | 16     | 28     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0x3ff5f)')')'       | 16     | 18     | 31     | 16     | 31     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | ((D'+A'')*(B:0xb7)')'               | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0xbf)')')'       | 16     | 18     | -      | 16     | 26     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | ((D'+A'')*(B:0xa8)')'               | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x36)')')'       | 16     | 18     | -      | 16     | 25     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0x3ff79)')')'       | 16     | 18     | 26     | 16     | 27     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x3ffad)')')'    | 16     | 18     | -      | 16     | 27     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0x52)')')'          | 16     | 18     | 26     | 16     | 26     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | ((D'+A'')*(B:0x6b)')'               | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 0    | 
|FIR_HLS_FIR_filter                                   | PCIN+A''*(B:0x85)                   | 18     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x8a)')')'       | 16     | 18     | -      | 16     | 26     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0x3ffaf)')')'       | 16     | 18     | 24     | 16     | 25     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+ACIN'')*(B:0x3ff87)')')'    | 16     | 18     | 25     | 16     | 25     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0x3ff91)')')'       | 16     | 18     | 25     | 16     | 26     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0x3ffaa)')')'       | 17     | 18     | 31     | 17     | 31     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | ((D'+A'')*(B:0x4e)')'               | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x63)')')'       | 16     | 18     | -      | 16     | 25     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | ((D'+A'')*(B:0x68)')'               | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x5c)')')'       | 16     | 18     | -      | 16     | 25     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1_DSP48_0  | (C+((D+A)*(B:0x3ffb5)')')'          | 17     | 18     | 23     | 17     | 25     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0          | ((D+A)*(B:0x3ffa6)')'               | 17     | 18     | -      | 17     | 37     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x3ffa5)')')'    | 16     | 18     | -      | 16     | 26     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | ((D'+ACIN'')*(B:0x3ffcc)')'         | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x45)')')'       | 16     | 18     | -      | 16     | 24     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1_DSP48_0 | (C+((D+ACIN'')*(B:0x4d)')')'        | 16     | 18     | 25     | 18     | 26     | 2    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0x3ffbd)')')'       | 16     | 18     | 25     | 16     | 25     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0          | ((D'+A'')*(B:0x3ffcd)')'            | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x3b)')')'       | 16     | 18     | -      | 16     | 24     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0x3ffd3)')')'       | 16     | 18     | 21     | 16     | 23     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1_DSP48_0 | (C+((D-A'')*(B:0x37)')')'           | 17     | 18     | 25     | 19     | 26     | 2    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1_DSP48_0 | ((D+A)*(B:0x26)')'                  | 18     | 18     | -      | 17     | 38     | 0    | 1    | -    | 0    | 1     | 1    | 0    | 
|FIR_HLS_FIR_filter                                   | PCIN+A''*(B:0x2f)                   | 19     | 7      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0  | ((D+A)*(B:0x3ffd4)')'               | 17     | 18     | -      | 17     | 37     | 0    | 1    | -    | 0    | 1     | 1    | 0    | 
|FIR_HLS_FIR_filter                                   | PCIN+A''*(B:0x1d)                   | 18     | 6      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|FIR_HLS_FIR_filter                                   | ((D'+A'')*(B:0x23)')'               | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A2)*(B:0x3ffed)')')'     | 17     | 18     | -      | 17     | 24     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1_DSP48_0 | (C'+((D+A'')*(B:0x1b)')')'          | 16     | 18     | 21     | 19     | 24     | 2    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0 | (C+((D-A'')*(B:0x19)')')'           | 17     | 18     | 24     | 18     | 24     | 2    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1_DSP48_0 | (C+((D-A'')*(B:0x17)')')'           | 17     | 18     | 23     | 19     | 24     | 2    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_17s_18s_5ns_24_4_1_DSP48_0         | ((D+A)*(B:0x16)')'                  | 18     | 18     | -      | 17     | 38     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x15)')')'       | 16     | 18     | -      | 16     | 24     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0x27)')')'          | 16     | 18     | 25     | 16     | 25     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0 | (C+((D+A)*(B:0x25)')')'             | 17     | 18     | 25     | 17     | 25     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_17s_18s_6ns_26_4_1_DSP48_0         | ((D+A)*(B:0x2e)')'                  | 18     | 18     | -      | 17     | 38     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x3ff75)')')'    | 16     | 18     | -      | 16     | 26     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x2a)')')'       | 18     | 18     | -      | 18     | 26     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1_DSP48_0 | (-C'+((D-A'')*(B:0xb)')'+1-1)'      | 17     | 18     | 20     | 18     | 22     | 2    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1_DSP48_0 | (C+((D-A'')*(B:0xd)')')'            | 17     | 18     | 23     | 18     | 23     | 2    | 1    | 0    | 0    | 1     | 1    | 1    | 
+-----------------------------------------------------+-------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:20 . Memory (MB): peak = 2613.133 ; gain = 1114.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:31 . Memory (MB): peak = 2713.656 ; gain = 1214.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:31 ; elapsed = 00:01:38 . Memory (MB): peak = 2755.164 ; gain = 1256.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:40 ; elapsed = 00:01:47 . Memory (MB): peak = 2929.184 ; gain = 1430.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:40 ; elapsed = 00:01:47 . Memory (MB): peak = 2929.184 ; gain = 1430.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:43 ; elapsed = 00:01:50 . Memory (MB): peak = 2929.184 ; gain = 1430.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:43 ; elapsed = 00:01:50 . Memory (MB): peak = 2929.184 ; gain = 1430.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:43 ; elapsed = 00:01:50 . Memory (MB): peak = 2929.184 ; gain = 1430.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:43 ; elapsed = 00:01:50 . Memory (MB): peak = 2929.184 ; gain = 1430.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|FIR_HLS     | grp_FIR_filter_fu_827/p_ZL12H_filter_FIR_165_reg[15]                              | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FIR_HLS     | grp_FIR_filter_fu_827/p_ZL12H_filter_FIR_143_reg[15]                              | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FIR_HLS     | grp_FIR_filter_fu_827/p_ZL12H_filter_FIR_121_reg[15]                              | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FIR_HLS     | grp_FIR_filter_fu_827/tmp435_reg_10956_pp0_iter6_reg_reg[16]                      | 7      | 17    | NO           | YES                | YES               | 17     | 0       | 
|FIR_HLS     | grp_FIR_filter_fu_827/p_ZL12H_filter_FIR_149_load_reg_10679_pp0_iter4_reg_reg[15] | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FIR_HLS     | grp_FIR_filter_fu_827/tmp377_reg_10920_pp0_iter3_reg_reg[16]                      | 4      | 17    | NO           | YES                | YES               | 17     | 0       | 
|FIR_HLS     | grp_FIR_filter_fu_827/p_ZL12H_filter_FIR_118_load_reg_10709_pp0_iter5_reg_reg[15] | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FIR_HLS     | grp_FIR_filter_fu_827/p_ZL12H_filter_FIR_87_load_reg_10734_pp0_iter6_reg_reg[15]  | 7      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FIR_HLS     | grp_FIR_filter_fu_827/add_ln30_80_reg_11292_pp0_iter6_reg_reg[24]                 | 4      | 24    | NO           | YES                | YES               | 24     | 0       | 
|FIR_HLS     | grp_FIR_filter_fu_827/add_ln30_80_reg_11292_pp0_iter6_reg_reg[0]                  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|FIR_HLS     | grp_FIR_filter_fu_827/p_ZL12H_filter_FIR_56_load_reg_10744_pp0_iter6_reg_reg[15]  | 7      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FIR_HLS     | grp_FIR_filter_fu_827/add_ln30_87_reg_11297_pp0_iter6_reg_reg[26]                 | 4      | 27    | NO           | YES                | YES               | 27     | 0       | 
|FIR_HLS     | grp_FIR_filter_fu_827/add_ln30_92_reg_10972_pp0_iter2_reg_reg[0]                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|FIR_HLS     | grp_FIR_filter_fu_827/add_ln30_94_reg_11302_pp0_iter6_reg_reg[24]                 | 4      | 25    | NO           | YES                | YES               | 25     | 0       | 
|FIR_HLS     | grp_FIR_filter_fu_827/p_ZL12H_filter_FIR_27_reg[15]                               | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FIR_HLS     | grp_FIR_filter_fu_827/tmp1213_reg_10788_pp0_iter3_reg_reg[18]                     | 4      | 19    | NO           | YES                | YES               | 19     | 0       | 
|FIR_HLS     | grp_FIR_filter_fu_827/add_ln30_99_reg_10977_pp0_iter3_reg_reg[22]                 | 4      | 22    | NO           | YES                | YES               | 22     | 0       | 
|FIR_HLS     | grp_FIR_filter_fu_827/add_ln30_99_reg_10977_pp0_iter3_reg_reg[0]                  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|FIR_HLS     | grp_FIR_filter_fu_827/add_ln30_109_reg_10987_pp0_iter2_reg_reg[0]                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|FIR_HLS     | grp_FIR_filter_fu_827/add_ln30_106_reg_10982_pp0_iter2_reg_reg[0]                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                          | DSP Mapping                  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FIR_HLS_FIR_filter                                   | (((D'+A'')'*B')')'           | 30     | 18     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0         | (((D'+A'')'*B')')'           | 30     | 18     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (((D'+A'')'*B')')'           | 30     | 11     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (((D'+A'')'*B')')'           | 0      | 18     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (((D'+A'')'*B')')'           | 30     | 18     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0         | (((D'+A'')'*B')')'           | 30     | 18     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (((D'+A'')'*B')')'           | 0      | 12     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (((D'+A'')'*B')')'           | 30     | 6      | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (((D'+A'')'*B')')'           | 30     | 7      | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (((D'+A'')'*B')')'           | 30     | 7      | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (((D'+A'')'*B')')'           | 0      | 18     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_7s_24_4_1_DSP48_0          | (((D'+A'')'*B')')'           | 30     | 18     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (((D'+A'')'*B')')'           | 30     | 8      | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (((D'+A'')'*B')')'           | 30     | 8      | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (((D'+A'')'*B')')'           | 30     | 9      | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (((D'+A'')'*B')')'           | 30     | 18     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_17s_17s_8s_26_4_1_DSP48_0          | (((D+A)'*B')')'              | 30     | 18     | -      | 27     | 0      | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_17s_18s_5ns_24_4_1_DSP48_0         | (((D+A)'*B')')'              | 30     | 5      | -      | 27     | 0      | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_17s_18s_6ns_26_4_1_DSP48_0         | (((D+A)'*B')')'              | 30     | 6      | -      | 27     | 0      | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (not(C')+((D'+A'')'*B')'+1)' | 30     | 13     | 48     | 27     | 0      | 2    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'         | 0      | 10     | 48     | 27     | 0      | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 10     | -      | 27     | 29     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'         | 30     | 18     | 48     | 27     | 27     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 18     | -      | 27     | 27     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 18     | -      | 27     | 27     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 18     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'         | 30     | 18     | 48     | 27     | 28     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 18     | -      | 27     | 28     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 12     | -      | 27     | 30     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 12     | -      | 27     | 30     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'         | 30     | 12     | 48     | 27     | 31     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 5      | -      | 27     | 24     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 6      | -      | 27     | 24     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'         | 30     | 6      | 48     | 27     | 25     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 6      | -      | 27     | 25     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 7      | -      | 27     | 24     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 7      | -      | 27     | 25     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 7      | -      | 27     | 25     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'         | 30     | 7      | 48     | 27     | 26     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | ((D'+A'')'*B')'              | 30     | 7      | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 0    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+A''*B)'                | 30     | 8      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'         | 30     | 18     | 48     | 27     | 23     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (not(C')+((D'+A'')'*B')'+1)' | 0      | 8      | 48     | 27     | 25     | 2    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'         | 30     | 8      | 48     | 27     | 25     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0 | (C+((D'+A'')'*B')')'         | 30     | 8      | 48     | 27     | 26     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 8      | -      | 27     | 26     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 8      | -      | 27     | 26     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 8      | -      | 27     | 27     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 8      | -      | 27     | 28     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'         | 30     | 18     | 48     | 27     | 25     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'         | 0      | 18     | 48     | 27     | 25     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'         | 30     | 18     | 48     | 27     | 25     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'         | 30     | 18     | 48     | 27     | 26     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 18     | -      | 27     | 26     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 18     | -      | 27     | 27     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'         | 30     | 9      | 48     | 27     | 27     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 9      | -      | 27     | 27     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 9      | -      | 27     | 28     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'         | 0      | 18     | 48     | 27     | 26     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 18     | -      | 27     | 26     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 18     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'         | 30     | 18     | 48     | 27     | 0      | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'         | 30     | 18     | 48     | 27     | 27     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')'      | 30     | 18     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'         | 30     | 18     | 48     | 27     | 31     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0 | (C+((D+A)'*B')')'            | 30     | 6      | 48     | 27     | 25     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A')'*B')')'       | 30     | 18     | -      | 27     | 24     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0  | ((D+A)'*B')'                 | 30     | 18     | -      | 27     | 0      | 0    | 1    | -    | 0    | 1     | 1    | 0    | 
|FIR_HLS_FIR_filter                                   | (PCIN+A''*B)'                | 30     | 5      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1_DSP48_0  | (C+((D+A)'*B')')'            | 30     | 18     | 48     | 27     | 25     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'         | 30     | 18     | 48     | 27     | 31     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1_DSP48_0 | ((D+A)'*B')'                 | 30     | 6      | -      | 27     | 0      | 0    | 1    | -    | 0    | 1     | 1    | 0    | 
|FIR_HLS_FIR_filter                                   | (PCIN+A''*B)'                | 30     | 6      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1_DSP48_0 | (C+((D+A'')'*B')')'          | 0      | 7      | 48     | 27     | 26     | 2    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                   | (PCIN+((D'+A')'*B')')'       | 30     | 6      | -      | 27     | 26     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1_DSP48_0 | (C'+((D+A'')'*B')')'         | 30     | 5      | 48     | 27     | 24     | 2    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1_DSP48_0 | (not(C')+((D-A'')'*B')'+1)'  | 30     | 4      | 48     | 27     | 22     | 2    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1_DSP48_0 | (C+((D-A'')'*B')')'          | 30     | 4      | 48     | 27     | 23     | 2    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0 | (C+((D-A'')'*B')')'          | 30     | 5      | 48     | 27     | 24     | 2    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1_DSP48_0 | (C+((D-A'')'*B')')'          | 30     | 5      | 48     | 27     | 24     | 2    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1_DSP48_0 | (C'+((D-A'')'*B')')'         | 30     | 6      | 48     | 27     | 26     | 2    | 1    | 1    | 0    | 1     | 1    | 1    | 
+-----------------------------------------------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   679|
|2     |DSP_ALU         |    81|
|4     |DSP_A_B_DATA    |    81|
|10    |DSP_C_DATA      |    81|
|12    |DSP_MULTIPLIER  |    81|
|14    |DSP_M_DATA      |    81|
|16    |DSP_OUTPUT      |    81|
|18    |DSP_PREADD      |    81|
|19    |DSP_PREADD_DATA |    81|
|22    |LUT1            |   166|
|23    |LUT2            |  2761|
|24    |LUT3            |  1145|
|25    |LUT4            |  1017|
|26    |LUT5            |   285|
|27    |LUT6            |   359|
|28    |SRL16E          |   284|
|29    |FDRE            |  9254|
|30    |FDSE            |     5|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:43 ; elapsed = 00:01:50 . Memory (MB): peak = 2929.184 ; gain = 1430.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 157 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:21 ; elapsed = 00:01:37 . Memory (MB): peak = 2929.184 ; gain = 1318.133
Synthesis Optimization Complete : Time (s): cpu = 00:01:44 ; elapsed = 00:01:51 . Memory (MB): peak = 2929.184 ; gain = 1430.203
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.355 . Memory (MB): peak = 2929.184 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 760 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'bd_0_hls_inst_0' is not ideal for floorplanning, since the cellview 'FIR_HLS_FIR_filter' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2929.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 81 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 81 instances

Synth Design complete | Checksum: 44f94528
INFO: [Common 17-83] Releasing license: Synthesis
228 Infos, 178 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:59 ; elapsed = 00:02:09 . Memory (MB): peak = 2929.184 ; gain = 2422.238
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2929.184 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = add2f1c714921ff0
INFO: [Coretcl 2-1174] Renamed 160 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2929.184 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 18 13:03:30 2025...
