,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/lvyufeng/step_into_mips.git,2018-01-21 04:05:44+00:00,一步一步写MIPS CPU,145,lvyufeng/step_into_mips,118303050,Verilog,step_into_mips,35863,660,2024-04-07 02:24:32+00:00,"['mips-cpu', 'nscscc', 'verilog']",https://api.github.com/licenses/mit
1,https://github.com/zephray/VerilogBoy.git,2018-02-07 16:15:08+00:00,A Pi emulating a GameBoy sounds cheap. What about an FPGA?,56,zephray/VerilogBoy,120639044,Verilog,VerilogBoy,15160,440,2024-03-31 07:56:15+00:00,[],
2,https://github.com/hunterlew/convolution_network_on_FPGA.git,2018-01-18 07:13:48+00:00,CNN acceleration on virtex-7 FPGA with verilog HDL,126,hunterlew/convolution_network_on_FPGA,117946624,Verilog,convolution_network_on_FPGA,1720,378,2024-04-12 07:31:51+00:00,"['cnn', 'deep-learning', 'fpga', 'verilog']",None
3,https://github.com/1801BM1/vm80a.git,2018-02-01 11:50:44+00:00,"i8080 precise replica in Verilog, based on reverse engineering of real die",19,1801BM1/vm80a,119828919,Verilog,vm80a,15939,149,2024-04-07 21:57:08+00:00,"['verilog', 'microprocessor', 'reverse', 'retrocomputing', 'i8080a', 'schematics', 'fpga', '8080', 'cpucore', 'retro']",
4,https://github.com/icebreaker-fpga/icebreaker-verilog-examples.git,2018-02-07 07:53:20+00:00,This repository contains small example designs that can be used with the open source icestorm flow.,37,icebreaker-fpga/icebreaker-verilog-examples,120582043,Verilog,icebreaker-verilog-examples,173,133,2024-02-29 22:35:11+00:00,[],None
5,https://github.com/ataradov/riscv.git,2018-01-07 18:20:46+00:00,Verilog implementation of a RISC-V core,19,ataradov/riscv,116588652,Verilog,riscv,54,92,2024-01-22 17:42:09+00:00,[],https://api.github.com/licenses/bsd-3-clause
6,https://github.com/dukelec/cdpga.git,2018-02-25 12:22:16+00:00,FPGA core boards / evaluation boards based on CDCTL hardware,37,dukelec/cdpga,122833793,Verilog,cdpga,11530,86,2023-12-29 22:09:34+00:00,[],None
7,https://github.com/gupta409/Processor-UVM-Verification.git,2018-01-17 18:03:19+00:00,System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment,26,gupta409/Processor-UVM-Verification,117873222,Verilog,Processor-UVM-Verification,363,83,2024-03-20 01:21:36+00:00,"['uvm', 'systemverilog', 'systemverilog-simulation', 'verilog-hdl', 'verilog', 'processor']",None
8,https://github.com/xenowing/xenowing.git,2018-02-09 00:11:50+00:00,"""What comes next? Super Mario 128? Actually, that's what I want to do.""",4,xenowing/xenowing,120834015,Verilog,xenowing,20702,76,2024-03-29 22:36:38+00:00,[],https://api.github.com/licenses/apache-2.0
9,https://github.com/Z-Y00/Examples-in-book-write-your-own-cpu.git,2018-03-01 15:43:12+00:00,《自己动手写CPU》一书附带的文件  ,33,Z-Y00/Examples-in-book-write-your-own-cpu,123455675,Verilog,Examples-in-book-write-your-own-cpu,43944,64,2024-04-08 09:47:26+00:00,[],None
10,https://github.com/revaldinho/cpc_ram_expansion.git,2018-03-02 18:00:08+00:00,"A series of Amstrad CPC PCBs including a backplane, ROM and 512K and 1MByte RAM expansions.",12,revaldinho/cpc_ram_expansion,123612637,Verilog,cpc_ram_expansion,26118,54,2024-03-26 23:33:28+00:00,[],https://api.github.com/licenses/gpl-3.0
11,https://github.com/abnoname/iceZ0mb1e.git,2018-01-29 23:04:32+00:00,FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC,14,abnoname/iceZ0mb1e,119453325,Verilog,iceZ0mb1e,7757,51,2023-10-15 06:49:29+00:00,[],https://api.github.com/licenses/mit
12,https://github.com/bakhshalipour/NoC-Verilog.git,2018-02-03 20:01:49+00:00,A verilog implementation for Network-on-Chip,19,bakhshalipour/NoC-Verilog,120124970,Verilog,NoC-Verilog,23,50,2024-04-12 02:37:16+00:00,[],None
13,https://github.com/vpecanins/max1000-tutorial.git,2018-01-11 07:51:08+00:00,Tutorial and example projects for the Arrow MAX1000 FPGA board,20,vpecanins/max1000-tutorial,117067945,Verilog,max1000-tutorial,6450,49,2023-11-02 11:37:22+00:00,[],None
14,https://github.com/PR77/A500_ACCEL_RAM_IDE-Rev-2.git,2018-02-19 21:23:25+00:00,"Improved design attempt for Amiga 500 in socket 68000 Accelerator, FastRAM and IDE Interface ",5,PR77/A500_ACCEL_RAM_IDE-Rev-2,122122299,Verilog,A500_ACCEL_RAM_IDE-Rev-2,6152,47,2024-03-29 20:29:07+00:00,"['amiga', 'accelerator', 'fastram', 'cpld', 'ide', 'mc68000']",https://api.github.com/licenses/gpl-3.0
15,https://github.com/zephray/vga_to_ascii.git,2018-02-24 19:50:08+00:00,Realtime VGA to ASCII Art converter,3,zephray/vga_to_ascii,122774145,Verilog,vga_to_ascii,366,45,2024-04-01 18:46:10+00:00,[],https://api.github.com/licenses/gpl-3.0
16,https://github.com/raymondrc/FPGA_SM4.git,2018-03-10 09:56:31+00:00,FPGA implementation of Chinese SM4 encryption algorithm.,23,raymondrc/FPGA_SM4,124642985,Verilog,FPGA_SM4,357,41,2024-03-18 10:49:48+00:00,"['fpga', 'encryption', 'encryption-algorithm', 'architecture']",https://api.github.com/licenses/gpl-3.0
17,https://github.com/yztong/LeNet_RTL.git,2018-03-12 06:57:29+00:00,An LeNet RTL implement onto FPGA,8,yztong/LeNet_RTL,124846744,Verilog,LeNet_RTL,12332,38,2024-01-13 07:04:40+00:00,[],https://api.github.com/licenses/mit
18,https://github.com/jfoshea/Viterbi-Decoder-in-Verilog.git,2018-03-16 02:11:36+00:00,An efficient implementation of the Viterbi decoding algorithm in Verilog,17,jfoshea/Viterbi-Decoder-in-Verilog,125450996,Verilog,Viterbi-Decoder-in-Verilog,7941,38,2024-04-06 14:09:33+00:00,"['verilog-hdl', 'viterbi-decoder', 'viterbi-algorithm', 'fpga', 'xilinx']",None
19,https://github.com/maomran/softmax.git,2018-03-05 21:58:58+00:00,Verilog implementation of Softmax function,16,maomran/softmax,123984156,Verilog,softmax,426,37,2024-04-02 04:57:14+00:00,[],https://api.github.com/licenses/apache-2.0
20,https://github.com/jdocampom/JPEG-Decoder.git,2018-03-07 22:13:44+00:00,Verilog Code for a JPEG Decoder,9,jdocampom/JPEG-Decoder,124300867,Verilog,JPEG-Decoder,157,30,2024-01-31 23:52:15+00:00,[],None
21,https://github.com/jonthomasson/Spartan-Mini-NES.git,2018-03-06 22:04:37+00:00,An FPGA based handheld NES system built around the Spartan 6 and the Spartan Mini development board.,9,jonthomasson/Spartan-Mini-NES,124144351,Verilog,Spartan-Mini-NES,2036,30,2024-03-11 15:50:56+00:00,[],None
22,https://github.com/sh-vlad/FPGA_rtime_HDR_video.git,2018-02-09 19:05:52+00:00,We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA. ,16,sh-vlad/FPGA_rtime_HDR_video,120944384,Verilog,FPGA_rtime_HDR_video,4142,30,2024-04-03 06:57:49+00:00,[],https://api.github.com/licenses/apache-2.0
23,https://github.com/desaster/c64-dodgypla.git,2018-01-29 20:15:14+00:00,Commodore 64 PLA replacement,17,desaster/c64-dodgypla,119435777,Verilog,c64-dodgypla,1082,27,2024-03-22 00:23:32+00:00,[],
24,https://github.com/uXeBoy/VGA1306.git,2018-03-12 01:35:09+00:00,VGA1306 (VGA-out for DIY Arduboys implemented on an FPGA!),8,uXeBoy/VGA1306,124817750,Verilog,VGA1306,288,27,2024-03-12 12:05:49+00:00,[],https://api.github.com/licenses/gpl-3.0
25,https://github.com/gtjennings1/UPDuino-OV7670-Camera.git,2018-02-01 18:17:18+00:00,Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module,6,gtjennings1/UPDuino-OV7670-Camera,119874795,Verilog,UPDuino-OV7670-Camera,5807,20,2024-04-10 07:34:29+00:00,[],None
26,https://github.com/go4retro/Nu6509.git,2018-02-20 23:55:20+00:00,Emulate a 6509 with a 6502,3,go4retro/Nu6509,122271920,Verilog,Nu6509,14803,20,2024-03-07 17:27:01+00:00,[],https://api.github.com/licenses/mit
27,https://github.com/amungo/nut2nt.git,2018-02-24 12:50:41+00:00,NUT2NT+ hardware and gateware sources,15,amungo/nut2nt,122740090,Verilog,nut2nt,9844,19,2024-01-17 11:46:03+00:00,[],None
28,https://github.com/txstate-pcarch-blue/CPU.git,2018-03-17 03:07:19+00:00,"CS3339 Computer Architecture class project - 5 stage MIPS-like processor with forwarding, hazard control, no exception handling.",8,txstate-pcarch-blue/CPU,125592111,Verilog,CPU,5558,19,2024-03-27 14:09:31+00:00,"['myhdl', 'verilog', 'python', 'mips-simulator']",https://api.github.com/licenses/gpl-3.0
29,https://github.com/nqHITSZ/Systolic-Array.git,2018-02-12 12:10:30+00:00,course design,2,nqHITSZ/Systolic-Array,121242393,Verilog,Systolic-Array,7492,19,2023-12-27 08:13:13+00:00,[],None
30,https://github.com/ZipCPU/arrowzip.git,2018-02-19 15:05:46+00:00,A ZipCPU based demonstration of the MAX1000 FPGA board,5,ZipCPU/arrowzip,122079025,Verilog,arrowzip,1009,19,2023-08-23 07:01:47+00:00,[],None
31,https://github.com/MightyDevices/DSITx.git,2018-02-20 10:37:56+00:00,FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen display,7,MightyDevices/DSITx,122184933,Verilog,DSITx,549,18,2023-07-30 05:37:07+00:00,[],https://api.github.com/licenses/mit
32,https://github.com/Digilent/Arty-A7-35-XADC.git,2018-02-01 19:23:05+00:00,,4,Digilent/Arty-A7-35-XADC,119882216,Verilog,Arty-A7-35-XADC,61,17,2023-08-27 03:37:31+00:00,[],None
33,https://github.com/YosysHQ/yosys-tests.git,2018-02-26 12:01:01+00:00,Collection of test cases for Yosys,7,YosysHQ/yosys-tests,122963789,Verilog,yosys-tests,4337,17,2024-01-19 17:57:12+00:00,[],None
34,https://github.com/synxlin/mips-cpu.git,2018-03-11 22:01:50+00:00,The Verilog implementation of five-stage-pipelined MIPS CPU (Classic RISC pipeline),0,synxlin/mips-cpu,124803629,Verilog,mips-cpu,189,17,2024-04-10 18:17:27+00:00,[],https://api.github.com/licenses/mit
35,https://github.com/govindjeevan/Weighted-Round-Robin-Arbiter.git,2018-03-10 11:02:20+00:00,Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components,2,govindjeevan/Weighted-Round-Robin-Arbiter,124647558,Verilog,Weighted-Round-Robin-Arbiter,428,16,2024-04-11 06:23:07+00:00,[],None
36,https://github.com/azonenberg/protohdl.git,2018-01-18 19:19:29+00:00,Streaming FPGA/ASIC code generator for Google Protocol Buffers.,2,azonenberg/protohdl,118027048,Verilog,protohdl,28,15,2024-02-15 01:21:36+00:00,[],https://api.github.com/licenses/bsd-3-clause
37,https://github.com/suhasr1991/Convolutional-Neural-Network-hardware-using-Verilog.git,2018-03-05 05:00:20+00:00,"A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. This layer takes input from a memory. A MATLAB script was created to get the floating point inputs and convert it to 7 bit signed binary output. This was done for inputs as well as the weights in these two layers. Sigmoid case statement was also implemented in verilog to get the sigmoid values for intermediate outputs in a layer. This design was simulated and synthesized at 50 MHz on Quartus Prime 17.0. The FPGA family was Cyclone V. Total logic elements used were 724, total bits used 121856(only 50% use of memory). ",6,suhasr1991/Convolutional-Neural-Network-hardware-using-Verilog,123866943,Verilog,Convolutional-Neural-Network-hardware-using-Verilog,291,15,2024-04-01 03:53:54+00:00,[],None
38,https://github.com/watz0n/arty_xjtag.git,2018-03-06 11:57:55+00:00,Xilinx JTAG Toolchain on Digilent Arty board,5,watz0n/arty_xjtag,124071857,Verilog,arty_xjtag,26,15,2024-03-31 08:51:46+00:00,[],https://api.github.com/licenses/mit
39,https://github.com/ChenJianyunp/Posit32-2-exact-multiply-accumulator.git,2018-01-27 09:37:29+00:00,This is a hardware implementation of exact multiply accumulator for  32-bit posit number with es=2,4,ChenJianyunp/Posit32-2-exact-multiply-accumulator,119151282,Verilog,Posit32-2-exact-multiply-accumulator,12,15,2023-12-26 12:41:31+00:00,[],None
40,https://github.com/zhujingyang520/vlsi_project.git,2018-03-11 06:27:44+00:00,The template for VLSI project,18,zhujingyang520/vlsi_project,124729786,Verilog,vlsi_project,5553,14,2024-04-02 14:18:08+00:00,[],None
41,https://github.com/overlogged/sky-machine.git,2018-01-30 14:24:23+00:00,An untyped lambda calculus machine designed in FPGA.,1,overlogged/sky-machine,119546745,Verilog,sky-machine,118,14,2023-07-27 05:48:13+00:00,[],None
42,https://github.com/OpenBanboo/High-Performance-ALU.git,2018-01-26 21:57:41+00:00,RTL Design and Implementation of High Performance Algorithm Logic Units,2,OpenBanboo/High-Performance-ALU,119107706,Verilog,High-Performance-ALU,1238,13,2023-07-31 02:59:35+00:00,"['computer', 'arithmetic', 'algorithm', 'alu']",https://api.github.com/licenses/mit
43,https://github.com/gtjennings1/JPEG_Encoder.git,2018-02-22 16:21:35+00:00,,5,gtjennings1/JPEG_Encoder,122503496,Verilog,JPEG_Encoder,35089,13,2023-11-15 13:44:46+00:00,[],None
44,https://github.com/westonb/cute-qcw.git,2018-01-31 22:45:44+00:00,A compact qcw tesla coil system,2,westonb/cute-qcw,119753247,Verilog,cute-qcw,2765,12,2023-12-02 20:26:20+00:00,[],None
45,https://github.com/ChrisPVille/jtaglet.git,2018-01-12 23:07:51+00:00,Easy-to-use JTAG TAP and Debug Controller core written in Verilog,7,ChrisPVille/jtaglet,117296368,Verilog,jtaglet,15,12,2024-02-02 06:13:47+00:00,"['jtag', 'verilog', 'tap']",https://api.github.com/licenses/apache-2.0
46,https://github.com/Starrynightzyq/Traffic-lights-ce.git,2018-01-06 10:16:53+00:00,基于FPGA的交通灯,1,Starrynightzyq/Traffic-lights-ce,116473298,Verilog,Traffic-lights-ce,1233,12,2024-04-11 14:45:03+00:00,[],https://api.github.com/licenses/gpl-3.0
47,https://github.com/Shashi18/I2C-Verilog.git,2018-02-16 15:55:53+00:00,Verilog Code for I2C Protocol,3,Shashi18/I2C-Verilog,121769335,Verilog,I2C-Verilog,13,12,2024-03-25 14:01:22+00:00,[],None
48,https://github.com/woshiyyya/RISCV-CPU.git,2018-01-11 05:17:36+00:00,Write a CPU from scratch!  (5-stage pipeline & 2-way-cache),2,woshiyyya/RISCV-CPU,117053577,Verilog,RISCV-CPU,1613,11,2024-03-21 13:41:52+00:00,['write'],None
49,https://github.com/PR77/A500_ACCEL_RAM_IDE-Rev-1.git,2018-02-18 21:37:19+00:00,"Initial design attempt for Amiga 500 in socket 68000 Accelerator, FastRAM and IDE Interface",2,PR77/A500_ACCEL_RAM_IDE-Rev-1,121993028,Verilog,A500_ACCEL_RAM_IDE-Rev-1,5769,11,2023-06-30 15:00:18+00:00,"['amiga', 'accelerator', 'fastram', 'cpld', 'mc68000']",https://api.github.com/licenses/gpl-3.0
50,https://github.com/pulp-platform/jtag_pulp.git,2018-01-24 12:51:28+00:00,,10,pulp-platform/jtag_pulp,118765017,Verilog,jtag_pulp,34,11,2024-02-02 09:03:20+00:00,[],
51,https://github.com/google/yaricv32.git,2018-01-08 17:08:36+00:00,,10,google/yaricv32,116704972,Verilog,yaricv32,32,10,2023-01-28 00:20:47+00:00,[],https://api.github.com/licenses/apache-2.0
52,https://github.com/lab11/uSDR.git,2018-02-19 22:00:49+00:00,"A low-power, low-cost, highly-portable software defined radio platform.",3,lab11/uSDR,122125962,Verilog,uSDR,557326,10,2023-10-08 09:27:17+00:00,[],https://api.github.com/licenses/mit
53,https://github.com/hoglet67/Ice40LogicSniffer.git,2018-02-09 12:57:34+00:00,BlackIce port of the Open Bench Logic Sniffer,3,hoglet67/Ice40LogicSniffer,120905844,Verilog,Ice40LogicSniffer,79,10,2023-10-06 01:28:03+00:00,[],None
54,https://github.com/mmicko/workshop_badge.git,2018-02-10 14:15:37+00:00,Proposal for FPGA workshop badge for Hackaday Belgrade 2018,2,mmicko/workshop_badge,121021251,Verilog,workshop_badge,576,9,2019-03-20 10:19:44+00:00,"['fpga', 'workshop-materials', 'hackaday']",None
55,https://github.com/dillonhuff/TinyCPU.git,2018-03-11 04:49:37+00:00,Educational Verilog CPU Implementations of a Tiny Instruction Set,0,dillonhuff/TinyCPU,124724164,Verilog,TinyCPU,216,9,2023-11-13 13:42:50+00:00,[],None
56,https://github.com/ZipCPU/tinyzip.git,2018-02-19 15:31:09+00:00,A ZipCPU based demonstration for the TinyFPGA BX board,5,ZipCPU/tinyzip,122082103,Verilog,tinyzip,530,9,2020-05-04 05:47:02+00:00,[],None
57,https://github.com/stargate-team/stargate.git,2018-03-16 15:00:30+00:00,StarGate is a programming and runtime framework for enabing easy and efficient deployment of various accerators.,2,stargate-team/stargate,125531440,Verilog,stargate,13882,9,2019-07-25 02:23:30+00:00,[],https://api.github.com/licenses/apache-2.0
58,https://github.com/aignacio/iir_filter.git,2018-01-11 01:24:32+00:00,IIR Lowpass Filter,5,aignacio/iir_filter,117032809,Verilog,iir_filter,23817,9,2024-01-11 07:10:42+00:00,[],None
59,https://github.com/WanQiyang/mips-cpu.git,2018-01-27 02:46:15+00:00,UCAS 2017秋 计算机体系结构实验 MIPS流水线CPU,2,WanQiyang/mips-cpu,119126104,Verilog,mips-cpu,4447,9,2023-07-23 12:34:53+00:00,[],https://api.github.com/licenses/apache-2.0
60,https://github.com/akash10295/VLSI-Design-FrontEnd-plus-BackEnd.git,2018-01-17 22:27:24+00:00,,0,akash10295/VLSI-Design-FrontEnd-plus-BackEnd,117900380,Verilog,VLSI-Design-FrontEnd-plus-BackEnd,2909,9,2024-03-31 07:03:38+00:00,[],None
61,https://github.com/jinyier/NetA.git,2018-02-22 22:20:44+00:00,,4,jinyier/NetA,122542301,Verilog,NetA,16717,8,2023-11-01 18:43:12+00:00,[],None
62,https://github.com/mrehkopf/n64rgb-1.git,2018-01-22 16:03:40+00:00,Everything around N64 and RGB,16,mrehkopf/n64rgb-1,118480210,Verilog,n64rgb-1,14452,8,2024-01-04 00:13:45+00:00,[],https://api.github.com/licenses/gpl-3.0
63,https://github.com/aleek/mc68851.git,2018-02-26 22:04:33+00:00,Verilog implementation of MC68851 Memory Management Unit,2,aleek/mc68851,123036818,Verilog,mc68851,4,8,2023-09-18 18:48:25+00:00,[],https://api.github.com/licenses/bsd-2-clause
64,https://github.com/0x2fed/FPGA-GroestlCoin-Miner.git,2018-02-11 03:06:00+00:00,An Open Source FPGA GroestlCoin Miner,13,0x2fed/FPGA-GroestlCoin-Miner,121078394,Verilog,FPGA-GroestlCoin-Miner,27,8,2023-07-17 21:55:34+00:00,[],None
65,https://github.com/SYZYGYfpga/brain-sample-hdl.git,2018-02-09 03:27:43+00:00,A repository used to store and maintain the HDL for the samples included with the Brain-1,4,SYZYGYfpga/brain-sample-hdl,120851390,Verilog,brain-sample-hdl,51,8,2023-12-03 11:26:15+00:00,[],https://api.github.com/licenses/mit
66,https://github.com/jacketizer/am2900-verilog.git,2018-01-17 22:58:15+00:00,The Am2900 Family IC's implemented in Verilog,1,jacketizer/am2900-verilog,117902949,Verilog,am2900-verilog,7,7,2024-03-22 02:39:31+00:00,[],None
67,https://github.com/marco1337/HEVC-DCT.git,2018-02-16 05:14:08+00:00,Code for thesis about DCT and IDCT block of an HEVC decoder and encoder. Done in Verilog using Quartus software from Altera.,6,marco1337/HEVC-DCT,121717246,Verilog,HEVC-DCT,54065,7,2023-09-17 01:44:32+00:00,[],None
68,https://github.com/BXYMartin/MIPS-CPU.git,2018-01-25 10:01:08+00:00,Xilinx Project for MIPS CPU,0,BXYMartin/MIPS-CPU,118895561,Verilog,MIPS-CPU,5693,7,2023-05-08 17:14:51+00:00,[],https://api.github.com/licenses/gpl-3.0
69,https://github.com/mmicko/s100fpga.git,2018-02-23 18:08:50+00:00,Altair and other S-100 bus machines on FPGA,1,mmicko/s100fpga,122656066,Verilog,s100fpga,2412,7,2023-04-24 20:22:25+00:00,[],None
70,https://github.com/bryonkucharski/FPGA-ultrasonic-radar.git,2018-01-07 16:50:32+00:00,Verilog implementation of a ultrasonic radar,1,bryonkucharski/FPGA-ultrasonic-radar,116582430,Verilog,FPGA-ultrasonic-radar,537,7,2021-08-17 15:20:42+00:00,[],None
71,https://github.com/Haleski47/RTL-Implementation-of-Two-Layer-CNN.git,2018-03-08 07:15:36+00:00,"MyDesign.v contains the main design which was designed and then, synthesized.",4,Haleski47/RTL-Implementation-of-Two-Layer-CNN,124352446,Verilog,RTL-Implementation-of-Two-Layer-CNN,6852,6,2024-03-16 16:50:38+00:00,[],https://api.github.com/licenses/agpl-3.0
72,https://github.com/muweilin/emmc_test.git,2018-01-23 08:20:23+00:00,,6,muweilin/emmc_test,118579912,Verilog,emmc_test,15504,6,2024-03-19 10:15:33+00:00,[],None
73,https://github.com/chiphackers/AtomFPU.git,2018-03-09 12:04:26+00:00,IEEE-754 Single Precision Floating Point Unit,2,chiphackers/AtomFPU,124535434,Verilog,AtomFPU,14,6,2023-03-30 14:09:30+00:00,[],None
74,https://github.com/nickschiffer/parallel_unsigned_integer_multiplier.git,2018-03-09 23:41:11+00:00,Xilinx Vivado Project,1,nickschiffer/parallel_unsigned_integer_multiplier,124604849,Verilog,parallel_unsigned_integer_multiplier,2868,6,2022-10-27 23:34:58+00:00,"['verilog', 'vivado', 'fpga', 'nexys4ddr']",https://api.github.com/licenses/mit
75,https://github.com/2122aaor/shakti_custom.git,2018-01-17 04:25:29+00:00,testbed for modifications on the family of RISCV processors under the shakti_public bitbucket repository ,5,2122aaor/shakti_custom,117783692,Verilog,shakti_custom,37227,6,2022-06-22 00:06:39+00:00,[],None
76,https://github.com/secworks/cbc.git,2018-01-26 11:45:53+00:00,CBC block cipher mode of operation for AES.,4,secworks/cbc,119045582,Verilog,cbc,35,6,2023-12-05 11:35:27+00:00,[],https://api.github.com/licenses/bsd-2-clause
77,https://github.com/bwyogatama/OCR-for-Handwritten-Mathematical-Expressions-Using-FPGA.git,2018-01-29 03:27:17+00:00,,4,bwyogatama/OCR-for-Handwritten-Mathematical-Expressions-Using-FPGA,119326560,Verilog,OCR-for-Handwritten-Mathematical-Expressions-Using-FPGA,265,6,2023-10-12 17:04:58+00:00,[],None
78,https://github.com/jatinmandav/Verilog-HDL.git,2018-02-06 10:27:25+00:00,Programs based on Verilog - Hardware Description Language,0,jatinmandav/Verilog-HDL,120438608,Verilog,Verilog-HDL,23,6,2023-06-12 06:58:54+00:00,[],None
79,https://github.com/thejokerlol/AXI_APB_Bridge.git,2018-03-07 16:09:59+00:00,Started a new repo for AXI to APB bridge,0,thejokerlol/AXI_APB_Bridge,124261138,Verilog,AXI_APB_Bridge,85,6,2023-11-30 06:34:39+00:00,[],None
80,https://github.com/SergejShatilov/sdfm.git,2018-01-12 16:31:22+00:00,sigma-delta demodulator (verilog),1,SergejShatilov/sdfm,117263889,Verilog,sdfm,51,6,2023-09-25 02:25:20+00:00,[],None
81,https://github.com/ahegazy/HDL.git,2018-02-03 21:07:40+00:00,"This repository contains scripts that I create through my digital design course in Verilog, VHDL, SystemVerilog etc..",2,ahegazy/HDL,120129768,Verilog,HDL,214,6,2023-07-25 08:05:45+00:00,"['hdl', 'vhdl', 'verilog', 'systemverilog', 'digitaldesign']",None
82,https://github.com/randysuen/heap_sorting.git,2018-01-17 06:49:57+00:00,this is a heap sorting RTL module in verilog,1,randysuen/heap_sorting,117796784,Verilog,heap_sorting,1565,5,2023-12-12 06:46:18+00:00,"['heapsort-algorithm', 'verilog', 'fpga']",None
83,https://github.com/hdmmY/MIPS-CPU.git,2018-03-12 06:36:35+00:00,MIPS五段流水CPU设计实验 -- 华科组原课设,1,hdmmY/MIPS-CPU,124844461,Verilog,MIPS-CPU,255,5,2023-11-02 07:10:20+00:00,[],https://api.github.com/licenses/mit
84,https://github.com/alaattinyilmaz/vending-machine.git,2018-01-10 12:21:36+00:00,Vending Machine implementation on FPGA.,0,alaattinyilmaz/vending-machine,116954149,Verilog,vending-machine,202,5,2023-09-13 23:40:05+00:00,"['vending-machine', 'fpga', 'verilog', 'vhdl', 'finite-state-machine']",None
85,https://github.com/Martins3/MIPS-5.git,2018-03-14 07:31:49+00:00,MIPS 五段流水重定向中断动态分支预测 CPU,2,Martins3/MIPS-5,125173085,Verilog,MIPS-5,37424,5,2024-03-05 16:34:39+00:00,[],None
86,https://github.com/TianheYu/SMEM_Fully_Pipelined_Design.git,2018-01-30 19:13:26+00:00,"SMEM++, A Fully Pipelined and Time-Multiplexed SMEM Seeding Accelerator for Genome Sequencing",3,TianheYu/SMEM_Fully_Pipelined_Design,119582084,Verilog,SMEM_Fully_Pipelined_Design,447,5,2023-10-23 09:39:24+00:00,[],None
87,https://github.com/chiphackers/AtomRV32.git,2018-03-06 12:33:11+00:00,AtomRV32 is a 32bit CPU based on RISC-V instruction set architecture.,0,chiphackers/AtomRV32,124075815,Verilog,AtomRV32,87,5,2022-07-30 12:59:27+00:00,[],https://api.github.com/licenses/isc
88,https://github.com/META-DREAMER/Qwik-e-Classifier.git,2018-01-09 20:15:54+00:00,Realtime Object Classification using Custom AI Hardware Accelerator ,2,META-DREAMER/Qwik-e-Classifier,116866011,Verilog,Qwik-e-Classifier,97081,5,2021-07-29 05:23:16+00:00,[],https://api.github.com/licenses/mit
89,https://github.com/TeamHarekaze/HarekazeCTF2018-problems.git,2018-02-11 09:07:27+00:00,Harekaze CTF 2018 problems,2,TeamHarekaze/HarekazeCTF2018-problems,121105561,Verilog,HarekazeCTF2018-problems,3031,5,2021-03-25 08:46:25+00:00,[],https://api.github.com/licenses/gpl-3.0
90,https://github.com/khandelwalkshitij/computer-architecture-lab.git,2018-02-28 20:41:24+00:00,"Lab Work for CS F342 (Computer Architecture) course, BITS Pilani",0,khandelwalkshitij/computer-architecture-lab,123339956,Verilog,computer-architecture-lab,4951,4,2022-08-27 06:56:01+00:00,[],https://api.github.com/licenses/mit
91,https://github.com/EKarton/Pacman-on-FPGA.git,2018-03-13 02:49:45+00:00,CSC 258 Final Project: Pacman on an FPGA with Verilog,2,EKarton/Pacman-on-FPGA,124982712,Verilog,Pacman-on-FPGA,51852,4,2022-10-27 14:19:23+00:00,"['pacman', 'verilog', 'fpga']",https://api.github.com/licenses/mit
92,https://github.com/armitag8/ASIC_Notepad--.git,2018-03-10 17:26:02+00:00,An hardware-based text-editor with minimal features and direct VGA output.,3,armitag8/ASIC_Notepad--,124679641,Verilog,ASIC_Notepad--,230,4,2023-05-30 19:19:49+00:00,"['cscb58', 'csc214', 'asic', 'text-editor']",None
93,https://github.com/brandon-t-nguyen/lc3-hw.git,2018-02-10 06:21:50+00:00,Hardware implementation of Yale Patt's LC-3 educational ISA,0,brandon-t-nguyen/lc3-hw,120990588,Verilog,lc3-hw,97,4,2024-04-05 11:35:41+00:00,[],None
94,https://github.com/rwmjones/icestorm-flash-leds.git,2018-03-17 11:17:00+00:00,"""Hello world"" example using iCE40-HX8K FPGA and Project IceStorm",0,rwmjones/icestorm-flash-leds,125621740,Verilog,icestorm-flash-leds,1,4,2021-05-19 09:15:07+00:00,[],None
95,https://github.com/mera-desh-mahan/vedicMultiplier.git,2018-01-18 04:17:39+00:00,This project implements a hardware design of a high speed Multiplier using techniques of Vedic Mathematics that improves the overall performance of any arithmetic unit. ,4,mera-desh-mahan/vedicMultiplier,117931499,Verilog,vedicMultiplier,6,4,2023-12-07 02:10:06+00:00,[],None
96,https://github.com/www-asics-ws/mpac.git,2018-03-09 14:39:13+00:00,Multi Protocol Audio Controller ,4,www-asics-ws/mpac,124552136,Verilog,mpac,2846,4,2020-01-08 19:03:43+00:00,[],
97,https://github.com/EECS150/fpga_labs_sp18.git,2018-01-23 16:40:34+00:00,"FPGA lab skeleton code for EECS151/251A, Spring 2018",1,EECS150/fpga_labs_sp18,118638687,Verilog,fpga_labs_sp18,4245,4,2023-01-28 13:18:00+00:00,[],None
98,https://github.com/bikerglen/arty-robot-arm-ping-pong-balls.git,2018-01-26 20:29:45+00:00,,1,bikerglen/arty-robot-arm-ping-pong-balls,119099946,Verilog,arty-robot-arm-ping-pong-balls,25,4,2022-04-28 22:45:30+00:00,[],None
99,https://github.com/djrmlrfs/cpu-rsicv.git,2018-01-11 01:20:47+00:00,,1,djrmlrfs/cpu-rsicv,117032454,Verilog,cpu-rsicv,12,4,2023-05-25 07:49:12+00:00,[],None
100,https://github.com/Raamakrishnan/minuteCore.git,2018-01-18 07:01:52+00:00,A basic 5-stage pipelined RV32I core in Verilog,0,Raamakrishnan/minuteCore,117945452,Verilog,minuteCore,85,4,2022-07-24 08:15:51+00:00,[],None
101,https://github.com/ataradov/max10_bb.git,2018-01-12 03:22:34+00:00,Altera MAX 10 Breakout Board,2,ataradov/max10_bb,117186919,Verilog,max10_bb,145,4,2021-11-13 01:16:12+00:00,[],None
102,https://github.com/pankajk1997/1x3_Router.git,2018-01-06 11:37:26+00:00,A secure 1x3 mini Router designed in Verilog,2,pankajk1997/1x3_Router,116478018,Verilog,1x3_Router,20,4,2024-02-01 07:32:57+00:00,[],https://api.github.com/licenses/gpl-3.0
103,https://github.com/poweihuang17/opensparc_riscv.git,2018-01-09 16:55:07+00:00,porting opensparc t2 to risc-v. Change its front end from sparc to rv64.,0,poweihuang17/opensparc_riscv,116844237,Verilog,opensparc_riscv,380,4,2024-03-08 07:27:39+00:00,[],None
104,https://github.com/dmf444/CSCB58-Final_Project.git,2018-03-10 23:08:04+00:00,A (sucessful) attempt at a making guitar hero for a DE2-115 board,1,dmf444/CSCB58-Final_Project,124706126,Verilog,CSCB58-Final_Project,123,4,2022-06-01 05:59:54+00:00,"['guitar-hero', 'vga', 'altera', 'cscb58', 'verilog']",None
105,https://github.com/asimahsan1990/Lenet_Accelerator.git,2018-01-23 15:52:00+00:00,,12,asimahsan1990/Lenet_Accelerator,118632426,Verilog,Lenet_Accelerator,115541,3,2023-10-05 10:54:30+00:00,[],None
106,https://github.com/solderneer/artemis.git,2018-02-23 02:01:23+00:00,"An Verilog implementation of a 16 bit processor, codenamed Artemis",2,solderneer/artemis,122560566,Verilog,artemis,1583,3,2021-09-16 10:24:00+00:00,[],https://api.github.com/licenses/mit
107,https://github.com/himanshu520/MonoPong.git,2018-02-23 19:11:59+00:00,FPGA based single player game,1,himanshu520/MonoPong,122662257,Verilog,MonoPong,2322,3,2022-12-17 11:05:44+00:00,"['fpga', 'mono-pong-game', 'verilog-project', 'zybo-board', 'xilinx-fpga', 'xilinx-vivado']",https://api.github.com/licenses/mit
108,https://github.com/ryutakashino/MtxMul8_DigilentLinux_on_ZYBO.git,2018-01-06 15:20:07+00:00,8x8の行列積をFPGAで解く,0,ryutakashino/MtxMul8_DigilentLinux_on_ZYBO,116493102,Verilog,MtxMul8_DigilentLinux_on_ZYBO,832,3,2022-07-26 01:08:47+00:00,[],None
109,https://github.com/atomminer/Nist5-hls.git,2018-02-20 13:56:40+00:00,Nist5 Coin Algo for AtomMiner FPGA Miner,3,atomminer/Nist5-hls,122205050,Verilog,Nist5-hls,205,3,2023-12-05 11:31:16+00:00,[],https://api.github.com/licenses/apache-2.0
110,https://github.com/yzy0704YZY/MIPS32-CPU-with-L1Cache-Design.git,2018-02-19 18:07:02+00:00,,1,yzy0704YZY/MIPS32-CPU-with-L1Cache-Design,122101052,Verilog,MIPS32-CPU-with-L1Cache-Design,198,3,2022-07-23 12:00:40+00:00,"['mips32', 'cpu', 'processor', 'cache', 'rtl', 'verilog']",None
111,https://github.com/arunimasingh/MicroprocessorFpga.git,2018-03-06 20:58:58+00:00,"Design and implementation of customizable 16- bit microprocessor using , Zybo Zynq-7000 ARM/FPGA SoC Trainer Board",0,arunimasingh/MicroprocessorFpga,124137723,Verilog,MicroprocessorFpga,17,3,2020-06-29 17:05:01+00:00,[],None
112,https://github.com/mahershaikh1/Single_Cycle_Datapath_Verilog.git,2018-03-02 05:09:09+00:00,Verilog Implementation of a Single Cycle Datapath ,0,mahershaikh1/Single_Cycle_Datapath_Verilog,123533085,Verilog,Single_Cycle_Datapath_Verilog,6,3,2024-03-13 11:35:42+00:00,[],None
113,https://github.com/tedyapo/TinyFPGA-game-console.git,2018-02-03 14:52:18+00:00,VGA game console for use with TinyFPGA A-series modules,0,tedyapo/TinyFPGA-game-console,120100339,Verilog,TinyFPGA-game-console,125,3,2022-10-29 09:24:39+00:00,[],https://api.github.com/licenses/mit
114,https://github.com/matthiasbock/ice40up5k-playground.git,2018-02-06 16:02:00+00:00,Playing around with Lattice iCE40UP5K-B-EVN and iCEstorm,0,matthiasbock/ice40up5k-playground,120483935,Verilog,ice40up5k-playground,20,3,2022-05-16 08:12:35+00:00,[],https://api.github.com/licenses/gpl-3.0
115,https://github.com/JoshuaEbenezer/verilog-hdl.git,2018-02-11 16:43:57+00:00,Smorgasbord of HDL codes,0,JoshuaEbenezer/verilog-hdl,121144112,Verilog,verilog-hdl,19,3,2022-02-26 23:18:54+00:00,"['verilog', 'hdl', 'digital-circuits']",None
116,https://github.com/bakhshalipour/Blokus-on-FPGA.git,2018-02-03 15:20:11+00:00,FPGA-based implementation of Blokus game,0,bakhshalipour/Blokus-on-FPGA,120102608,Verilog,Blokus-on-FPGA,18,3,2022-02-18 00:36:25+00:00,[],None
117,https://github.com/digitalinvitro/EasyComp_PDP-11.git,2018-02-10 18:15:06+00:00,FPGA implementation of PDP-11 computer,0,digitalinvitro/EasyComp_PDP-11,121041165,Verilog,EasyComp_PDP-11,331,3,2023-10-20 12:07:20+00:00,[],https://api.github.com/licenses/mit
118,https://github.com/camelop/lr_riscv_cpu.git,2018-01-11 07:48:28+00:00,2017 SJTU SYSTEM project (RISCV-CPU with base inst),1,camelop/lr_riscv_cpu,117067702,Verilog,lr_riscv_cpu,14395,3,2024-04-08 02:49:02+00:00,[],None
119,https://github.com/dillonhuff/CGRA_partial_eval.git,2018-01-15 22:12:58+00:00,,0,dillonhuff/CGRA_partial_eval,117600929,Verilog,CGRA_partial_eval,16292,3,2023-02-04 03:34:43+00:00,[],None
120,https://github.com/Kasrahmani/DiffuseIt.git,2018-03-11 22:26:23+00:00,An interactive game designed in verilog,0,Kasrahmani/DiffuseIt,124805461,Verilog,DiffuseIt,100,3,2022-05-20 06:58:00+00:00,[],None
121,https://github.com/mjoldfield/ice40-blinky.git,2018-02-27 20:30:52+00:00,Simple blinkenlights projects for iCE40 FPGA demo boards,0,mjoldfield/ice40-blinky,123184683,Verilog,ice40-blinky,12,3,2024-01-30 08:48:06+00:00,[],None
122,https://github.com/bakhshalipour/Hazard-Detector.git,2018-02-03 17:42:08+00:00,Discovering hazards in combinational logic,0,bakhshalipour/Hazard-Detector,120114474,Verilog,Hazard-Detector,38,3,2022-02-18 00:36:58+00:00,[],None
123,https://github.com/sa1f/quickshop.git,2018-03-03 16:48:38+00:00,An automated store inspired by Amazon Go,2,sa1f/quickshop,123711708,Verilog,quickshop,5721,2,2020-11-29 16:24:48+00:00,[],None
124,https://github.com/FSXAC/FPGAMandelbrot.git,2018-02-02 23:49:06+00:00,Mandelbrot set implemented on the DE1-SoC FPGA,0,FSXAC/FPGAMandelbrot,120043621,Verilog,FPGAMandelbrot,351,2,2023-05-07 10:37:51+00:00,"['fpga', 'verilog', 'graphics']",https://api.github.com/licenses/gpl-3.0
125,https://github.com/hackerspacesv/LedMatrixDriver.git,2018-02-12 03:04:55+00:00,LED Matrix Driver for the Lattice ICE40 FPGA,1,hackerspacesv/LedMatrixDriver,121193326,Verilog,LedMatrixDriver,297,2,2020-12-10 13:08:24+00:00,[],https://api.github.com/licenses/gpl-3.0
126,https://github.com/DOOKNET/AM.git,2018-01-19 20:34:13+00:00,AM调制解调的FPGA实现,0,DOOKNET/AM,118175582,Verilog,AM,28065,2,2023-08-07 08:32:23+00:00,[],None
127,https://github.com/MMSaiKiran/Major_Project.git,2018-02-25 18:11:13+00:00,Vehicle Motion control Mechanism using FPGA,1,MMSaiKiran/Major_Project,122862244,Verilog,Major_Project,16,2,2023-08-18 08:41:42+00:00,[],None
128,https://github.com/hotseklots/ChristmasLights.git,2018-01-10 17:57:03+00:00,,0,hotseklots/ChristmasLights,116992012,Verilog,ChristmasLights,3405,2,2018-07-08 08:55:26+00:00,[],https://api.github.com/licenses/gpl-3.0
129,https://github.com/harshitk11/Logic-Encryption.git,2018-03-17 13:57:01+00:00,,0,harshitk11/Logic-Encryption,125634399,Verilog,Logic-Encryption,28565,2,2022-11-01 19:05:43+00:00,[],None
130,https://github.com/balmerdx/asm18.git,2018-01-19 13:31:20+00:00,18 bit processor. Designed for Cyclone IV,1,balmerdx/asm18,118128601,Verilog,asm18,170,2,2020-02-24 23:27:44+00:00,[],None
131,https://github.com/ucasfl/mips_cpu.git,2018-03-07 04:46:46+00:00,Mips five stage pipeline CPU,2,ucasfl/mips_cpu,124180522,Verilog,mips_cpu,25,2,2021-10-11 01:09:36+00:00,[],https://api.github.com/licenses/mit
132,https://github.com/jdocampom/PWM.git,2018-03-07 21:12:12+00:00,Verilog code for PWM Generator,1,jdocampom/PWM,124295057,Verilog,PWM,781,2,2022-01-03 22:45:38+00:00,[],None
133,https://github.com/anupkumar-siuc/ROM-Memory-Design-Using-Verilog.git,2018-01-23 06:57:34+00:00,"Designing a ROM block (i.e., a sequential circuit) that can perform different mathematical function.",0,anupkumar-siuc/ROM-Memory-Design-Using-Verilog,118570870,Verilog,ROM-Memory-Design-Using-Verilog,175,2,2022-02-09 16:29:12+00:00,[],None
134,https://github.com/iwatake2222/ZYBO_Portable_Mandelbrot.git,2018-03-08 06:35:05+00:00,Portable Mandelbrot Set with ZYBO (Zynq),1,iwatake2222/ZYBO_Portable_Mandelbrot,124348004,Verilog,ZYBO_Portable_Mandelbrot,282634,2,2023-04-02 00:53:51+00:00,[],None
135,https://github.com/sanketny8/Pipelined_Processer_RISC_32_Verilog.git,2018-01-22 14:52:37+00:00,Pipelined version of Single Cycle Processor.,0,sanketny8/Pipelined_Processer_RISC_32_Verilog,118471087,Verilog,Pipelined_Processer_RISC_32_Verilog,788,2,2022-07-05 11:29:46+00:00,"['pipeline', 'processing', 'verilog', 'simplerisc', 'icarus-verilog']",None
136,https://github.com/SagarShah77/Implementing-a-64-bit-Signed-Binary-Multiplier-Divider-Circuit.git,2018-02-14 00:00:38+00:00,First verilog project.,0,SagarShah77/Implementing-a-64-bit-Signed-Binary-Multiplier-Divider-Circuit,121451410,Verilog,Implementing-a-64-bit-Signed-Binary-Multiplier-Divider-Circuit,912,2,2022-10-27 23:42:27+00:00,"['verilog', 'vhdl']",None
137,https://github.com/HarborYuan/MIPS-pipeline-CPU.git,2018-02-28 14:55:54+00:00,It's just a homework.,0,HarborYuan/MIPS-pipeline-CPU,123299865,Verilog,MIPS-pipeline-CPU,2964,2,2019-03-07 15:17:23+00:00,[],https://api.github.com/licenses/mit
138,https://github.com/wtfuzz/c5g.git,2018-03-03 02:01:41+00:00,FuseSoC c5g OpenRISC board support,0,wtfuzz/c5g,123650366,Verilog,c5g,28,2,2019-05-25 18:16:23+00:00,[],None
139,https://github.com/dillonhuff/CoreIRBenchmarks.git,2018-01-24 23:35:36+00:00,A collection of larger designs to test coreir with,0,dillonhuff/CoreIRBenchmarks,118835822,Verilog,CoreIRBenchmarks,22,2,2019-12-06 15:16:38+00:00,[],None
140,https://github.com/demsp/verilog.git,2018-03-16 21:31:17+00:00,,1,demsp/verilog,125571966,Verilog,verilog,741,2,2023-09-18 22:53:55+00:00,[],None
141,https://github.com/BG4RFF/mcHFPro.git,2018-02-24 00:54:07+00:00,Standalone open-source SDR based on DDC/DUC architecture,0,BG4RFF/mcHFPro,122688486,Verilog,mcHFPro,3835,2,2023-12-19 21:13:47+00:00,[],None
142,https://github.com/knosseir/Neural-Net-Morse-Decoder.git,2018-02-19 03:59:51+00:00,Neural net Morse code decoder written for FPGA board to decode Morse pulses and display on LED screen,0,knosseir/Neural-Net-Morse-Decoder,122017079,Verilog,Neural-Net-Morse-Decoder,9359,2,2023-02-15 13:25:35+00:00,"['verilog', 'fpga']",None
143,https://github.com/agentorange96/OLLAR.git,2018-03-04 01:36:08+00:00,Open-source License Logic & Arithmetic RISC,0,agentorange96/OLLAR,123746669,Verilog,OLLAR,27,2,2018-06-01 21:50:39+00:00,[],https://api.github.com/licenses/gpl-3.0
144,https://github.com/suhasr1991/5-Stage-Pipelined-IEEE-Single-Precision-Floating-Point-Adder-Design.git,2018-03-06 18:23:36+00:00,In this project a 32 bit Floating point adder was designed using Verilog HDL. This design was pipelined to reduce the computations in a single cycle. ,1,suhasr1991/5-Stage-Pipelined-IEEE-Single-Precision-Floating-Point-Adder-Design,124120510,Verilog,5-Stage-Pipelined-IEEE-Single-Precision-Floating-Point-Adder-Design,166,2,2022-02-14 12:31:41+00:00,[],None
145,https://github.com/jeonggunlee/Advanced-Computer-Architecture.git,2018-03-06 14:34:57+00:00,,1,jeonggunlee/Advanced-Computer-Architecture,124091149,Verilog,Advanced-Computer-Architecture,12225,2,2023-03-01 14:23:07+00:00,[],None
146,https://github.com/Aktcob/Biped-Robot-control-system-by-FPGA.git,2018-03-07 03:18:27+00:00,,0,Aktcob/Biped-Robot-control-system-by-FPGA,124172428,Verilog,Biped-Robot-control-system-by-FPGA,64474,2,2021-01-30 02:22:31+00:00,[],None
147,https://github.com/jjefferson1994/Packet-Inspection-Design.git,2018-03-07 19:00:15+00:00,Deep Packet Inspection Circuit with restrictions in project rubric (Verilog),0,jjefferson1994/Packet-Inspection-Design,124280994,Verilog,Packet-Inspection-Design,341,2,2021-10-25 16:35:46+00:00,[],None
148,https://github.com/orpheeantoniadis/ultrasonic_theremin.git,2018-03-01 15:25:24+00:00,"Project for FPGA, VHDL and SoPC course at hepia",0,orpheeantoniadis/ultrasonic_theremin,123453202,Verilog,ultrasonic_theremin,17207,2,2024-04-11 21:10:17+00:00,"['hepia', 'fpga', 'vhdl', 'sopc', 'theremin', 'ultrasound']",None
149,https://github.com/zghodsi/TigerMIPS.git,2018-02-18 20:46:55+00:00,Tiger MIPS processor with write-back cache and checkpoint/roll-back hardware support,0,zghodsi/TigerMIPS,121989329,Verilog,TigerMIPS,409,2,2022-07-05 05:51:37+00:00,[],None
150,https://github.com/fabioafreitas/Processador_Nano_Verilog.git,2018-02-22 19:29:38+00:00,"Processador NANO, semelhante ao processador MIPS, para a disciplina de Circuitos Digitais.",0,fabioafreitas/Processador_Nano_Verilog,122524971,Verilog,Processador_Nano_Verilog,7374,2,2021-06-26 03:48:15+00:00,[],None
151,https://github.com/0xf3cd/fpga-game.git,2018-02-12 08:13:22+00:00,"a game using SD, MP3, VGA and Sound sensor",0,0xf3cd/fpga-game,121218600,Verilog,fpga-game,165,2,2022-01-03 13:22:39+00:00,[],None
152,https://github.com/gebob19/frequency-interpreter.git,2018-03-13 18:00:45+00:00,,1,gebob19/frequency-interpreter,125093500,Verilog,frequency-interpreter,49666,2,2021-01-05 17:05:51+00:00,[],None
153,https://github.com/nhasbun/nios_flash_spi_communication.git,2018-02-05 20:17:44+00:00,Smalll library and quartus project for data transaction between Nios II and Flash Memory S25FL256S.,2,nhasbun/nios_flash_spi_communication,120356546,Verilog,nios_flash_spi_communication,2968,2,2022-05-25 06:20:14+00:00,[],https://api.github.com/licenses/mit
154,https://github.com/sirius1242/musicbox.git,2018-02-14 04:23:20+00:00,"multi-function musicbox by verilog, based on STEP board, the homework of digital circuit experiment",0,sirius1242/musicbox,121470165,Verilog,musicbox,1992,2,2023-06-27 05:43:48+00:00,[],https://api.github.com/licenses/mit
155,https://github.com/inkwisit/Microwave_Sensor_FYP2.git,2018-03-15 11:48:24+00:00,"My final year project on subject of microwave sensors for industrial and robotics use. In an attempt to learn practical aspects of microwave theory, high frequency effects on circuit design, miniature radar and antennas we are recreating MIT Lincoln Lab synthetic aperture radar using own modules.",4,inkwisit/Microwave_Sensor_FYP2,125359448,Verilog,Microwave_Sensor_FYP2,236505,2,2024-04-10 04:47:58+00:00,[],None
156,https://github.com/nqHITSZ/Systolic_Array_FIR.git,2018-02-13 00:43:43+00:00,Implementation of a FIR filter based on Systolic Array using Verilog,1,nqHITSZ/Systolic_Array_FIR,121321049,Verilog,Systolic_Array_FIR,348,2,2023-10-15 14:55:25+00:00,[],None
157,https://github.com/piotr-wiszowaty/phram_1.git,2018-01-27 15:35:21+00:00,,0,piotr-wiszowaty/phram_1,119176706,Verilog,phram_1,1672,2,2018-10-28 23:25:14+00:00,"['verilog', 'amiga', 'kicad']",https://api.github.com/licenses/gpl-3.0
158,https://github.com/KwonL/Computer-Organization_2018.git,2018-03-14 00:53:27+00:00,2018 computer organization projects,1,KwonL/Computer-Organization_2018,125134089,Verilog,Computer-Organization_2018,8185,2,2024-03-10 12:17:48+00:00,[],None
159,https://github.com/halfmanhalftaco/ice40svga.git,2018-01-28 00:00:29+00:00,Rudimentary example of generating 800x600 SVGA on a Lattice ICE40HX4K FPGA,0,halfmanhalftaco/ice40svga,119213113,Verilog,ice40svga,14,2,2018-06-06 04:49:30+00:00,[],https://api.github.com/licenses/mit
160,https://github.com/yaspr/Lattice-iCEBlink40-LP1K.git,2018-01-17 11:39:24+00:00,Examples for the Lattice LP1K ,0,yaspr/Lattice-iCEBlink40-LP1K,117828293,Verilog,Lattice-iCEBlink40-LP1K,6,2,2023-01-02 00:43:55+00:00,[],None
161,https://github.com/ycv005/Verilog_HDL.git,2018-02-26 10:00:37+00:00,Verilog is a hardware description language used to model electronic systems. It is most commonly used in the design and verification of digital circuits at the register-transfer level of abstraction,0,ycv005/Verilog_HDL,122950076,Verilog,Verilog_HDL,7,2,2019-03-04 01:13:24+00:00,[],None
162,https://github.com/TonEnfer/Square-Wave-Generator.git,2018-01-25 07:54:59+00:00,CPLD Square Wave Generator,0,TonEnfer/Square-Wave-Generator,118881427,Verilog,Square-Wave-Generator,25266,2,2023-12-21 05:22:59+00:00,[],None
163,https://github.com/mmicko/terminal.git,2018-01-30 19:34:50+00:00,Verilog terminal and Verilator test,0,mmicko/terminal,119584483,Verilog,terminal,4,2,2022-03-18 00:08:18+00:00,[],None
164,https://github.com/levisjtu/CPP_Self_learning.git,2018-02-22 16:14:10+00:00,,0,levisjtu/CPP_Self_learning,122502591,Verilog,CPP_Self_learning,4313,2,2018-08-29 21:11:54+00:00,[],None
165,https://github.com/AutonomousRobots/locomotion.git,2018-01-31 22:56:42+00:00,code for project 1,1,AutonomousRobots/locomotion,119754255,Verilog,locomotion,117497,2,2018-03-28 16:00:12+00:00,[],None
166,https://github.com/vikrantwaje/Programmable_logic_design.git,2018-03-10 07:06:45+00:00,,0,vikrantwaje/Programmable_logic_design,124631513,Verilog,Programmable_logic_design,276006,2,2022-11-11 05:47:49+00:00,"['verilog', 'vhdl', 'fpga']",None
167,https://github.com/kn625/HashforKeyValue_FPGA.git,2018-03-13 02:20:16+00:00,"Achieve a hash function for Key-Value storage, based on FPGA",0,kn625/HashforKeyValue_FPGA,124979458,Verilog,HashforKeyValue_FPGA,41,2,2023-05-16 12:16:02+00:00,[],https://api.github.com/licenses/mit
168,https://github.com/dalek-who/ComputerConposeExperiment_code.git,2018-02-23 07:35:04+00:00,code of computer conpose experiment in UCAS,0,dalek-who/ComputerConposeExperiment_code,122588259,Verilog,ComputerConposeExperiment_code,4538,2,2022-03-31 01:13:07+00:00,[],None
169,https://github.com/develone/raspbian-pi-gen.git,2018-02-07 04:23:09+00:00,,0,develone/raspbian-pi-gen,120562453,Verilog,raspbian-pi-gen,25934,1,2021-02-04 05:21:20+00:00,[],None
170,https://github.com/XinyueWANG0826/ES.git,2018-01-09 12:31:09+00:00,Software Desing and Implementation,0,XinyueWANG0826/ES,116813603,Verilog,ES,11091,1,2018-05-30 21:00:26+00:00,[],None
171,https://github.com/RCoeurjoly/Game-of-Life.git,2018-01-20 14:53:11+00:00,Game of life in Verilog,0,RCoeurjoly/Game-of-Life,118252043,Verilog,Game-of-Life,97,1,2019-02-11 00:23:58+00:00,[],https://api.github.com/licenses/agpl-3.0
172,https://github.com/tung-lethanh6596/PCIe_DE2i-150.git,2018-03-02 02:55:42+00:00,"Verilog HDL, kernel module, driver linux",2,tung-lethanh6596/PCIe_DE2i-150,123522072,Verilog,PCIe_DE2i-150,25130,1,2019-08-09 13:50:24+00:00,[],None
173,https://github.com/joe122139/HEVC.git,2018-03-01 02:52:56+00:00,HEVC Codec,1,joe122139/HEVC,123373353,Verilog,HEVC,152,1,2019-06-24 06:53:44+00:00,[],None
174,https://github.com/DUWTLAB/Git_NumeralSys_LAB.git,2018-02-21 07:16:15+00:00,Numeral System LAB,1,DUWTLAB/Git_NumeralSys_LAB,122303998,Verilog,Git_NumeralSys_LAB,1233,1,2018-03-21 01:32:42+00:00,[],https://api.github.com/licenses/mit
175,https://github.com/M0WUT/FPGA_LCD.git,2018-01-19 13:18:16+00:00,,0,M0WUT/FPGA_LCD,118127264,Verilog,FPGA_LCD,70,1,2022-04-27 18:43:41+00:00,[],None
176,https://github.com/c64cosmin/VerilogCPU.git,2018-01-18 01:26:23+00:00,A simple 16 bit implementation of a CPU in Verilog,0,c64cosmin/VerilogCPU,117914491,Verilog,VerilogCPU,46,1,2020-09-03 02:16:14+00:00,[],None
177,https://github.com/maxislash/8CPU.git,2018-02-19 01:05:51+00:00,8-bit CPU in Verilog,2,maxislash/8CPU,122005899,Verilog,8CPU,325,1,2020-07-14 20:55:17+00:00,"['processor', 'processor-architecture', 'vivado', 'verilog', 'cpu']",https://api.github.com/licenses/gpl-3.0
178,https://github.com/mafouadm/PCI-arbiter.git,2018-01-25 21:21:08+00:00,,0,mafouadm/PCI-arbiter,118969128,Verilog,PCI-arbiter,5,1,2018-01-25 23:31:22+00:00,[],None
179,https://github.com/guidoism/escape.git,2018-01-08 12:55:52+00:00,Escape the Local Maxima,0,guidoism/escape,116676590,Verilog,escape,1440,1,2022-05-06 20:30:50+00:00,[],None
180,https://github.com/Laknath1996/UART-Implementation-on-FPGA.git,2018-01-14 05:34:58+00:00,The Universal Asynchronous Receiver -Transmitter (UART) is a hardware device utilized for asynchronous serial communication between electronic devices. It obtains each byte (8 parallel bits) of data and converts it into a series of bits which are transmitted in a sequential manner. The objective was to implement a UART using a Field Programmable Gate Array (FPGA) and achieve half -duplex communication between two such UARTs. The device was tested using the test bench and the timing diagrams were obtained successfully. ,1,Laknath1996/UART-Implementation-on-FPGA,117404798,Verilog,UART-Implementation-on-FPGA,7,1,2023-10-26 18:41:00+00:00,[],None
181,https://github.com/kilianod5150/daq_replacement.git,2018-01-24 01:22:40+00:00,,0,kilianod5150/daq_replacement,118693215,Verilog,daq_replacement,207669,1,2020-04-16 09:18:49+00:00,[],None
182,https://github.com/shushantkumar/CSE-LAB.git,2018-01-28 09:37:20+00:00,,0,shushantkumar/CSE-LAB,119245311,Verilog,CSE-LAB,2261,1,2018-12-06 19:17:23+00:00,[],None
183,https://github.com/xmhosseini/verilog.git,2018-01-22 05:08:32+00:00,,0,xmhosseini/verilog,118409136,Verilog,verilog,6,1,2019-03-11 20:38:45+00:00,[],None
184,https://github.com/dsshinanju/verilog_number_recognition.git,2018-01-21 07:42:44+00:00,Handwrite number identifier using LTM module and DE2_115,0,dsshinanju/verilog_number_recognition,118314747,Verilog,verilog_number_recognition,2215,1,2020-03-21 17:21:08+00:00,[],None
185,https://github.com/wuyuze/ZYNQ_Puzzle_by_gesture.git,2018-01-22 01:09:42+00:00,The Project ,0,wuyuze/ZYNQ_Puzzle_by_gesture,118389196,Verilog,ZYNQ_Puzzle_by_gesture,25846,1,2018-12-21 20:24:50+00:00,[],None
186,https://github.com/Tennsoku/Taiko-on-FPGA.git,2018-01-11 23:14:43+00:00,ECE241 Project - Rhythm games on Nios2 FPGA,1,Tennsoku/Taiko-on-FPGA,117165071,Verilog,Taiko-on-FPGA,28505,1,2022-05-17 06:07:41+00:00,[],None
187,https://github.com/JosephPrachar/fpga.git,2018-02-07 02:59:15+00:00,,0,JosephPrachar/fpga,120554872,Verilog,fpga,1150,1,2023-04-13 03:18:57+00:00,[],None
188,https://github.com/girinaresh/Cordic-Processor.git,2018-02-27 05:01:09+00:00,Cordic-Processor,0,girinaresh/Cordic-Processor,123075301,Verilog,Cordic-Processor,30,1,2023-04-13 16:50:13+00:00,[],https://api.github.com/licenses/mit
189,https://github.com/neerajv03/Simple-ALU.git,2018-02-14 11:21:52+00:00,Arithmatic Logic Unit using Verilog,0,neerajv03/Simple-ALU,121502672,Verilog,Simple-ALU,2,1,2023-11-22 09:29:22+00:00,[],None
190,https://github.com/S920105123/tau2015_test_generator.git,2018-02-11 08:35:16+00:00,,0,S920105123/tau2015_test_generator,121102933,Verilog,tau2015_test_generator,4202,1,2023-12-28 14:05:42+00:00,[],None
191,https://github.com/yaolan4/cscb58-final-project.git,2018-03-09 21:03:42+00:00,,0,yaolan4/cscb58-final-project,124592991,Verilog,cscb58-final-project,22381,1,2024-03-27 19:12:15+00:00,[],None
192,https://github.com/only-changer/RISCV.git,2018-01-11 05:36:41+00:00,,0,only-changer/RISCV,117055119,Verilog,RISCV,21,1,2020-05-03 03:33:07+00:00,[],None
193,https://github.com/TTULABONE-SP18/Amin_FrequencyCounter.git,2018-02-08 23:46:24+00:00,gettin' freaky with frequency Basys3 Frequency Counter,2,TTULABONE-SP18/Amin_FrequencyCounter,120832175,Verilog,Amin_FrequencyCounter,7,1,2021-01-05 16:06:40+00:00,[],None
194,https://github.com/AliTaheriNastooh/CPU_MIPS.git,2018-02-17 19:43:46+00:00,Implement CPU MIPS with some MIPS instruction,0,AliTaheriNastooh/CPU_MIPS,121886642,Verilog,CPU_MIPS,2889,1,2019-05-22 11:28:44+00:00,[],None
195,https://github.com/thc10/CPU.git,2018-03-12 08:29:36+00:00,计算机组成原理课程设计,0,thc10/CPU,124857249,Verilog,CPU,205,1,2023-09-19 02:48:21+00:00,[],None
196,https://github.com/AkatsukiCC/MyProject.git,2018-03-13 03:39:31+00:00,Fresh!Just try!,0,AkatsukiCC/MyProject,124988045,Verilog,MyProject,16,1,2019-03-20 10:12:46+00:00,[],None
197,https://github.com/jwildey/ec551.git,2018-03-15 03:09:49+00:00,Repo for EC551,0,jwildey/ec551,125305549,Verilog,ec551,7006,1,2018-04-17 11:51:14+00:00,[],None
198,https://github.com/nikhilbalwani/JPEG_compression.git,2018-03-15 11:24:41+00:00,Hardware Implementation of DCT-based JPEG compression in Verilog.,2,nikhilbalwani/JPEG_compression,125356879,Verilog,JPEG_compression,17756,1,2022-04-19 22:18:26+00:00,[],None
199,https://github.com/hujy23/voj-exercise.git,2018-03-16 13:29:55+00:00,"This is the exercise of ""Verilog Online Judge"". ",0,hujy23/voj-exercise,125520060,Verilog,voj-exercise,252,1,2020-12-27 03:23:07+00:00,[],https://api.github.com/licenses/gpl-2.0
200,https://github.com/plkpiotr/reconfigurable.git,2018-02-28 17:33:33+00:00,Introduction to reconfigurable computing in Verilog [2018],1,plkpiotr/reconfigurable,123318949,Verilog,reconfigurable,31,1,2023-03-13 08:19:12+00:00,"['zybo', 'xilinx', 'verilog', 'fpga']",https://api.github.com/licenses/mit
201,https://github.com/iiihome/spi_master_verilog.git,2018-01-07 15:41:27+00:00,"SPI master in Verilog. CPOL, CPHA implemented.",1,iiihome/spi_master_verilog,116577600,Verilog,spi_master_verilog,1,1,2021-12-15 23:56:35+00:00,[],None
202,https://github.com/drom/elastic-dsp.git,2018-01-17 15:58:08+00:00,elastic DSP blocks,0,drom/elastic-dsp,117858561,Verilog,elastic-dsp,2,1,2018-10-11 19:16:04+00:00,[],https://api.github.com/licenses/mit
203,https://github.com/S920105123/BattleCatTimer.git,2018-01-23 15:31:08+00:00,,0,S920105123/BattleCatTimer,118629606,Verilog,BattleCatTimer,43184,1,2019-09-04 15:06:26+00:00,[],None
204,https://github.com/yyu226/HDMI_inout.git,2018-02-01 16:25:29+00:00,HDMI project with customized 128/256 bytes EDID,1,yyu226/HDMI_inout,119861776,Verilog,HDMI_inout,25854,1,2020-01-01 10:13:25+00:00,[],None
205,https://github.com/surajdkothari8/Ethernet_1G.git,2018-01-27 21:07:57+00:00,This module functions as MAC module to support 1G Ethernet Protocol,0,surajdkothari8/Ethernet_1G,119202684,Verilog,Ethernet_1G,5,1,2020-08-29 08:56:37+00:00,[],None
206,https://github.com/rmborwankar/2-Way-Set-Associative-Cache-Design.git,2018-01-28 02:23:00+00:00,A 2-way set associative cache with eight 32-byte blocks using Verilog on ModelSim.,0,rmborwankar/2-Way-Set-Associative-Cache-Design,119220500,Verilog,2-Way-Set-Associative-Cache-Design,7,1,2021-12-04 12:38:49+00:00,[],None
207,https://github.com/quadmbk/RADIX-4SRT-DIVIDER.git,2018-03-14 07:23:57+00:00,,0,quadmbk/RADIX-4SRT-DIVIDER,125172097,Verilog,RADIX-4SRT-DIVIDER,8,1,2022-12-02 01:22:52+00:00,[],None
208,https://github.com/nqHITSZ/Debounce_zedboard.git,2018-03-10 14:03:55+00:00,,0,nqHITSZ/Debounce_zedboard,124661263,Verilog,Debounce_zedboard,1,1,2022-04-11 19:37:28+00:00,[],None
209,https://github.com/chandu-97/Cordic-Algorithm-in-Verilog.git,2018-01-22 04:30:15+00:00,This cordic algorithm is tested on VCS and DC Shell,0,chandu-97/Cordic-Algorithm-in-Verilog,118406297,Verilog,Cordic-Algorithm-in-Verilog,26,1,2021-05-13 21:51:34+00:00,[],https://api.github.com/licenses/mit
210,https://github.com/ken1277725/hardware-accerlation-on-MNIST.git,2018-01-11 16:15:07+00:00,as repository ,2,ken1277725/hardware-accerlation-on-MNIST,117122598,Verilog,hardware-accerlation-on-MNIST,1067,1,2018-03-11 13:30:41+00:00,[],None
211,https://github.com/NateWang123/MIPS-CPU.git,2018-03-08 13:15:38+00:00,This is a repository for MIPS CPU,0,NateWang123/MIPS-CPU,124393883,Verilog,MIPS-CPU,596,1,2018-03-09 11:36:45+00:00,[],None
212,https://github.com/k-rtik/veripong.git,2018-03-15 21:21:48+00:00,,0,k-rtik/veripong,125427514,Verilog,veripong,114,1,2019-12-18 20:24:00+00:00,[],None
213,https://github.com/taoyilee/LPDDR_model.git,2018-03-11 13:51:03+00:00,LPDDR2 Model,1,taoyilee/LPDDR_model,124761271,Verilog,LPDDR_model,34,1,2023-03-05 01:14:57+00:00,[],None
214,https://github.com/yutongshen/DIC-FrequencyAnalysisSystem.git,2018-03-12 02:38:41+00:00,,2,yutongshen/DIC-FrequencyAnalysisSystem,124823821,Verilog,DIC-FrequencyAnalysisSystem,51522,1,2022-02-04 01:37:54+00:00,[],None
215,https://github.com/tinazliu/VSD_finalproject.git,2018-01-21 11:48:56+00:00,,0,tinazliu/VSD_finalproject,118329966,Verilog,VSD_finalproject,79,1,2022-08-02 07:44:11+00:00,[],None
216,https://github.com/edwardwawrzynek/comp16.git,2018-02-04 00:31:28+00:00,"A 16-bit fpga microcomputer - 50 Mhz, 128 kB RAM, text VGA output, serial port, PS/2 Interface, and a RISC-ish design",0,edwardwawrzynek/comp16,120142431,Verilog,comp16,57268,1,2019-10-24 13:56:21+00:00,[],https://api.github.com/licenses/gpl-3.0
217,https://github.com/Riconec/sha256-core.git,2018-02-13 18:26:48+00:00,custom sha256-core for FPGA implementation,0,Riconec/sha256-core,121419483,Verilog,sha256-core,64812,1,2022-12-27 10:09:21+00:00,[],None
218,https://github.com/yukunchen113/stopwatch.git,2018-02-16 18:30:01+00:00,Stopwatch implemented in Verilog HDL,1,yukunchen113/stopwatch,121785750,Verilog,stopwatch,15,1,2022-06-22 22:17:53+00:00,[],https://api.github.com/licenses/mit
219,https://github.com/SagarShah77/Design-of-Altera-Nios-II-Instruction-Subset-Architecture.git,2018-02-15 23:45:12+00:00,"Design of R, I and J type of instructions using verilog. ",0,SagarShah77/Design-of-Altera-Nios-II-Instruction-Subset-Architecture,121696983,Verilog,Design-of-Altera-Nios-II-Instruction-Subset-Architecture,1190,1,2021-05-15 23:08:04+00:00,[],None
220,https://github.com/tabokie/verilog-balance-board.git,2018-01-24 06:46:09+00:00,A balance board game in Verilog.,0,tabokie/verilog-balance-board,118724554,Verilog,verilog-balance-board,8416,1,2019-10-23 02:31:47+00:00,[],None
221,https://github.com/charudatta10/Verilog-Single-Cycle-Processor.git,2018-01-31 10:50:57+00:00,Verilog,10,charudatta10/Verilog-Single-Cycle-Processor,119674708,Verilog,Verilog-Single-Cycle-Processor,14,1,2024-03-26 16:06:05+00:00,[],https://api.github.com/licenses/mit
222,https://github.com/mriosrivas/basys3_example.git,2018-02-06 19:37:57+00:00,,0,mriosrivas/basys3_example,120513640,Verilog,basys3_example,3,1,2022-03-30 19:14:00+00:00,[],None
223,https://github.com/bryonkucharski/five-stage-verilog-CPU.git,2018-02-08 05:56:29+00:00,"Unpipelined verilog CPU with support for Load, R-Type, I-Type, and Branch instructions. Pipelined verilog CPU with support for Load, R-Type, and I-Type instructions.",0,bryonkucharski/five-stage-verilog-CPU,120717749,Verilog,five-stage-verilog-CPU,15,1,2018-08-23 17:10:57+00:00,[],None
224,https://github.com/rishabhjain7b/UART.git,2018-02-26 13:54:58+00:00,"Complete UART project with specs(pdf), RTL and Testbench (Verilog)",0,rishabhjain7b/UART,122977046,Verilog,UART,1304,1,2022-01-30 03:36:57+00:00,[],None
225,https://github.com/SvrAdityaReddy/Verilog_HDL.git,2018-01-13 11:18:19+00:00,"Verilog HDL codes of logic gates, sequential and combinational circuits",0,SvrAdityaReddy/Verilog_HDL,117337560,Verilog,Verilog_HDL,855,1,2022-03-31 18:06:33+00:00,['verilog-hdl'],https://api.github.com/licenses/mit
226,https://github.com/iiihome/motion_controller.git,2018-01-07 15:51:23+00:00,"FPGA course project written in Verilog for DigiCube, CEIE, Tongji University",2,iiihome/motion_controller,116578321,Verilog,motion_controller,286,1,2023-02-25 13:17:27+00:00,[],None
227,https://github.com/Naievil/SimplifiedCPU.git,2018-01-19 05:48:46+00:00,"Short and sweet CPU written in Verilog with 4kb on-chip memory, written for NC State University",0,Naievil/SimplifiedCPU,118082957,Verilog,SimplifiedCPU,7,1,2023-02-08 11:19:21+00:00,[],https://api.github.com/licenses/mit
228,https://github.com/deepaksrini01/8bit-Risc_cpu.git,2018-01-24 10:00:08+00:00,8bit-Risc_cpu,0,deepaksrini01/8bit-Risc_cpu,118746809,Verilog,8bit-Risc_cpu,21,1,2018-01-24 10:21:02+00:00,[],https://api.github.com/licenses/gpl-3.0
229,https://github.com/botmayank/prog_fpga_elbert2.git,2018-01-25 19:04:37+00:00,Experiments listed in Simon Monk's Programming FPGAs book on Numato Labs Elbert v2 FPGA board,0,botmayank/prog_fpga_elbert2,118955295,Verilog,prog_fpga_elbert2,2203,1,2020-08-08 13:51:10+00:00,[],https://api.github.com/licenses/mit
230,https://github.com/viktor-prutyanov/fpga-spi.git,2018-03-10 11:36:35+00:00,FPGA SPI master and slave,0,viktor-prutyanov/fpga-spi,124649928,Verilog,fpga-spi,6,1,2022-04-12 21:41:50+00:00,[],None
231,https://github.com/wufenglun/PacMan.git,2018-02-13 04:57:19+00:00,A simple PacMan game developed by verilog.,2,wufenglun/PacMan,121340580,Verilog,PacMan,23445,1,2019-03-08 19:24:20+00:00,[],None
232,https://github.com/nscamardi97/LEGv8_Processor.git,2018-02-20 01:06:41+00:00,Processor (64 bit),0,nscamardi97/LEGv8_Processor,122141152,Verilog,LEGv8_Processor,2760,1,2020-04-23 03:42:46+00:00,[],None
233,https://github.com/priyankag1194/Bubble-Sort.git,2018-02-22 06:21:06+00:00,Bubble sort code in Verilog with datapath components.,0,priyankag1194/Bubble-Sort,122438976,Verilog,Bubble-Sort,5,1,2020-05-03 01:10:03+00:00,[],None
234,https://github.com/juanjm2/micArray.git,2018-02-02 05:54:38+00:00,Innovation in augmented listening technology,0,juanjm2/micArray,119938771,Verilog,micArray,581070,1,2022-10-06 14:28:14+00:00,[],None
235,https://github.com/yutongshen/DIC-ApproximateAverage.git,2018-03-12 01:49:04+00:00,,5,yutongshen/DIC-ApproximateAverage,124819028,Verilog,DIC-ApproximateAverage,5019,1,2022-11-16 05:43:13+00:00,[],None
236,https://github.com/bhrigub/16_4-Priority-Encoder.git,2018-02-12 00:31:21+00:00,16_4 Priority Encoder,0,bhrigub/16_4-Priority-Encoder,121181982,Verilog,16_4-Priority-Encoder,222,1,2020-10-27 02:22:37+00:00,[],None
237,https://github.com/stefansuar/Verilog-1.git,2018-02-28 00:22:23+00:00,,1,stefansuar/Verilog-1,123205346,Verilog,Verilog-1,8,1,2018-02-28 22:37:42+00:00,[],None
238,https://github.com/joao4597/ULS-RTL.git,2018-03-08 18:26:15+00:00,,1,joao4597/ULS-RTL,124431519,Verilog,ULS-RTL,132265,1,2020-12-16 12:00:02+00:00,[],None
239,https://github.com/j-mcavoy/Comp_Arch_Processor.git,2018-01-17 20:25:56+00:00,ARM Processor - Computer Architecture Section 2,2,j-mcavoy/Comp_Arch_Processor,117888741,Verilog,Comp_Arch_Processor,27,1,2023-01-28 21:09:18+00:00,[],None
240,https://github.com/Hoshizora1997/4bitCPU.git,2018-01-27 17:44:02+00:00,FPGAで動作する4bitCPU。,0,Hoshizora1997/4bitCPU,119187354,Verilog,4bitCPU,5,1,2023-01-13 15:57:47+00:00,[],https://api.github.com/licenses/mit
241,https://github.com/skrimpon/pacman.git,2018-01-14 14:54:20+00:00,,0,skrimpon/pacman,117439411,Verilog,pacman,12743,1,2020-07-26 04:03:55+00:00,[],https://api.github.com/licenses/mit
242,https://github.com/suda-morris/FPGA-Demos.git,2018-02-09 02:30:28+00:00,Getting started with Altera FPGA using Quartus Prime Lite17.1,0,suda-morris/FPGA-Demos,120845848,Verilog,FPGA-Demos,28923,1,2019-10-16 01:42:50+00:00,"['fpga', 'altera']",https://api.github.com/licenses/apache-2.0
243,https://github.com/thatseansannitoguy/552_SingleCycle_CS.git,2018-03-13 22:10:36+00:00,,0,thatseansannitoguy/552_SingleCycle_CS,125121100,Verilog,552_SingleCycle_CS,3889,1,2018-05-04 01:00:22+00:00,[],None
244,https://github.com/rex662624/Computer-organization.git,2018-03-13 14:27:17+00:00,,0,rex662624/Computer-organization,125064258,Verilog,Computer-organization,1620,1,2020-02-21 08:45:48+00:00,[],None
245,https://github.com/koxakis/CE333.git,2018-02-21 13:51:35+00:00,Project files for System on Chip class,0,koxakis/CE333,122342562,Verilog,CE333,9367,1,2019-10-15 11:03:30+00:00,[],None
246,https://github.com/kzhong130/FPGA.git,2018-03-16 17:53:59+00:00,,0,kzhong130/FPGA,125551497,Verilog,FPGA,29,1,2018-03-17 06:08:41+00:00,['fpga'],None
247,https://github.com/IgnacioGoldman/NVDLA.git,2018-02-16 12:47:03+00:00,,0,IgnacioGoldman/NVDLA,121750056,Verilog,NVDLA,46729,1,2021-07-06 15:14:31+00:00,[],None
248,https://github.com/chiphackers/DesignExamples.git,2018-03-03 18:29:38+00:00,This repository contains the design examples mentioned in https://chiphackers.com/lessons/,0,chiphackers/DesignExamples,123720019,Verilog,DesignExamples,9,1,2021-04-08 11:20:07+00:00,[],None
249,https://github.com/austinglaser/led_frontend.git,2018-01-27 20:09:48+00:00,LED frontend HDL for soundpuddle,0,austinglaser/led_frontend,119198634,Verilog,led_frontend,9,1,2018-01-29 10:07:20+00:00,[],None
250,https://github.com/rmborwankar/BIST-Design-and-Implementation.git,2018-01-28 02:11:00+00:00,Test setup using Random Test Socket (RTS) as well as STUMPS BIST architecture was designed to calculate fault coverage for given Netlist. This individual project was carried out on ModelSim.,1,rmborwankar/BIST-Design-and-Implementation,119219929,Verilog,BIST-Design-and-Implementation,79,1,2022-10-13 02:57:01+00:00,[],None
251,https://github.com/Shashi18/Finite-State-Machines-.git,2018-02-16 16:24:31+00:00,Finite State Machine in Verilog Iplementation,0,Shashi18/Finite-State-Machines-,121772683,Verilog,Finite-State-Machines-,5,1,2022-11-02 06:25:59+00:00,[],None
252,https://github.com/mike-hale/binarytree.git,2018-02-21 18:40:36+00:00,Number of functions for searching/inserting into binary trees,0,mike-hale/binarytree,122377352,Verilog,binarytree,41,1,2019-10-30 23:44:09+00:00,[],None
253,https://github.com/ara-daq-hw/firmware-atri.git,2018-01-12 14:17:31+00:00,Firmware for the ATRI board and its derivatives,0,ara-daq-hw/firmware-atri,117249198,Verilog,firmware-atri,488,1,2018-07-12 14:02:58+00:00,[],None
254,https://github.com/EAirPeter/Laji-IntelKnightsLanding.git,2018-03-10 08:44:43+00:00,"course project, principles of computer organization",0,EAirPeter/Laji-IntelKnightsLanding,124637949,Verilog,Laji-IntelKnightsLanding,202,1,2018-07-27 11:16:13+00:00,[],None
255,https://github.com/jquerius/ieee-convert.git,2018-03-05 16:26:06+00:00,A simple routine in Verilog HDL that converts integers into IEEE 754 Floating Point format.,2,jquerius/ieee-convert,123946714,Verilog,ieee-convert,6,1,2022-10-06 14:45:17+00:00,[],None
256,https://github.com/jjchico/verilog-simple-calculator-exercise.git,2018-03-17 19:55:06+00:00,Simple calculator exercise. Implement a simple calculator in a development board.,0,jjchico/verilog-simple-calculator-exercise,125664217,Verilog,verilog-simple-calculator-exercise,19,1,2023-01-28 20:35:40+00:00,[],None
257,https://github.com/abdullahyildiz/extras.git,2018-03-03 18:55:43+00:00,helpful codes that I collected so far,0,abdullahyildiz/extras,123722006,Verilog,extras,6700,1,2024-01-18 10:03:33+00:00,[],None
258,https://github.com/kithminrw/verilog_fpga_uart.git,2018-01-10 07:35:13+00:00,A simple UART and test bench using Alterra DE2-115,0,kithminrw/verilog_fpga_uart,116924212,Verilog,verilog_fpga_uart,4201,1,2024-04-11 15:31:36+00:00,[],None
259,https://github.com/1amna/Marshmallow-Run-Game.git,2018-01-13 18:19:59+00:00,"An interactive, multi-level game where the player helps ""Marshy the Marshmallow"" escape the lava ",0,1amna/Marshmallow-Run-Game,117367194,Verilog,Marshmallow-Run-Game,62,1,2021-09-18 16:39:26+00:00,[],None
260,https://github.com/ChilunC/VLSI-Game-of-Life.git,2018-01-18 20:59:09+00:00,Game of Life Verilog and Magic Files,0,ChilunC/VLSI-Game-of-Life,118037359,Verilog,VLSI-Game-of-Life,1522,1,2022-05-11 20:38:42+00:00,[],None
261,https://github.com/kratz9/RebbleDisplay.git,2018-01-15 02:51:35+00:00,,0,kratz9/RebbleDisplay,117489533,Verilog,RebbleDisplay,6,1,2018-01-24 00:47:26+00:00,[],None
262,https://github.com/ahmedehabessa/PCI-bus-arbiter.git,2018-03-07 17:14:31+00:00,PCI bus arbiter circuit using verilog HDL,0,ahmedehabessa/PCI-bus-arbiter,124269256,Verilog,PCI-bus-arbiter,211,1,2023-05-17 06:17:58+00:00,[],None
263,https://github.com/derekwright29/ECEN2350_Project1.git,2018-03-01 01:28:18+00:00,Digital Logic First Verilog Project,0,derekwright29/ECEN2350_Project1,123364769,Verilog,ECEN2350_Project1,4691,1,2019-04-01 03:18:34+00:00,[],None
264,https://github.com/yukunchen113/SoPC.git,2018-03-17 05:14:14+00:00,Created a system on a programable chip,0,yukunchen113/SoPC,125599060,Verilog,SoPC,12085,1,2022-06-22 22:17:44+00:00,[],None
265,https://github.com/ramonn76/cgra.git,2018-01-28 19:00:44+00:00,,0,ramonn76/cgra,119288299,Verilog,cgra,26,1,2020-07-23 03:00:01+00:00,[],None
266,https://github.com/IrvingW/FPGA_project.git,2018-03-16 11:49:41+00:00,some verilog projects finished during a FPGA design course in SJTU,0,IrvingW/FPGA_project,125509517,Verilog,FPGA_project,595,1,2019-05-21 09:50:53+00:00,[],None
267,https://github.com/DUWTLAB/Git_modelsim_script_LAB.git,2018-02-24 02:16:54+00:00,modelsim_script_LAB,1,DUWTLAB/Git_modelsim_script_LAB,122693972,Verilog,Git_modelsim_script_LAB,34,1,2023-09-10 02:45:33+00:00,[],https://api.github.com/licenses/mit
268,https://github.com/mriosrivas/ALU.git,2018-02-26 18:11:17+00:00,,1,mriosrivas/ALU,123008924,Verilog,ALU,4,1,2022-03-24 23:02:10+00:00,[],None
269,https://github.com/Uunicon/small_ball_game.git,2018-03-11 07:06:29+00:00,Term Project of Digital Logic,0,Uunicon/small_ball_game,124732211,Verilog,small_ball_game,2567,1,2020-01-13 15:14:49+00:00,[],None
270,https://github.com/Rhyanaj/FrequencyCounter.git,2018-02-07 02:53:03+00:00,,2,Rhyanaj/FrequencyCounter,120554235,Verilog,FrequencyCounter,14,1,2021-01-05 17:00:56+00:00,[],None
271,https://github.com/pankajk1997/RISC_CPU.git,2018-01-06 11:19:56+00:00,Designing 8-bit mini RISC Processor in Verilog,0,pankajk1997/RISC_CPU,116476954,Verilog,RISC_CPU,667,1,2022-04-29 18:11:22+00:00,[],https://api.github.com/licenses/gpl-3.0
272,https://github.com/tinazliu/VSD_HW5.git,2018-01-10 08:33:02+00:00,CSR,0,tinazliu/VSD_HW5,116930544,Verilog,VSD_HW5,24498,1,2022-08-02 07:44:10+00:00,[],None
273,https://github.com/jyoonsong/TIL.git,2018-01-26 02:22:40+00:00,📚 Today I Learned,0,jyoonsong/TIL,118994332,Verilog,TIL,5314,1,2020-09-23 05:08:29+00:00,[],None
274,https://github.com/masiro97/QUARTUSLAB.git,2018-01-20 12:08:30+00:00,,0,masiro97/QUARTUSLAB,118239483,Verilog,QUARTUSLAB,35663,1,2018-08-13 19:56:17+00:00,[],None
275,https://github.com/kahnchana/fpga_project.git,2018-03-04 12:23:44+00:00,,0,kahnchana/fpga_project,123786074,Verilog,fpga_project,562,1,2020-09-06 21:40:39+00:00,[],https://api.github.com/licenses/mit
276,https://github.com/xw2333/ROOT_FPGA.git,2018-03-16 02:54:24+00:00,主要是扫地机器人的fpga模块代码。,0,xw2333/ROOT_FPGA,125455087,Verilog,ROOT_FPGA,21215,1,2023-03-30 01:34:50+00:00,[],None
277,https://github.com/hanayashiki/mips_cpu.git,2018-03-03 12:40:53+00:00,5-level pipeline CPU design with interrupt and IO,0,hanayashiki/mips_cpu,123690745,Verilog,mips_cpu,35,1,2021-01-04 06:25:49+00:00,[],https://api.github.com/licenses/mit
278,https://github.com/Digilent/Arty-S7-25-XADC.git,2018-02-05 17:52:48+00:00,,0,Digilent/Arty-S7-25-XADC,120340475,Verilog,Arty-S7-25-XADC,26,1,2023-12-07 15:52:33+00:00,[],None
279,https://github.com/nhasbun/jtag_uart_parameter_control.git,2018-01-26 19:19:05+00:00,Simple module to control internal values used in different projects.,0,nhasbun/jtag_uart_parameter_control,119093086,Verilog,jtag_uart_parameter_control,480,1,2022-05-25 06:20:30+00:00,[],https://api.github.com/licenses/mit
280,https://github.com/Rowan-Comp-Arch-S18/CA-2-scrumpelstiltskin.git,2018-02-07 19:07:28+00:00,CA-2-scrumpelstiltskin created by GitHub Classroom,0,Rowan-Comp-Arch-S18/CA-2-scrumpelstiltskin,120658913,Verilog,CA-2-scrumpelstiltskin,202,1,2021-04-11 17:14:34+00:00,[],None
281,https://github.com/rajatsarkari/AMBA-AHB.git,2018-02-10 14:40:37+00:00,,0,rajatsarkari/AMBA-AHB,121023275,Verilog,AMBA-AHB,6,1,2019-06-24 12:31:25+00:00,[],None
282,https://github.com/JiahanLiu/lc86.git,2018-02-16 04:32:40+00:00,,0,JiahanLiu/lc86,121714980,Verilog,lc86,53918,1,2021-03-25 20:57:12+00:00,[],None
283,https://github.com/shivangvsingh5/Pipelined-Floating-Point-Adder.git,2018-03-05 04:55:20+00:00,,0,shivangvsingh5/Pipelined-Floating-Point-Adder,123866559,Verilog,Pipelined-Floating-Point-Adder,2495,1,2023-10-09 00:17:00+00:00,[],None
284,https://github.com/wside/2bit-Computer.git,2018-01-06 22:18:29+00:00,,0,wside/2bit-Computer,116519648,Verilog,2bit-Computer,2220,1,2021-12-06 06:09:13+00:00,[],None
285,https://github.com/jmohta/Linear-Regression-Verilog-.git,2018-01-31 16:49:18+00:00,,0,jmohta/Linear-Regression-Verilog-,119715435,Verilog,Linear-Regression-Verilog-,136,1,2022-03-29 21:50:50+00:00,[],None
286,https://github.com/vdtruong/verilog.git,2018-03-09 00:01:55+00:00,Past verilog projects.,0,vdtruong/verilog,124462926,Verilog,verilog,1020,1,2022-03-28 18:27:26+00:00,[],None
287,https://github.com/husterzxh/MIPS_CPU.git,2018-03-12 08:18:16+00:00,,5,husterzxh/MIPS_CPU,124855890,Verilog,MIPS_CPU,12419,1,2019-04-02 14:38:53+00:00,[],None
288,https://github.com/collabchip/benchmark.git,2018-03-14 00:22:13+00:00,,1,collabchip/benchmark,125131599,Verilog,benchmark,16321,1,2018-06-22 16:20:31+00:00,[],None
289,https://github.com/zbelateche/ee180.git,2018-01-21 22:03:46+00:00,,3,zbelateche/ee180,118377935,Verilog,ee180,11669,1,2023-11-17 01:10:46+00:00,[],None
290,https://github.com/JonathanC13/TugOfWar.git,2018-02-24 00:49:08+00:00,"Elec3500 project. Implemented the game Tug Of War on a FPGA board using Verilog. The board had buttons to interact with the game and change the game's state, it also had LEDs to display the game's state for the players. ",0,JonathanC13/TugOfWar,122688184,Verilog,TugOfWar,5646,1,2024-04-06 13:02:59+00:00,[],None
291,https://github.com/syedalijabir/bellmanford.git,2018-02-12 05:14:10+00:00,Image stitching using Bellman Ford shortest path algorithm,0,syedalijabir/bellmanford,121203026,Verilog,bellmanford,22810,1,2020-03-09 06:27:11+00:00,[],https://api.github.com/licenses/apache-2.0
292,https://github.com/fseidel/PCE-HD.git,2018-01-25 18:41:19+00:00,CMU 18-500 PC Engine on an FPGA,0,fseidel/PCE-HD,118952807,Verilog,PCE-HD,218,1,2019-11-27 08:26:08+00:00,[],None
293,https://github.com/etdel651/ECEN350.git,2018-02-20 00:38:19+00:00,computer architecture labs,0,etdel651/ECEN350,122139089,Verilog,ECEN350,10491,1,2018-04-20 21:26:03+00:00,[],None
294,https://github.com/xmhosseini/ChallengeProject.git,2018-02-20 07:21:36+00:00,,0,xmhosseini/ChallengeProject,122166940,Verilog,ChallengeProject,752,1,2019-03-11 20:39:22+00:00,[],None
295,https://github.com/alexprunel/Wall-Follower-Maze-Solver.git,2018-03-11 20:40:57+00:00,A verilog algorithm to solve a maze.,1,alexprunel/Wall-Follower-Maze-Solver,124797488,Verilog,Wall-Follower-Maze-Solver,136,1,2022-11-05 05:38:58+00:00,[],None
296,https://github.com/ScoffM/UART-ortle.git,2018-03-04 15:06:38+00:00,Basys 2 implementation of a UART,0,ScoffM/UART-ortle,123800017,Verilog,UART-ortle,665,1,2018-12-02 19:12:21+00:00,[],https://api.github.com/licenses/mit
297,https://github.com/gogolB/EE175_FPGA.git,2018-02-26 23:11:57+00:00,,0,gogolB/EE175_FPGA,123043192,Verilog,EE175_FPGA,17791,1,2022-07-18 19:24:54+00:00,[],https://api.github.com/licenses/mit
298,https://github.com/VincentD97/BottleFlip.git,2018-02-28 21:23:24+00:00,"Final project for UCLA CS M152A, Bottle Flip game using Verilog, FPGA board and VGA.",0,VincentD97/BottleFlip,123344142,Verilog,BottleFlip,17194,1,2018-11-17 07:04:42+00:00,[],None
299,https://github.com/ssnyde/opente.git,2018-02-25 04:19:51+00:00,,0,ssnyde/opente,122804539,Verilog,opente,316,1,2023-06-02 04:23:47+00:00,[],None
300,https://github.com/radhenisme/pic16.git,2018-01-31 01:13:36+00:00,PIC Micro Processor 16 Bit,0,radhenisme/pic16,119615960,Verilog,pic16,861,1,2023-12-29 08:13:48+00:00,[],None
301,https://github.com/dillonhuff/CoreRiscV.git,2018-01-20 06:40:21+00:00,,0,dillonhuff/CoreRiscV,118216728,Verilog,CoreRiscV,461,1,2019-12-06 15:18:03+00:00,[],None
302,https://github.com/bha159/Digital-Oscilloscope.git,2018-03-15 09:07:31+00:00,A simple Oscilloscope implemented using Verilog on FPGA Board.,0,bha159/Digital-Oscilloscope,125340427,Verilog,Digital-Oscilloscope,145,1,2019-02-22 16:00:19+00:00,[],None
303,https://github.com/JingyiCai/CPU_RISCV.git,2018-01-12 01:57:51+00:00,,0,JingyiCai/CPU_RISCV,117178371,Verilog,CPU_RISCV,7,0,2018-01-12 02:04:46+00:00,[],None
304,https://github.com/kithminrw/verilog_graphic_equalizer.git,2018-01-10 17:22:59+00:00,Design of a graphic equalizer using FPGA that adjusts the tonal quality of an audio signal.,0,kithminrw/verilog_graphic_equalizer,116988396,Verilog,verilog_graphic_equalizer,23,0,2019-04-15 20:05:32+00:00,[],None
305,https://github.com/TTULABONE-SP18/RodriguezFrequencyCounter.git,2018-02-05 19:40:36+00:00,Repository for frequency counter assignment,0,TTULABONE-SP18/RodriguezFrequencyCounter,120352653,Verilog,RodriguezFrequencyCounter,38,0,2018-02-05 19:41:40+00:00,[],None
306,https://github.com/thompsonmax/EE371_wi18.git,2018-02-01 02:25:05+00:00,EE 371 lab code and documentation for winter 2018,0,thompsonmax/EE371_wi18,119771135,Verilog,EE371_wi18,16,0,2018-02-01 02:42:17+00:00,[],None
307,https://github.com/Holyjagwar/FPGA-Frequency-Counter.git,2018-01-29 14:53:25+00:00,,0,Holyjagwar/FPGA-Frequency-Counter,119396446,Verilog,FPGA-Frequency-Counter,7,0,2018-02-08 17:18:40+00:00,[],None
308,https://github.com/Jackwin/fast_wps_nios.git,2018-02-08 12:25:21+00:00,,0,Jackwin/fast_wps_nios,120758348,Verilog,fast_wps_nios,1008,0,2018-08-25 04:59:25+00:00,[],None
309,https://github.com/furkanaktas/CSE-331.git,2018-02-07 14:50:54+00:00,Computer Organization homeworks,0,furkanaktas/CSE-331,120628293,Verilog,CSE-331,1121,0,2018-02-07 17:46:41+00:00,[],None
310,https://github.com/Shabrya/Multi-Cycle-Microprocessor.git,2018-02-09 08:26:30+00:00,,0,Shabrya/Multi-Cycle-Microprocessor,120878716,Verilog,Multi-Cycle-Microprocessor,2603,0,2018-07-14 12:11:43+00:00,[],None
311,https://github.com/styagi93/adaptfilt_balanced_det.git,2018-01-22 22:07:03+00:00,,0,styagi93/adaptfilt_balanced_det,118521798,Verilog,adaptfilt_balanced_det,780322,0,2018-01-22 23:18:54+00:00,[],None
312,https://github.com/kevqiu/cpen391-group13-de1.git,2018-01-25 03:20:31+00:00,NIOS System code to interact with the Inventory Management System,0,kevqiu/cpen391-group13-de1,118856230,Verilog,cpen391-group13-de1,7756,0,2018-04-20 23:01:52+00:00,[],None
313,https://github.com/long568/libFPGA.git,2018-03-03 01:38:21+00:00,,0,long568/libFPGA,123649059,Verilog,libFPGA,4,0,2018-03-03 01:38:28+00:00,[],https://api.github.com/licenses/mit
314,https://github.com/obergog/DigitalLogic_Project1.git,2018-03-04 06:12:21+00:00,"A simple verilog project that uses the MAX10 DE10-Lite to do simple digital logic operations, such as addition and binary comparison",1,obergog/DigitalLogic_Project1,123762370,Verilog,DigitalLogic_Project1,21,0,2018-03-04 08:01:12+00:00,[],None
315,https://github.com/venkataanil22/Persistance-of-Vision.git,2018-02-26 04:12:43+00:00,Persistence of vision refers to the optical illusion whereby multiple discrete images blend into a single cohesive image in the human mind. Similar concept is implemented through our project. An acrylic ring is rotated on Y-axis and a LED strip is pasted on the thickness across the ring. And when the ring is rotated speed enough the programmed LEDs would seem like displaying an image but they were displaying only a part of the image at a particular point in time.,0,venkataanil22/Persistance-of-Vision,122911816,Verilog,Persistance-of-Vision,1465,0,2018-02-26 04:15:27+00:00,[],None
316,https://github.com/SidBambah/UCLA_EE_M16.git,2018-03-04 23:40:56+00:00,Here are my Verilog design projects for EE M16 taken at UCLA in Spring Quarter 2017,1,SidBambah/UCLA_EE_M16,123839826,Verilog,UCLA_EE_M16,204,0,2018-03-04 23:43:10+00:00,[],None
317,https://github.com/somecat1996/FPGALab.git,2018-03-05 09:00:40+00:00,homework of FPGA Lab.,0,somecat1996/FPGALab,123892543,Verilog,FPGALab,60,0,2018-03-27 14:33:33+00:00,[],None
318,https://github.com/ChrisPVille/quokka.git,2018-03-01 01:49:11+00:00,Quokka 6502 Microprocessor Trainer,1,ChrisPVille/quokka,123366832,Verilog,quokka,6792,0,2023-07-03 23:38:23+00:00,[],https://api.github.com/licenses/apache-2.0
319,https://github.com/mseminatore/RISC32.git,2018-03-01 01:25:32+00:00,Experimentation in Verilog of an FPGA 32 bit RISC CPU Core,0,mseminatore/RISC32,123364505,Verilog,RISC32,12,0,2019-01-18 19:07:53+00:00,[],https://api.github.com/licenses/mit
320,https://github.com/yimingli1996/testgit.git,2018-03-01 07:37:18+00:00,,0,yimingli1996/testgit,123399670,Verilog,testgit,12,0,2018-03-01 08:40:58+00:00,[],None
321,https://github.com/silviafeiwang/MonocycleCPU.git,2018-03-02 08:31:42+00:00,Computer Organization and Design - Lab1,0,silviafeiwang/MonocycleCPU,123552755,Verilog,MonocycleCPU,17,0,2023-01-28 08:48:12+00:00,[],None
322,https://github.com/alencarlucas/processor.git,2018-03-02 20:33:58+00:00,A functional CPU described in Verilog,0,alencarlucas/processor,123627914,Verilog,processor,35,0,2018-07-04 01:14:33+00:00,[],https://api.github.com/licenses/mit
323,https://github.com/wtfuzz/coreport.git,2018-03-03 23:17:29+00:00,FuseSoC GPIO Port Component,0,wtfuzz/coreport,123739620,Verilog,coreport,17,0,2020-12-14 02:53:43+00:00,[],None
324,https://github.com/thasitathan/CSCB58-project.git,2018-01-15 17:44:43+00:00,project,0,thasitathan/CSCB58-project,117576481,Verilog,CSCB58-project,273,0,2018-01-15 17:47:39+00:00,[],None
325,https://github.com/rajivanisetti/Neural-Net-Decoder.git,2018-02-03 10:13:26+00:00,Decoder that utilizes a neural net to decode incoming pulse inputs through Morse Code. Created using verilog. ,0,rajivanisetti/Neural-Net-Decoder,120080307,Verilog,Neural-Net-Decoder,11614,0,2018-02-19 03:59:51+00:00,[],None
326,https://github.com/ritwikheda/lab-3-sujay-ritwik-verilog.git,2018-02-01 21:30:45+00:00,,0,ritwikheda/lab-3-sujay-ritwik-verilog,119896054,Verilog,lab-3-sujay-ritwik-verilog,2810,0,2018-02-01 21:40:09+00:00,[],None
327,https://github.com/dcrystalj/quartus-project.git,2018-01-28 16:34:18+00:00,vhdl exercieses,0,dcrystalj/quartus-project,119276568,Verilog,quartus-project,26455,0,2018-01-28 16:36:13+00:00,[],None
328,https://github.com/Shashi18/Ring-Counter.git,2018-02-17 15:07:22+00:00,Ring Counter Verilog Code,0,Shashi18/Ring-Counter,121864597,Verilog,Ring-Counter,16,0,2018-02-17 15:07:44+00:00,[],https://api.github.com/licenses/gpl-3.0
329,https://github.com/Wutever/NUS-SVA-FPGA.git,2018-02-10 00:54:35+00:00,,0,Wutever/NUS-SVA-FPGA,120971587,Verilog,NUS-SVA-FPGA,72117,0,2019-11-08 21:40:17+00:00,[],None
330,https://github.com/HoomanTahmasebipour/SmartLot.git,2018-01-20 20:44:04+00:00,Used the DE1-Soc Board and the HC-SR04 sensor to replicate crash prevention technology in modern cars with a list of available spots inside a parking lot.,0,HoomanTahmasebipour/SmartLot,118279138,Verilog,SmartLot,16620,0,2018-01-20 21:42:06+00:00,[],None
331,https://github.com/Jennyhappy/hello-world.git,2018-01-24 03:41:54+00:00,,0,Jennyhappy/hello-world,118707809,Verilog,hello-world,3,0,2018-01-24 05:57:55+00:00,[],None
332,https://github.com/harrytaipei4145/Bouncing-Ball.git,2018-02-11 13:15:43+00:00,,0,harrytaipei4145/Bouncing-Ball,121125038,Verilog,Bouncing-Ball,3,0,2018-02-11 13:18:27+00:00,[],None
333,https://github.com/bhrigub/4x4-sequential-multiplier-using-booths-algorithm.git,2018-02-12 01:13:02+00:00,Designed 4x4 sequential multiplier using booths algorithm,0,bhrigub/4x4-sequential-multiplier-using-booths-algorithm,121184810,Verilog,4x4-sequential-multiplier-using-booths-algorithm,226,0,2018-04-08 20:31:05+00:00,[],None
334,https://github.com/bhrigub/32x8-Asynchronous-ROM.git,2018-02-12 00:55:56+00:00,32x8 asynchronous ROM. Read_address and ouput_en are two inputs of ROM. Used $fmonitor to store the location(@location_in_hex) and content(conten_in_hex) that is read in mem.txt file and used $readmemh system task to: a. Initialize ROM from data stored in “memory1.txt” file. Each location stores the content equivalent to its read_ address (i.e. 5 is stored in 5th location of ROM). Used self testing test bench to verify that the content and the read_address are equal to each other for a particular location. b. Initialized ROM from data stored in “memory2.txt” file. Stored the data in address ranging from 15 to 28. Verified the content stored using test bench.,0,bhrigub/32x8-Asynchronous-ROM,121183698,Verilog,32x8-Asynchronous-ROM,165,0,2018-04-08 20:30:28+00:00,[],None
335,https://github.com/emrecelik95/CSE331-Homeworks.git,2018-02-20 19:44:31+00:00,This repository contains all homeworks of Computer Organization course,0,emrecelik95/CSE331-Homeworks,122247181,Verilog,CSE331-Homeworks,736,0,2018-02-20 19:57:58+00:00,[],None
336,https://github.com/Ainapurep1121/Coursework.git,2018-02-15 17:32:30+00:00,,0,Ainapurep1121/Coursework,121659315,Verilog,Coursework,9096,0,2018-04-06 15:13:10+00:00,[],None
337,https://github.com/RyanPencak/mips_cpu.git,2018-02-22 18:11:33+00:00,MIPS Pipelined Processor,0,RyanPencak/mips_cpu,122516351,Verilog,mips_cpu,1294,0,2018-04-04 12:43:15+00:00,[],None
338,https://github.com/jjefferson1994/Luhn-Mod-Checker.git,2018-03-07 18:52:26+00:00,Implementation of Luhn Algorithm used in most credit card systems (Verilog),0,jjefferson1994/Luhn-Mod-Checker,124280128,Verilog,Luhn-Mod-Checker,796,0,2018-03-07 18:55:59+00:00,[],None
339,https://github.com/yutongshen/DIC-RippleCarryAdder.git,2018-03-11 08:29:34+00:00,,1,yutongshen/DIC-RippleCarryAdder,124737387,Verilog,DIC-RippleCarryAdder,651,0,2022-02-04 01:37:55+00:00,[],None
340,https://github.com/Boskin/hw-image-processing.git,2018-03-13 05:58:00+00:00,,0,Boskin/hw-image-processing,124999927,Verilog,hw-image-processing,11,0,2018-03-13 05:59:39+00:00,[],https://api.github.com/licenses/mit
341,https://github.com/axelarati/Pong.git,2018-03-17 21:41:06+00:00,,0,axelarati/Pong,125671190,Verilog,Pong,44,0,2018-04-05 13:47:22+00:00,[],None
342,https://github.com/azure-crab/Laji-IntelKnightsLanding.git,2018-03-15 00:32:25+00:00,Simplified MIPS32 CPU Design,0,azure-crab/Laji-IntelKnightsLanding,125291080,Verilog,Laji-IntelKnightsLanding,108,0,2024-02-15 10:10:03+00:00,[],None
343,https://github.com/smhasan1/DE2-Board-Lab5.git,2018-01-13 18:36:05+00:00,,0,smhasan1/DE2-Board-Lab5,117368310,Verilog,DE2-Board-Lab5,24,0,2018-01-13 18:36:22+00:00,[],None
344,https://github.com/kia327/Verilog-Course.git,2018-01-19 17:28:13+00:00,"FPGA-Verilog Course by Yang Liang, Diao Guohua and You Kaiyuan",0,kia327/Verilog-Course,118156271,Verilog,Verilog-Course,14,0,2018-01-22 10:33:03+00:00,[],None
345,https://github.com/Shashi18/SR-Flip-Flop.git,2018-02-17 12:46:34+00:00,Verilog Code for SR FF,0,Shashi18/SR-Flip-Flop,121854740,Verilog,SR-Flip-Flop,3,0,2018-02-17 12:54:21+00:00,[],None
346,https://github.com/amanmibra/verilog-processor.git,2018-01-26 05:10:51+00:00,ECE/CS 350 Final Project,0,amanmibra/verilog-processor,119008283,Verilog,verilog-processor,1,0,2018-01-26 05:18:53+00:00,[],None
347,https://github.com/Kai-Wen-Chen/Pipeline_CPU.git,2018-02-10 10:14:04+00:00,simple CPU with pipeline,0,Kai-Wen-Chen/Pipeline_CPU,121005104,Verilog,Pipeline_CPU,9,0,2018-02-10 10:15:04+00:00,[],None
348,https://github.com/92434/mycode.git,2018-02-10 07:23:58+00:00,,0,92434/mycode,120994340,Verilog,mycode,35361,0,2019-05-21 02:39:14+00:00,[],None
349,https://github.com/AliTaheriNastooh/Food_Seller.git,2018-02-16 16:01:00+00:00, Vending_Machine,0,AliTaheriNastooh/Food_Seller,121769913,Verilog,Food_Seller,534,0,2018-02-18 13:56:39+00:00,[],None
350,https://github.com/CamilleJesus/Barramento.git,2018-02-26 01:10:15+00:00,Barramento (Problema 3: TEC499 - MI Sistemas Digitais),0,CamilleJesus/Barramento,122894393,Verilog,Barramento,18226,0,2018-02-26 01:27:00+00:00,[],None
351,https://github.com/edosedgar/altera_works.git,2018-02-21 18:16:33+00:00,FPGA mini-projects,0,edosedgar/altera_works,122374552,Verilog,altera_works,2834,0,2023-08-18 22:02:17+00:00,[],None
352,https://github.com/artvvb/verilog-modules.git,2018-02-21 22:18:22+00:00,,0,artvvb/verilog-modules,122400962,Verilog,verilog-modules,12,0,2022-01-21 00:41:41+00:00,[],None
353,https://github.com/sotipatr/Verilog_project.git,2018-02-22 15:40:12+00:00,modeling and simulating simple digital logic circuits,0,sotipatr/Verilog_project,122498695,Verilog,Verilog_project,2,0,2018-07-29 16:14:41+00:00,[],None
354,https://github.com/degv364/Ucpu.git,2018-02-02 19:49:05+00:00,Micro CPU,0,degv364/Ucpu,120024308,Verilog,Ucpu,133,0,2018-02-02 20:19:30+00:00,[],https://api.github.com/licenses/gpl-3.0
355,https://github.com/yue0216/Digital-System.git,2018-02-05 22:44:44+00:00,,0,yue0216/Digital-System,120371574,Verilog,Digital-System,52,0,2018-02-05 22:46:19+00:00,[],None
356,https://github.com/tigerZhouCN/Servo-control-based-on-ZYBO.git,2018-01-15 13:28:49+00:00,,0,tigerZhouCN/Servo-control-based-on-ZYBO,117548954,Verilog,Servo-control-based-on-ZYBO,9,0,2018-01-15 13:38:19+00:00,[],None
357,https://github.com/shanyu-sys/fpu.git,2018-02-01 06:13:35+00:00,float processing unit,0,shanyu-sys/fpu,119791732,Verilog,fpu,353,0,2018-02-01 06:16:54+00:00,[],None
358,https://github.com/yue82/writeup.git,2018-02-11 09:59:57+00:00,,0,yue82/writeup,121109857,Verilog,writeup,1991,0,2018-02-11 10:00:31+00:00,[],None
359,https://github.com/bhrigub/Sequence-detector-using-Gate-Level-modeling.git,2018-02-12 00:39:49+00:00,Sequence detector using Gate Level modeling,0,bhrigub/Sequence-detector-using-Gate-Level-modeling,121182589,Verilog,Sequence-detector-using-Gate-Level-modeling,289,0,2018-04-08 20:35:20+00:00,[],None
360,https://github.com/suidroot/Verilog.git,2018-02-11 19:43:33+00:00,Verilog Modules,0,suidroot/Verilog,121160275,Verilog,Verilog,2,0,2018-02-11 19:45:18+00:00,[],None
361,https://github.com/xiaolanxia/onetswitch22.git,2018-02-12 17:17:28+00:00,22,0,xiaolanxia/onetswitch22,121277233,Verilog,onetswitch22,20836,0,2018-02-12 17:19:10+00:00,[],https://api.github.com/licenses/lgpl-2.1
362,https://github.com/luis-vf/DCA_2.git,2018-02-06 19:13:00+00:00,,0,luis-vf/DCA_2,120510486,Verilog,DCA_2,446,0,2018-02-07 00:19:34+00:00,[],None
363,https://github.com/sirius1242/metronome.git,2018-02-08 10:57:41+00:00,A simple metronome realized by verilog,0,sirius1242/metronome,120749710,Verilog,metronome,10,0,2018-05-01 02:34:51+00:00,[],https://api.github.com/licenses/mit
364,https://github.com/mustafabingul/MIPS-Single-Cycle-Processor.git,2018-02-03 12:58:07+00:00,,0,mustafabingul/MIPS-Single-Cycle-Processor,120091341,Verilog,MIPS-Single-Cycle-Processor,7,0,2018-02-03 13:22:27+00:00,[],None
365,https://github.com/maitreya2954/Computer_Architecture.git,2018-02-03 06:28:27+00:00,"Verilog codes of alu, processor, cache designs",1,maitreya2954/Computer_Architecture,120065886,Verilog,Computer_Architecture,6383,0,2018-08-29 12:13:00+00:00,[],None
366,https://github.com/rossjywen/uart-counter.git,2018-02-05 08:55:55+00:00,CPLD uart counter ,1,rossjywen/uart-counter,120279160,Verilog,uart-counter,23,0,2018-10-11 01:12:47+00:00,[],None
367,https://github.com/pascalprimer/RISCV-CPU.git,2018-01-12 02:11:06+00:00,PIPELINE,0,pascalprimer/RISCV-CPU,117179686,Verilog,RISCV-CPU,1457,0,2018-01-12 02:37:06+00:00,[],https://api.github.com/licenses/gpl-3.0
368,https://github.com/solvie/SPH.git,2018-01-18 21:24:08+00:00,,0,solvie/SPH,118039904,Verilog,SPH,32883,0,2019-10-07 21:05:28+00:00,[],None
369,https://github.com/arorabharat/Architecture-Design.git,2018-01-18 19:26:18+00:00,,0,arorabharat/Architecture-Design,118027807,Verilog,Architecture-Design,139,0,2023-06-05 16:49:58+00:00,[],None
370,https://github.com/jamaalhay/cis371Jamaal.git,2018-01-27 01:01:33+00:00,,0,jamaalhay/cis371Jamaal,119119875,Verilog,cis371Jamaal,142,0,2018-01-27 01:14:09+00:00,[],None
371,https://github.com/rmborwankar/32-Bit-5-Stage-Pipelined-Processor.git,2018-01-28 02:20:17+00:00,"5-staged pipelined processor based on MIPS architecture with high speed ALU, which can handle Memory and Data hazards using Verilog on ModelSim.",1,rmborwankar/32-Bit-5-Stage-Pipelined-Processor,119220392,Verilog,32-Bit-5-Stage-Pipelined-Processor,7,0,2018-01-28 02:22:01+00:00,[],None
372,https://github.com/frillp/ece2300-lab3.git,2018-03-07 23:48:40+00:00,,1,frillp/ece2300-lab3,124309002,Verilog,ece2300-lab3,14619,0,2018-03-18 17:33:33+00:00,[],None
373,https://github.com/lizkt/EE216A.git,2018-03-08 18:15:58+00:00,VLSI Design Project - Handwritten Number Classifier - UCLA,0,lizkt/EE216A,124430461,Verilog,EE216A,1266,0,2018-03-08 19:18:04+00:00,[],None
374,https://github.com/bjr73/Flicker.git,2018-03-12 00:16:42+00:00,,0,bjr73/Flicker,124812045,Verilog,Flicker,229141,0,2018-03-12 00:20:30+00:00,[],None
375,https://github.com/amclain/verilog-uart.git,2018-02-24 20:41:09+00:00,UART transmitter and receiver modules written in verilog,0,amclain/verilog-uart,122777989,Verilog,verilog-uart,47,0,2018-03-05 15:51:40+00:00,[],https://api.github.com/licenses/mit
376,https://github.com/SeaBass917/32BitProcessor.git,2018-02-25 09:45:42+00:00,32 Bit Pipelined Datapath,0,SeaBass917/32BitProcessor,122823112,Verilog,32BitProcessor,4956,0,2018-02-25 09:48:36+00:00,[],None
377,https://github.com/tanlikar/verilog.git,2018-03-14 10:25:18+00:00,,0,tanlikar/verilog,125195023,Verilog,verilog,14,0,2018-03-27 13:53:09+00:00,[],None
378,https://github.com/angelamz/bitComposer.git,2018-03-14 21:32:42+00:00,,1,angelamz/bitComposer,125276155,Verilog,bitComposer,73,0,2018-04-09 01:14:12+00:00,[],None
379,https://github.com/yunfjiang/AdderRippleCarry.git,2018-02-28 02:52:31+00:00,Vivado Project ,0,yunfjiang/AdderRippleCarry,123219979,Verilog,AdderRippleCarry,2,0,2018-02-28 03:20:13+00:00,[],None
380,https://github.com/siddeshlc8/Design-Of-Digital-Systems.git,2018-03-01 15:36:45+00:00,Implementation of Lights Out Game in Logisim and Verilog.,0,siddeshlc8/Design-Of-Digital-Systems,123454829,Verilog,Design-Of-Digital-Systems,25,0,2018-04-10 19:40:51+00:00,"['logisim', 'lights-out-game', 'verilog', 'design-digital-systems', 'dds']",None
381,https://github.com/kkjasoncheung/Casino_Royale.git,2018-03-15 15:11:43+00:00,Casino Royale for CSCB58 project,1,kkjasoncheung/Casino_Royale,125385496,Verilog,Casino_Royale,119,0,2018-04-09 00:37:33+00:00,[],None
382,https://github.com/dbm2/ihs-exercicio.git,2018-03-16 15:46:20+00:00,Exercício da monitoria de IHS,0,dbm2/ihs-exercicio,125537454,Verilog,ihs-exercicio,69022,0,2018-06-16 21:53:47+00:00,[],None
383,https://github.com/MrCaiting/Lab-8.git,2018-03-12 18:56:26+00:00,ECE 385 Lab 8: SOC with USB and VGA Interface in SystemVerilog,1,MrCaiting/Lab-8,124936669,Verilog,Lab-8,2730,0,2024-03-25 11:06:44+00:00,[],None
384,https://github.com/MattBelle95/Digital-Design.git,2018-02-05 11:51:59+00:00,Verilog and VHDL Projects,0,MattBelle95/Digital-Design,120298176,Verilog,Digital-Design,396,0,2018-03-23 13:24:04+00:00,[],None
385,https://github.com/juanjosedq/Taller_LInux_Git.git,2018-02-05 15:42:36+00:00,,0,juanjosedq/Taller_LInux_Git,120324894,Verilog,Taller_LInux_Git,4012,0,2018-02-07 14:36:04+00:00,[],None
386,https://github.com/TTULABONE-SP18/SpencerFrequencyCounter.git,2018-02-09 03:21:03+00:00,"Repository for frequency counter files, developed by Thomas Spencer",0,TTULABONE-SP18/SpencerFrequencyCounter,120850764,Verilog,SpencerFrequencyCounter,10,0,2018-02-09 03:42:29+00:00,[],None
387,https://github.com/ocelotsloth/verilog-lib.git,2018-01-16 23:42:54+00:00,Personal Library of Verilog Components,0,ocelotsloth/verilog-lib,117756790,Verilog,verilog-lib,5,0,2018-12-20 12:12:43+00:00,[],https://api.github.com/licenses/mit
388,https://github.com/Kai-Wen-Chen/PingpongCounter.git,2018-02-10 10:16:46+00:00,,0,Kai-Wen-Chen/PingpongCounter,121005268,Verilog,PingpongCounter,1,0,2018-02-10 10:17:29+00:00,[],None
389,https://github.com/harrytaipei4145/FPGA-LED.git,2018-02-11 13:08:09+00:00,,0,harrytaipei4145/FPGA-LED,121124423,Verilog,FPGA-LED,2,0,2018-02-11 13:08:42+00:00,[],None
390,https://github.com/bhrigub/8_3-priority-encoder-using-dataflow-modeling.git,2018-02-12 00:17:15+00:00,8_3 priority encoder using dataflow modeling,0,bhrigub/8_3-priority-encoder-using-dataflow-modeling,121181101,Verilog,8_3-priority-encoder-using-dataflow-modeling,214,0,2018-04-08 20:31:34+00:00,[],None
391,https://github.com/wintermao/EP2C8_RX_Qsys.git,2018-02-25 11:18:28+00:00,EP2C8+SDRAM,0,wintermao/EP2C8_RX_Qsys,122829247,Verilog,EP2C8_RX_Qsys,3209,0,2018-06-26 00:47:55+00:00,[],None
392,https://github.com/amr-essam95/Set-Associative-Cache-Control.git,2018-01-28 06:29:21+00:00,Set Associative Cache Control using Verilog,0,amr-essam95/Set-Associative-Cache-Control,119234201,Verilog,Set-Associative-Cache-Control,38,0,2018-01-28 06:30:03+00:00,[],None
393,https://github.com/arktur04/adc_sram.git,2018-01-14 07:53:31+00:00,,0,arktur04/adc_sram,117412358,Verilog,adc_sram,4,0,2018-01-14 09:39:20+00:00,[],None
394,https://github.com/shivukumar/uart_tx.git,2018-01-14 10:02:19+00:00,A simple uart tx module in system verilog,0,shivukumar/uart_tx,117419398,Verilog,uart_tx,8,0,2018-01-19 01:38:10+00:00,[],None
395,https://github.com/szhao13/punc.git,2018-01-16 19:53:12+00:00,,0,szhao13/punc,117733865,Verilog,punc,84,0,2018-09-28 05:39:30+00:00,[],None
396,https://github.com/zxhero/static-5-pipeline-CPU.git,2018-01-26 06:34:49+00:00,"Computer Architect(B62008H) HW, verilog, MIPS",1,zxhero/static-5-pipeline-CPU,119015359,Verilog,static-5-pipeline-CPU,61,0,2018-01-26 14:30:22+00:00,"['5-pipline-cpu', 'mips32cpu', 'verilog']",None
397,https://github.com/phillip-shvartsman/7821-Project.git,2018-03-12 18:57:06+00:00,Final Project for 7821,0,phillip-shvartsman/7821-Project,124936745,Verilog,7821-Project,3099,0,2018-05-01 19:53:37+00:00,[],None
398,https://github.com/cgrundey/DDI_HW4.git,2018-03-15 01:13:57+00:00,,0,cgrundey/DDI_HW4,125294241,Verilog,DDI_HW4,1401,0,2018-03-15 01:14:51+00:00,[],None
399,https://github.com/AndreeaAC/Verilog-Maze-Solver.git,2018-03-15 13:21:52+00:00,,0,AndreeaAC/Verilog-Maze-Solver,125370508,Verilog,Verilog-Maze-Solver,226,0,2018-03-15 13:28:03+00:00,[],None
400,https://github.com/neerajv03/SequentialMemoryDesign.git,2018-03-07 20:23:02+00:00,,0,neerajv03/SequentialMemoryDesign,124290031,Verilog,SequentialMemoryDesign,4,0,2018-03-07 20:24:47+00:00,[],None
401,https://github.com/amone4/SEM6.git,2018-02-14 19:13:41+00:00,Files for 6th semester,0,amone4/SEM6,121550534,Verilog,SEM6,7410,0,2018-04-19 10:04:47+00:00,[],None
402,https://github.com/rahulssheth1/TestGit.git,2018-02-10 01:47:31+00:00,,0,rahulssheth1/TestGit,120974700,Verilog,TestGit,14,0,2018-02-10 01:49:10+00:00,[],None
403,https://github.com/bhrigub/DFF-with-asynchronous-preset-and-reset-and-verified-for-Xilinx-Virtex-6-FPGA.git,2018-02-12 00:41:26+00:00,DFF with asynchronous preset and reset and verified for Xilinx Virtex 6 FPGA,0,bhrigub/DFF-with-asynchronous-preset-and-reset-and-verified-for-Xilinx-Virtex-6-FPGA,121182701,Verilog,DFF-with-asynchronous-preset-and-reset-and-verified-for-Xilinx-Virtex-6-FPGA,327,0,2021-02-12 08:20:17+00:00,[],None
404,https://github.com/bhrigub/16-x-16-Bidirectional-Memory.git,2018-02-12 00:43:46+00:00,16 x 16 Bidirectional Memory,0,bhrigub/16-x-16-Bidirectional-Memory,121182880,Verilog,16-x-16-Bidirectional-Memory,184,0,2018-04-08 20:29:40+00:00,[],None
405,https://github.com/wilsmer/Bachelorarbeit.git,2018-03-17 09:11:27+00:00,,0,wilsmer/Bachelorarbeit,125613289,Verilog,Bachelorarbeit,61323,0,2018-05-02 09:54:32+00:00,[],None
406,https://github.com/igorldep/Verilog-HDL.git,2018-03-16 03:11:59+00:00,"Programs made in the Verilog language, required in the class of Laboratory of Digital Systems and Architecture and Organization of Computers I and II, held at the course of Computer Engineering, at Centro Federal de Educação Tecnológica de Minas Gerais (CEFET-MG)",0,igorldep/Verilog-HDL,125456883,Verilog,Verilog-HDL,78299,0,2018-07-09 04:05:12+00:00,[],None
407,https://github.com/Xinrea/SingleCycleMipsCPU.git,2018-02-27 09:58:48+00:00,,0,Xinrea/SingleCycleMipsCPU,123109399,Verilog,SingleCycleMipsCPU,6032,0,2018-02-27 13:23:13+00:00,[],None
408,https://github.com/matheusmstos/Cache-Totalmente-Associativa.git,2018-03-09 18:02:43+00:00,Esse é um trabalho de LAOC2 que visa criar uma cache totalmente associativa em verilog,0,matheusmstos/Cache-Totalmente-Associativa,124575762,Verilog,Cache-Totalmente-Associativa,1753,0,2018-04-07 02:26:22+00:00,[],None
409,https://github.com/chuzhe-as-a-dev/Digital-Component-Design-labs-2017.git,2018-01-11 14:37:43+00:00,"Solution of labs from SE345 (Digital Component Design), SJTU",1,chuzhe-as-a-dev/Digital-Component-Design-labs-2017,117112336,Verilog,Digital-Component-Design-labs-2017,16830,0,2018-01-11 14:38:34+00:00,[],None
410,https://github.com/honeyhaoyan/CPU.git,2018-01-12 12:31:22+00:00,computer architecture,0,honeyhaoyan/CPU,117238835,Verilog,CPU,207,0,2018-01-12 12:31:51+00:00,[],None
411,https://github.com/kamminke/MNR0.git,2018-01-14 18:58:46+00:00,FPGA Hardware Wallet,1,kamminke/MNR0,117457823,Verilog,MNR0,41,0,2018-01-14 19:22:19+00:00,[],https://api.github.com/licenses/bsd-2-clause
412,https://github.com/smhasan1/DE2-Board-Lab3.git,2018-01-10 15:30:32+00:00,,0,smhasan1/DE2-Board-Lab3,116975480,Verilog,DE2-Board-Lab3,9,0,2018-01-10 15:44:02+00:00,[],None
413,https://github.com/jeffery-fonda/EE434.git,2018-01-12 18:16:41+00:00,ASIC Design | WSU Spring 2018,0,jeffery-fonda/EE434,117273736,Verilog,EE434,55298,0,2018-04-30 16:30:09+00:00,[],None
414,https://github.com/TTULABONE-SP18/DukeFrequencyCounter.git,2018-02-08 22:33:12+00:00,Frequency counter for mini project 2. Developed by Adam Duke.,0,TTULABONE-SP18/DukeFrequencyCounter,120826191,Verilog,DukeFrequencyCounter,7,0,2018-02-08 22:36:03+00:00,[],None
415,https://github.com/harrytaipei4145/Verilog-Matrix.git,2018-02-11 12:53:14+00:00,,0,harrytaipei4145/Verilog-Matrix,121123178,Verilog,Verilog-Matrix,3,0,2018-02-11 12:54:16+00:00,[],None
416,https://github.com/bjonen1/VGA-driver.git,2018-02-06 22:17:58+00:00,"Given an 80x60 image in a MIF file, generate a standard 640x480 60 HZ VGA signal",0,bjonen1/VGA-driver,120530220,Verilog,VGA-driver,262,0,2018-02-08 22:12:16+00:00,[],None
417,https://github.com/HadeerSamir/Direct-Mapping.git,2018-01-23 16:52:29+00:00,,0,HadeerSamir/Direct-Mapping,118640184,Verilog,Direct-Mapping,1,0,2018-01-23 17:07:39+00:00,[],None
418,https://github.com/kylebt/ECE544_Proj2.git,2018-02-14 15:19:30+00:00,,0,kylebt/ECE544_Proj2,121525519,Verilog,ECE544_Proj2,205027,0,2018-02-16 22:15:31+00:00,[],None
419,https://github.com/XiminLin/ECE385_final_project.git,2018-02-06 02:42:46+00:00,Digital System Labs final project,0,XiminLin/ECE385_final_project,120391996,Verilog,ECE385_final_project,46001,0,2019-04-26 06:05:33+00:00,[],None
420,https://github.com/stanley-plagata/Virtual-CPU.git,2018-02-07 00:37:38+00:00,Virtualized CPU running on ModelSim software written in Verilog,0,stanley-plagata/Virtual-CPU,120541861,Verilog,Virtual-CPU,22,0,2018-02-07 00:39:06+00:00,[],None
421,https://github.com/charudatta10/five-stage-mips-pipeline.git,2018-02-08 05:22:41+00:00,A five stage MIPS pipeline implemented in Verilog for EE3613,0,charudatta10/five-stage-mips-pipeline,120714839,Verilog,five-stage-mips-pipeline,212,0,2019-05-02 12:54:47+00:00,[],None
422,https://github.com/TTULABONE-SP18/OzoudeFrequencyCounter.git,2018-02-08 05:12:13+00:00,Repository for mini project 2,0,TTULABONE-SP18/OzoudeFrequencyCounter,120714050,Verilog,OzoudeFrequencyCounter,38,0,2022-07-15 12:08:08+00:00,"['repository', 'for', 'mini-project', '2']",None
423,https://github.com/wesleymorlock/Single-Cycle-MIPS-Processor.git,2018-02-16 13:16:36+00:00,Bucknell CS320  - Computer Architecture - Project 1,0,wesleymorlock/Single-Cycle-MIPS-Processor,121752693,Verilog,Single-Cycle-MIPS-Processor,914,0,2018-02-16 13:23:16+00:00,[],None
424,https://github.com/MrIceCreamMan/TicTacToe_FPGA_Board.git,2018-02-07 15:09:28+00:00,Tic-Tac-Toe game written in Verilog running on FPGA board,0,MrIceCreamMan/TicTacToe_FPGA_Board,120630586,Verilog,TicTacToe_FPGA_Board,1452,0,2018-02-07 15:44:10+00:00,[],None
425,https://github.com/AliTaheriNastooh/Sending_Reliable_Data.git,2018-02-16 16:07:59+00:00,Sender and Receiver,0,AliTaheriNastooh/Sending_Reliable_Data,121770760,Verilog,Sending_Reliable_Data,476,0,2018-02-18 13:53:29+00:00,[],None
426,https://github.com/YellowBrainz/BMP280.git,2018-01-21 21:59:37+00:00,I2C Verilog test project in Quartus,0,YellowBrainz/BMP280,118377670,Verilog,BMP280,7657,0,2018-01-21 22:01:03+00:00,[],None
427,https://github.com/irinacostachescu/Undergraduate-Coursework-ACS-UPB.git,2018-02-25 11:02:30+00:00,Projects and coursework during Bachelor's Degree,0,irinacostachescu/Undergraduate-Coursework-ACS-UPB,122828109,Verilog,Undergraduate-Coursework-ACS-UPB,4308,0,2018-02-26 20:40:41+00:00,[],None
428,https://github.com/samhaque/CSCB58.git,2018-03-11 21:05:47+00:00,Automated irrigation system written in Verilog for DE2 board,1,samhaque/CSCB58,124799469,Verilog,CSCB58,3421,0,2019-08-15 19:02:53+00:00,[],None
429,https://github.com/tomcat322/DAC_FPGA.git,2018-03-13 08:24:47+00:00,DAC电性能测试和热性能测试，AD7606,0,tomcat322/DAC_FPGA,125016826,Verilog,DAC_FPGA,4,0,2018-03-15 09:20:50+00:00,[],None
430,https://github.com/GkHabib/ComputerArchitecture_Floating_Point_Adder.git,2018-03-06 19:45:06+00:00,,0,GkHabib/ComputerArchitecture_Floating_Point_Adder,124129764,Verilog,ComputerArchitecture_Floating_Point_Adder,13,0,2018-05-24 14:35:53+00:00,[],None
431,https://github.com/rahul-kumar-saini/TurfWars.git,2018-03-04 21:19:10+00:00,CSCB58 Winter 2018 Final Project,1,rahul-kumar-saini/TurfWars,123830028,Verilog,TurfWars,148,0,2019-04-13 05:55:22+00:00,[],None
432,https://github.com/nfespindolar/Verilog-Projects.git,2018-03-12 22:15:08+00:00,,0,nfespindolar/Verilog-Projects,124958216,Verilog,Verilog-Projects,27589,0,2018-03-12 22:23:11+00:00,[],None
433,https://github.com/ayush210/VLSI_ARch_3rdassign.git,2018-02-27 15:59:25+00:00,,0,ayush210/VLSI_ARch_3rdassign,123152898,Verilog,VLSI_ARch_3rdassign,6010,0,2018-02-27 16:11:46+00:00,[],None
434,https://github.com/gabrieldutra/laoc2-pratica1.git,2018-03-16 16:16:28+00:00,Prática 1 - Laboratório de Arquitetura e Organização de Computadores II,0,gabrieldutra/laoc2-pratica1,125540911,Verilog,laoc2-pratica1,1945,0,2018-04-06 21:33:58+00:00,[],None
435,https://github.com/NateCloudRouzan/SampleVerilogCoding.git,2018-03-01 04:51:11+00:00,Here you will find some of the Verilog code that i have done throughout schooling. This code is individually documented,0,NateCloudRouzan/SampleVerilogCoding,123383766,Verilog,SampleVerilogCoding,12,0,2018-03-01 04:55:19+00:00,[],None
436,https://github.com/alanhesu/Project_2.git,2018-03-06 22:21:11+00:00,,0,alanhesu/Project_2,124145932,Verilog,Project_2,392590,0,2018-04-22 19:25:44+00:00,[],None
437,https://github.com/grantslape/txstate-iverilog.git,2018-03-02 03:57:08+00:00,A repo for CS 3339 students learning verilog,0,grantslape/txstate-iverilog,123527973,Verilog,txstate-iverilog,12129,0,2018-03-02 05:18:34+00:00,"['verilog', 'iverilog', 'gtkwave']",https://api.github.com/licenses/gpl-3.0
438,https://github.com/wangziyu1997/MtCPU.git,2018-01-07 02:45:20+00:00,,0,wangziyu1997/MtCPU,116532009,Verilog,MtCPU,6,0,2019-05-12 08:40:38+00:00,[],None
439,https://github.com/snoozejunkie/alarmClock_TT.git,2018-01-07 18:39:02+00:00,"alarm clock, set time, set alarm, 4 digits desplay Altera Nexys 2",0,snoozejunkie/alarmClock_TT,116589803,Verilog,alarmClock_TT,4,0,2018-01-07 21:39:27+00:00,[],None
440,https://github.com/AliTaheriNastooh/cache-of-a-CPU.git,2018-02-16 07:41:47+00:00,simulate cache system of a CPU,0,AliTaheriNastooh/cache-of-a-CPU,121725538,Verilog,cache-of-a-CPU,772,0,2018-02-18 13:46:48+00:00,[],None
441,https://github.com/xyyimian/pipeline-CPU.git,2018-02-16 16:35:57+00:00,"a CPU simulator with pipeline function, based on ISE ",0,xyyimian/pipeline-CPU,121774004,Verilog,pipeline-CPU,350,0,2018-02-22 04:13:15+00:00,[],None
442,https://github.com/Anirudh-Bhat/FIFO.git,2018-01-20 04:39:35+00:00,,0,Anirudh-Bhat/FIFO,118209565,Verilog,FIFO,1,0,2018-07-18 05:28:58+00:00,[],None
443,https://github.com/morizmartiner/verilog-two-ssd.git,2018-02-07 20:46:47+00:00,,0,morizmartiner/verilog-two-ssd,120669553,Verilog,verilog-two-ssd,9,0,2018-02-07 20:47:36+00:00,[],https://api.github.com/licenses/apache-2.0
444,https://github.com/TTULABONE-SP18/DongShinFreqCounter.git,2018-02-08 23:38:15+00:00,,0,TTULABONE-SP18/DongShinFreqCounter,120831513,Verilog,DongShinFreqCounter,5,0,2018-02-08 23:41:46+00:00,[],None
445,https://github.com/coledl22/ColeLewisFreqCounter.git,2018-02-09 04:13:09+00:00,,0,coledl22/ColeLewisFreqCounter,120855194,Verilog,ColeLewisFreqCounter,4,0,2018-10-21 23:04:21+00:00,[],None
446,https://github.com/silviafeiwang/MulticycleCPU.git,2018-03-02 08:57:42+00:00,Computer Organization and Design - Lab2,0,silviafeiwang/MulticycleCPU,123555749,Verilog,MulticycleCPU,73,0,2023-01-28 08:48:12+00:00,[],None
447,https://github.com/Xinrea/MIPS-CPUwithCCMB.git,2018-03-03 14:47:08+00:00,add 4 instructions on the general one,0,Xinrea/MIPS-CPUwithCCMB,123700780,Verilog,MIPS-CPUwithCCMB,129,0,2018-08-01 00:31:32+00:00,[],None
448,https://github.com/somecat1996/HomeworkDSD.git,2018-03-04 17:02:33+00:00,homework of Digital Signal Processing,0,somecat1996/HomeworkDSD,123809780,Verilog,HomeworkDSD,148,0,2018-03-04 17:02:41+00:00,[],None
449,https://github.com/DeepPurohit/traffic-light.git,2018-03-05 16:39:21+00:00,Traffic Light Controller using Xilinx Tool,0,DeepPurohit/traffic-light,123948365,Verilog,traffic-light,424,0,2018-03-05 16:40:20+00:00,[],None
450,https://github.com/PierreSue/Green-Walker.git,2018-03-02 14:58:15+00:00,FPGA project,0,PierreSue/Green-Walker,123592463,Verilog,Green-Walker,18057,0,2018-03-02 15:22:27+00:00,[],None
451,https://github.com/shimaa7/MIPS_piplineProcessor.git,2018-03-04 07:47:04+00:00,MIPS 5 stage pipline processor with verilog,0,shimaa7/MIPS_piplineProcessor,123767896,Verilog,MIPS_piplineProcessor,14,0,2018-06-16 08:42:40+00:00,['verilog'],None
452,https://github.com/skrimpon/arm_v6.git,2018-01-14 14:52:13+00:00,,0,skrimpon/arm_v6,117439233,Verilog,arm_v6,3496,0,2019-05-05 16:38:31+00:00,[],https://api.github.com/licenses/mit
453,https://github.com/Elder-Hall/full-adder.git,2018-01-23 05:17:20+00:00,,1,Elder-Hall/full-adder,118561364,Verilog,full-adder,3,0,2018-01-23 05:19:30+00:00,[],None
454,https://github.com/JammyJims/Verilog_Cores.git,2018-02-02 00:06:25+00:00,Repository for keeping my personal practice Verilog cores,0,JammyJims/Verilog_Cores,119908932,Verilog,Verilog_Cores,7,0,2018-02-13 04:28:41+00:00,[],None
455,https://github.com/devs95/cis371.git,2018-02-01 23:51:03+00:00,,0,devs95/cis371,119907894,Verilog,cis371,4701,0,2018-05-07 07:50:20+00:00,[],None
456,https://github.com/PolinaGo/Epic-Space-Battleship.git,2018-01-19 03:31:26+00:00,,0,PolinaGo/Epic-Space-Battleship,118071972,Verilog,Epic-Space-Battleship,12672,0,2018-01-19 03:42:50+00:00,[],None
457,https://github.com/sikendershahid91/BitsPlease.git,2018-01-31 16:51:06+00:00,hardware design projects and labs performed,0,sikendershahid91/BitsPlease,119715647,Verilog,BitsPlease,37915,0,2018-05-09 22:46:33+00:00,[],https://api.github.com/licenses/mit
458,https://github.com/rederice/ComputerArchitecture.git,2018-01-17 13:37:24+00:00,MIPS/VERILOG,1,rederice/ComputerArchitecture,117841029,Verilog,ComputerArchitecture,1340,0,2018-01-17 13:38:17+00:00,[],None
459,https://github.com/gsoosk/BinaryToBCD.git,2018-01-18 08:39:04+00:00,"The circuit designed in is one that takes a 16-bit binary number as its parallel input that is between 0 and 9999, and as output, it generates the BCD equivalent of its input.",0,gsoosk/BinaryToBCD,117955795,Verilog,BinaryToBCD,15058,0,2018-01-18 10:13:20+00:00,[],None
460,https://github.com/DOOKNET/WS2812.git,2018-01-29 17:34:46+00:00,WS2812 controlled by FPGA,0,DOOKNET/WS2812,119416934,Verilog,WS2812,3519,0,2018-03-16 15:11:24+00:00,[],None
461,https://github.com/open-design/marsohod3bis-sdram-fail.git,2018-03-14 06:03:44+00:00,,0,open-design/marsohod3bis-sdram-fail,125163210,Verilog,marsohod3bis-sdram-fail,6,0,2018-03-14 06:04:13+00:00,[],None
462,https://github.com/okko883/MIPS.git,2018-03-09 12:26:32+00:00,,0,okko883/MIPS,124537683,Verilog,MIPS,5561,0,2018-03-09 12:26:59+00:00,[],None
463,https://github.com/okko883/Digital-Design.git,2018-03-09 12:12:31+00:00,,0,okko883/Digital-Design,124536249,Verilog,Digital-Design,59572,0,2018-03-09 12:16:10+00:00,[],None
464,https://github.com/RahulGala/frequency-divide-by-3.git,2018-03-12 00:36:20+00:00,"A frequency divide by 3 circuit Design, Simulation and Synthesis",0,RahulGala/frequency-divide-by-3,124813291,Verilog,frequency-divide-by-3,458,0,2018-03-12 00:38:38+00:00,[],None
465,https://github.com/oldzandmissmiao0312/fpga.git,2018-03-15 04:37:57+00:00,,0,oldzandmissmiao0312/fpga,125312848,Verilog,fpga,1,0,2018-03-15 04:42:19+00:00,[],None
466,https://github.com/ulasarikaya/SimpleCPU.git,2018-03-15 14:59:52+00:00,Digital Systems,0,ulasarikaya/SimpleCPU,125383943,Verilog,SimpleCPU,2,0,2018-03-15 15:04:30+00:00,[],None
467,https://github.com/seijirom/FullAdder.git,2018-03-16 13:34:43+00:00,,1,seijirom/FullAdder,125520555,Verilog,FullAdder,175,0,2018-04-28 13:02:49+00:00,[],None
468,https://github.com/fv316/FPGA_voice_alteration.git,2018-03-08 08:18:35+00:00,,0,fv316/FPGA_voice_alteration,124359599,Verilog,FPGA_voice_alteration,71573,0,2020-01-30 14:14:30+00:00,[],None
469,https://github.com/gmn0105/CompArch-VLIW-Architecture.git,2018-02-24 04:40:00+00:00,Computer Architecture Course Project to Design a VLIW Architecture based on given specifications.,0,gmn0105/CompArch-VLIW-Architecture,122703590,Verilog,CompArch-VLIW-Architecture,18,0,2018-02-24 04:56:50+00:00,[],None
470,https://github.com/josephadisaputro/EECS2021-LABA.git,2018-02-23 20:32:45+00:00,,0,josephadisaputro/EECS2021-LABA,122669692,Verilog,EECS2021-LABA,9,0,2018-02-23 20:35:18+00:00,[],None
471,https://github.com/Jazz1996/RV32I-CPU-design.git,2018-02-12 13:33:00+00:00,CPU design based on RISC-V 32I,0,Jazz1996/RV32I-CPU-design,121250357,Verilog,RV32I-CPU-design,15,0,2021-08-02 09:39:46+00:00,[],None
472,https://github.com/SubhajitR/Alertness-Detection-System.git,2018-02-11 17:38:35+00:00,,0,SubhajitR/Alertness-Detection-System,121149140,Verilog,Alertness-Detection-System,150,0,2018-02-12 18:06:36+00:00,['verilog'],None
473,https://github.com/harrytaipei4145/Pipeline-CPU.git,2018-02-11 13:28:32+00:00,,0,harrytaipei4145/Pipeline-CPU,121126120,Verilog,Pipeline-CPU,10,0,2018-02-11 13:29:19+00:00,[],None
474,https://github.com/Trevor16gordon/I2C-verilog.git,2018-02-12 00:18:41+00:00,,0,Trevor16gordon/I2C-verilog,121181191,Verilog,I2C-verilog,2,0,2018-02-12 00:22:32+00:00,[],None
475,https://github.com/ayush210/VLSI_FFT_DESIGN_2nd_ASSIGN.git,2018-02-19 12:19:37+00:00,,0,ayush210/VLSI_FFT_DESIGN_2nd_ASSIGN,122058308,Verilog,VLSI_FFT_DESIGN_2nd_ASSIGN,727,0,2018-02-19 12:21:31+00:00,[],None
476,https://github.com/myratsapar/Verilog-HDL.git,2018-02-25 14:39:00+00:00,Hardware Description Language,0,myratsapar/Verilog-HDL,122844208,Verilog,Verilog-HDL,25,0,2018-04-21 17:32:07+00:00,[],None
477,https://github.com/CamilleJesus/SistemaDigital.git,2018-02-26 01:05:48+00:00,Sistema Digital (Problema 4: TEC499 - MI Sistemas Digitais),0,CamilleJesus/SistemaDigital,122894041,Verilog,SistemaDigital,15625,0,2018-02-26 01:15:19+00:00,[],None
478,https://github.com/aleksmcgale/uoft-computerorganizationlabs.git,2018-02-25 19:44:10+00:00,CSC258: Computer Organization Labs,0,aleksmcgale/uoft-computerorganizationlabs,122869841,Verilog,uoft-computerorganizationlabs,24,0,2018-02-25 19:46:20+00:00,[],None
479,https://github.com/frankienaik/The-Color-Theory.git,2018-01-25 15:42:55+00:00,An arcade game that teachers players the color theory,0,frankienaik/The-Color-Theory,118932508,Verilog,The-Color-Theory,1438,0,2018-01-25 15:50:38+00:00,[],None
480,https://github.com/parthkalgaonkar/axi_trans.git,2018-01-30 16:39:28+00:00,,0,parthkalgaonkar/axi_trans,119564246,Verilog,axi_trans,22,0,2018-01-30 16:41:52+00:00,[],None
481,https://github.com/luwangg/USRPDriver.git,2018-01-27 06:59:23+00:00,Mirror of MathWorks' created USRP driver for linux x86_64,0,luwangg/USRPDriver,119141452,Verilog,USRPDriver,16008,0,2018-01-27 06:59:30+00:00,[],None
482,https://github.com/OSSDC/full-HD-camera.git,2018-02-26 18:48:59+00:00,full HD camera FPGA project folder,0,OSSDC/full-HD-camera,123014942,Verilog,full-HD-camera,31513,0,2024-01-02 11:55:31+00:00,[],None
483,https://github.com/mcty/CS385-Workspace-Mips-Cpu.git,2018-03-07 00:06:42+00:00,Program a 16-bit CPU build in HDL Verilog,0,mcty/CS385-Workspace-Mips-Cpu,124154286,Verilog,CS385-Workspace-Mips-Cpu,2269,0,2018-04-04 19:04:23+00:00,[],None
484,https://github.com/kylewong975/CodeBreak.git,2018-03-14 05:58:06+00:00,"Guess 1 number and try 2 match 4 digit number given 8 tries and 16 possible digits, 32-bit integers in a 64-bit machine",0,kylewong975/CodeBreak,125162625,Verilog,CodeBreak,16,0,2018-03-15 19:31:16+00:00,[],None
485,https://github.com/jabarragann/ProyectoDron_2018.git,2018-01-22 03:25:13+00:00,Proyecto Dron,0,jabarragann/ProyectoDron_2018,118400947,Verilog,ProyectoDron_2018,6106,0,2018-04-11 16:41:45+00:00,[],None
486,https://github.com/Gemini064/Sophomore.git,2018-01-17 14:32:46+00:00,a tired semester,0,Gemini064/Sophomore,117847942,Verilog,Sophomore,110573,0,2018-07-15 13:05:14+00:00,[],None
487,https://github.com/aeriamike/Microcomputer.git,2018-01-24 17:49:26+00:00,Micro CPU Controller - made with Verilog and ran on Spartan board,0,aeriamike/Microcomputer,118800618,Verilog,Microcomputer,487,0,2019-09-25 04:26:38+00:00,[],https://api.github.com/licenses/mit
488,https://github.com/Tonto95/CIS371Lab1.git,2018-01-25 23:58:40+00:00,,0,Tonto95/CIS371Lab1,118981978,Verilog,CIS371Lab1,21,0,2018-01-26 00:06:55+00:00,[],None
489,https://github.com/unixconsult/git-fpga.git,2018-03-05 11:19:07+00:00,,0,unixconsult/git-fpga,123908976,Verilog,git-fpga,3446,0,2018-03-05 11:21:16+00:00,[],None
490,https://github.com/jfong701/CSCB58-Project.git,2018-03-12 03:42:59+00:00,"Pong on DE2 board, with some enhancements (CSCB58 Winter 2018 UTSC)",1,jfong701/CSCB58-Project,124830272,Verilog,CSCB58-Project,18722,0,2020-06-22 19:08:44+00:00,[],None
491,https://github.com/ToddHuaJi/RLE_compression.git,2018-03-12 16:19:06+00:00,Verilog RLE compression ,1,ToddHuaJi/RLE_compression,124917387,Verilog,RLE_compression,29,0,2018-03-25 19:32:36+00:00,[],None
492,https://github.com/Elliot-Ford/CSC258_final_project.git,2018-03-16 03:01:01+00:00,CSC258 final project,1,Elliot-Ford/CSC258_final_project,125455756,Verilog,CSC258_final_project,51,0,2018-04-03 22:15:57+00:00,[],None
493,https://github.com/richardzeng1/Lab4.git,2018-02-07 22:05:09+00:00,,0,richardzeng1/Lab4,120677606,Verilog,Lab4,315,0,2018-02-07 22:05:44+00:00,[],None
494,https://github.com/tchandrahas/rtl-design-test.git,2018-02-06 22:41:37+00:00,,0,tchandrahas/rtl-design-test,120532318,Verilog,rtl-design-test,2835,0,2018-02-06 23:02:46+00:00,[],None
495,https://github.com/aeriamike/Pong-Game-FPGA.git,2018-01-16 20:14:44+00:00,Logic Pong Project of logical circuit design - Zhejiang University,0,aeriamike/Pong-Game-FPGA,117736309,Verilog,Pong-Game-FPGA,958,0,2018-05-08 20:02:51+00:00,[],https://api.github.com/licenses/mit
496,https://github.com/helfo2/MIPS-architecture.git,2018-01-17 20:18:19+00:00,,0,helfo2/MIPS-architecture,117887965,Verilog,MIPS-architecture,19,0,2019-01-10 16:23:31+00:00,[],None
497,https://github.com/AbdallahReda/PCIarbiter.git,2018-01-26 19:44:57+00:00,PCI arbiter Project,0,AbdallahReda/PCIarbiter,119095738,Verilog,PCIarbiter,3,0,2018-04-05 10:55:19+00:00,[],None
498,https://github.com/nhonour/lab-2-nhonour-master.git,2018-01-29 03:47:00+00:00,,0,nhonour/lab-2-nhonour-master,119328529,Verilog,lab-2-nhonour-master,1549,0,2018-01-29 03:47:08+00:00,[],None
499,https://github.com/saislam/ALU_Ripple_Carry_Adder.git,2018-01-31 20:30:37+00:00,32-Bit ALU Implementation for DAT110,0,saislam/ALU_Ripple_Carry_Adder,119739689,Verilog,ALU_Ripple_Carry_Adder,3532,0,2020-03-26 15:49:36+00:00,[],None
500,https://github.com/TTULABONE-SP18/HalliwellFreqSourceFiles.git,2018-02-09 03:45:14+00:00,,0,TTULABONE-SP18/HalliwellFreqSourceFiles,120852981,Verilog,HalliwellFreqSourceFiles,3,0,2018-02-09 03:48:49+00:00,[],None
501,https://github.com/mtlang/ECE552.git,2018-02-20 03:25:58+00:00,,0,mtlang/ECE552,122150769,Verilog,ECE552,335,0,2018-04-17 18:24:14+00:00,[],None
502,https://github.com/Lexuil/lm32-gpio.git,2018-02-20 19:39:35+00:00,,0,Lexuil/lm32-gpio,122246600,Verilog,lm32-gpio,12210,0,2019-06-22 06:15:47+00:00,[],None
503,https://github.com/ljagodz/Verilog-Piano--One-Octave-PS-2-Input.git,2018-02-17 03:02:17+00:00,"Final Project for ECE241 at the University of Toronto, programmed in Verilog and designed specifically for the Altera De1-SoC FPGA.",0,ljagodz/Verilog-Piano--One-Octave-PS-2-Input,121822993,Verilog,Verilog-Piano--One-Octave-PS-2-Input,6,0,2018-02-17 03:08:28+00:00,[],None
504,https://github.com/thejokerlol/DMA_Controller.git,2018-02-25 13:04:59+00:00,Another controller project,0,thejokerlol/DMA_Controller,122836803,Verilog,DMA_Controller,15526,0,2018-03-19 10:33:33+00:00,[],None
505,https://github.com/songemeng/PipelineCPU_MIPS.git,2018-02-28 15:34:18+00:00,,0,songemeng/PipelineCPU_MIPS,123304708,Verilog,PipelineCPU_MIPS,13,0,2018-03-06 15:20:44+00:00,[],https://api.github.com/licenses/mit
506,https://github.com/msalvadorup/ece198.git,2018-02-28 10:32:05+00:00,Codes for ECE 198,0,msalvadorup/ece198,123269532,Verilog,ece198,20,0,2018-03-05 08:39:06+00:00,[],None
507,https://github.com/tzxing/digital_clock.git,2018-03-01 09:48:47+00:00,数电课程设计 Verilog设计一个数字钟,0,tzxing/digital_clock,123415186,Verilog,digital_clock,576,0,2018-05-29 07:49:04+00:00,[],None
508,https://github.com/lj369/High_radix_online_arithmetic.git,2018-02-18 15:27:25+00:00,,0,lj369/High_radix_online_arithmetic,121963748,Verilog,High_radix_online_arithmetic,58263,0,2018-06-01 15:57:46+00:00,[],None
509,https://github.com/dnshp/Verilog-UART.git,2018-02-18 22:52:15+00:00,,0,dnshp/Verilog-UART,121998213,Verilog,Verilog-UART,1,0,2018-02-18 23:01:59+00:00,[],None
510,https://github.com/binacor/class-projects.git,2018-02-23 00:59:49+00:00,,0,binacor/class-projects,122555173,Verilog,class-projects,304,0,2018-03-09 22:57:15+00:00,[],None
511,https://github.com/tmiw/f64.git,2018-01-25 09:58:34+00:00,A project to build a 16-bit SoC inside of a FPGA.,0,tmiw/f64,118895292,Verilog,f64,116,0,2018-04-30 07:33:35+00:00,[],https://api.github.com/licenses/mit
512,https://github.com/sa1f/deqween.git,2018-01-31 01:12:21+00:00,,0,sa1f/deqween,119615838,Verilog,deqween,3144,0,2019-09-13 03:53:22+00:00,[],None
513,https://github.com/josueRodriguez18/Lab1FreqCounter.git,2018-01-30 23:22:13+00:00,,0,josueRodriguez18/Lab1FreqCounter,119607115,Verilog,Lab1FreqCounter,43,0,2019-12-18 19:02:29+00:00,[],None
514,https://github.com/mradhuber/project1.git,2018-01-12 20:14:30+00:00,,0,mradhuber/project1,117283769,Verilog,project1,25,0,2018-01-12 20:17:53+00:00,[],None
515,https://github.com/XingmouChen/Tiny_Computer_System.git,2018-01-18 13:41:37+00:00,,0,XingmouChen/Tiny_Computer_System,117987962,Verilog,Tiny_Computer_System,20,0,2018-01-18 13:42:20+00:00,[],None
516,https://github.com/gsoosk/NFactoriel.git,2018-01-18 10:16:12+00:00,"An arithmetic circuit with simple basic handshaking is to be designed here. Design a sequential circuit for calculating n-factorial, where n is an 8-bit integer, and the result is a 32-bit integer.  ",0,gsoosk/NFactoriel,117966667,Verilog,NFactoriel,6476,0,2018-01-18 10:20:33+00:00,[],None
517,https://github.com/JYunZhang/crossyroad.git,2018-01-28 19:43:24+00:00,,0,JYunZhang/crossyroad,119291559,Verilog,crossyroad,171,0,2018-01-28 19:46:32+00:00,[],None
518,https://github.com/fnnbrr/HighNoon.git,2018-01-08 01:08:51+00:00,Reflex-based cowboy shooting game between 2 players,0,fnnbrr/HighNoon,116612412,Verilog,HighNoon,16685,0,2018-01-08 16:02:58+00:00,[],None
519,https://github.com/harrytaipei4145/Multiclock-Manager.git,2018-02-11 12:58:52+00:00,,0,harrytaipei4145/Multiclock-Manager,121123652,Verilog,Multiclock-Manager,3,0,2018-02-11 13:03:10+00:00,[],None
520,https://github.com/harrytaipei4145/FPGA-Clock-Rate-Frequency.git,2018-02-11 13:06:19+00:00,,0,harrytaipei4145/FPGA-Clock-Rate-Frequency,121124268,Verilog,FPGA-Clock-Rate-Frequency,1,0,2018-02-11 13:07:07+00:00,[],None
521,https://github.com/bhrigub/8-bit-Arithmetic-Logical-Unit.git,2018-02-12 00:34:34+00:00,8-bit Arithmetic Logical Unit,0,bhrigub/8-bit-Arithmetic-Logical-Unit,121182197,Verilog,8-bit-Arithmetic-Logical-Unit,296,0,2018-04-08 20:31:16+00:00,[],None
522,https://github.com/xxyypp/FPGA_Verilog_Experiment.git,2018-02-12 13:30:43+00:00,Second Year FPGA Verilog Experiment,0,xxyypp/FPGA_Verilog_Experiment,121250137,Verilog,FPGA_Verilog_Experiment,74331,0,2018-04-04 23:46:47+00:00,[],None
523,https://github.com/aliher1911/verilog-dash.git,2018-02-09 21:42:26+00:00,Verilog doc for Dash,0,aliher1911/verilog-dash,120958803,Verilog,verilog-dash,18,0,2018-02-09 22:00:37+00:00,[],None
524,https://github.com/aliher1911/ice-sandbox.git,2018-01-15 08:08:42+00:00,,0,aliher1911/ice-sandbox,117515986,Verilog,ice-sandbox,12,0,2018-01-15 08:12:15+00:00,[],None
525,https://github.com/DiuR21/Verilog-Toy-Processor.git,2018-01-11 14:06:55+00:00,,0,DiuR21/Verilog-Toy-Processor,117108520,Verilog,Verilog-Toy-Processor,31,0,2018-03-04 05:36:27+00:00,[],None
526,https://github.com/Willyoung2017/CA-Task.git,2018-01-11 04:45:19+00:00,A toy CPU with 5-stage pipeline and one way cache,0,Willyoung2017/CA-Task,117051278,Verilog,CA-Task,19,0,2018-10-24 14:16:12+00:00,[],None
527,https://github.com/electronyx/m28read.git,2018-02-02 13:08:06+00:00,M28 readout with CMODS6 and Raspberry PI,0,electronyx/m28read,119982842,Verilog,m28read,49,0,2018-02-02 14:37:37+00:00,[],None
528,https://github.com/cl344/verilogCPU.git,2018-01-30 16:18:27+00:00,,0,cl344/verilogCPU,119561534,Verilog,verilogCPU,7515,0,2018-05-02 01:36:05+00:00,[],None
529,https://github.com/JarekParal/FI-MUNI_DE1_SoC.git,2018-02-06 23:27:18+00:00,Projects on FPGA Cyclone V (dev. board DE1-SoC) with systems Nios II or Linux,0,JarekParal/FI-MUNI_DE1_SoC,120536171,Verilog,FI-MUNI_DE1_SoC,2554,0,2018-02-14 16:04:58+00:00,[],None
530,https://github.com/karthikams/Simulation-Of-32-bit-CPU-in-verilog.git,2018-02-08 22:42:47+00:00,,0,karthikams/Simulation-Of-32-bit-CPU-in-verilog,120827049,Verilog,Simulation-Of-32-bit-CPU-in-verilog,14,0,2018-02-08 22:53:25+00:00,[],None
531,https://github.com/TTULABONE-SP18/RhyanJohnson_FreqCounter.git,2018-02-08 20:20:42+00:00,,0,TTULABONE-SP18/RhyanJohnson_FreqCounter,120813185,Verilog,RhyanJohnson_FreqCounter,17,0,2018-02-09 05:42:37+00:00,[],None
532,https://github.com/Rhyanaj/FC.git,2018-02-09 05:15:59+00:00,,0,Rhyanaj/FC,120860162,Verilog,FC,4,0,2018-02-09 05:17:55+00:00,[],None
533,https://github.com/amr-essam95/Arbiter.git,2018-01-28 06:30:59+00:00,Arbiter using Verilog,1,amr-essam95/Arbiter,119234298,Verilog,Arbiter,2,0,2018-01-28 06:31:25+00:00,[],None
534,https://github.com/bhrigub/Priority-Arbiter.git,2018-02-12 01:20:20+00:00,"Priority resolver receives four requests req_a, req_a, req_c, req_d and generates four grants gnt_a, gnt_b, gnt_c, gnt_d. At initial stage A has higher priority over B, B has higher priority over C and D has the least priority. At the later stages, resolver uses Least Recently Used Algorithm for generating grants based on requests received. On transcript display the devices that are generating request and the device that is provided grant",0,bhrigub/Priority-Arbiter,121185373,Verilog,Priority-Arbiter,264,0,2018-02-12 01:20:25+00:00,[],None
535,https://github.com/TTULABONE-SP18/JesusGuerraFrequencyCounter.git,2018-02-09 04:22:19+00:00,,0,TTULABONE-SP18/JesusGuerraFrequencyCounter,120855904,Verilog,JesusGuerraFrequencyCounter,8,0,2018-02-09 04:24:58+00:00,[],None
536,https://github.com/dsiddharth96/Basic-IPs.git,2018-03-03 20:31:58+00:00,,0,dsiddharth96/Basic-IPs,123728904,Verilog,Basic-IPs,8,0,2020-08-21 02:36:54+00:00,[],None
537,https://github.com/kimjin14/fpga_carry_study.git,2018-03-06 20:52:31+00:00,,0,kimjin14/fpga_carry_study,124137043,Verilog,fpga_carry_study,77,0,2018-07-26 21:45:15+00:00,[],None
538,https://github.com/ukalla1/FaultCollapsing-.git,2018-02-27 21:53:56+00:00,This code lets one perform fauly collapsing for a given circuit,1,ukalla1/FaultCollapsing-,123193385,Verilog,FaultCollapsing-,167,0,2019-12-17 21:27:15+00:00,[],https://api.github.com/licenses/mit
539,https://github.com/annymao/Final_104062229.git,2018-02-23 05:16:33+00:00,DSD_Final,0,annymao/Final_104062229,122576617,Verilog,Final_104062229,3533,0,2018-02-23 05:16:58+00:00,[],None
540,https://github.com/Dakimakura/Computer-Organization.git,2018-02-28 07:45:21+00:00,计算机组成原理作业,0,Dakimakura/Computer-Organization,123248449,Verilog,Computer-Organization,21,0,2018-02-28 08:00:21+00:00,[],None
541,https://github.com/vhall415/sources.git,2018-02-27 23:11:03+00:00,,0,vhall415/sources,123200033,Verilog,sources,15,0,2018-02-27 23:13:11+00:00,[],None
542,https://github.com/murata1631/thesis.git,2018-02-14 14:42:09+00:00,,0,murata1631/thesis,121521373,Verilog,thesis,16706,0,2018-03-22 09:50:15+00:00,[],None
543,https://github.com/ayush210/VLSI_ARch_1stassign.git,2018-03-02 09:14:54+00:00,,0,ayush210/VLSI_ARch_1stassign,123557767,Verilog,VLSI_ARch_1stassign,2884,0,2018-03-02 09:19:10+00:00,[],None
544,https://github.com/sureshgl/forge.git,2018-03-12 17:26:50+00:00,,2,sureshgl/forge,124925884,Verilog,forge,218175,0,2018-03-12 18:01:39+00:00,[],None
545,https://github.com/wintermao/EP2C8_TX_Qsys.git,2018-03-09 13:12:06+00:00,Cyclone2+sdram+i2c+uart+22394+lvds,0,wintermao/EP2C8_TX_Qsys,124542310,Verilog,EP2C8_TX_Qsys,2160,0,2018-05-20 22:24:32+00:00,[],None
546,https://github.com/badwolf1686/obstacle_dodger.git,2018-03-13 23:14:05+00:00,,0,badwolf1686/obstacle_dodger,125126444,Verilog,obstacle_dodger,49,0,2018-04-03 19:29:00+00:00,[],None
547,https://github.com/shaynekellyii/vlsi-multiplier-synthesis.git,2018-01-21 00:38:17+00:00,,0,shaynekellyii/vlsi-multiplier-synthesis,118292652,Verilog,vlsi-multiplier-synthesis,13906,0,2018-01-21 01:50:02+00:00,[],None
548,https://github.com/SubhajitR/Multi-functional-digital-clock.git,2018-01-13 13:04:04+00:00,,0,SubhajitR/Multi-functional-digital-clock,117344027,Verilog,Multi-functional-digital-clock,12,0,2018-02-11 16:46:21+00:00,['verilog'],None
549,https://github.com/xjjj2/riscv-cpu.git,2018-01-11 11:03:56+00:00,,0,xjjj2/riscv-cpu,117088995,Verilog,riscv-cpu,20,0,2018-01-11 19:27:31+00:00,[],None
550,https://github.com/TianBoyu/RISCV-CPU.git,2018-01-11 08:37:18+00:00,,0,TianBoyu/RISCV-CPU,117072791,Verilog,RISCV-CPU,383,0,2018-01-11 08:45:51+00:00,[],None
551,https://github.com/Willster419/ELEC3800_vivado_projects.git,2018-02-22 15:28:57+00:00,Projects for Advanced Computer Architecture,0,Willster419/ELEC3800_vivado_projects,122497324,Verilog,ELEC3800_vivado_projects,290,0,2023-01-28 11:02:57+00:00,[],https://api.github.com/licenses/gpl-3.0
552,https://github.com/MisterHW/XO345.git,2018-02-06 17:13:06+00:00,a drop-in replacement for FT245 that switches USB for SPI - making USB peripherals embedded peripherals. Tested with MachXO3L-1300E and MachXO3LF-6900C.,0,MisterHW/XO345,120494565,Verilog,XO345,837,0,2018-02-06 17:20:00+00:00,[],None
553,https://github.com/msafari18/16-bit-adder.git,2018-02-23 22:20:06+00:00,,0,msafari18/16-bit-adder,122678695,Verilog,16-bit-adder,1,0,2019-03-11 12:10:47+00:00,[],None
554,https://github.com/suyang98/riscv-cpu.git,2018-01-12 01:28:56+00:00,a very very simple cpu,0,suyang98/riscv-cpu,117175465,Verilog,riscv-cpu,483,0,2018-01-12 03:22:18+00:00,[],None
555,https://github.com/42x00/Computer-Architecture-CPU.git,2018-01-12 08:45:49+00:00,"Computer-Architecture-CPU based on RISC-V, SJTU ACM 2016",0,42x00/Computer-Architecture-CPU,117216734,Verilog,Computer-Architecture-CPU,4768,0,2018-01-12 08:48:12+00:00,[],None
556,https://github.com/gmuraleekrishna/DigitalSystemsLab.git,2018-03-06 13:07:49+00:00,,0,gmuraleekrishna/DigitalSystemsLab,124079765,Verilog,DigitalSystemsLab,0,0,2018-03-06 13:09:14+00:00,[],None
557,https://github.com/shruthinarayan/CMPE240memory_to_memory_transfer_design.git,2018-03-01 06:05:30+00:00,,0,shruthinarayan/CMPE240memory_to_memory_transfer_design,123390128,Verilog,CMPE240memory_to_memory_transfer_design,645,0,2018-03-01 06:09:51+00:00,[],None
558,https://github.com/AloriumTechnology/XLR8USB.git,2018-02-21 16:04:18+00:00,Allows full speed USB on and XLR8 board.,0,AloriumTechnology/XLR8USB,122358615,Verilog,XLR8USB,44,0,2018-02-21 16:15:40+00:00,[],https://api.github.com/licenses/mit
559,https://github.com/Osal222/EE480Assig2.git,2018-02-21 20:03:23+00:00,,0,Osal222/EE480Assig2,122386900,Verilog,EE480Assig2,33,0,2018-02-23 20:12:41+00:00,[],None
560,https://github.com/nickbeckwith/5-Stage-Processor-Pipeline.git,2018-03-13 18:05:43+00:00,5 stage processor pipeline with separate instruction and data cache,0,nickbeckwith/5-Stage-Processor-Pipeline,125094126,Verilog,5-Stage-Processor-Pipeline,247,0,2018-10-30 21:21:49+00:00,[],None
561,https://github.com/TadpoleDisastrous/ece552prj.git,2018-03-13 20:28:21+00:00,ece552 project files,0,TadpoleDisastrous/ece552prj,125110371,Verilog,ece552prj,16,0,2018-03-15 18:00:55+00:00,[],None
562,https://github.com/MarquisLP/PBS.git,2018-03-15 14:26:22+00:00,A DE2-powered Pokemon battle simulator ,0,MarquisLP/PBS,125379288,Verilog,PBS,123,0,2018-03-31 17:04:10+00:00,[],https://api.github.com/licenses/gpl-3.0
563,https://github.com/ecqin/random-snippet.git,2018-03-16 18:16:47+00:00,,0,ecqin/random-snippet,125553841,Verilog,random-snippet,15,0,2018-07-03 22:35:46+00:00,[],None
564,https://github.com/deleanuradu/CID-Lab-4.git,2018-03-15 12:03:28+00:00,,0,deleanuradu/CID-Lab-4,125361176,Verilog,CID-Lab-4,4,0,2018-03-15 12:37:33+00:00,[],None
565,https://github.com/altdillon/verilog_uart.git,2018-01-08 08:41:16+00:00,my attempt at building a uart in verilog.  ,0,altdillon/verilog_uart,116651410,Verilog,verilog_uart,1,0,2018-01-09 08:01:15+00:00,[],None
566,https://github.com/stebe27/ee180.git,2018-02-06 15:27:10+00:00,,0,stebe27/ee180,120478797,Verilog,ee180,3297,0,2018-03-15 20:33:45+00:00,[],None
567,https://github.com/salonisaraf/ECE453-SoftwareLab.git,2018-01-29 22:11:29+00:00,Software for hardware mappings and triggers for user application code. ,0,salonisaraf/ECE453-SoftwareLab,119448599,Verilog,ECE453-SoftwareLab,52,0,2018-05-04 02:00:21+00:00,[],None
568,https://github.com/shokanou/digital-system.git,2018-02-01 00:12:54+00:00,,0,shokanou/digital-system,119759917,Verilog,digital-system,53,0,2018-02-01 00:30:17+00:00,[],None
569,https://github.com/richardzeng1/lab3.git,2018-01-31 22:41:40+00:00,,0,richardzeng1/lab3,119752901,Verilog,lab3,517,0,2018-01-31 22:42:19+00:00,[],None
570,https://github.com/tempactcode/Coding_Challenge.git,2018-02-05 23:28:52+00:00,,0,tempactcode/Coding_Challenge,120375377,Verilog,Coding_Challenge,188,0,2018-02-12 17:58:24+00:00,[],None
571,https://github.com/painterner/X_S3E_CPU.git,2018-02-10 00:00:29+00:00,,0,painterner/X_S3E_CPU,120968749,Verilog,X_S3E_CPU,5667,0,2018-02-10 00:10:00+00:00,[],None
572,https://github.com/abaft/HACK.git,2018-01-31 23:54:42+00:00,HACK archetecture implemented in verilog for an FPGA,0,abaft/HACK,119758565,Verilog,HACK,65,0,2018-03-21 19:55:20+00:00,[],https://api.github.com/licenses/mit
573,https://github.com/DOOKNET/WS2812_Vivado.git,2018-02-01 12:00:21+00:00,Based on Vivado 16.4 and it's just a simulation version.,0,DOOKNET/WS2812_Vivado,119829928,Verilog,WS2812_Vivado,7077,0,2019-01-05 09:24:46+00:00,[],None
574,https://github.com/Yuvrender-Gill/Electronics.git,2018-01-12 02:34:35+00:00,,0,Yuvrender-Gill/Electronics,117182002,Verilog,Electronics,77359,0,2018-02-13 01:16:13+00:00,[],None
575,https://github.com/aaronhan223/Microprocessor-Based-System-for-Remote-Control-of-Race-Cars.git,2018-01-15 03:01:53+00:00,Digital system design using Verilog,0,aaronhan223/Microprocessor-Based-System-for-Remote-Control-of-Race-Cars,117490382,Verilog,Microprocessor-Based-System-for-Remote-Control-of-Race-Cars,64,0,2018-01-15 03:44:15+00:00,[],None
576,https://github.com/b03901152/NTUcd.git,2018-01-19 01:58:58+00:00,control driven compiler,0,b03901152/NTUcd,118062819,Verilog,NTUcd,86,0,2018-01-20 03:18:54+00:00,[],None
577,https://github.com/oconnork9/RefFile-ScrumLuck.git,2018-01-24 15:58:28+00:00,,0,oconnork9/RefFile-ScrumLuck,118787522,Verilog,RefFile-ScrumLuck,11,0,2018-02-20 15:25:45+00:00,[],None
578,https://github.com/abdelrahmanamr/Parking-System-Verilog.git,2018-01-24 17:54:12+00:00,a parking system that works with password and also counts the available parking places .,0,abdelrahmanamr/Parking-System-Verilog,118801160,Verilog,Parking-System-Verilog,3,0,2019-03-20 14:37:55+00:00,[],None
579,https://github.com/shuwentao/helloworld.git,2018-01-22 07:36:53+00:00,,0,shuwentao/helloworld,118422684,Verilog,helloworld,1,0,2019-04-15 03:57:27+00:00,[],None
580,https://github.com/cspk/ax309-clock.git,2018-01-25 19:30:55+00:00,,0,cspk/ax309-clock,118957982,Verilog,ax309-clock,19,0,2018-10-20 11:43:17+00:00,[],None
581,https://github.com/zwei22/dclab.git,2018-03-14 09:43:46+00:00,,0,zwei22/dclab,125189853,Verilog,dclab,4423,0,2018-04-11 05:04:13+00:00,[],None
582,https://github.com/AmareshSubburaj/ASIC_Design_and_CUDA.git,2018-03-17 18:40:28+00:00,,2,AmareshSubburaj/ASIC_Design_and_CUDA,125658618,Verilog,ASIC_Design_and_CUDA,1628,0,2018-03-17 18:57:10+00:00,[],None
583,https://github.com/Blunk-electronic/git-training.git,2018-02-14 19:23:50+00:00,git training,0,Blunk-electronic/git-training,121551566,Verilog,git-training,8,0,2018-02-14 21:20:18+00:00,[],None
584,https://github.com/harrytaipei4145/Finite-State-Machine.git,2018-02-11 12:56:44+00:00,,0,harrytaipei4145/Finite-State-Machine,121123470,Verilog,Finite-State-Machine,1,0,2018-02-11 12:57:22+00:00,[],None
585,https://github.com/bhrigub/Frequency-divide-by-8-circuit-using-T-Flip-Flop.git,2018-02-11 23:03:21+00:00,Frequency divide by 8 circuit using T Flip Flop,0,bhrigub/Frequency-divide-by-8-circuit-using-T-Flip-Flop,121176233,Verilog,Frequency-divide-by-8-circuit-using-T-Flip-Flop,237,0,2018-04-08 20:33:23+00:00,[],None
586,https://github.com/josueRodriguez18/Lab1Rover.git,2018-02-27 05:10:24+00:00,,0,josueRodriguez18/Lab1Rover,123076004,Verilog,Lab1Rover,88,0,2019-12-18 19:02:03+00:00,[],None
587,https://github.com/ArdelveLabs/A0COMPILERfiles.git,2018-01-10 16:53:17+00:00,Input files needed for CELL generation,0,ArdelveLabs/A0COMPILERfiles,116985129,Verilog,A0COMPILERfiles,9,0,2018-01-10 16:55:51+00:00,[],None
588,https://github.com/weiningzou/M216a.git,2018-01-09 04:39:11+00:00,,0,weiningzou/M216a,116766523,Verilog,M216a,191,0,2018-01-09 04:43:53+00:00,[],None
589,https://github.com/dumitrupaul/Maze-solver.git,2018-01-12 01:54:51+00:00,64x64 synchronous verilog maze solver using the right hand rule,0,dumitrupaul/Maze-solver,117178055,Verilog,Maze-solver,1,0,2021-10-12 01:04:27+00:00,[],None
590,https://github.com/theminorbracketrydepartment/phaseDetector.git,2018-03-07 07:52:02+00:00,,0,theminorbracketrydepartment/phaseDetector,124199396,Verilog,phaseDetector,10,0,2018-03-08 03:50:04+00:00,[],None
591,https://github.com/Amvolt/Test.git,2018-03-07 15:49:23+00:00,Test Repository,0,Amvolt/Test,124258557,Verilog,Test,3,0,2018-03-07 16:30:03+00:00,[],None
592,https://github.com/MaxShepovalov/eec281.git,2018-02-14 00:09:54+00:00,,0,MaxShepovalov/eec281,121452056,Verilog,eec281,12409,0,2018-03-19 04:43:46+00:00,[],None
593,https://github.com/TristanCreek/Collatz-Conjecture.git,2018-02-13 23:58:36+00:00,Collatz Conjecture implemented on Basys3 FPGA,0,TristanCreek/Collatz-Conjecture,121451239,Verilog,Collatz-Conjecture,477,0,2019-03-27 03:38:39+00:00,[],https://api.github.com/licenses/gpl-3.0
594,https://github.com/sjtuwtl/CPU.git,2018-01-10 12:44:52+00:00,,0,sjtuwtl/CPU,116956516,Verilog,CPU,8063,0,2018-01-10 13:16:43+00:00,[],None
595,https://github.com/wintermao/CycloneIV_DDR2.git,2018-01-17 15:06:09+00:00,Cyclone IV+DDR2，for debug SPI interface and AD9245 ,0,wintermao/CycloneIV_DDR2,117851934,Verilog,CycloneIV_DDR2,118845,0,2018-05-24 11:03:01+00:00,[],https://api.github.com/licenses/apache-2.0
596,https://github.com/Jeffzfeng/project_impulse.git,2018-01-19 04:24:11+00:00,punching bag project on Altera-DE2 board,0,Jeffzfeng/project_impulse,118076765,Verilog,project_impulse,46,0,2018-01-19 04:40:13+00:00,[],None
597,https://github.com/michaelworobetz/Simple-RISC-Machine.git,2018-01-18 01:52:56+00:00,,0,michaelworobetz/Simple-RISC-Machine,117917008,Verilog,Simple-RISC-Machine,9,0,2018-01-18 02:18:33+00:00,[],None
598,https://github.com/wangkai0119/LED_CONTROL_FPGA.git,2018-01-22 05:19:33+00:00,测试,0,wangkai0119/LED_CONTROL_FPGA,118409942,Verilog,LED_CONTROL_FPGA,16,0,2018-01-22 05:19:45+00:00,[],None
599,https://github.com/Johnny618122/Verilog-Game-To_Hell_With_Johnny.git,2018-01-22 05:21:47+00:00,Developed by verilog,0,Johnny618122/Verilog-Game-To_Hell_With_Johnny,118410129,Verilog,Verilog-Game-To_Hell_With_Johnny,11622,0,2018-01-23 00:07:28+00:00,[],None
600,https://github.com/JoeyHu4ng/RocketMan.git,2018-01-20 23:05:07+00:00,This repo contain code of the our project from CSCB58 UTSC.,0,JoeyHu4ng/RocketMan,118288026,Verilog,RocketMan,35,0,2018-04-06 03:35:12+00:00,[],None
601,https://github.com/liliw/PIPELINED-MIPS-CPU.git,2018-02-09 02:37:53+00:00,Pipelined MIPS CPU,0,liliw/PIPELINED-MIPS-CPU,120846686,Verilog,PIPELINED-MIPS-CPU,2279,0,2018-07-02 19:32:48+00:00,[],None
602,https://github.com/yanlucyli/SLIME.git,2018-01-07 22:32:45+00:00,Coded in Verilog for the DE1 board,0,yanlucyli/SLIME,116604345,Verilog,SLIME,11,0,2018-10-02 04:03:51+00:00,[],None
603,https://github.com/otaviocomp/verilog.git,2018-01-14 18:20:44+00:00,,0,otaviocomp/verilog,117455057,Verilog,verilog,4,0,2018-01-14 18:22:01+00:00,[],None
604,https://github.com/allenlyj/verilog_codebase.git,2018-01-15 05:02:17+00:00,my verilog practice code and some useful template,0,allenlyj/verilog_codebase,117499362,Verilog,verilog_codebase,5,0,2018-03-29 01:12:24+00:00,[],None
605,https://github.com/gokcedemir/Mips-processor.git,2018-01-12 12:13:43+00:00,32-bit MIPS processor fully supporting all core instructions ,0,gokcedemir/Mips-processor,117237333,Verilog,Mips-processor,1959,0,2018-01-12 12:25:47+00:00,"['32-bits', 'mips-processor', 'verilog-simulator']",None
606,https://github.com/MaxShepovalov/FPGAhistogram.git,2018-02-13 23:56:35+00:00,,0,MaxShepovalov/FPGAhistogram,121451105,Verilog,FPGAhistogram,22271,0,2018-02-14 00:46:00+00:00,[],None
607,https://github.com/JakyHou/FPGA.git,2018-02-07 07:46:26+00:00,FPGA Learning,0,JakyHou/FPGA,120581294,Verilog,FPGA,47966,0,2018-02-23 14:40:15+00:00,[],None
608,https://github.com/BaraaSoft/SOS-Detector-Verilog.git,2018-02-07 08:41:34+00:00,This implementation of SOS Sequence detector using hardware description language Verilog ,0,BaraaSoft/SOS-Detector-Verilog,120587583,Verilog,SOS-Detector-Verilog,13,0,2018-02-07 09:08:37+00:00,[],None
609,https://github.com/tarzan212/MicroPCNP.git,2018-02-07 10:10:25+00:00,,0,tarzan212/MicroPCNP,120598226,Verilog,MicroPCNP,79961,0,2018-05-16 16:08:44+00:00,[],None
610,https://github.com/jhake/SAR-LOGIC.git,2018-02-17 16:49:21+00:00,SAR LOGIC,0,jhake/SAR-LOGIC,121872891,Verilog,SAR-LOGIC,80,0,2018-05-04 14:21:57+00:00,[],None
611,https://github.com/Tylerssmith/4-bit-Processor.git,2018-03-01 15:16:11+00:00,Resources from a project for a digital design class,0,Tylerssmith/4-bit-Processor,123451860,Verilog,4-bit-Processor,2084,0,2018-03-01 15:38:38+00:00,[],None
612,https://github.com/gh-code/Keyboard.git,2018-03-12 05:48:11+00:00,This is my college project for FPGA development board (A19-0008).,0,gh-code/Keyboard,124839462,Verilog,Keyboard,3,0,2018-03-12 05:49:51+00:00,[],None
613,https://github.com/bhrigub/Digital-circuit-design.git,2018-02-12 01:01:32+00:00,"Digital circuit design. After synthesis is over, modified the code so that buffer (BUF) provides a delay of 5 units, AND gate of 4 units and OR gate of 3 units. D Flip Flop has set up requirement of 3 units and hold requirement of 4 units. Used specify block for defining setup and hold requirements. Calculated the minimum time period (or maximum frequency). Provided clock input with smaller time period than required to observe setup and hold violations. Verified proper functionality of the circuit after this increase in the time period to the required value.",0,bhrigub/Digital-circuit-design,121184050,Verilog,Digital-circuit-design,152,0,2018-04-08 20:33:11+00:00,[],None
614,https://github.com/harrytaipei4145/Fish-Game.git,2018-02-11 13:14:18+00:00,,0,harrytaipei4145/Fish-Game,121124946,Verilog,Fish-Game,6,0,2018-02-11 13:14:55+00:00,[],None
615,https://github.com/CalixZhang/lab4_kit.git,2018-02-11 12:57:35+00:00,,0,CalixZhang/lab4_kit,121123539,Verilog,lab4_kit,3282,0,2018-02-14 19:06:28+00:00,[],None
616,https://github.com/fadymedhat2236/MIPS-Pipelining.git,2018-02-22 15:48:37+00:00,Implementing MIPS Pipelined Processor using Verilog,0,fadymedhat2236/MIPS-Pipelining,122499711,Verilog,MIPS-Pipelining,840,0,2019-04-21 14:34:33+00:00,[],None
617,https://github.com/VickyG1/Processor_8_bit.git,2018-02-17 10:15:03+00:00,,0,VickyG1/Processor_8_bit,121845274,Verilog,Processor_8_bit,1201,0,2018-02-17 19:26:33+00:00,[],None
618,https://github.com/LeoFeynman/CS-233.git,2018-03-06 22:49:57+00:00,UIUC CS233 Labs,0,LeoFeynman/CS-233,124148451,Verilog,CS-233,4533,0,2022-10-15 22:24:40+00:00,[],None
619,https://github.com/jiumao/aes-128.git,2018-03-11 08:40:27+00:00,,0,jiumao/aes-128,124738120,Verilog,aes-128,493,0,2018-03-20 17:39:58+00:00,[],None
620,https://github.com/hallbh/ProcessorProject.git,2018-02-27 04:47:03+00:00,"Project for CSSE 232, Computer Architecture I, the design and implementation of a simple stack-based processor.",0,hallbh/ProcessorProject,123074209,Verilog,ProcessorProject,573,0,2018-02-27 04:47:32+00:00,[],None
621,https://github.com/ramachav/ASIC-Design.git,2018-02-26 15:48:14+00:00,This repository contains the source code files for an AHB to CAN interface module that was designed for Purdue's ASIC Design Lab.,2,ramachav/ASIC-Design,122991851,Verilog,ASIC-Design,10973,0,2018-02-26 15:54:01+00:00,[],None
622,https://github.com/JohnFitzpatrick44/processor_jcf44.git,2018-03-05 03:20:18+00:00,A simple 5-stage pipelined processor written in Verilog HDL.,1,JohnFitzpatrick44/processor_jcf44,123858755,Verilog,processor_jcf44,1083,0,2018-03-05 03:20:59+00:00,[],None
623,https://github.com/390r/CA_Snake.git,2018-03-17 12:55:19+00:00,Verilog program for altera MAX 10 fpga board.,0,390r/CA_Snake,125629062,Verilog,CA_Snake,73227,0,2018-04-26 21:38:31+00:00,[],None
624,https://github.com/ixhii/defuse.git,2018-03-13 19:13:42+00:00,Final project for CSCB58,0,ixhii/defuse,125102200,Verilog,defuse,3185,0,2018-04-07 23:43:45+00:00,[],None
625,https://github.com/CryptomasterLeviathan/mojo-cpu.git,2018-01-27 22:56:32+00:00,,0,CryptomasterLeviathan/mojo-cpu,119209630,Verilog,mojo-cpu,13,0,2018-01-30 01:16:07+00:00,[],https://api.github.com/licenses/mit
626,https://github.com/Shashi18/SPI-Verilog.git,2018-02-16 16:05:07+00:00,Serial Peripheral Interface in Verilog,1,Shashi18/SPI-Verilog,121770408,Verilog,SPI-Verilog,22,0,2018-02-16 16:08:55+00:00,[],https://api.github.com/licenses/gpl-3.0
627,https://github.com/jichunl/EE477-SHA256.git,2018-02-19 01:35:14+00:00,,1,jichunl/EE477-SHA256,122007707,Verilog,EE477-SHA256,4872,0,2018-04-17 23:17:08+00:00,[],None
628,https://github.com/vpranathi17/ECE-659.git,2018-02-18 23:49:48+00:00,659 Project,2,vpranathi17/ECE-659,122001616,Verilog,ECE-659,49,0,2018-04-19 15:45:06+00:00,[],None
629,https://github.com/rajatsarkari/32-bit-RISC-Processor.git,2018-02-17 18:39:43+00:00,,0,rajatsarkari/32-bit-RISC-Processor,121881801,Verilog,32-bit-RISC-Processor,1,0,2018-02-17 18:39:49+00:00,[],None
630,https://github.com/baorie/pc4.git,2018-02-21 04:43:43+00:00,Project Checkpoint 4,0,baorie/pc4,122293269,Verilog,pc4,3,0,2018-08-29 19:12:41+00:00,[],None
631,https://github.com/lewislin3/digital-circuit.git,2018-02-21 04:06:25+00:00,,0,lewislin3/digital-circuit,122290665,Verilog,digital-circuit,4551,0,2018-02-21 04:06:38+00:00,[],None
632,https://github.com/yuesibihe/DAC_5618.git,2018-01-11 01:48:23+00:00,,0,yuesibihe/DAC_5618,117035008,Verilog,DAC_5618,4,0,2018-01-11 01:49:52+00:00,[],None
633,https://github.com/sasha8313/Systolic-symmetric.git,2018-01-13 19:14:58+00:00,,0,sasha8313/Systolic-symmetric,117371082,Verilog,Systolic-symmetric,3,0,2018-01-13 19:16:29+00:00,[],None
634,https://github.com/sriramkmano/studious-stash.git,2018-03-05 01:56:36+00:00,,0,sriramkmano/studious-stash,123850123,Verilog,studious-stash,6,0,2018-03-05 02:12:55+00:00,[],https://api.github.com/licenses/apache-2.0
635,https://github.com/mnawakining/verilog_labs.git,2018-03-07 17:56:00+00:00,,0,mnawakining/verilog_labs,124273751,Verilog,verilog_labs,2,0,2019-12-29 23:32:04+00:00,[],None
636,https://github.com/caparicioz/MIPS1.git,2018-02-28 02:23:35+00:00,,0,caparicioz/MIPS1,123216802,Verilog,MIPS1,8,0,2018-02-28 02:23:47+00:00,[],None
637,https://github.com/student20180625/cis371-labs.git,2018-03-09 00:44:21+00:00,,1,student20180625/cis371-labs,124465991,Verilog,cis371-labs,29,0,2018-03-09 00:44:23+00:00,[],None
638,https://github.com/riyasinha/Verilog_Basic_Gates.git,2018-02-28 07:57:48+00:00,This repository contains basic logic gates implementation in verilog,0,riyasinha/Verilog_Basic_Gates,123249899,Verilog,Verilog_Basic_Gates,152,0,2018-02-28 08:03:01+00:00,[],None
639,https://github.com/raghukul01/FPGA_Programs.git,2018-03-04 14:24:44+00:00,,0,raghukul01/FPGA_Programs,123796222,Verilog,FPGA_Programs,8438,0,2019-10-09 06:10:24+00:00,[],None
640,https://github.com/Joaodmdsn/roteiro1.git,2018-03-05 18:50:40+00:00,,0,Joaodmdsn/roteiro1,123963579,Verilog,roteiro1,2102,0,2018-06-11 19:07:05+00:00,[],None
641,https://github.com/netaddi/DE10Starter.git,2018-03-08 19:37:23+00:00,A starting project of Terasic DE10-standard board.,1,netaddi/DE10Starter,124438995,Verilog,DE10Starter,2,0,2018-03-08 19:57:49+00:00,[],None
642,https://github.com/michelleyho/verilog.git,2018-02-09 06:43:44+00:00,,0,michelleyho/verilog,120868133,Verilog,verilog,8,0,2018-02-09 06:45:34+00:00,[],None
643,https://github.com/TTULABONE-SP18/JChristian_FreqCounter.git,2018-02-09 03:52:08+00:00,,0,TTULABONE-SP18/JChristian_FreqCounter,120853544,Verilog,JChristian_FreqCounter,22,0,2018-02-09 03:54:42+00:00,[],None
644,https://github.com/rmborwankar/Post-Synthesis-Evaluation-of-32-Bit-Processor-Design.git,2018-01-30 00:58:27+00:00,A 32-bit processor and synthesized it through the Synopsys Design Compiler and generated power and area report.,0,rmborwankar/Post-Synthesis-Evaluation-of-32-Bit-Processor-Design,119462242,Verilog,Post-Synthesis-Evaluation-of-32-Bit-Processor-Design,148,0,2018-01-30 01:00:27+00:00,[],None
645,https://github.com/bhrigub/16-x-16-Synchronous-Memory.git,2018-02-12 00:42:38+00:00,16 x 16 Synchronous Memory,0,bhrigub/16-x-16-Synchronous-Memory,121182797,Verilog,16-x-16-Synchronous-Memory,317,0,2018-04-08 20:29:58+00:00,[],None
646,https://github.com/bhrigub/Asynchronous-RAM-CY6264.git,2018-02-12 01:11:45+00:00,Design and verify the functionality of the Asynchronous RAM CY6264,0,bhrigub/Asynchronous-RAM-CY6264,121184718,Verilog,Asynchronous-RAM-CY6264,5281,0,2018-04-08 20:31:56+00:00,[],None
647,https://github.com/bhrigub/Design-and-Verification-of-functionality-using-Core-Generator.git,2018-02-12 00:47:01+00:00,Using Core generator Designed and Verified functionality of following blocks i. 5x5 unsigned multiplier ii. 32x4 Simple Dual Port Ram iii. 5 Bit Adder/Subtractor Circuit using Fabric(Verify using FPGA Editor) iv. 3 Bit Adder/Subtractor Circuit using DSP48(Verify using FPGA Editor) v. 8x8 ROM with initial value provided from .coe file,1,bhrigub/Design-and-Verification-of-functionality-using-Core-Generator,121183082,Verilog,Design-and-Verification-of-functionality-using-Core-Generator,4906,0,2018-04-08 20:32:56+00:00,[],None
648,https://github.com/wisdombyzf/my_mips_cpu.git,2018-01-24 03:27:02+00:00,mips架构的五级流水线cpu设计与仿真,0,wisdombyzf/my_mips_cpu,118706307,Verilog,my_mips_cpu,268,0,2023-03-05 05:42:14+00:00,[],None
649,https://github.com/ccxx2c2/mips-multi-cycled-cpu.git,2018-01-25 07:49:44+00:00,homework of Computer Organization class,0,ccxx2c2/mips-multi-cycled-cpu,118880782,Verilog,mips-multi-cycled-cpu,554,0,2018-01-25 07:57:48+00:00,[],None
650,https://github.com/nazaninsbr/Hardware-Design.git,2018-02-07 20:26:41+00:00,,0,nazaninsbr/Hardware-Design,120667493,Verilog,Hardware-Design,2087,0,2019-07-25 15:34:44+00:00,"['verilog', 'cpu', 'adder', 'digital-logic-design']",None
651,https://github.com/harrytaipei4145/FPAG-LCD.git,2018-02-11 13:09:27+00:00,,0,harrytaipei4145/FPAG-LCD,121124536,Verilog,FPAG-LCD,3,0,2018-02-11 13:10:06+00:00,[],None
652,https://github.com/scottljw/Audio-Effects.git,2018-03-14 06:51:03+00:00,A fundamental Digital Design project related to audio effects.,1,scottljw/Audio-Effects,125168326,Verilog,Audio-Effects,1455,0,2023-01-28 19:42:01+00:00,[],None
653,https://github.com/watz0n/xprj_rv32i_arty.git,2018-03-15 09:39:42+00:00,Xilinx Vivado Project mode files for learn-rv32i-arty project.,0,watz0n/xprj_rv32i_arty,125344718,Verilog,xprj_rv32i_arty,399,0,2018-03-15 10:05:26+00:00,[],https://api.github.com/licenses/mit
654,https://github.com/jv226/CPE300Midterm_JVMarcos.git,2018-02-27 04:06:41+00:00,,0,jv226/CPE300Midterm_JVMarcos,123070938,Verilog,CPE300Midterm_JVMarcos,279,0,2018-02-27 04:07:36+00:00,[],None
655,https://github.com/yutongshen/DIC-EdgeBasedLineAverageInterpolation.git,2018-03-12 02:28:37+00:00,,1,yutongshen/DIC-EdgeBasedLineAverageInterpolation,124822830,Verilog,DIC-EdgeBasedLineAverageInterpolation,3822,0,2022-02-04 01:37:52+00:00,[],None
656,https://github.com/hp1909/RC4.git,2018-03-10 14:43:41+00:00,,0,hp1909/RC4,124664722,Verilog,RC4,70320,0,2023-12-05 11:35:32+00:00,[],None
657,https://github.com/smhasan1/DE2-Board-Lab1.git,2018-01-07 17:09:04+00:00,,0,smhasan1/DE2-Board-Lab1,116583687,Verilog,DE2-Board-Lab1,17,0,2018-01-07 17:20:51+00:00,[],None
658,https://github.com/sasha8313/Systolic.git,2018-01-13 18:28:33+00:00,Systolic filter architecture,0,sasha8313/Systolic,117367797,Verilog,Systolic,3,0,2018-02-26 09:51:49+00:00,[],None
659,https://github.com/sasha8313/Transposed.git,2018-01-13 18:20:04+00:00,Transposed filter architecture,0,sasha8313/Transposed,117367202,Verilog,Transposed,3,0,2018-01-13 18:27:33+00:00,[],None
660,https://github.com/zycliao/verilog-homework.git,2018-01-13 06:04:29+00:00,SJTU IS208 homework,0,zycliao/verilog-homework,117318871,Verilog,verilog-homework,8,0,2018-01-13 06:06:53+00:00,[],None
661,https://github.com/eiji-y/DE0_MMIX.git,2018-01-14 14:18:50+00:00,implementation of Knuth's MMIX processor for DE0,0,eiji-y/DE0_MMIX,117436613,Verilog,DE0_MMIX,2568,0,2018-05-01 12:58:23+00:00,[],https://api.github.com/licenses/mit
662,https://github.com/mcmahjohn/Seven-Segment-Display-Challenge.git,2018-01-24 04:14:21+00:00,,0,mcmahjohn/Seven-Segment-Display-Challenge,118710670,Verilog,Seven-Segment-Display-Challenge,1,0,2018-01-24 04:24:25+00:00,[],None
663,https://github.com/anantanurag/comp_arch_course.git,2018-01-17 19:09:15+00:00,,0,anantanurag/comp_arch_course,117880471,Verilog,comp_arch_course,25,0,2018-01-17 19:11:15+00:00,[],https://api.github.com/licenses/gpl-3.0
664,https://github.com/SomaSaiCharitha/Rojobot.git,2018-02-21 02:02:58+00:00,,0,SomaSaiCharitha/Rojobot,122281723,Verilog,Rojobot,2811,0,2018-02-21 02:06:33+00:00,[],None
665,https://github.com/mads3009/uarch_project.git,2018-02-23 19:30:43+00:00,Microarchitecture project,0,mads3009/uarch_project,122664111,Verilog,uarch_project,6160,0,2018-05-09 22:21:21+00:00,[],None
666,https://github.com/suhacker1/chip_design.git,2018-02-19 03:28:13+00:00,Designing various circuits in Verilog for simulations,0,suhacker1/chip_design,122015230,Verilog,chip_design,2,0,2018-03-23 06:06:44+00:00,[],None
667,https://github.com/leibohan/MIPS---MONOCYCLE.git,2018-02-01 08:02:05+00:00,,0,leibohan/MIPS---MONOCYCLE,119803256,Verilog,MIPS---MONOCYCLE,27,0,2018-02-01 14:57:14+00:00,[],None
668,https://github.com/anyesshg/MicroArch.git,2018-01-27 04:29:58+00:00,Microarch homework code,0,anyesshg/MicroArch,119132423,Verilog,MicroArch,14,0,2018-02-12 04:51:36+00:00,[],None
669,https://github.com/swapgupta/ECE441-Proj1.git,2018-02-02 01:06:54+00:00,,0,swapgupta/ECE441-Proj1,119913252,Verilog,ECE441-Proj1,154,0,2018-02-02 01:07:51+00:00,[],https://api.github.com/licenses/apache-2.0
670,https://github.com/eoinoconn/Digital_system_design_assign4.git,2018-02-16 20:42:32+00:00,,0,eoinoconn/Digital_system_design_assign4,121798592,Verilog,Digital_system_design_assign4,19,0,2018-02-16 20:44:33+00:00,[],None
671,https://github.com/anmolh123/Encryption-Decryption-Model.git,2018-02-15 09:20:31+00:00,,0,anmolh123/Encryption-Decryption-Model,121610340,Verilog,Encryption-Decryption-Model,585,0,2018-02-15 09:37:16+00:00,"['verilog', 'logisim', 'gtkwave']",None
672,https://github.com/eoinoconn/Digital_system_design_assign3.git,2018-02-16 20:47:35+00:00,,0,eoinoconn/Digital_system_design_assign3,121798995,Verilog,Digital_system_design_assign3,12,0,2018-02-16 20:48:33+00:00,[],None
673,https://github.com/AliTaheriNastooh/Nbit_Adder.git,2018-02-15 07:11:20+00:00,Use ripple carry design,0,AliTaheriNastooh/Nbit_Adder,121600897,Verilog,Nbit_Adder,478,0,2018-02-18 13:58:17+00:00,[],None
674,https://github.com/harrytaipei4145/Verilog-Bingo.git,2018-02-11 12:55:14+00:00,,0,harrytaipei4145/Verilog-Bingo,121123346,Verilog,Verilog-Bingo,3,0,2018-02-11 12:55:54+00:00,[],None
675,https://github.com/harrytaipei4145/ALU.git,2018-02-11 12:51:33+00:00,,0,harrytaipei4145/ALU,121123052,Verilog,ALU,3,0,2018-02-11 13:23:45+00:00,[],None
676,https://github.com/harrytaipei4145/Breakout-clone.git,2018-02-11 13:13:00+00:00,,0,harrytaipei4145/Breakout-clone,121124846,Verilog,Breakout-clone,11,0,2018-02-11 13:13:41+00:00,[],None
677,https://github.com/harrytaipei4145/Single-Cycle-CPU.git,2018-02-11 13:26:59+00:00,,0,harrytaipei4145/Single-Cycle-CPU,121125973,Verilog,Single-Cycle-CPU,10,0,2018-02-11 13:27:54+00:00,[],None
678,https://github.com/TTULABONE-SP18/RodriguezFrequencyCounterSourceFiles.git,2018-02-08 11:50:07+00:00,Josue Rodriguez Project 2 Files,1,TTULABONE-SP18/RodriguezFrequencyCounterSourceFiles,120754892,Verilog,RodriguezFrequencyCounterSourceFiles,9,0,2018-02-08 22:58:33+00:00,[],None
679,https://github.com/zyeak/Verilog.git,2018-01-28 04:39:34+00:00,Verilog,0,zyeak/Verilog,119228088,Verilog,Verilog,992,0,2018-09-16 13:15:52+00:00,[],None
680,https://github.com/christianlorenzo1/ICOM4215_SPARC_MICROPROCESSOR.git,2018-02-24 17:54:26+00:00,,0,christianlorenzo1/ICOM4215_SPARC_MICROPROCESSOR,122764828,Verilog,ICOM4215_SPARC_MICROPROCESSOR,312,0,2018-02-24 17:56:30+00:00,[],None
681,https://github.com/redmug/Memory.git,2018-02-25 16:49:13+00:00,,0,redmug/Memory,122855453,Verilog,Memory,12,0,2018-09-16 12:26:04+00:00,[],None
682,https://github.com/Kiro47/CS3421-VerilogHW.git,2018-02-25 06:25:59+00:00,,0,Kiro47/CS3421-VerilogHW,122811248,Verilog,CS3421-VerilogHW,2,0,2018-02-25 06:29:27+00:00,[],https://api.github.com/licenses/unlicense
683,https://github.com/SeMinLim/16bits_pipelined_squarer.git,2018-03-05 01:52:25+00:00,,0,SeMinLim/16bits_pipelined_squarer,123849731,Verilog,16bits_pipelined_squarer,6,0,2023-02-16 05:20:54+00:00,[],None
684,https://github.com/somecat1996/HomeworkOfVerilog.git,2018-03-04 16:20:48+00:00,A project contains all my Verilog class' homework.,0,somecat1996/HomeworkOfVerilog,123806350,Verilog,HomeworkOfVerilog,127,0,2018-03-04 16:20:58+00:00,[],None
685,https://github.com/vpranathi17/Goldschmidt.git,2018-03-05 16:59:15+00:00,,0,vpranathi17/Goldschmidt,123950796,Verilog,Goldschmidt,49,0,2018-04-29 02:21:40+00:00,[],None
686,https://github.com/bobbypt05/DDS-Mini-Project.git,2018-03-10 16:59:40+00:00,Design of Digital System Mini Project,0,bobbypt05/DDS-Mini-Project,124677187,Verilog,DDS-Mini-Project,86,0,2018-05-09 08:57:08+00:00,[],None
687,https://github.com/keqiao2017/Testddr.git,2018-03-08 07:12:26+00:00,Test DDR of K7  ,0,keqiao2017/Testddr,124352072,Verilog,Testddr,18,0,2018-03-08 07:33:32+00:00,[],None
688,https://github.com/Deepansh1992/Timed-Electronic-safe-.git,2018-03-16 19:04:58+00:00,A model of an electronic safe that has a time limit in which user have to enter the password.The project is based on finite state machiens and beign programmed in Verilog using Quartus II 13.0 as the development platform. And the target board was an Altera DE 2 board. ,0,Deepansh1992/Timed-Electronic-safe-,125558655,Verilog,Timed-Electronic-safe-,15,0,2018-03-16 20:09:33+00:00,[],None
689,https://github.com/viji-sundar/Convolutional_Neural_Network.git,2018-03-16 02:21:05+00:00,,0,viji-sundar/Convolutional_Neural_Network,125451896,Verilog,Convolutional_Neural_Network,2,0,2018-03-16 02:22:59+00:00,[],None
690,https://github.com/pranavpatilsce/Verilog-Code.git,2018-03-13 22:45:11+00:00,Code written in Verilog. ,0,pranavpatilsce/Verilog-Code,125124137,Verilog,Verilog-Code,1222,0,2018-03-14 17:15:03+00:00,[],None
691,https://github.com/juga3/Maze-Solver.git,2018-03-12 20:36:08+00:00,A Verilog implementation of a sequential circuit that solves a 64x64 maze,0,juga3/Maze-Solver,124948293,Verilog,Maze-Solver,2,0,2018-03-12 20:37:52+00:00,[],None
692,https://github.com/SophieHegarty/3C7.git,2018-02-01 14:18:51+00:00,Digital System Design - 3rd Year Computer and Electronic Engineering,1,SophieHegarty/3C7,119845432,Verilog,3C7,582,0,2018-04-04 11:10:38+00:00,[],None
693,https://github.com/xjfang12/C_CPP.git,2018-02-01 12:52:41+00:00,C_CPP Project,0,xjfang12/C_CPP,119835404,Verilog,C_CPP,8,0,2018-02-01 13:28:35+00:00,[],None
694,https://github.com/benton-gray/washing_machine_control.git,2018-01-29 15:01:51+00:00,Washing machine controller built in verilog for the Spartan 3E board.,0,benton-gray/washing_machine_control,119397495,Verilog,washing_machine_control,14,0,2018-01-29 15:03:11+00:00,[],https://api.github.com/licenses/mit
695,https://github.com/ChrisGeorgakidis/Gray_Counter.git,2018-02-13 17:03:07+00:00,,0,ChrisGeorgakidis/Gray_Counter,121410129,Verilog,Gray_Counter,32,0,2018-02-13 17:15:58+00:00,[],https://api.github.com/licenses/mit
696,https://github.com/sb-liu/CSCB58-Project.git,2018-03-13 17:07:27+00:00,Verilog Game,0,sb-liu/CSCB58-Project,125086913,Verilog,CSCB58-Project,110,0,2018-10-07 04:06:08+00:00,[],None
697,https://github.com/Renataaa/Computer-Organization.git,2018-03-06 13:47:39+00:00,,0,Renataaa/Computer-Organization,124084699,Verilog,Computer-Organization,19,0,2018-03-06 13:55:36+00:00,[],None
698,https://github.com/abdallahmagdy1993/MIPS-Micoprocessor.git,2018-03-15 13:30:22+00:00,,0,abdallahmagdy1993/MIPS-Micoprocessor,125371597,Verilog,MIPS-Micoprocessor,508,0,2018-03-15 14:15:42+00:00,[],None
699,https://github.com/lyalfred/Freeze-Tag-in-Verilog.git,2018-01-06 08:56:02+00:00,Freeze Tag game written in Verilog to be used with any FPGA,0,lyalfred/Freeze-Tag-in-Verilog,116468596,Verilog,Freeze-Tag-in-Verilog,21,0,2018-01-06 08:59:11+00:00,[],https://api.github.com/licenses/mit
700,https://github.com/WNixir/CSCB58.git,2018-03-13 19:22:03+00:00,final project for CSCb58,0,WNixir/CSCB58,125103032,Verilog,CSCB58,983,0,2020-02-20 20:46:22+00:00,[],None
701,https://github.com/ayush210/VLSI_ARch_4thassign.git,2018-03-12 15:43:40+00:00,,0,ayush210/VLSI_ARch_4thassign,124912608,Verilog,VLSI_ARch_4thassign,3,0,2018-03-12 15:45:38+00:00,[],None
702,https://github.com/maxhr08/Proyecto_1_Arqui.git,2018-03-07 04:44:12+00:00,,0,maxhr08/Proyecto_1_Arqui,124180306,Verilog,Proyecto_1_Arqui,48,0,2018-03-14 20:04:50+00:00,[],None
703,https://github.com/Spyguy001/VerilogHero.git,2018-03-06 23:57:41+00:00,Guitar hero style rhythm game in verilog,0,Spyguy001/VerilogHero,124153592,Verilog,VerilogHero,60,0,2018-04-04 00:58:59+00:00,[],https://api.github.com/licenses/mit
704,https://github.com/nova0302/simple-verilog-project.git,2018-01-07 07:58:50+00:00,simple verilog project using Makefile for rtl & gate simulation and fpga programming.,0,nova0302/simple-verilog-project,116548079,Verilog,simple-verilog-project,209,0,2023-02-28 02:38:02+00:00,[],None
705,https://github.com/tarunky1/mips32.git,2018-01-18 22:07:11+00:00,,0,tarunky1/mips32,118044059,Verilog,mips32,15,0,2018-01-18 22:12:26+00:00,[],None
706,https://github.com/leijian001/CarryLookAheadAdder.git,2018-01-19 08:31:24+00:00,Verilog implementation of carry look ahead adder ,1,leijian001/CarryLookAheadAdder,118098725,Verilog,CarryLookAheadAdder,2,0,2018-01-19 08:38:56+00:00,[],https://api.github.com/licenses/mit
707,https://github.com/stateSpaceRobotics/iCEStick-Quadrature-Decoder.git,2018-01-21 00:40:58+00:00,This is a verilog project defining an I2C slave device that decodes a number of quadrature decoder pairs and maintains an int32 count.,0,stateSpaceRobotics/iCEStick-Quadrature-Decoder,118292778,Verilog,iCEStick-Quadrature-Decoder,9,0,2018-08-18 00:12:36+00:00,[],None
708,https://github.com/david810113/4ch-delay.git,2018-02-23 06:51:38+00:00,,0,david810113/4ch-delay,122584227,Verilog,4ch-delay,29,0,2018-03-29 14:18:36+00:00,[],None
709,https://github.com/gmin7/feb23.git,2018-02-23 19:01:26+00:00,,1,gmin7/feb23,122661194,Verilog,feb23,896,0,2018-06-28 03:31:07+00:00,[],None
710,https://github.com/jomarpueyo/VLSI-Design.git,2018-02-06 09:26:38+00:00,Verilog Files From Intro to VLSI - Includes Layout images and Schematics,0,jomarpueyo/VLSI-Design,120431432,Verilog,VLSI-Design,1859,0,2018-02-06 09:33:33+00:00,[],None
711,https://github.com/blanotiger644/frequencyCounter.git,2018-02-08 19:12:11+00:00,,0,blanotiger644/frequencyCounter,120805269,Verilog,frequencyCounter,5,0,2021-01-05 17:00:44+00:00,[],None
712,https://github.com/BassettJC/digitaldesignlabs.git,2018-02-16 21:43:41+00:00,A repo for collaboration on Digital Design course labs,0,BassettJC/digitaldesignlabs,121803953,Verilog,digitaldesignlabs,3,0,2020-02-22 18:12:50+00:00,[],https://api.github.com/licenses/mit
713,https://github.com/Shashi18/16bit-RISC-Processor.git,2018-02-17 15:08:52+00:00,16bit RISC Processor Verilog,1,Shashi18/16bit-RISC-Processor,121864698,Verilog,16bit-RISC-Processor,24,0,2019-12-23 13:21:38+00:00,[],https://api.github.com/licenses/gpl-3.0
714,https://github.com/Shashi18/Parity-Bit-Checker-Verilog.git,2018-02-17 15:05:30+00:00,Parity Bit Checker Verilog Code,0,Shashi18/Parity-Bit-Checker-Verilog,121864476,Verilog,Parity-Bit-Checker-Verilog,1,0,2018-02-17 15:06:09+00:00,[],None
715,https://github.com/jackdski/Digital-Logic.git,2018-02-20 20:42:14+00:00,ECEN 2350 Digital Logic,1,jackdski/Digital-Logic,122253707,Verilog,Digital-Logic,59,0,2018-04-16 05:45:31+00:00,[],None
716,https://github.com/Swatantara-iitb/Memory-Interface-Generator.git,2018-02-20 14:34:23+00:00,An inteface design between RIFFA Channel Tester and DDR3 SDRAM,0,Swatantara-iitb/Memory-Interface-Generator,122209611,Verilog,Memory-Interface-Generator,46530,0,2018-07-04 14:16:57+00:00,[],None
717,https://github.com/CamilleJesus/MicroarquiteturaProcessadores.git,2018-02-26 01:17:14+00:00,Microarquitetura de Processadores (Problema 2: TEC499 - MI Sistemas Digitais),0,CamilleJesus/MicroarquiteturaProcessadores,122894953,Verilog,MicroarquiteturaProcessadores,1484,0,2018-02-26 01:23:11+00:00,[],None
718,https://github.com/richardzeng1/lab5.git,2018-02-14 22:19:43+00:00,,0,richardzeng1/lab5,121567954,Verilog,lab5,13620,0,2018-02-14 22:21:16+00:00,[],None
719,https://github.com/rrmina/Verilog-class.git,2018-02-15 04:52:06+00:00,Verilog dumps,0,rrmina/Verilog-class,121592400,Verilog,Verilog-class,157,0,2018-02-15 04:53:22+00:00,[],https://api.github.com/licenses/gpl-3.0
720,https://github.com/and3212/forElijah.git,2018-01-26 04:22:07+00:00,,0,and3212/forElijah,119005194,Verilog,forElijah,2,0,2018-01-26 04:27:42+00:00,[],None
721,https://github.com/devhirano/fpga-samples.git,2018-01-27 15:13:28+00:00,,0,devhirano/fpga-samples,119174968,Verilog,fpga-samples,789,0,2018-03-28 04:39:11+00:00,[],None
722,https://github.com/NirooshKa/ECE241-SlitherIO.git,2018-01-10 05:57:28+00:00,Slither IO on Verilog. Two player version; both users get a mouse to play with.,0,NirooshKa/ECE241-SlitherIO,116914549,Verilog,ECE241-SlitherIO,2085,0,2018-01-10 06:03:19+00:00,[],None
723,https://github.com/tdurkut/BIL331.git,2018-01-12 12:42:04+00:00,Bilgisayar Organizasyonu Verilog Projeleri,0,tdurkut/BIL331,117239829,Verilog,BIL331,2186,0,2023-02-27 02:24:50+00:00,"['vhdl', 'vhdl-modules', 'vhdl-code', 'quartus', 'verilog-hdl', 'modelsim']",None
724,https://github.com/Ldhlwh/CPU.git,2018-01-12 00:21:49+00:00,,0,Ldhlwh/CPU,117170058,Verilog,CPU,10,0,2018-01-12 00:30:27+00:00,[],None
725,https://github.com/smhasan1/DE2-Board-Lab4.git,2018-01-11 17:03:57+00:00,,0,smhasan1/DE2-Board-Lab4,117128196,Verilog,DE2-Board-Lab4,10,0,2018-01-11 17:04:27+00:00,[],None
726,https://github.com/npoplove/FPGA-Project.git,2018-01-18 00:01:38+00:00,Verilog implementation of Conway's Game of life,1,npoplove/FPGA-Project,117907609,Verilog,FPGA-Project,6633,0,2018-01-18 00:12:56+00:00,[],None
727,https://github.com/kobinau/DanceDanceRevolution.git,2018-02-06 00:51:36+00:00,Programmed Dance Dance Revolution using De1-SoC board,0,kobinau/DanceDanceRevolution,120381681,Verilog,DanceDanceRevolution,10,0,2018-02-06 01:28:47+00:00,[],None
728,https://github.com/carsonrobles/vlib.git,2018-03-09 20:50:11+00:00,Library of useful Verilog modules for digital hardware designers. ,0,carsonrobles/vlib,124591763,Verilog,vlib,24,0,2018-05-29 00:02:21+00:00,[],https://api.github.com/licenses/mit
729,https://github.com/nininini123/cpu_5.git,2018-03-02 00:15:13+00:00,zuchengyuanlikeshe,0,nininini123/cpu_5,123507846,Verilog,cpu_5,7572,0,2019-02-18 10:52:13+00:00,[],None
730,https://github.com/tafkos/mem2mem.git,2018-03-04 20:58:18+00:00,basic Xilinx ISE project implementing memory to memory data transfer with microblzer,0,tafkos/mem2mem,123828452,Verilog,mem2mem,31,0,2018-03-05 00:20:48+00:00,[],https://api.github.com/licenses/gpl-3.0
731,https://github.com/archana98priya/DDS-Mini-Project-3rd-Sem.git,2018-03-07 08:52:49+00:00,Mini ATM Model,0,archana98priya/DDS-Mini-Project-3rd-Sem,124207311,Verilog,DDS-Mini-Project-3rd-Sem,24,0,2018-03-07 08:56:31+00:00,[],None
732,https://github.com/Jeshalraj/128-AES-key-encryption-.git,2018-03-12 20:45:38+00:00,,0,Jeshalraj/128-AES-key-encryption-,124949339,Verilog,128-AES-key-encryption-,33,0,2018-03-12 21:15:19+00:00,[],None
733,https://github.com/makin-stuff/ECEN2350---Digital-Logic.git,2018-01-15 22:47:31+00:00,,0,makin-stuff/ECEN2350---Digital-Logic,117603563,Verilog,ECEN2350---Digital-Logic,5430,0,2021-01-18 03:50:17+00:00,[],None
734,https://github.com/mas5058/embeded.git,2018-01-17 19:59:56+00:00,,0,mas5058/embeded,117886061,Verilog,embeded,319354,0,2018-05-10 00:15:11+00:00,[],None
735,https://github.com/Wesley-Jzy/SJTU-DCD-LAB-2017.git,2018-01-16 06:25:36+00:00,上海交通大学2017年数字部件lab,3,Wesley-Jzy/SJTU-DCD-LAB-2017,117641217,Verilog,SJTU-DCD-LAB-2017,77243,0,2021-05-18 06:43:50+00:00,[],None
736,https://github.com/x1300252/Computer_Organization_lab.git,2018-01-22 07:37:41+00:00,,0,x1300252/Computer_Organization_lab,118422745,Verilog,Computer_Organization_lab,1075,0,2018-01-25 08:57:39+00:00,[],None
737,https://github.com/ChrisGeorgakidis/Non_Restoring_Divider-Modulo.git,2018-01-30 15:47:32+00:00,,0,ChrisGeorgakidis/Non_Restoring_Divider-Modulo,119557600,Verilog,Non_Restoring_Divider-Modulo,30,0,2018-01-30 17:31:40+00:00,[],https://api.github.com/licenses/mit
738,https://github.com/Hass-Ayman/Digital-Access-Control.git,2018-01-23 00:30:14+00:00,,0,Hass-Ayman/Digital-Access-Control,118534220,Verilog,Digital-Access-Control,4,0,2018-01-28 02:15:01+00:00,[],None
739,https://github.com/abhishekroushan/ee180labs.git,2018-01-21 23:40:30+00:00,Labs in EE180 Digital system architecture course,0,abhishekroushan/ee180labs,118383850,Verilog,ee180labs,16813,0,2018-03-17 02:21:50+00:00,[],None
740,https://github.com/KhaledBadawyM/MIPS_PIPLINE.git,2018-01-28 13:34:48+00:00,,0,KhaledBadawyM/MIPS_PIPLINE,119261152,Verilog,MIPS_PIPLINE,6,0,2018-01-28 13:34:59+00:00,[],None
741,https://github.com/Shashi18/I2C_New.git,2018-02-22 14:52:45+00:00,I2C Verilog Code Single Slave,3,Shashi18/I2C_New,122492732,Verilog,I2C_New,18,0,2024-04-07 16:50:25+00:00,[],https://api.github.com/licenses/gpl-3.0
742,https://github.com/GauthamMaraswami/verilog.git,2018-01-09 18:17:22+00:00,verilog codes part of Design of Digital Systems Course,0,GauthamMaraswami/verilog,116853241,Verilog,verilog,8,0,2018-01-09 18:19:05+00:00,[],None
743,https://github.com/robertohf/Organizacion-de-Computadoras.git,2018-01-27 02:23:39+00:00,"Laboratorios de ""Orga de la Compu""",0,robertohf/Organizacion-de-Computadoras,119124742,Verilog,Organizacion-de-Computadoras,547,0,2018-01-27 02:43:59+00:00,[],None
744,https://github.com/royallyovershoot/Verilog_Altera.git,2018-01-24 08:32:11+00:00,Verilog Code for FPGA development using Altera DE2 FPGA board,0,royallyovershoot/Verilog_Altera,118736245,Verilog,Verilog_Altera,1626,0,2018-01-24 08:36:03+00:00,[],None
745,https://github.com/italoaguiar/MipsInVerilog.git,2018-01-24 16:24:21+00:00,Basic Mips In Verilog,0,italoaguiar/MipsInVerilog,118790750,Verilog,MipsInVerilog,750,0,2018-01-27 21:29:43+00:00,[],None
746,https://github.com/mohamedsaberibrahim/MIPS-pipelined-processor.git,2018-02-02 08:32:13+00:00,,0,mohamedsaberibrahim/MIPS-pipelined-processor,119954922,Verilog,MIPS-pipelined-processor,33,0,2020-11-22 14:54:18+00:00,[],None
747,https://github.com/sarahcerqueira/Microarquitetura-de-Processadores.git,2018-02-25 13:16:12+00:00,"2 º. Problema de Sistemas Digitais 2017.2 UEFS: Projeto no Quartus 16.1, onde é utilizado o processador NIOS II para rodar programas em assembly. O FPGA utilizado foi o Mércurio IV. ",0,sarahcerqueira/Microarquitetura-de-Processadores,122837651,Verilog,Microarquitetura-de-Processadores,12277,0,2018-02-25 13:20:32+00:00,[],None
748,https://github.com/sarahcerqueira/Barramento.git,2018-02-25 13:25:50+00:00,"3 º. Problema de Sistemas Digitais 2017.2 UEFS: projeto utilizando comunicação serial para enviar entradas e receber saídas de códigos em assembly, executados com o processador NIOS II em modo econômico. Neste projeto há a utilização de custom para fazer operações de multiplicação e  divisão. O projeto foi feito no Quartus 16.1 e testado no FPGA Mércurio IV.",0,sarahcerqueira/Barramento,122838417,Verilog,Barramento,14647,0,2018-02-25 13:35:04+00:00,[],None
749,https://github.com/jherron5225/SingleCycleProcessor.git,2018-03-02 18:02:28+00:00,"As part of a two-person team, we created a Single Cycle Processor for a given instruction set architecture. The processor was implemented on an FPGA board and required a complete understanding of FSM and Data Path design concepts. ",0,jherron5225/SingleCycleProcessor,123612874,Verilog,SingleCycleProcessor,14,0,2018-03-02 18:03:39+00:00,[],None
750,https://github.com/ArmicustosK/FPGA.git,2018-02-02 18:02:10+00:00,,0,ArmicustosK/FPGA,120013834,Verilog,FPGA,6706,0,2018-02-02 19:51:09+00:00,[],None
751,https://github.com/mippersiel/cyclone5-lepton.git,2018-03-11 18:34:39+00:00,,0,mippersiel/cyclone5-lepton,124786381,Verilog,cyclone5-lepton,53,0,2020-07-17 11:42:49+00:00,[],https://api.github.com/licenses/gpl-3.0
752,https://github.com/mahdi-abbaszadeh/ARM_MultiCycle.git,2018-02-03 14:28:30+00:00,implementing ARM Multi-Cycle processor on FPGA,0,mahdi-abbaszadeh/ARM_MultiCycle,120098358,Verilog,ARM_MultiCycle,31,0,2018-02-03 14:31:04+00:00,[],None
753,https://github.com/SleepBook/EE382N4_uController.git,2018-02-03 21:37:00+00:00,,0,SleepBook/EE382N4_uController,120131847,Verilog,EE382N4_uController,29949,0,2019-01-29 21:16:56+00:00,[],None
754,https://github.com/Rowan-Comp-Arch-S18/CA-1-additional-pylons.git,2018-02-05 18:12:36+00:00,CA-1-additional-pylons created by GitHub Classroom,0,Rowan-Comp-Arch-S18/CA-1-additional-pylons,120342561,Verilog,CA-1-additional-pylons,162,0,2021-04-15 14:46:18+00:00,[],None
755,https://github.com/RahulGala/frequency-divide-by-4.git,2018-02-06 09:07:24+00:00,"A frequency divide by 4 circuit Design, Simulation and Synthesis",0,RahulGala/frequency-divide-by-4,120429066,Verilog,frequency-divide-by-4,269,0,2018-02-06 09:46:21+00:00,[],None
756,https://github.com/sadeq-hashemi/Computer-Architecture.git,2018-02-12 05:04:34+00:00,,0,sadeq-hashemi/Computer-Architecture,121202346,Verilog,Computer-Architecture,311,0,2018-02-12 18:54:25+00:00,[],None
757,https://github.com/Kevin-Middleton/4BitCPU.git,2018-02-12 15:13:07+00:00,,0,Kevin-Middleton/4BitCPU,121261999,Verilog,4BitCPU,2,0,2018-02-12 15:14:16+00:00,[],None
758,https://github.com/ayushjain717/Mono-Pong-Game.git,2018-02-24 17:23:29+00:00,FPGA based single player game designed using various ICs and other electrical stuff. Implemented using Xilinx ZYBO board.,0,ayushjain717/Mono-Pong-Game,122762389,Verilog,Mono-Pong-Game,2356,0,2019-04-27 16:56:29+00:00,[],None
759,https://github.com/danielmachlab/ProjectCAO.git,2018-02-19 15:33:47+00:00,,0,danielmachlab/ProjectCAO,122082423,Verilog,ProjectCAO,10943,0,2018-05-02 19:19:19+00:00,[],None
760,https://github.com/ayush210/Processor-Design-Using-Verilog.git,2018-02-19 12:27:35+00:00,,0,ayush210/Processor-Design-Using-Verilog,122059172,Verilog,Processor-Design-Using-Verilog,17097,0,2018-04-11 17:30:58+00:00,[],None
761,https://github.com/silicontalks/expolar_dac.git,2018-02-25 05:42:57+00:00,DAC contest.,1,silicontalks/expolar_dac,122808788,Verilog,expolar_dac,412,0,2018-04-03 21:37:17+00:00,[],https://api.github.com/licenses/apache-2.0
762,https://github.com/TTULABONE-SP18/YuelinFreqCounter.git,2018-02-09 05:55:06+00:00,YuelinFreqCounter,0,TTULABONE-SP18/YuelinFreqCounter,120863481,Verilog,YuelinFreqCounter,7,0,2018-02-09 06:04:54+00:00,[],None
763,https://github.com/tudor28/maze-solver.git,2018-03-15 21:44:01+00:00,,0,tudor28/maze-solver,125429510,Verilog,maze-solver,525,0,2018-03-15 21:44:26+00:00,[],None
764,https://github.com/alarig1995/Simple_DDS_Generator.git,2018-03-04 17:34:21+00:00,,0,alarig1995/Simple_DDS_Generator,123812339,Verilog,Simple_DDS_Generator,2931,0,2018-03-04 17:43:15+00:00,[],None
765,https://github.com/kassssc/ECE552-Processor.git,2018-03-13 02:47:18+00:00,,0,kassssc/ECE552-Processor,124982447,Verilog,ECE552-Processor,2007,0,2018-11-19 22:42:21+00:00,[],None
766,https://github.com/alexwangNTL/grade3_first.git,2018-01-17 21:55:28+00:00,,0,alexwangNTL/grade3_first,117897391,Verilog,grade3_first,3,0,2018-01-17 21:59:50+00:00,[],None
767,https://github.com/jomarpueyo/Verilog-Codes.git,2018-02-06 09:16:05+00:00,Verilog Files - From Intro to VLSI / Computer Org & Architecture,0,jomarpueyo/Verilog-Codes,120430151,Verilog,Verilog-Codes,611,0,2018-02-06 09:18:49+00:00,[],None
768,https://github.com/aggarwalRuchir/rc4_decrytion_sobel_edge_detection.git,2018-02-06 20:16:46+00:00,,0,aggarwalRuchir/rc4_decrytion_sobel_edge_detection,120518070,Verilog,rc4_decrytion_sobel_edge_detection,33367,0,2018-10-13 19:11:54+00:00,[],https://api.github.com/licenses/mit
769,https://github.com/yousefmaw/cache-controller.git,2018-02-06 18:38:35+00:00,cache - ram direct mapping controller,0,yousefmaw/cache-controller,120505680,Verilog,cache-controller,1,0,2018-02-06 20:13:57+00:00,[],None
770,https://github.com/madmoh/parking-lot-occupancy-counter.git,2018-01-14 20:57:06+00:00,A Vivado project for parking lot occupancy counter,0,madmoh/parking-lot-occupancy-counter,117466133,Verilog,parking-lot-occupancy-counter,6,0,2021-02-21 03:56:50+00:00,[],None
771,https://github.com/vkornyeyev/John-Conway-s-Game-of-Life.git,2018-01-14 05:53:27+00:00, John H. Conway's Game of Life on a 32x32 board implemented in Verilog -- Created by: Viktor Kornyeyev and Noah Poplove.,0,vkornyeyev/John-Conway-s-Game-of-Life,117405763,Verilog,John-Conway-s-Game-of-Life,50,0,2018-08-23 21:34:49+00:00,[],None
772,https://github.com/mobeston/MIDI-sampler-and-playback-in-verilog.git,2018-01-14 07:53:24+00:00,,0,mobeston/MIDI-sampler-and-playback-in-verilog,117412354,Verilog,MIDI-sampler-and-playback-in-verilog,2,0,2018-01-18 07:19:47+00:00,[],None
773,https://github.com/zhihanyue/mips-pipelined-cpu.git,2018-03-04 08:29:35+00:00,MIPS pipeline CPU implementation based on OO method,0,zhihanyue/mips-pipelined-cpu,123770483,Verilog,mips-pipelined-cpu,316,0,2018-03-04 08:49:20+00:00,[],None
774,https://github.com/rum2mojito/MIPS32.git,2018-02-12 14:29:38+00:00,,0,rum2mojito/MIPS32,121256681,Verilog,MIPS32,67,0,2018-02-13 12:08:20+00:00,['verilog'],None
775,https://github.com/yell0wfl4sh/CSN-221.git,2018-02-12 14:16:23+00:00,,0,yell0wfl4sh/CSN-221,121255162,Verilog,CSN-221,1661,0,2018-02-12 17:43:38+00:00,[],None
776,https://github.com/stev-chen/SpaceInvaders.git,2018-02-09 05:24:45+00:00,Verilog implementation of the classic arcade game on FPGA,0,stev-chen/SpaceInvaders,120860840,Verilog,SpaceInvaders,8,0,2018-02-09 05:27:17+00:00,[],None
777,https://github.com/flublight/my_CPU_with_SPARTAN3.git,2018-02-07 08:43:08+00:00,"This project is my practice Digital Curcuit  design  with SPARTAN3 FPGA, onAZPR SoC.",0,flublight/my_CPU_with_SPARTAN3,120587743,Verilog,my_CPU_with_SPARTAN3,3476,0,2018-03-30 12:18:30+00:00,[],None
778,https://github.com/sarahcerqueira/Pong.git,2018-02-19 22:59:55+00:00,"4 º. Problema de Sistemas Digitais 2017.2 UEFS: Jogo pong. Projeto utilizando processador Nios II, assembly, verilog e fpga.",0,sarahcerqueira/Pong,122131390,Verilog,Pong,46722,0,2018-02-25 13:36:07+00:00,[],None
779,https://github.com/josephadisaputro/EECS2021-LABN.git,2018-02-23 21:11:44+00:00,,0,josephadisaputro/EECS2021-LABN,122673159,Verilog,EECS2021-LABN,178,0,2018-02-23 21:15:36+00:00,[],None
780,https://github.com/Nevermre/Verilog-Mips-ufv-Lucas-Peres.git,2018-03-03 19:09:51+00:00,Mips processor implementation using verilog,0,Nevermre/Verilog-Mips-ufv-Lucas-Peres,123723026,Verilog,Verilog-Mips-ufv-Lucas-Peres,7,0,2018-03-09 19:45:52+00:00,"['mips-processor', 'verilog', 'mips']",None
781,https://github.com/siriuxyfliu/SimpleRISC_Verilog.git,2018-03-02 04:05:54+00:00,,0,siriuxyfliu/SimpleRISC_Verilog,123528630,Verilog,SimpleRISC_Verilog,14,0,2018-03-02 04:05:58+00:00,[],https://api.github.com/licenses/gpl-3.0
782,https://github.com/astpierre/ECE270.git,2018-02-22 16:13:23+00:00,method to develop and test ECE270 lab assignments targetting the CPLD provided in labs,0,astpierre/ECE270,122502487,Verilog,ECE270,137,0,2018-11-08 20:02:05+00:00,[],None
783,https://github.com/fabian-astorga/CE-4302-computer-arch.git,2018-02-17 23:25:37+00:00,"Proyectos, tareas y talleres del curso arquitectura de computadores II.",0,fabian-astorga/CE-4302-computer-arch,121901293,Verilog,CE-4302-computer-arch,14736,0,2020-07-18 04:01:42+00:00,[],None
784,https://github.com/Shashi18/UP-Counters.git,2018-02-17 15:02:39+00:00,3-bit UP Counter,0,Shashi18/UP-Counters,121864276,Verilog,UP-Counters,4,0,2020-10-29 03:38:40+00:00,[],None
785,https://github.com/jdocampom/LM32-SoC.git,2018-03-07 22:00:11+00:00,LatticeMico32,1,jdocampom/LM32-SoC,124299628,Verilog,LM32-SoC,4906,0,2018-03-07 22:07:23+00:00,[],None
786,https://github.com/cwangCharlie/Mush-Jump.git,2018-01-06 03:45:17+00:00,A voice controlled Jumping game using Verilog,0,cwangCharlie/Mush-Jump,116450935,Verilog,Mush-Jump,11121,0,2018-01-06 04:05:33+00:00,[],None
787,https://github.com/Ali-Raza-Syed/MicroProcessor.git,2018-01-07 16:55:06+00:00,DSD Semester Project,0,Ali-Raza-Syed/MicroProcessor,116582739,Verilog,MicroProcessor,11,0,2018-01-07 16:59:40+00:00,[],None
788,https://github.com/fengmaoqiao/-.git,2018-01-08 09:52:02+00:00,,1,fengmaoqiao/-,116658952,Verilog,-,8263,0,2018-04-20 09:37:10+00:00,[],None
789,https://github.com/nipunpruthi/verilog_files.git,2018-01-07 12:29:36+00:00,various verilog idioms,0,nipunpruthi/verilog_files,116563702,Verilog,verilog_files,1063,0,2018-01-07 12:35:39+00:00,[],https://api.github.com/licenses/mit
790,https://github.com/Time-Dev/VerilogDump.git,2018-01-09 19:43:55+00:00,Verilog lab dump from my computer architecture class from 2 years ago,0,Time-Dev/VerilogDump,116862652,Verilog,VerilogDump,5,0,2018-01-09 19:44:31+00:00,[],None
791,https://github.com/ntwong0/CMPE127-Toolkit.git,2018-01-11 00:06:49+00:00,,5,ntwong0/CMPE127-Toolkit,117026779,Verilog,CMPE127-Toolkit,51007,0,2019-09-03 21:58:20+00:00,[],https://api.github.com/licenses/mit
792,https://github.com/PinYuan/2017DSD_Final.git,2018-01-12 03:09:52+00:00,Tic-tac-toe AI + data I/O,0,PinYuan/2017DSD_Final,117185623,Verilog,2017DSD_Final,1412,0,2018-01-12 03:14:05+00:00,[],None
793,https://github.com/anuphassan/Reaction-Timer.git,2018-01-13 01:26:22+00:00,Verilog Project on programming the timer on the DE10 Board,0,anuphassan/Reaction-Timer,117303777,Verilog,Reaction-Timer,5,0,2018-01-13 01:27:33+00:00,[],None
794,https://github.com/jackedelen/ee209lab2.git,2018-01-27 04:14:05+00:00,Spring 2018 EE 209 Lab 2 (Sound the Alarm),0,jackedelen/ee209lab2,119131564,Verilog,ee209lab2,1,0,2018-01-27 04:41:37+00:00,[],None
795,https://github.com/shayramos/Memorycontroller.git,2018-01-25 12:55:07+00:00,,0,shayramos/Memorycontroller,118912742,Verilog,Memorycontroller,19129,0,2018-01-26 00:33:22+00:00,[],None
796,https://github.com/homidian/Tower_problem2.git,2018-01-20 03:48:05+00:00,,0,homidian/Tower_problem2,118206210,Verilog,Tower_problem2,82,0,2018-01-20 04:22:48+00:00,[],None
797,https://github.com/ChrisGeorgakidis/Quadratic-Equation-MAC.git,2018-01-25 15:10:45+00:00,,0,ChrisGeorgakidis/Quadratic-Equation-MAC,118928497,Verilog,Quadratic-Equation-MAC,21,0,2018-01-26 13:45:05+00:00,[],https://api.github.com/licenses/mit
798,https://github.com/MartBarc/SerialLinkCRC.git,2018-02-01 17:16:31+00:00,,0,MartBarc/SerialLinkCRC,119868066,Verilog,SerialLinkCRC,123,0,2018-02-01 17:24:39+00:00,[],None
799,https://github.com/yavuzserdol/CSE-331---Computer-Organization-HELLO-MIPS.git,2018-01-29 13:44:33+00:00," The 32-bit MIPS processor fully supporting all core instructions on green card at MIPS book (Single Cycle, Verilog)",0,yavuzserdol/CSE-331---Computer-Organization-HELLO-MIPS,119387855,Verilog,CSE-331---Computer-Organization-HELLO-MIPS,24,0,2018-01-29 13:48:28+00:00,[],https://api.github.com/licenses/gpl-3.0
800,https://github.com/RahulGala/autocompile-HDL-design.git,2018-02-01 05:46:41+00:00,A python script to automate compiling of multiple versions of HDL design files.,0,RahulGala/autocompile-HDL-design,119788964,Verilog,autocompile-HDL-design,12,0,2021-10-21 19:47:31+00:00,[],None
801,https://github.com/WilliamGu98/Simple-RISC-Machine.git,2018-02-27 02:22:49+00:00,"Simple CPU in Verilog, capable of interpreting instructions from memory and performing ALU and data transfer operations.",0,WilliamGu98/Simple-RISC-Machine,123060171,Verilog,Simple-RISC-Machine,11,0,2018-02-27 02:26:38+00:00,[],None
802,https://github.com/jupulidoplaz/EE460M.git,2018-03-01 01:28:19+00:00,Repository for Verilog labs,1,jupulidoplaz/EE460M,123364771,Verilog,EE460M,331,0,2018-04-30 23:52:43+00:00,[],None
803,https://github.com/Panizka/Computer_Architecture.git,2018-03-12 18:22:06+00:00,Simulating a Tomasulo machine with verilog code,0,Panizka/Computer_Architecture,124932599,Verilog,Computer_Architecture,12,0,2018-03-12 18:23:05+00:00,[],None
804,https://github.com/mjdvr23/Sparc-Arqui.git,2018-03-16 15:48:46+00:00,,0,mjdvr23/Sparc-Arqui,125537749,Verilog,Sparc-Arqui,1,0,2018-03-20 03:22:34+00:00,[],None
805,https://github.com/Gvst/micro2018.git,2018-03-15 16:35:27+00:00,,0,Gvst/micro2018,125396759,Verilog,micro2018,627,0,2018-03-15 17:23:38+00:00,[],None
806,https://github.com/suyuee/CPU.git,2018-03-10 10:47:00+00:00,,0,suyuee/CPU,124646486,Verilog,CPU,20582,0,2018-03-10 10:49:21+00:00,[],None
807,https://github.com/yutongshen/DIC-BoothAlgorithm.git,2018-03-12 01:30:16+00:00,,1,yutongshen/DIC-BoothAlgorithm,124817290,Verilog,DIC-BoothAlgorithm,941,0,2022-02-04 01:37:56+00:00,[],None
808,https://github.com/sadiwali/UTT.git,2018-03-14 23:26:58+00:00,Ultimate Tap Tap is a note matching time game.,0,sadiwali/UTT,125286516,Verilog,UTT,2829,0,2018-04-08 21:44:26+00:00,[],None
809,https://github.com/ShawnLiu012/VLSI-Design.git,2018-02-28 20:40:26+00:00,,0,ShawnLiu012/VLSI-Design,123339859,Verilog,VLSI-Design,112021,0,2023-11-22 22:03:28+00:00,[],None
810,https://github.com/nia-bahador/mips-single-cycle.git,2018-01-18 07:28:03+00:00,make simple single sycle mips architecture as a general propose CPU,0,nia-bahador/mips-single-cycle,117948059,Verilog,mips-single-cycle,7,0,2023-10-04 16:22:39+00:00,[],None
811,https://github.com/MaryBennett/uart-testing-chip-hack.git,2018-01-18 10:28:43+00:00,,1,MaryBennett/uart-testing-chip-hack,117968076,Verilog,uart-testing-chip-hack,9784,0,2018-01-18 10:30:04+00:00,[],None
812,https://github.com/luis-vf/DCA_1.git,2018-01-24 21:16:10+00:00,,0,luis-vf/DCA_1,118823174,Verilog,DCA_1,5248,0,2018-02-01 11:03:44+00:00,[],None
813,https://github.com/vasudhaboddukuri/Designing_Self-Checking_FPGAs_through_Error_Detection_Codes.git,2018-01-19 10:46:49+00:00,,0,vasudhaboddukuri/Designing_Self-Checking_FPGAs_through_Error_Detection_Codes,118113559,Verilog,Designing_Self-Checking_FPGAs_through_Error_Detection_Codes,1325,0,2018-01-19 10:47:44+00:00,[],None
814,https://github.com/FullofQuarks/CS4341-TermProject.git,2018-01-24 22:16:04+00:00,,0,FullofQuarks/CS4341-TermProject,118829111,Verilog,CS4341-TermProject,54,0,2018-04-24 21:47:28+00:00,[],None
815,https://github.com/anuphassan/Digital-Project-1.git,2018-01-13 01:16:55+00:00,Intro to Verilog,0,anuphassan/Digital-Project-1,117303303,Verilog,Digital-Project-1,4,0,2018-01-13 01:25:01+00:00,[],None
816,https://github.com/myko81/CECS301.git,2018-02-02 05:05:16+00:00,Verilog,0,myko81/CECS301,119934528,Verilog,CECS301,18,0,2018-02-02 05:29:57+00:00,[],None
817,https://github.com/Kamalavasan/RTL_designs.git,2018-02-07 19:04:12+00:00,,0,Kamalavasan/RTL_designs,120658495,Verilog,RTL_designs,201,0,2018-04-30 03:16:28+00:00,[],None
818,https://github.com/163119/CSCI330.git,2018-02-07 23:48:30+00:00,"This repository includes all necessary source code, screenshots, and documentation for the CSCI-330 program required for the Senior Portfolio for student 163119.",0,163119/CSCI330,120686563,Verilog,CSCI330,8,0,2018-02-08 00:25:19+00:00,[],None
819,https://github.com/silicondosa/FrontPanelWrapper.git,2018-02-07 00:16:50+00:00,A simple I/O broker and board manager for the OpalKelly FrontPanel ® FPGA - USB/PCI communication driver,1,silicondosa/FrontPanelWrapper,120539939,Verilog,FrontPanelWrapper,50976,0,2018-02-16 01:31:01+00:00,"['opalkelly', 'frontpanel', 'fpga', 'wrapper']",https://api.github.com/licenses/mit
820,https://github.com/harrytaipei4145/FPGA-Christmas-Card.git,2018-02-11 13:11:15+00:00,,0,harrytaipei4145/FPGA-Christmas-Card,121124700,Verilog,FPGA-Christmas-Card,2,0,2018-02-11 13:46:31+00:00,[],None
821,https://github.com/pablomorales88/verilog_monitor.git,2018-02-08 18:02:18+00:00,,0,pablomorales88/verilog_monitor,120797621,Verilog,verilog_monitor,7,0,2018-02-08 18:12:49+00:00,[],None
822,https://github.com/kristacapps1/MIPS-32bit-processor.git,2018-01-23 02:15:06+00:00,MIPS 32 bit processing unit written in Verilog,0,kristacapps1/MIPS-32bit-processor,118544338,Verilog,MIPS-32bit-processor,13,0,2018-01-23 02:16:21+00:00,[],None
823,https://github.com/kokjo/millcore.git,2018-01-23 08:33:59+00:00,A small Mill-like core with belt registers for the Lattice ICE40 fpga's,1,kokjo/millcore,118581372,Verilog,millcore,12,0,2018-12-27 08:03:39+00:00,[],None
824,https://github.com/coder-1000/Booth-Multipler.git,2018-01-21 21:26:26+00:00,,0,coder-1000/Booth-Multipler,118375345,Verilog,Booth-Multipler,6,0,2018-01-21 21:27:15+00:00,[],None
825,https://github.com/bwyogatama/Booth-Algorithm-Implementation-Radix-2-and-Radix-4-.git,2018-01-24 03:56:11+00:00,,1,bwyogatama/Booth-Algorithm-Implementation-Radix-2-and-Radix-4-,118709134,Verilog,Booth-Algorithm-Implementation-Radix-2-and-Radix-4-,4,0,2018-01-24 03:56:47+00:00,[],None
826,https://github.com/masiro97/FPGA_quartus.git,2018-01-20 11:52:21+00:00,,0,masiro97/FPGA_quartus,118238357,Verilog,FPGA_quartus,79,0,2018-01-20 11:56:34+00:00,[],None
827,https://github.com/abhishekroushan/ee180lab3.git,2018-02-18 04:23:00+00:00,EE180 MIPS starter code,0,abhishekroushan/ee180lab3,121917292,Verilog,ee180lab3,1976,0,2018-02-18 04:26:02+00:00,[],None
828,https://github.com/nmosier/3SAT-solver.git,2018-02-18 15:19:07+00:00,,0,nmosier/3SAT-solver,121963122,Verilog,3SAT-solver,21,0,2023-01-28 05:06:10+00:00,[],None
829,https://github.com/VinayakTripathi/FPGAWork.git,2018-02-19 11:01:50+00:00,,0,VinayakTripathi/FPGAWork,122050587,Verilog,FPGAWork,7,0,2018-02-19 11:19:34+00:00,[],None
830,https://github.com/DUWTLAB/Git_nios_small_pio_LAB.git,2018-03-11 08:08:56+00:00,Git_nios_small_pio_LAB,0,DUWTLAB/Git_nios_small_pio_LAB,124736023,Verilog,Git_nios_small_pio_LAB,66,0,2018-03-11 08:09:03+00:00,[],None
831,https://github.com/wang2590/ECE-337-verilog.git,2018-03-12 20:50:39+00:00,ASIC design by using verilog hardware programing language,0,wang2590/ECE-337-verilog,124949873,Verilog,ECE-337-verilog,1324,0,2018-03-12 21:11:47+00:00,[],None
832,https://github.com/wanghran/Physics_234.git,2018-02-27 21:11:32+00:00,,0,wanghran/Physics_234,123189091,Verilog,Physics_234,2,0,2018-05-15 00:29:47+00:00,[],None
833,https://github.com/gdmanarang/Verilog.git,2018-02-28 02:37:36+00:00,,2,gdmanarang/Verilog,123218339,Verilog,Verilog,16625,0,2018-10-27 09:35:20+00:00,[],https://api.github.com/licenses/gpl-3.0
834,https://github.com/silviafeiwang/PipelineCPU.git,2018-03-02 09:00:39+00:00,Computer Organization and Design - Lab3,0,silviafeiwang/PipelineCPU,123556096,Verilog,PipelineCPU,11,0,2023-01-28 08:48:12+00:00,[],None
835,https://github.com/Edgineer/CSM152A-Lab-4.git,2018-03-05 02:50:41+00:00,,0,Edgineer/CSM152A-Lab-4,123855756,Verilog,CSM152A-Lab-4,21,0,2018-03-05 02:53:38+00:00,[],None
836,https://github.com/umangkk5/5_Stage_RISC_CPU.git,2018-02-26 07:47:14+00:00,32 Bit 5 stage pipelined RISC CPU,0,umangkk5/5_Stage_RISC_CPU,122932742,Verilog,5_Stage_RISC_CPU,351,0,2018-02-26 07:56:01+00:00,[],None
837,https://github.com/travisaubrey76/Verilog-MIPS-Single-Cycle.git,2018-02-13 22:04:54+00:00,Single Cycle Mips System built with Verilog,0,travisaubrey76/Verilog-MIPS-Single-Cycle,121442044,Verilog,Verilog-MIPS-Single-Cycle,20,0,2019-02-14 23:03:06+00:00,[],None
838,https://github.com/Callum-Duff/SISC-Processor.git,2018-02-14 16:23:07+00:00,"The project consists of building and testing, and modifying a Simple Instruction Set Computer  (SISC) processor using Verilog HDL.",0,Callum-Duff/SISC-Processor,121532769,Verilog,SISC-Processor,7145,0,2018-08-20 16:46:26+00:00,[],None
839,https://github.com/edlin0249/NTU-DSDL2016.git,2018-03-15 12:42:11+00:00,,0,edlin0249/NTU-DSDL2016,125365610,Verilog,NTU-DSDL2016,0,0,2018-03-15 12:52:11+00:00,[],None
840,https://github.com/oopsidoodles/CSCB58_Project.git,2018-03-13 19:17:22+00:00,,0,oopsidoodles/CSCB58_Project,125102552,Verilog,CSCB58_Project,9,0,2018-04-03 21:37:18+00:00,[],None
841,https://github.com/gitmatsuda/fpga3.git,2018-02-25 01:51:43+00:00,,1,gitmatsuda/fpga3,122796667,Verilog,fpga3,6176,0,2018-02-25 01:52:00+00:00,[],None
842,https://github.com/laboox/trax-verilog.git,2018-02-26 06:34:55+00:00,Trax Verilog AI player,0,laboox/trax-verilog,122924576,Verilog,trax-verilog,1667,0,2018-02-26 06:39:48+00:00,[],https://api.github.com/licenses/gpl-3.0
843,https://github.com/msafari18/logic-design-final-project.git,2018-02-23 22:31:38+00:00,,0,msafari18/logic-design-final-project,122679539,Verilog,logic-design-final-project,94,0,2019-06-22 07:29:47+00:00,[],None
844,https://github.com/josephadisaputro/EECS2021-LABL.git,2018-02-23 20:58:06+00:00,,0,josephadisaputro/EECS2021-LABL,122671932,Verilog,EECS2021-LABL,12,0,2018-02-23 20:59:25+00:00,[],None
845,https://github.com/yanycarl/E-Lock-using-FPGA.git,2018-03-05 22:53:40+00:00,E-Lock that can change key or ring after input wrong key.,0,yanycarl/E-Lock-using-FPGA,123989400,Verilog,E-Lock-using-FPGA,2946,0,2018-03-05 22:57:29+00:00,[],None
846,https://github.com/sara/CS352.git,2018-01-28 20:45:22+00:00,,0,sara/CS352,119296219,Verilog,CS352,8,0,2018-01-28 20:56:55+00:00,[],None
847,https://github.com/cbble86/Notes-of-EDA.git,2018-01-31 14:22:02+00:00,Some about FPGA and Verilog,0,cbble86/Notes-of-EDA,119697218,Verilog,Notes-of-EDA,27,0,2018-03-18 11:32:06+00:00,[],None
848,https://github.com/yousefmaw/PCI-arbiter.git,2018-02-06 18:51:42+00:00,PCI bus arbiter writtern in verilog ,0,yousefmaw/PCI-arbiter,120507525,Verilog,PCI-arbiter,212,0,2018-02-06 18:53:54+00:00,[],None
849,https://github.com/rajatsarkari/UART.git,2018-02-07 09:59:34+00:00,Universal Asynchronous Receiver Transmitter RTL Design,0,rajatsarkari/UART,120596971,Verilog,UART,5,0,2018-02-07 10:01:37+00:00,[],None
850,https://github.com/scharles1/EE_180_Lab3.git,2018-02-08 21:07:41+00:00,Group 11 lab 3 repo,0,scharles1/EE_180_Lab3,120818174,Verilog,EE_180_Lab3,1975,0,2018-02-08 21:15:52+00:00,[],None
851,https://github.com/TTULABONE-SP18/RyanGrayFrequencyCounter.git,2018-02-09 04:46:39+00:00,Displays an input frequency to a seven segment display,0,TTULABONE-SP18/RyanGrayFrequencyCounter,120857692,Verilog,RyanGrayFrequencyCounter,4,0,2018-02-09 04:57:29+00:00,[],None
852,https://github.com/TTULABONE-SP18/ColeLewisFreqCounter.git,2018-02-09 04:08:06+00:00,,0,TTULABONE-SP18/ColeLewisFreqCounter,120854808,Verilog,ColeLewisFreqCounter,6,0,2018-02-09 04:15:10+00:00,[],None
853,https://github.com/Wutever/FPGA-project.git,2018-02-10 01:57:12+00:00,,0,Wutever/FPGA-project,120975289,Verilog,FPGA-project,23307,0,2018-02-10 03:59:43+00:00,[],None
854,https://github.com/npiscitello/RoboChess.git,2018-02-09 14:37:03+00:00,WIT ELEC2850 project based on the iRobot Create 2 OI platform,0,npiscitello/RoboChess,120916322,Verilog,RoboChess,15626,0,2018-04-14 02:32:24+00:00,[],None
855,https://github.com/d0n601/CSUS-CSC137.git,2018-02-13 01:35:08+00:00,California State University Sacramento Computer Science 137,0,d0n601/CSUS-CSC137,121324920,Verilog,CSUS-CSC137,24,0,2018-07-09 18:50:32+00:00,[],None
856,https://github.com/dickensc/pipelinedProcessor.git,2018-01-16 22:33:42+00:00,,0,dickensc/pipelinedProcessor,117750921,Verilog,pipelinedProcessor,14,0,2018-01-16 22:36:18+00:00,[],None
857,https://github.com/lemotw/ALU_verilog.git,2018-01-18 05:48:59+00:00,A ALU implementation by verilog.,1,lemotw/ALU_verilog,117938464,Verilog,ALU_verilog,274,0,2018-01-18 06:37:24+00:00,[],None
858,https://github.com/bufuak/Bil331ComputerOrganization.git,2018-01-07 09:56:33+00:00,"Assembly in Mips, and Verilog Design of Mips CPU",0,bufuak/Bil331ComputerOrganization,116554691,Verilog,Bil331ComputerOrganization,3850,0,2018-01-07 10:19:36+00:00,[],None
859,https://github.com/UsedToBe97/RISC-V.git,2018-01-10 15:56:21+00:00,An RISC-V CPU ,0,UsedToBe97/RISC-V,116978539,Verilog,RISC-V,40,0,2018-01-10 15:58:34+00:00,[],None
860,https://github.com/Silipwn/Learning-Verilog.git,2018-01-10 11:37:39+00:00,Random bits and (unfinished code) as an effort to learn Verilog,0,Silipwn/Learning-Verilog,116949895,Verilog,Learning-Verilog,17,0,2018-01-10 11:42:30+00:00,[],None
861,https://github.com/luis-vf/DCA_0.git,2018-01-15 20:16:24+00:00,,0,luis-vf/DCA_0,117591062,Verilog,DCA_0,11471,0,2018-01-15 20:24:38+00:00,[],None
862,https://github.com/denniskkkk/test1270.git,2018-01-06 12:03:12+00:00,random pattern testing altera 1270 io,0,denniskkkk/test1270,116479551,Verilog,test1270,226,0,2018-01-06 12:05:24+00:00,[],None
863,https://github.com/GrahamYan/2017-System-Fall-CPU.git,2018-01-11 08:19:45+00:00,,0,GrahamYan/2017-System-Fall-CPU,117070928,Verilog,2017-System-Fall-CPU,13,0,2018-01-11 08:31:42+00:00,[],None
864,https://github.com/shsjxzh/RISC_V.git,2018-01-10 12:57:56+00:00,,0,shsjxzh/RISC_V,116957968,Verilog,RISC_V,82,0,2018-01-10 13:03:37+00:00,[],None
865,https://github.com/mahshiv/ALU.git,2018-01-12 17:36:57+00:00,Logical circuits verilog project,0,mahshiv/ALU,117270195,Verilog,ALU,336,0,2020-01-10 11:39:46+00:00,[],None
866,https://github.com/hyshum/computerOrganization.git,2018-01-13 08:41:15+00:00,Computer Organization Coursework,0,hyshum/computerOrganization,117328089,Verilog,computerOrganization,48,0,2018-01-13 08:44:26+00:00,[],None
867,https://github.com/Laknath1996/Image-Downsampling-Processor-Design.git,2018-01-21 07:15:00+00:00,This repository includes the verilog files used for the designing of an image downsampling custom processor.,0,Laknath1996/Image-Downsampling-Processor-Design,118313192,Verilog,Image-Downsampling-Processor-Design,531,0,2019-06-29 06:03:58+00:00,[],None
868,https://github.com/vrnambur/ece533labs.git,2018-01-19 03:36:45+00:00,Labs for ECE533 course in University of Toronto,2,vrnambur/ece533labs,118072555,Verilog,ece533labs,5066,0,2018-04-03 20:12:10+00:00,[],None
869,https://github.com/nicknagi/BattleShip.git,2018-01-19 05:35:58+00:00,Verilog project for UofT course ECE241,0,nicknagi/BattleShip,118081957,Verilog,BattleShip,12655,0,2021-05-23 23:58:21+00:00,[],None
870,https://github.com/farzinlize/FPGA-LAB.git,2018-01-19 17:00:37+00:00,some verilog code for FPGA LAB cource ,0,farzinlize/FPGA-LAB,118153238,Verilog,FPGA-LAB,6,0,2018-01-19 17:00:47+00:00,[],None
871,https://github.com/benton-gray/SPI_MASTER.git,2018-02-15 01:00:14+00:00,test,0,benton-gray/SPI_MASTER,121579170,Verilog,SPI_MASTER,3,0,2018-02-19 18:54:43+00:00,[],https://api.github.com/licenses/mit
872,https://github.com/gandhiishere/CAN_controller.git,2018-02-15 08:52:59+00:00,,0,gandhiishere/CAN_controller,121607934,Verilog,CAN_controller,4870,0,2018-02-15 08:53:49+00:00,[],https://api.github.com/licenses/mit
873,https://github.com/Aosilujia/2017-fpga.git,2018-02-28 09:04:53+00:00,数字部件设计,0,Aosilujia/2017-fpga,123258763,Verilog,2017-fpga,378,0,2018-02-28 09:56:04+00:00,[],None
874,https://github.com/Shreyas-pandith/DDS-Project.git,2018-03-01 11:49:17+00:00,,0,Shreyas-pandith/DDS-Project,123428101,Verilog,DDS-Project,23,0,2018-10-07 16:14:08+00:00,[],None
875,https://github.com/angryoperator/wishboneTesting.git,2018-02-26 22:10:09+00:00,,0,angryoperator/wishboneTesting,123037401,Verilog,wishboneTesting,64,0,2018-02-26 22:13:36+00:00,[],None
876,https://github.com/andrewpeck/alct_sctest.git,2018-03-01 22:23:36+00:00,ALCT Single Cable Test Firmware,0,andrewpeck/alct_sctest,123499293,Verilog,alct_sctest,154,0,2020-04-12 14:19:50+00:00,[],None
877,https://github.com/bsh-git/bsh_hdl_lib.git,2018-01-16 17:54:37+00:00,Verilog の練習,0,bsh-git/bsh_hdl_lib,117719796,Verilog,bsh_hdl_lib,17,0,2018-01-16 17:59:02+00:00,[],None
878,https://github.com/Suikaba/SIPS4.git,2018-03-08 09:15:02+00:00,Simple Instruction set Processor for Study 4bit,0,Suikaba/SIPS4,124366862,Verilog,SIPS4,56,0,2018-03-08 12:20:24+00:00,[],None
879,https://github.com/2329408386/cpu.git,2018-03-10 03:08:10+00:00,一个基于mips指令集的单周期cpu,0,2329408386/cpu,124617290,Verilog,cpu,21314,0,2018-03-10 03:12:58+00:00,[],None
880,https://github.com/pixiake/ElectronicsDesign.git,2018-03-11 04:48:01+00:00,智能景观照明控制系统,1,pixiake/ElectronicsDesign,124724068,Verilog,ElectronicsDesign,13232,0,2018-03-11 04:57:00+00:00,[],None
881,https://github.com/ggannann/Platform-independent-Core.git,2018-02-20 03:33:14+00:00,,0,ggannann/Platform-independent-Core,122151273,Verilog,Platform-independent-Core,10079,0,2018-05-13 16:40:05+00:00,[],None
882,https://github.com/Davbs94/Proyecto1_Arqui2.git,2018-03-13 23:59:10+00:00,Sistema Heterogeneo ,0,Davbs94/Proyecto1_Arqui2,125129909,Verilog,Proyecto1_Arqui2,64426,0,2018-04-02 02:00:45+00:00,[],None
883,https://github.com/TylerHaze/AssemblyCode.git,2018-03-03 20:43:46+00:00,this is some assembly code from a project I did in my sophomore year of college,0,TylerHaze/AssemblyCode,123729712,Verilog,AssemblyCode,28571,0,2018-03-03 20:44:40+00:00,[],None
884,https://github.com/andrewyzhu/VerilogALU.git,2018-03-03 03:19:05+00:00,ALU project for digital logic class,1,andrewyzhu/VerilogALU,123654953,Verilog,VerilogALU,90,0,2018-03-03 03:46:19+00:00,[],None
885,https://github.com/yutongshen/DIC-ColorTransformEngine.git,2018-03-12 02:34:00+00:00,,1,yutongshen/DIC-ColorTransformEngine,124823363,Verilog,DIC-ColorTransformEngine,14407,0,2022-02-04 01:37:53+00:00,[],None
886,https://github.com/sujaypat/cs233.git,2018-02-18 05:32:02+00:00,,4,sujaypat/cs233,121921763,Verilog,cs233,2767,0,2019-04-24 05:05:49+00:00,[],None
887,https://github.com/IbrahimFathy19/MIPS-Processor-in-Verilog-HDL.git,2018-03-04 14:24:52+00:00,MIPS pipelined Processor written in Verilog HDL,1,IbrahimFathy19/MIPS-Processor-in-Verilog-HDL,123796236,Verilog,MIPS-Processor-in-Verilog-HDL,18,0,2018-03-04 14:29:25+00:00,[],https://api.github.com/licenses/agpl-3.0
888,https://github.com/frank870622/computer_organization.git,2018-03-06 04:20:06+00:00,,0,frank870622/computer_organization,124019923,Verilog,computer_organization,40538,0,2018-06-29 13:49:01+00:00,[],None
889,https://github.com/MiaoJiamin/CPU.git,2018-03-16 10:46:54+00:00,,0,MiaoJiamin/CPU,125503226,Verilog,CPU,12,0,2018-03-16 10:52:41+00:00,[],None
890,https://github.com/mohammadmoustafa/CSCB58-Winter-2018-Project.git,2018-03-10 16:36:28+00:00,A simulated doppler effect using an ultrasonic sensor and a buzzer to produce different tones based off of distance from the sensor.,2,mohammadmoustafa/CSCB58-Winter-2018-Project,124675088,Verilog,CSCB58-Winter-2018-Project,207,0,2018-04-08 18:52:22+00:00,[],None
891,https://github.com/vishrutdixit/ece385.git,2018-02-24 00:12:01+00:00,SystemVerilog Experiments for ECE385 (Digital Systems Laboratory),1,vishrutdixit/ece385,122686038,Verilog,ece385,73279,0,2018-03-29 17:26:51+00:00,[],None
892,https://github.com/josephadisaputro/EECS2021-LABK.git,2018-02-23 20:56:09+00:00,,0,josephadisaputro/EECS2021-LABK,122671768,Verilog,EECS2021-LABK,5,0,2020-01-12 16:48:27+00:00,[],None
893,https://github.com/buinich-bohdan/MipS.git,2018-02-26 06:01:16+00:00,,0,buinich-bohdan/MipS,122920952,Verilog,MipS,29799,0,2018-02-26 06:03:10+00:00,[],None
894,https://github.com/mickeykagamine/Computer-Composition.git,2018-02-26 14:03:13+00:00,,0,mickeykagamine/Computer-Composition,122978104,Verilog,Computer-Composition,1042,0,2018-02-26 14:18:15+00:00,[],None
895,https://github.com/hazooree/Parameterized-FIR-Filter.git,2018-03-14 07:44:53+00:00,"FIR filters are is widely used in different applications such as biomedical, communication and control due to its easily implementation, stability and best performance. Its simplicity makes it attractive for many applications where it is need to minimize computational requirements. In this work, Parameterizing Bit-widths of Input/output and coefficients along with Length of an FIR Filter are studied.",0,hazooree/Parameterized-FIR-Filter,125174649,Verilog,Parameterized-FIR-Filter,4,0,2023-12-31 15:43:19+00:00,[],None
