<profile>

<section name = "Vivado HLS Report for 'transpose_last_two_d'" level="0">
<item name = "Date">Sun Dec  8 18:16:57 2024
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">attention_16th.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.508 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1209, 1209, 12.090 us, 12.090 us, 1209, 1209, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- TRANSPOSE_LAST_TWO_DIMS_LOOP_1">1208, 1208, 302, -, -, 4, no</column>
<column name=" + TRANSPOSE_LAST_TWO_DIMS_LOOP_2">300, 300, 50, -, -, 6, no</column>
<column name="  ++ TRANSPOSE_LAST_TWO_DIMS_LOOP_3">48, 48, 2, -, -, 24, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 161, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 60, -</column>
<column name="Register">-, -, 56, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln203_1_fu_287_p2">+, 0, 0, 13, 11, 11</column>
<column name="add_ln203_2_fu_315_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln203_3_fu_346_p2">+, 0, 0, 11, 9, 9</column>
<column name="add_ln203_fu_240_p2">+, 0, 0, 15, 8, 8</column>
<column name="i_fu_180_p2">+, 0, 0, 12, 3, 1</column>
<column name="j_fu_226_p2">+, 0, 0, 12, 3, 1</column>
<column name="k_fu_277_p2">+, 0, 0, 15, 5, 1</column>
<column name="sub_ln203_1_fu_265_p2">-, 0, 0, 13, 11, 11</column>
<column name="sub_ln203_2_fu_340_p2">-, 0, 0, 11, 9, 9</column>
<column name="sub_ln203_fu_210_p2">-, 0, 0, 15, 7, 7</column>
<column name="icmp_ln215_fu_174_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln216_fu_220_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="icmp_ln217_fu_271_p2">icmp, 0, 0, 11, 5, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="i_0_reg_141">9, 2, 3, 6</column>
<column name="j_0_reg_152">9, 2, 3, 6</column>
<column name="k_0_reg_163">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln203_3_reg_407">9, 0, 9, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="i_0_reg_141">3, 0, 3, 0</column>
<column name="i_reg_361">3, 0, 3, 0</column>
<column name="j_0_reg_152">3, 0, 3, 0</column>
<column name="j_reg_375">3, 0, 3, 0</column>
<column name="k_0_reg_163">5, 0, 5, 0</column>
<column name="k_reg_393">5, 0, 5, 0</column>
<column name="sext_ln203_reg_366">7, 0, 8, 1</column>
<column name="sub_ln203_1_reg_385">8, 0, 11, 3</column>
<column name="trunc_ln203_1_reg_403">2, 0, 2, 0</column>
<column name="zext_ln203_2_reg_380">3, 0, 9, 6</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, transpose_last_two_d, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, transpose_last_two_d, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, transpose_last_two_d, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, transpose_last_two_d, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, transpose_last_two_d, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, transpose_last_two_d, return value</column>
<column name="input_V_address0">out, 10, ap_memory, input_V, array</column>
<column name="input_V_ce0">out, 1, ap_memory, input_V, array</column>
<column name="input_V_q0">in, 38, ap_memory, input_V, array</column>
<column name="output_0_V_address0">out, 8, ap_memory, output_0_V, array</column>
<column name="output_0_V_ce0">out, 1, ap_memory, output_0_V, array</column>
<column name="output_0_V_we0">out, 1, ap_memory, output_0_V, array</column>
<column name="output_0_V_d0">out, 38, ap_memory, output_0_V, array</column>
<column name="output_1_V_address0">out, 8, ap_memory, output_1_V, array</column>
<column name="output_1_V_ce0">out, 1, ap_memory, output_1_V, array</column>
<column name="output_1_V_we0">out, 1, ap_memory, output_1_V, array</column>
<column name="output_1_V_d0">out, 38, ap_memory, output_1_V, array</column>
<column name="output_2_V_address0">out, 8, ap_memory, output_2_V, array</column>
<column name="output_2_V_ce0">out, 1, ap_memory, output_2_V, array</column>
<column name="output_2_V_we0">out, 1, ap_memory, output_2_V, array</column>
<column name="output_2_V_d0">out, 38, ap_memory, output_2_V, array</column>
<column name="output_3_V_address0">out, 8, ap_memory, output_3_V, array</column>
<column name="output_3_V_ce0">out, 1, ap_memory, output_3_V, array</column>
<column name="output_3_V_we0">out, 1, ap_memory, output_3_V, array</column>
<column name="output_3_V_d0">out, 38, ap_memory, output_3_V, array</column>
</table>
</item>
</section>
</profile>
