#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: E:\App\Professional\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26200
#Hostname: LAPTOP-BODHT30J
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Wed Nov 19 00:16:25 2025
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/asyn_rst_syn.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/asyn_rst_syn.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/asyn_rst_syn.v(line number: 7)] Analyzing module asyn_rst_syn (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/asyn_rst_syn.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/dvi_encoder.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/dvi_encoder.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/dvi_encoder.v(line number: 21)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/dvi_encoder.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/dvi_transmitter_top.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/dvi_transmitter_top.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/dvi_transmitter_top.v(line number: 7)] Analyzing module dvi_transmitter_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/dvi_transmitter_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/RGB2YCbCr.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/RGB2YCbCr.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/RGB2YCbCr.v(line number: 1)] Analyzing module RGB2YCbCr (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/RGB2YCbCr.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/serializer_10_to_1.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/serializer_10_to_1.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/serializer_10_to_1.v(line number: 9)] Analyzing module serializer_10_to_1 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/serializer_10_to_1.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/sync_vg.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/sync_vg.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/sync_vg.v(line number: 35)] Analyzing module sync_vg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/sync_vg.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 6)] Analyzing module video_display (library work)
E: Verilog-4005: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 41)] Syntax error near '
E: Verilog-4005: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 64)] Syntax error near '
E: Verilog-4005: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 75)] Syntax error near '
W: Verilog-2015: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 262)] data_area_bin_dil is already declared in this scope
W: Verilog-2015: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 263)] data_area_bin_ero is already declared in this scope
W: Verilog-2015: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 265)] data_bin_dil is already declared in this scope
W: Verilog-2015: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 266)] data_bin_ero is already declared in this scope
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 154)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 154)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 155)] Identifier PIC_Y_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 155)] Identifier PIC_Y_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 157)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 157)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 158)] Identifier PIC_Y_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 158)] Identifier PIC_Y_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 160)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 160)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 161)] Identifier PIC_Y_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 161)] Identifier PIC_Y_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 163)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 163)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 164)] Identifier PIC_Y_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 164)] Identifier PIC_Y_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 166)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 166)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 167)] Identifier PIC_Y_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 167)] Identifier PIC_Y_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 169)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 169)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 170)] Identifier PIC_Y_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 170)] Identifier PIC_Y_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 172)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 172)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 173)] Identifier PIC_Y_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 173)] Identifier PIC_Y_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 175)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 175)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 176)] Identifier PIC_Y_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 176)] Identifier PIC_Y_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 188)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 188)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 189)] Identifier PIC_Y_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 189)] Identifier PIC_Y_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 191)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 191)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 192)] Identifier PIC_Y_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 192)] Identifier PIC_Y_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 194)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 194)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 195)] Identifier PIC_Y_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 195)] Identifier PIC_Y_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 197)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 197)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 198)] Identifier PIC_Y_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 198)] Identifier PIC_Y_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 200)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 200)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 201)] Identifier PIC_Y_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 201)] Identifier PIC_Y_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 203)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 203)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 204)] Identifier PIC_Y_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 204)] Identifier PIC_Y_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 206)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 206)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 207)] Identifier PIC_Y_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 207)] Identifier PIC_Y_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 209)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 209)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 210)] Identifier PIC_Y_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 210)] Identifier PIC_Y_START is not declared
E: Verilog-4073: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 239)] Assignment target rom_addr_array must be of type reg or genvar
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 241)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 242)] Identifier PIC_X_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 243)] Identifier PIC_Y_START is not declared
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 244)] Identifier PIC_Y_START is not declared
E: Verilog-4073: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 245)] Assignment target rom_addr_array must be of type reg or genvar
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 247)] Identifier PIC_Y_START is not declared
E: Verilog-4073: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 248)] Assignment target rom_addr_array must be of type reg or genvar
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v(line number: 433)] Identifier NUMBER_OF_DELAYED_CLKS_ARRAY is not declared
E: Parsing ERROR.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/video_display.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/area_bin.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/area_bin.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/area_bin.v(line number: 3)] Analyzing module area_bin (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/area_bin.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/binarization.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/binarization.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/binarization.v(line number: 2)] Analyzing module binarization (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/binarization.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/data_delay.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/data_delay.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/data_delay.v(line number: 4)] Analyzing module data_delay (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/data_delay.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/signal_delay.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/signal_delay.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/signal_delay.v(line number: 4)] Analyzing module signal_delay (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/signal_delay.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/matrix_3x3.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/matrix_3x3.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/matrix_3x3.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/matrix_3x3.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/dilate.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/dilate.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/dilate.v(line number: 3)] Analyzing module dilate (library work)
E: Verilog-4039: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/dilate.v(line number: 43)] Identifier bin_de is not declared
E: Parsing ERROR.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/dilate.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/hdmi_picture_ero_dil.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/hdmi_picture_ero_dil.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/hdmi_picture_ero_dil.v(line number: 24)] Analyzing module hdmi_picture_ero_dil (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/hdmi_picture_ero_dil.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/matrix_3x3_1bit.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/matrix_3x3_1bit.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/matrix_3x3_1bit.v(line number: 3)] Analyzing module matrix_3x3_1bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/design/matrix_3x3_1bit.v successfully.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/pll_0/pll_0.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/pll_0/pll_0.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/pll_0/pll_0.v(line number: 18)] Analyzing module pll_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/pll_0/pll_0.v successfully.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/pll_1/pll_1.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/pll_1/pll_1.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/pll_1/pll_1.v(line number: 18)] Analyzing module pll_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/pll_1/pll_1.v successfully.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_rom_v1_8_blk_mem_gen_0.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_rom_v1_8_blk_mem_gen_0.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_rom_v1_8_blk_mem_gen_0.v(line number: 18)] Analyzing module ipm2l_rom_v1_8_blk_mem_gen_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_rom_v1_8_blk_mem_gen_0.v successfully.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 17)] Analyzing module ipm2l_spram_v1_8_blk_mem_gen_0 (library work)
I: Found Verilog include file E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/blk_mem_gen_0_init_param.v
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 81)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 85)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 93)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 94)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 97)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 98)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 101)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 102)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 105)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 106)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 109)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 110)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 113)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 114)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 117)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 118)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 121)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 122)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 125)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 126)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 129)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 130)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 133)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 134)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 137)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 138)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 141)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 142)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v successfully.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/blk_mem_gen_0.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/blk_mem_gen_0.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/blk_mem_gen_0.v(line number: 16)] Analyzing module blk_mem_gen_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/blk_mem_gen_0/blk_mem_gen_0.v successfully.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v(line number: 18)] Analyzing module ipm2l_fifo_ctrl_v1_1_fifo_line_buf (library work)
I: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v(line number: 46)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v(line number: 48)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v(line number: 59)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v(line number: 61)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v successfully.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 18)] Analyzing module ipm2l_sdpram_v1_10_fifo_line_buf (library work)
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 381)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 382)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 385)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 386)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 389)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 390)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 393)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 394)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 397)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 398)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 401)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 402)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 405)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 406)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 413)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 414)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 417)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 418)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 421)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 422)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 425)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 426)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 429)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 430)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 433)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 434)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 437)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 438)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 442)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 443)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 446)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 447)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 451)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 452)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 457)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 458)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 461)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 462)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 465)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 466)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 471)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 472)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v successfully.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_fifo_v1_10_fifo_line_buf.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_fifo_v1_10_fifo_line_buf.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_fifo_v1_10_fifo_line_buf.v(line number: 19)] Analyzing module ipm2l_fifo_v1_10_fifo_line_buf (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/rtl/ipm2l_fifo_v1_10_fifo_line_buf.v successfully.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/fifo_line_buf.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/fifo_line_buf.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/fifo_line_buf.v(line number: 16)] Analyzing module fifo_line_buf (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project} E:/User/Files/project_self/OPHW_25H/workspace/17_HDMI_picture__ero_dil/project/ipcore/fifo_line_buf/fifo_line_buf.v successfully.
I: Module "hdmi_picture_ero_dil" is set as top module.
Program Error Out.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Wed Nov 19 00:16:27 2025
Action compile: Peak memory pool usage is 131 MB
