Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2068a6169f0c43168b1e4f95c361124d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DT_tst_behav xil_defaultlib.DT_tst xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [C:/Users/Abyss/Desktop/lab2/DigitalTimer.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clken' [C:/Users/Abyss/Desktop/lab2/DigitalTimer.v:70]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.DigitalTimer
Compiling module xil_defaultlib.DT_tst
Compiling module xil_defaultlib.glbl
Built simulation snapshot DT_tst_behav
