
wire kernel_monitor_reset;
wire kernel_monitor_clock;
assign kernel_monitor_reset = ~ap_rst_n;
assign kernel_monitor_clock = ap_clk;
wire [1:0] axis_block_sigs;
wire [28:0] inst_idle_sigs;
wire [23:0] inst_block_sigs;
wire kernel_block;

assign axis_block_sigs[0] = ~zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0.grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config37_Pipeline_PadMain_fu_34.input_1_TDATA_blk_n;
assign axis_block_sigs[1] = ~softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0.grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_s_fu_26.layer36_out_TDATA_blk_n;

assign inst_idle_sigs[0] = zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0.ap_idle;
assign inst_block_sigs[0] = (zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0.ap_done & ~zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0.ap_continue) | ~zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0.grp_zeropad2d_cl_array_array_ap_fixed_3u_config37_Pipeline_PadBottomWidth_fu_42.layer37_out_blk_n | ~zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0.grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config37_Pipeline_PadMain_fu_34.layer37_out_blk_n | ~zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0.grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config37_Pipeline_PadTopWidth_fu_28.layer37_out_blk_n;
assign inst_idle_sigs[1] = conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0.ap_idle;
assign inst_block_sigs[1] = (conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0.ap_done & ~conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0.ap_continue) | ~conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0.layer37_out_blk_n | ~conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0.layer2_out_blk_n;
assign inst_idle_sigs[2] = relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0.ap_idle;
assign inst_block_sigs[2] = (relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0.ap_done & ~relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0.ap_continue) | ~relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0.layer2_out_blk_n | ~relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0.layer5_out_blk_n;
assign inst_idle_sigs[3] = pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0.ap_idle;
assign inst_block_sigs[3] = (pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0.ap_done & ~pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0.ap_continue) | ~pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0.layer5_out_blk_n | ~pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0.layer6_out_blk_n;
assign inst_idle_sigs[4] = zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0.ap_idle;
assign inst_block_sigs[4] = (zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0.ap_done & ~zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0.ap_continue) | ~zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0.grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_Pipeline_PadMain_fu_28.layer6_out_blk_n | ~zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0.grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_Pipeline_PadMain_fu_28.layer38_out_blk_n | ~zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0.grp_zeropad2d_cl_array_array_ap_fixed_64u_config38_Pipeline_PadTopWidth_fu_22.layer38_out_blk_n | ~zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0.grp_zeropad2d_cl_array_array_ap_fixed_64u_config38_Pipeline_PadBottomWidth_fu_36.layer38_out_blk_n;
assign inst_idle_sigs[5] = conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0.ap_idle;
assign inst_block_sigs[5] = (conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0.ap_done & ~conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0.ap_continue) | ~conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0.layer38_out_blk_n | ~conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0.layer7_out_blk_n;
assign inst_idle_sigs[6] = relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0.ap_idle;
assign inst_block_sigs[6] = (relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0.ap_done & ~relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0.ap_continue) | ~relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0.layer7_out_blk_n | ~relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0.layer10_out_blk_n;
assign inst_idle_sigs[7] = pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0.ap_idle;
assign inst_block_sigs[7] = (pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0.ap_done & ~pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0.ap_continue) | ~pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0.layer10_out_blk_n | ~pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0.layer11_out_blk_n;
assign inst_idle_sigs[8] = zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0.ap_idle;
assign inst_block_sigs[8] = (zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0.ap_done & ~zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0.ap_continue) | ~zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0.grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_4u_config39_Pipeline_PadMain_fu_28.layer11_out_blk_n | ~zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0.grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_4u_config39_Pipeline_PadTopWidth_fu_22.layer39_out_blk_n | ~zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0.grp_zeropad2d_cl_array_array_ap_fixed_4u_config39_Pipeline_PadBottomWidth_fu_36.layer39_out_blk_n | ~zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0.grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_4u_config39_Pipeline_PadMain_fu_28.layer39_out_blk_n;
assign inst_idle_sigs[9] = conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0.ap_idle;
assign inst_block_sigs[9] = (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0.ap_done & ~conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0.ap_continue) | ~conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0.layer39_out_blk_n | ~conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0.layer12_out_blk_n;
assign inst_idle_sigs[10] = relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0.ap_idle;
assign inst_block_sigs[10] = (relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0.ap_done & ~relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0.ap_continue) | ~relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0.layer12_out_blk_n | ~relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0.layer15_out_blk_n;
assign inst_idle_sigs[11] = zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0.ap_idle;
assign inst_block_sigs[11] = (zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0.ap_done & ~zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0.ap_continue) | ~zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0.grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config40_Pipeline_PadMain_fu_28.layer15_out_blk_n | ~zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0.grp_zeropad2d_cl_array_array_ap_fixed_8u_config40_Pipeline_PadBottomWidth_fu_36.layer40_out_blk_n | ~zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0.grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config40_Pipeline_PadMain_fu_28.layer40_out_blk_n | ~zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0.grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config40_Pipeline_PadTopWidth_fu_22.layer40_out_blk_n;
assign inst_idle_sigs[12] = conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0.ap_idle;
assign inst_block_sigs[12] = (conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0.ap_done & ~conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0.ap_continue) | ~conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0.layer40_out_blk_n | ~conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0.layer16_out_blk_n;
assign inst_idle_sigs[13] = relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0.ap_idle;
assign inst_block_sigs[13] = (relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0.ap_done & ~relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0.ap_continue) | ~relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0.layer16_out_blk_n | ~relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0.layer19_out_blk_n;
assign inst_idle_sigs[14] = zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0.ap_idle;
assign inst_block_sigs[14] = (zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0.ap_done & ~zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0.ap_continue) | ~zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0.grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_Pipeline_PadMain_fu_28.layer19_out_blk_n | ~zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0.grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_Pipeline_PadMain_fu_28.layer41_out_blk_n | ~zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0.grp_zeropad2d_cl_array_array_ap_fixed_16u_config41_Pipeline_PadTopWidth_fu_22.layer41_out_blk_n | ~zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0.grp_zeropad2d_cl_array_array_ap_fixed_16u_config41_Pipeline_PadBottomWidth_fu_36.layer41_out_blk_n;
assign inst_idle_sigs[15] = conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0.ap_idle;
assign inst_block_sigs[15] = (conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0.ap_done & ~conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0.ap_continue) | ~conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0.layer41_out_blk_n | ~conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0.layer20_out_blk_n;
assign inst_idle_sigs[16] = relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0.ap_idle;
assign inst_block_sigs[16] = (relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0.ap_done & ~relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0.ap_continue) | ~relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0.layer20_out_blk_n | ~relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0.layer23_out_blk_n;
assign inst_idle_sigs[17] = pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0.ap_idle;
assign inst_block_sigs[17] = (pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0.ap_done & ~pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0.ap_continue) | ~pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0.layer23_out_blk_n | ~pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0.layer24_out_blk_n;
assign inst_idle_sigs[18] = dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0.ap_idle;
assign inst_block_sigs[18] = (dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0.ap_done & ~dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0.ap_continue) | ~dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0.grp_dense_array_array_ap_fixed_16_6_5_3_0_16u_config26_Pipeline_DataPrepare_fu_32935499.layer24_out_blk_n | ~dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0.layer26_out_blk_n;
assign inst_idle_sigs[19] = relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0.ap_idle;
assign inst_block_sigs[19] = (relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0.ap_done & ~relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0.ap_continue) | ~relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0.layer26_out_blk_n | ~relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0.layer29_out_blk_n;
assign inst_idle_sigs[20] = dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0.ap_idle;
assign inst_block_sigs[20] = (dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0.ap_done & ~dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0.ap_continue) | ~dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0.layer29_out_blk_n | ~dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0.layer30_out_blk_n;
assign inst_idle_sigs[21] = relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0.ap_idle;
assign inst_block_sigs[21] = (relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0.ap_done & ~relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0.ap_continue) | ~relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0.layer30_out_blk_n | ~relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0.layer33_out_blk_n;
assign inst_idle_sigs[22] = dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0.ap_idle;
assign inst_block_sigs[22] = (dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0.ap_done & ~dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0.ap_continue) | ~dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0.layer33_out_blk_n | ~dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0.layer34_out_blk_n;
assign inst_idle_sigs[23] = softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0.ap_idle;
assign inst_block_sigs[23] = (softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0.ap_done & ~softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0.ap_continue) | ~softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0.grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_s_fu_26.layer34_out_blk_n;

assign inst_idle_sigs[24] = 1'b0;
assign inst_idle_sigs[25] = zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0.ap_idle;
assign inst_idle_sigs[26] = zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0.grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config37_Pipeline_PadMain_fu_34.ap_idle;
assign inst_idle_sigs[27] = softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0.ap_idle;
assign inst_idle_sigs[28] = softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0.grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_s_fu_26.ap_idle;

AlexNet_Cifar10_Keras_hls_deadlock_idx0_monitor AlexNet_Cifar10_Keras_hls_deadlock_idx0_monitor_U (
    .clock(kernel_monitor_clock),
    .reset(kernel_monitor_reset),
    .axis_block_sigs(axis_block_sigs),
    .inst_idle_sigs(inst_idle_sigs),
    .inst_block_sigs(inst_block_sigs),
    .block(kernel_block)
);

always @ (kernel_block or kernel_monitor_reset) begin
    if (kernel_block == 1'b1 && kernel_monitor_reset == 1'b0) begin
        find_kernel_block = 1'b1;
    end
    else begin
        find_kernel_block = 1'b0;
    end
end
