Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jun 11 21:45:42 2020
| Host         : DESKTOP-05164PE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.568        0.000                      0                27965        0.019        0.000                      0                27965        8.750        0.000                       0                 10594  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          
clk_fpga_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.568        0.000                      0                27965        0.019        0.000                      0                27965        8.750        0.000                       0                 10594  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.146ns  (logic 11.730ns (61.265%)  route 7.416ns (38.735%))
  Logic Levels:           56  (CARRY4=49 LUT2=6 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.324ns = ( 23.324 - 20.000 ) 
    Source Clock Delay      (SCD):    3.767ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       1.635     3.767    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X22Y75         FDRE                                         r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         FDRE (Prop_fdre_C_Q)         0.456     4.223 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          1.275     5.497    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/out[23]
    SLICE_X31Y69         LUT2 (Prop_lut2_I0_O)        0.124     5.621 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     5.621    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[5][0]
    SLICE_X31Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.153 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.153    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.267 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.267    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.381 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.381    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.495 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.495    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.609 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.609    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.723 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     6.732    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.967 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.266     8.233    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X30Y66         LUT3 (Prop_lut3_I0_O)        0.299     8.532 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.532    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[4][1]
    SLICE_X30Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.065 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.065    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.182 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.182    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.299 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.299    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.416 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.416    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.533 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.533    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.650 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.650    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.882 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.914    10.796    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X29Y65         LUT2 (Prop_lut2_I0_O)        0.295    11.091 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    11.091    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[3][0]
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.623 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.623    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.737 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.737    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.851 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.851    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.965 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.965    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.079 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.079    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.193 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.193    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.428 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.856    13.283    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X27Y66         LUT2 (Prop_lut2_I0_O)        0.299    13.582 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    13.582    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[2][0]
    SLICE_X27Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.114 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.114    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.228 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.228    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.342 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.342    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.456 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.456    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.570 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.570    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.684 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.684    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    14.919 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.003    15.923    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X25Y67         LUT2 (Prop_lut2_I0_O)        0.299    16.222 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    16.222    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[1][0]
    SLICE_X25Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.754 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.754    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.868 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.868    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.982 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.982    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.096 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.096    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.210 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.210    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.324 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.324    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.559 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.038    18.596    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X23Y65         LUT2 (Prop_lut2_I0_O)        0.299    18.895 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    18.895    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/A[0]
    SLICE_X23Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.427 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.427    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.541 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.541    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.655 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.655    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.769 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.769    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.883 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.883    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.997 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.997    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.232 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.057    21.289    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/Q[23]
    SLICE_X26Y64         LUT2 (Prop_lut2_I0_O)        0.299    21.588 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    21.588    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X26Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.120 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.120    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.234 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.234    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.348 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.348    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.462 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.462    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.576 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.576    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.690 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.690    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    22.913 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=1, routed)           0.000    22.913    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_0_out
    SLICE_X26Y70         FDRE                                         r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       1.475    23.324    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X26Y70         FDRE                                         r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism              0.396    23.721    
                         clock uncertainty           -0.302    23.419    
    SLICE_X26Y70         FDRE (Setup_fdre_C_D)        0.062    23.481    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                         23.481    
                         arrival time                         -22.913    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.143ns  (logic 11.727ns (61.259%)  route 7.416ns (38.741%))
  Logic Levels:           55  (CARRY4=48 LUT2=6 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.324ns = ( 23.324 - 20.000 ) 
    Source Clock Delay      (SCD):    3.767ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       1.635     3.767    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X22Y75         FDRE                                         r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         FDRE (Prop_fdre_C_Q)         0.456     4.223 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          1.275     5.497    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/out[23]
    SLICE_X31Y69         LUT2 (Prop_lut2_I0_O)        0.124     5.621 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     5.621    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[5][0]
    SLICE_X31Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.153 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.153    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.267 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.267    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.381 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.381    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.495 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.495    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.609 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.609    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.723 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     6.732    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.967 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.266     8.233    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X30Y66         LUT3 (Prop_lut3_I0_O)        0.299     8.532 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.532    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[4][1]
    SLICE_X30Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.065 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.065    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.182 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.182    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.299 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.299    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.416 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.416    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.533 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.533    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.650 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.650    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.882 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.914    10.796    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X29Y65         LUT2 (Prop_lut2_I0_O)        0.295    11.091 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    11.091    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[3][0]
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.623 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.623    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.737 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.737    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.851 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.851    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.965 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.965    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.079 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.079    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.193 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.193    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.428 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.856    13.283    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X27Y66         LUT2 (Prop_lut2_I0_O)        0.299    13.582 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    13.582    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[2][0]
    SLICE_X27Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.114 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.114    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.228 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.228    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.342 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.342    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.456 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.456    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.570 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.570    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.684 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.684    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    14.919 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.003    15.923    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X25Y67         LUT2 (Prop_lut2_I0_O)        0.299    16.222 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    16.222    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[1][0]
    SLICE_X25Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.754 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.754    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.868 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.868    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.982 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.982    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.096 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.096    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.210 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.210    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.324 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.324    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.559 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.038    18.596    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X23Y65         LUT2 (Prop_lut2_I0_O)        0.299    18.895 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    18.895    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/A[0]
    SLICE_X23Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.427 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.427    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.541 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.541    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.655 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.655    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.769 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.769    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.883 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.883    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.997 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.997    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.232 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.057    21.289    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/Q[23]
    SLICE_X26Y64         LUT2 (Prop_lut2_I0_O)        0.299    21.588 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    21.588    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X26Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.120 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.120    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.234 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.234    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.348 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.348    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.462 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.462    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.576 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.576    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.910 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000    22.910    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_3_out
    SLICE_X26Y69         FDRE                                         r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       1.475    23.324    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X26Y69         FDRE                                         r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism              0.396    23.721    
                         clock uncertainty           -0.302    23.419    
    SLICE_X26Y69         FDRE (Setup_fdre_C_D)        0.062    23.481    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                         23.481    
                         arrival time                         -22.910    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/p_Val2_25_reg_1026_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/r_V_12_fu_639_p2__0/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.623ns  (logic 5.899ns (31.676%)  route 12.724ns (68.324%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT3=1 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns = ( 23.443 - 20.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       1.756     3.888    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/ap_clk
    SLICE_X37Y47         FDRE                                         r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/p_Val2_25_reg_1026_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     4.344 f  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/p_Val2_25_reg_1026_reg[0]/Q
                         net (fo=2, routed)           0.530     4.874    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054[28]_i_3__0_0[0]
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.998 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054[6]_i_5__0/O
                         net (fo=1, routed)           0.333     5.331    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054[6]_i_5__0_n_2
    SLICE_X34Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.926 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     5.926    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[6]_i_4__0_n_2
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.043 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[10]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     6.043    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[10]_i_4__0_n_2
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.160 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[14]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.160    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[14]_i_12__0_n_2
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.277 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[15]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.277    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[15]_i_12__0_n_2
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.394 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[15]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     6.394    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[15]_i_14__0_n_2
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.511 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[15]_i_16__0/CO[3]
                         net (fo=1, routed)           0.001     6.512    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[15]_i_16__0_n_2
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.629 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[15]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     6.629    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[15]_i_15__0_n_2
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.746 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[28]_i_59__0/CO[3]
                         net (fo=1, routed)           0.000     6.746    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[28]_i_59__0_n_2
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.863 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[28]_i_58__0/CO[3]
                         net (fo=1, routed)           0.000     6.863    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[28]_i_58__0_n_2
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.980 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[15]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     6.980    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[15]_i_17__0_n_2
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.097 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[28]_i_69__0/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[28]_i_69__0_n_2
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[28]_i_90__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[28]_i_90__0_n_2
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.529 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[28]_i_63__0/O[3]
                         net (fo=3, routed)           0.586     8.115    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_bits_V_1_fu_375_p2[52]
    SLICE_X38Y56         LUT4 (Prop_lut4_I0_O)        0.307     8.422 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054[28]_i_35__0/O
                         net (fo=5, routed)           1.137     9.559    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/p_Val2_8_fu_380_p3[52]
    SLICE_X38Y53         LUT6 (Prop_lut6_I1_O)        0.124     9.683 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054[28]_i_96__0/O
                         net (fo=3, routed)           0.582    10.265    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054[28]_i_96__0_n_2
    SLICE_X37Y53         LUT5 (Prop_lut5_I0_O)        0.124    10.389 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054[28]_i_57__0/O
                         net (fo=3, routed)           0.327    10.716    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054[28]_i_57__0_n_2
    SLICE_X36Y51         LUT6 (Prop_lut6_I0_O)        0.124    10.840 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054[28]_i_15__0/O
                         net (fo=1, routed)           0.670    11.510    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054[28]_i_15__0_n_2
    SLICE_X36Y51         LUT6 (Prop_lut6_I2_O)        0.124    11.634 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054[28]_i_3__0/O
                         net (fo=31, routed)          1.568    13.202    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/p_Val2_25_reg_1026_reg[53]
    SLICE_X38Y11         LUT3 (Prop_lut3_I2_O)        0.124    13.326 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Ex_V_reg_1059[3]_i_9__0/O
                         net (fo=1, routed)           0.000    13.326    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Ex_V_reg_1059[3]_i_9__0_n_2
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.839 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Ex_V_reg_1059_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.839    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Ex_V_reg_1059_reg[3]_i_1__0_n_2
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.170 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Ex_V_reg_1059_reg[7]_i_1__0/O[3]
                         net (fo=78, routed)          1.077    15.246    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/closepath_reg_1005_reg[0][3]
    SLICE_X40Y7          LUT5 (Prop_lut5_I0_O)        0.333    15.579 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/r_V_12_fu_639_p2_i_267__0/O
                         net (fo=25, routed)          1.284    16.864    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Ex_V_reg_1059_reg[3]_i_1__0_2
    SLICE_X40Y4          LUT4 (Prop_lut4_I1_O)        0.326    17.190 f  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/q0[29]_i_40__0/O
                         net (fo=3, routed)           0.825    18.015    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/q0[29]_i_40__0_n_2
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.124    18.139 f  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/q0[29]_i_16__0/O
                         net (fo=2, routed)           0.851    18.989    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/second_order_float_2_U/sin_or_cos_float_cud_rom_U/q0_reg[29]_3
    SLICE_X37Y1          LUT6 (Prop_lut6_I1_O)        0.124    19.113 f  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/second_order_float_2_U/sin_or_cos_float_cud_rom_U/q0[29]_i_5__0/O
                         net (fo=190, routed)         1.609    20.722    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/second_order_float_3_U/B_V_fu_559_p1[0]
    SLICE_X21Y2          LUT4 (Prop_lut4_I1_O)        0.118    20.840 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/second_order_float_3_U/r_V_12_fu_639_p2__0_i_9/O
                         net (fo=1, routed)           0.472    21.312    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/second_order_float_3_U/r_V_12_fu_639_p2__0_i_9_n_2
    SLICE_X22Y2          LUT6 (Prop_lut6_I0_O)        0.326    21.638 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/second_order_float_3_U/r_V_12_fu_639_p2__0_i_3/O
                         net (fo=1, routed)           0.873    22.511    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/p_0_out__0[20]
    DSP48_X1Y1           DSP48E1                                      r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/r_V_12_fu_639_p2__0/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       1.593    23.443    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/ap_clk
    DSP48_X1Y1           DSP48E1                                      r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/r_V_12_fu_639_p2__0/CLK
                         clock pessimism              0.397    23.839    
                         clock uncertainty           -0.302    23.537    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.450    23.087    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/r_V_12_fu_639_p2__0
  -------------------------------------------------------------------
                         required time                         23.087    
                         arrival time                         -22.511    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.122ns  (logic 11.706ns (61.217%)  route 7.416ns (38.783%))
  Logic Levels:           55  (CARRY4=48 LUT2=6 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.324ns = ( 23.324 - 20.000 ) 
    Source Clock Delay      (SCD):    3.767ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       1.635     3.767    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X22Y75         FDRE                                         r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         FDRE (Prop_fdre_C_Q)         0.456     4.223 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          1.275     5.497    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/out[23]
    SLICE_X31Y69         LUT2 (Prop_lut2_I0_O)        0.124     5.621 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     5.621    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[5][0]
    SLICE_X31Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.153 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.153    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.267 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.267    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.381 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.381    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.495 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.495    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.609 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.609    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.723 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     6.732    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.967 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.266     8.233    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X30Y66         LUT3 (Prop_lut3_I0_O)        0.299     8.532 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.532    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[4][1]
    SLICE_X30Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.065 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.065    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.182 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.182    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.299 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.299    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.416 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.416    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.533 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.533    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.650 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.650    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.882 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.914    10.796    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X29Y65         LUT2 (Prop_lut2_I0_O)        0.295    11.091 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    11.091    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[3][0]
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.623 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.623    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.737 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.737    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.851 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.851    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.965 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.965    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.079 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.079    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.193 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.193    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.428 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.856    13.283    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X27Y66         LUT2 (Prop_lut2_I0_O)        0.299    13.582 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    13.582    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[2][0]
    SLICE_X27Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.114 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.114    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.228 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.228    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.342 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.342    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.456 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.456    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.570 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.570    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.684 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.684    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    14.919 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.003    15.923    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X25Y67         LUT2 (Prop_lut2_I0_O)        0.299    16.222 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    16.222    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[1][0]
    SLICE_X25Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.754 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.754    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.868 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.868    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.982 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.982    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.096 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.096    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.210 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.210    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.324 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.324    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.559 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.038    18.596    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X23Y65         LUT2 (Prop_lut2_I0_O)        0.299    18.895 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    18.895    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/A[0]
    SLICE_X23Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.427 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.427    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.541 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.541    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.655 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.655    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.769 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.769    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.883 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.883    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.997 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.997    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.232 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.057    21.289    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/Q[23]
    SLICE_X26Y64         LUT2 (Prop_lut2_I0_O)        0.299    21.588 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    21.588    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X26Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.120 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.120    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.234 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.234    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.348 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.348    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.462 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.462    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.576 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.576    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.889 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, routed)           0.000    22.889    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[23].Q_XOR.SUM_XOR__0
    SLICE_X26Y69         FDRE                                         r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       1.475    23.324    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X26Y69         FDRE                                         r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism              0.396    23.721    
                         clock uncertainty           -0.302    23.419    
    SLICE_X26Y69         FDRE (Setup_fdre_C_D)        0.062    23.481    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         23.481    
                         arrival time                         -22.889    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/p_Val2_25_reg_1026_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/r_V_12_fu_639_p2__0/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.584ns  (logic 5.703ns (30.687%)  route 12.881ns (69.313%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT3=1 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns = ( 23.443 - 20.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       1.756     3.888    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/ap_clk
    SLICE_X37Y47         FDRE                                         r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/p_Val2_25_reg_1026_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     4.344 f  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/p_Val2_25_reg_1026_reg[0]/Q
                         net (fo=2, routed)           0.530     4.874    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054[28]_i_3__0_0[0]
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.998 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054[6]_i_5__0/O
                         net (fo=1, routed)           0.333     5.331    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054[6]_i_5__0_n_2
    SLICE_X34Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.926 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     5.926    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[6]_i_4__0_n_2
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.043 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[10]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     6.043    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[10]_i_4__0_n_2
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.160 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[14]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.160    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[14]_i_12__0_n_2
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.277 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[15]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.277    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[15]_i_12__0_n_2
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.394 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[15]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     6.394    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[15]_i_14__0_n_2
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.511 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[15]_i_16__0/CO[3]
                         net (fo=1, routed)           0.001     6.512    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[15]_i_16__0_n_2
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.629 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[15]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     6.629    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[15]_i_15__0_n_2
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.746 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[28]_i_59__0/CO[3]
                         net (fo=1, routed)           0.000     6.746    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[28]_i_59__0_n_2
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.863 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[28]_i_58__0/CO[3]
                         net (fo=1, routed)           0.000     6.863    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[28]_i_58__0_n_2
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.980 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[15]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     6.980    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[15]_i_17__0_n_2
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.097 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[28]_i_69__0/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[28]_i_69__0_n_2
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[28]_i_90__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[28]_i_90__0_n_2
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.529 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[28]_i_63__0/O[3]
                         net (fo=3, routed)           0.586     8.115    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_bits_V_1_fu_375_p2[52]
    SLICE_X38Y56         LUT4 (Prop_lut4_I0_O)        0.307     8.422 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054[28]_i_35__0/O
                         net (fo=5, routed)           1.137     9.559    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/p_Val2_8_fu_380_p3[52]
    SLICE_X38Y53         LUT6 (Prop_lut6_I1_O)        0.124     9.683 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054[28]_i_96__0/O
                         net (fo=3, routed)           0.582    10.265    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054[28]_i_96__0_n_2
    SLICE_X37Y53         LUT5 (Prop_lut5_I0_O)        0.124    10.389 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054[28]_i_57__0/O
                         net (fo=3, routed)           0.327    10.716    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054[28]_i_57__0_n_2
    SLICE_X36Y51         LUT6 (Prop_lut6_I0_O)        0.124    10.840 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054[28]_i_15__0/O
                         net (fo=1, routed)           0.670    11.510    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054[28]_i_15__0_n_2
    SLICE_X36Y51         LUT6 (Prop_lut6_I2_O)        0.124    11.634 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054[28]_i_3__0/O
                         net (fo=31, routed)          1.568    13.202    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/p_Val2_25_reg_1026_reg[53]
    SLICE_X38Y11         LUT3 (Prop_lut3_I2_O)        0.124    13.326 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Ex_V_reg_1059[3]_i_9__0/O
                         net (fo=1, routed)           0.000    13.326    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Ex_V_reg_1059[3]_i_9__0_n_2
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.839 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Ex_V_reg_1059_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.839    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Ex_V_reg_1059_reg[3]_i_1__0_n_2
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.170 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Ex_V_reg_1059_reg[7]_i_1__0/O[3]
                         net (fo=78, routed)          1.077    15.246    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/closepath_reg_1005_reg[0][3]
    SLICE_X40Y7          LUT5 (Prop_lut5_I0_O)        0.333    15.579 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/r_V_12_fu_639_p2_i_267__0/O
                         net (fo=25, routed)          1.284    16.864    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Ex_V_reg_1059_reg[3]_i_1__0_2
    SLICE_X40Y4          LUT4 (Prop_lut4_I1_O)        0.326    17.190 f  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/q0[29]_i_40__0/O
                         net (fo=3, routed)           0.825    18.015    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/q0[29]_i_40__0_n_2
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.124    18.139 f  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/q0[29]_i_16__0/O
                         net (fo=2, routed)           0.851    18.989    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/second_order_float_2_U/sin_or_cos_float_cud_rom_U/q0_reg[29]_3
    SLICE_X37Y1          LUT6 (Prop_lut6_I1_O)        0.124    19.113 f  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/second_order_float_2_U/sin_or_cos_float_cud_rom_U/q0[29]_i_5__0/O
                         net (fo=190, routed)         1.609    20.722    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/second_order_float_3_U/B_V_fu_559_p1[0]
    SLICE_X21Y2          LUT4 (Prop_lut4_I1_O)        0.124    20.846 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/second_order_float_3_U/r_V_12_fu_639_p2__0_i_8/O
                         net (fo=1, routed)           0.581    21.427    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/second_order_float_3_U/r_V_12_fu_639_p2__0_i_8_n_2
    SLICE_X24Y3          LUT6 (Prop_lut6_I0_O)        0.124    21.551 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/second_order_float_3_U/r_V_12_fu_639_p2__0_i_2/O
                         net (fo=1, routed)           0.921    22.472    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/p_0_out__0[21]
    DSP48_X1Y1           DSP48E1                                      r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/r_V_12_fu_639_p2__0/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       1.593    23.443    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/ap_clk
    DSP48_X1Y1           DSP48E1                                      r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/r_V_12_fu_639_p2__0/CLK
                         clock pessimism              0.397    23.839    
                         clock uncertainty           -0.302    23.537    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    23.087    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/r_V_12_fu_639_p2__0
  -------------------------------------------------------------------
                         required time                         23.087    
                         arrival time                         -22.472    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/p_Val2_25_reg_1026_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/r_V_12_fu_639_p2__0/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.534ns  (logic 5.703ns (30.770%)  route 12.831ns (69.230%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns = ( 23.443 - 20.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       1.756     3.888    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/ap_clk
    SLICE_X37Y47         FDRE                                         r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/p_Val2_25_reg_1026_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     4.344 f  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/p_Val2_25_reg_1026_reg[0]/Q
                         net (fo=2, routed)           0.530     4.874    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054[28]_i_3__0_0[0]
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.998 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054[6]_i_5__0/O
                         net (fo=1, routed)           0.333     5.331    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054[6]_i_5__0_n_2
    SLICE_X34Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.926 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     5.926    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[6]_i_4__0_n_2
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.043 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[10]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     6.043    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[10]_i_4__0_n_2
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.160 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[14]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.160    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[14]_i_12__0_n_2
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.277 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[15]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.277    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[15]_i_12__0_n_2
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.394 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[15]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     6.394    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[15]_i_14__0_n_2
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.511 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[15]_i_16__0/CO[3]
                         net (fo=1, routed)           0.001     6.512    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[15]_i_16__0_n_2
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.629 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[15]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     6.629    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[15]_i_15__0_n_2
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.746 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[28]_i_59__0/CO[3]
                         net (fo=1, routed)           0.000     6.746    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[28]_i_59__0_n_2
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.863 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[28]_i_58__0/CO[3]
                         net (fo=1, routed)           0.000     6.863    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[28]_i_58__0_n_2
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.980 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[15]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     6.980    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[15]_i_17__0_n_2
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.097 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[28]_i_69__0/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[28]_i_69__0_n_2
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[28]_i_90__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[28]_i_90__0_n_2
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.529 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054_reg[28]_i_63__0/O[3]
                         net (fo=3, routed)           0.586     8.115    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_bits_V_1_fu_375_p2[52]
    SLICE_X38Y56         LUT4 (Prop_lut4_I0_O)        0.307     8.422 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054[28]_i_35__0/O
                         net (fo=5, routed)           1.137     9.559    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/p_Val2_8_fu_380_p3[52]
    SLICE_X38Y53         LUT6 (Prop_lut6_I1_O)        0.124     9.683 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054[28]_i_96__0/O
                         net (fo=3, routed)           0.582    10.265    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054[28]_i_96__0_n_2
    SLICE_X37Y53         LUT5 (Prop_lut5_I0_O)        0.124    10.389 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054[28]_i_57__0/O
                         net (fo=3, routed)           0.327    10.716    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054[28]_i_57__0_n_2
    SLICE_X36Y51         LUT6 (Prop_lut6_I0_O)        0.124    10.840 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054[28]_i_15__0/O
                         net (fo=1, routed)           0.670    11.510    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054[28]_i_15__0_n_2
    SLICE_X36Y51         LUT6 (Prop_lut6_I2_O)        0.124    11.634 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Mx_V_reg_1054[28]_i_3__0/O
                         net (fo=31, routed)          1.568    13.202    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/p_Val2_25_reg_1026_reg[53]
    SLICE_X38Y11         LUT3 (Prop_lut3_I2_O)        0.124    13.326 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Ex_V_reg_1059[3]_i_9__0/O
                         net (fo=1, routed)           0.000    13.326    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Ex_V_reg_1059[3]_i_9__0_n_2
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.839 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Ex_V_reg_1059_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.839    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Ex_V_reg_1059_reg[3]_i_1__0_n_2
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.170 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Ex_V_reg_1059_reg[7]_i_1__0/O[3]
                         net (fo=78, routed)          1.077    15.246    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/closepath_reg_1005_reg[0][3]
    SLICE_X40Y7          LUT5 (Prop_lut5_I0_O)        0.333    15.579 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/r_V_12_fu_639_p2_i_267__0/O
                         net (fo=25, routed)          1.284    16.864    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/Ex_V_reg_1059_reg[3]_i_1__0_2
    SLICE_X40Y4          LUT4 (Prop_lut4_I1_O)        0.326    17.190 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/q0[29]_i_40__0/O
                         net (fo=3, routed)           0.825    18.015    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/q0[29]_i_40__0_n_2
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.124    18.139 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/FFT_mul_mul_15ns_fYi_U6/FFT_mul_mul_15ns_fYi_DSP48_0_U/q0[29]_i_16__0/O
                         net (fo=2, routed)           0.851    18.989    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/second_order_float_2_U/sin_or_cos_float_cud_rom_U/q0_reg[29]_3
    SLICE_X37Y1          LUT6 (Prop_lut6_I1_O)        0.124    19.113 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/second_order_float_2_U/sin_or_cos_float_cud_rom_U/q0[29]_i_5__0/O
                         net (fo=190, routed)         1.574    20.687    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/second_order_float_3_U/B_V_fu_559_p1[0]
    SLICE_X24Y0          LUT6 (Prop_lut6_I3_O)        0.124    20.811 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/second_order_float_3_U/r_V_12_fu_639_p2__0_i_10/O
                         net (fo=1, routed)           0.670    21.482    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/second_order_float_3_U/r_V_12_fu_639_p2__0_i_10_n_2
    SLICE_X24Y0          LUT6 (Prop_lut6_I0_O)        0.124    21.606 r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/second_order_float_3_U/r_V_12_fu_639_p2__0_i_4/O
                         net (fo=1, routed)           0.816    22.422    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/p_0_out__0[19]
    DSP48_X1Y1           DSP48E1                                      r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/r_V_12_fu_639_p2__0/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       1.593    23.443    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/ap_clk
    DSP48_X1Y1           DSP48E1                                      r  design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/r_V_12_fu_639_p2__0/CLK
                         clock pessimism              0.397    23.839    
                         clock uncertainty           -0.302    23.537    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450    23.087    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/r_V_12_fu_639_p2__0
  -------------------------------------------------------------------
                         required time                         23.087    
                         arrival time                         -22.422    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.048ns  (logic 11.632ns (61.066%)  route 7.416ns (38.934%))
  Logic Levels:           55  (CARRY4=48 LUT2=6 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.324ns = ( 23.324 - 20.000 ) 
    Source Clock Delay      (SCD):    3.767ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       1.635     3.767    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X22Y75         FDRE                                         r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         FDRE (Prop_fdre_C_Q)         0.456     4.223 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          1.275     5.497    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/out[23]
    SLICE_X31Y69         LUT2 (Prop_lut2_I0_O)        0.124     5.621 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     5.621    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[5][0]
    SLICE_X31Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.153 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.153    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.267 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.267    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.381 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.381    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.495 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.495    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.609 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.609    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.723 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     6.732    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.967 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.266     8.233    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X30Y66         LUT3 (Prop_lut3_I0_O)        0.299     8.532 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.532    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[4][1]
    SLICE_X30Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.065 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.065    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.182 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.182    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.299 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.299    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.416 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.416    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.533 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.533    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.650 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.650    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.882 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.914    10.796    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X29Y65         LUT2 (Prop_lut2_I0_O)        0.295    11.091 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    11.091    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[3][0]
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.623 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.623    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.737 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.737    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.851 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.851    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.965 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.965    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.079 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.079    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.193 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.193    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.428 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.856    13.283    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X27Y66         LUT2 (Prop_lut2_I0_O)        0.299    13.582 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    13.582    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[2][0]
    SLICE_X27Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.114 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.114    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.228 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.228    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.342 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.342    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.456 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.456    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.570 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.570    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.684 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.684    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    14.919 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.003    15.923    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X25Y67         LUT2 (Prop_lut2_I0_O)        0.299    16.222 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    16.222    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[1][0]
    SLICE_X25Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.754 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.754    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.868 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.868    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.982 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.982    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.096 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.096    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.210 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.210    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.324 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.324    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.559 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.038    18.596    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X23Y65         LUT2 (Prop_lut2_I0_O)        0.299    18.895 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    18.895    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/A[0]
    SLICE_X23Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.427 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.427    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.541 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.541    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.655 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.655    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.769 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.769    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.883 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.883    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.997 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.997    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.232 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.057    21.289    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/Q[23]
    SLICE_X26Y64         LUT2 (Prop_lut2_I0_O)        0.299    21.588 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    21.588    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X26Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.120 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.120    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.234 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.234    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.348 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.348    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.462 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.462    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.576 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.576    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.815 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.000    22.815    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_2_out
    SLICE_X26Y69         FDRE                                         r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       1.475    23.324    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X26Y69         FDRE                                         r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism              0.396    23.721    
                         clock uncertainty           -0.302    23.419    
    SLICE_X26Y69         FDRE (Setup_fdre_C_D)        0.062    23.481    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                         23.481    
                         arrival time                         -22.815    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.032ns  (logic 11.616ns (61.033%)  route 7.416ns (38.967%))
  Logic Levels:           55  (CARRY4=48 LUT2=6 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.324ns = ( 23.324 - 20.000 ) 
    Source Clock Delay      (SCD):    3.767ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       1.635     3.767    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X22Y75         FDRE                                         r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         FDRE (Prop_fdre_C_Q)         0.456     4.223 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          1.275     5.497    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/out[23]
    SLICE_X31Y69         LUT2 (Prop_lut2_I0_O)        0.124     5.621 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     5.621    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[5][0]
    SLICE_X31Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.153 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.153    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.267 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.267    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.381 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.381    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.495 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.495    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.609 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.609    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.723 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     6.732    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.967 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.266     8.233    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X30Y66         LUT3 (Prop_lut3_I0_O)        0.299     8.532 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.532    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[4][1]
    SLICE_X30Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.065 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.065    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.182 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.182    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.299 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.299    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.416 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.416    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.533 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.533    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.650 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.650    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.882 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.914    10.796    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X29Y65         LUT2 (Prop_lut2_I0_O)        0.295    11.091 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    11.091    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[3][0]
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.623 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.623    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.737 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.737    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.851 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.851    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.965 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.965    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.079 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.079    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.193 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.193    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.428 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.856    13.283    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X27Y66         LUT2 (Prop_lut2_I0_O)        0.299    13.582 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    13.582    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[2][0]
    SLICE_X27Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.114 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.114    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.228 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.228    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.342 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.342    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.456 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.456    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.570 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.570    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.684 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.684    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    14.919 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.003    15.923    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X25Y67         LUT2 (Prop_lut2_I0_O)        0.299    16.222 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    16.222    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[1][0]
    SLICE_X25Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.754 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.754    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.868 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.868    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.982 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.982    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.096 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.096    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.210 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.210    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.324 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.324    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.559 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.038    18.596    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X23Y65         LUT2 (Prop_lut2_I0_O)        0.299    18.895 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    18.895    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/A[0]
    SLICE_X23Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.427 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.427    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.541 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.541    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.655 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.655    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.769 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.769    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.883 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.883    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.997 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.997    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.232 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.057    21.289    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/Q[23]
    SLICE_X26Y64         LUT2 (Prop_lut2_I0_O)        0.299    21.588 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    21.588    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X26Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.120 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.120    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.234 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.234    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.348 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.348    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.462 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.462    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.576 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.576    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    22.799 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000    22.799    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_4_out
    SLICE_X26Y69         FDRE                                         r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       1.475    23.324    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X26Y69         FDRE                                         r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.396    23.721    
                         clock uncertainty           -0.302    23.419    
    SLICE_X26Y69         FDRE (Setup_fdre_C_D)        0.062    23.481    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                         23.481    
                         arrival time                         -22.799    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.029ns  (logic 11.613ns (61.027%)  route 7.416ns (38.973%))
  Logic Levels:           54  (CARRY4=47 LUT2=6 LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.325ns = ( 23.325 - 20.000 ) 
    Source Clock Delay      (SCD):    3.767ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       1.635     3.767    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X22Y75         FDRE                                         r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         FDRE (Prop_fdre_C_Q)         0.456     4.223 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          1.275     5.497    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/out[23]
    SLICE_X31Y69         LUT2 (Prop_lut2_I0_O)        0.124     5.621 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     5.621    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[5][0]
    SLICE_X31Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.153 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.153    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.267 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.267    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.381 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.381    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.495 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.495    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.609 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.609    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.723 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     6.732    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.967 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.266     8.233    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X30Y66         LUT3 (Prop_lut3_I0_O)        0.299     8.532 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.532    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[4][1]
    SLICE_X30Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.065 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.065    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.182 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.182    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.299 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.299    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.416 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.416    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.533 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.533    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.650 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.650    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.882 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.914    10.796    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X29Y65         LUT2 (Prop_lut2_I0_O)        0.295    11.091 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    11.091    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[3][0]
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.623 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.623    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.737 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.737    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.851 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.851    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.965 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.965    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.079 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.079    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.193 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.193    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.428 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.856    13.283    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X27Y66         LUT2 (Prop_lut2_I0_O)        0.299    13.582 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    13.582    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[2][0]
    SLICE_X27Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.114 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.114    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.228 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.228    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.342 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.342    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.456 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.456    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.570 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.570    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.684 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.684    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    14.919 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.003    15.923    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X25Y67         LUT2 (Prop_lut2_I0_O)        0.299    16.222 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    16.222    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[1][0]
    SLICE_X25Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.754 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.754    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.868 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.868    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.982 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.982    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.096 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.096    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.210 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.210    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.324 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.324    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.559 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.038    18.596    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X23Y65         LUT2 (Prop_lut2_I0_O)        0.299    18.895 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    18.895    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/A[0]
    SLICE_X23Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.427 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.427    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.541 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.541    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.655 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.655    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.769 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.769    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.883 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.883    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.997 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.997    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.232 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.057    21.289    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/Q[23]
    SLICE_X26Y64         LUT2 (Prop_lut2_I0_O)        0.299    21.588 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    21.588    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X26Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.120 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.120    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.234 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.234    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.348 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.348    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.462 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.462    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.796 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000    22.796    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_7_out
    SLICE_X26Y68         FDRE                                         r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       1.476    23.325    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X26Y68         FDRE                                         r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.396    23.722    
                         clock uncertainty           -0.302    23.420    
    SLICE_X26Y68         FDRE (Setup_fdre_C_D)        0.062    23.482    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         23.482    
                         arrival time                         -22.796    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/din1_buf1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.000ns  (logic 11.370ns (59.842%)  route 7.630ns (40.158%))
  Logic Levels:           53  (CARRY4=46 LUT1=1 LUT2=4 LUT3=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.325ns = ( 23.325 - 20.000 ) 
    Source Clock Delay      (SCD):    3.785ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       1.653     3.785    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/ap_clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/din1_buf1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.518     4.303 f  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/din1_buf1_reg[12]/Q
                         net (fo=18, routed)          1.578     5.881    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[12]
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.005 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     6.005    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/a_xor_b_sub[12]
    SLICE_X40Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.537 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.537    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.651 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.651    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.765 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.765    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.987 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=30, routed)          0.987     7.975    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X37Y79         LUT2 (Prop_lut2_I0_O)        0.299     8.274 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.274    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[24][0]
    SLICE_X37Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.806 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.806    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.920 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.920    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.034 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.034    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.148 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.148    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.262 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.262    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.376 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.376    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.598 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.930    10.527    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X38Y78         LUT2 (Prop_lut2_I1_O)        0.299    10.826 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000    10.826    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[23][0]
    SLICE_X38Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.339 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.339    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.456 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.456    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.573 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.573    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.690 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.690    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.807 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.807    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.924 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.924    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.143 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.901    13.044    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X36Y78         LUT2 (Prop_lut2_I1_O)        0.295    13.339 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.000    13.339    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[22][0]
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.871 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.871    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.985 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.985    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.099 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.099    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.213 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.213    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.327 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.327    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.441 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.441    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.663 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.202    15.865    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X32Y76         LUT3 (Prop_lut3_I1_O)        0.299    16.164 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    16.164    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[21][1]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.697 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.697    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.814 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.814    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.931 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.931    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.048 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.048    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.165 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.165    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.282    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.501 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.073    18.574    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q[23]
    SLICE_X28Y76         LUT3 (Prop_lut3_I1_O)        0.295    18.869 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000    18.869    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/A[1]
    SLICE_X28Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.402 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.402    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.519 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.519    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.636 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.636    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.753 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.753    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.870 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.870    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.987 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.987    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.206 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.959    21.165    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q[23]
    SLICE_X26Y75         LUT2 (Prop_lut2_I1_O)        0.295    21.460 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000    21.460    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X26Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.992 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.992    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.106 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.106    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.220 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.220    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.334 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.334    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.448 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.448    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.562 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.562    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X26Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    22.785 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=1, routed)           0.000    22.785    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_0_out
    SLICE_X26Y81         FDRE                                         r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       1.476    23.325    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X26Y81         FDRE                                         r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism              0.396    23.722    
                         clock uncertainty           -0.302    23.420    
    SLICE_X26Y81         FDRE (Setup_fdre_C_D)        0.062    23.482    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                         23.482    
                         arrival time                         -22.785    
  -------------------------------------------------------------------
                         slack                                  0.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.287ns (72.007%)  route 0.112ns (27.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       0.560     1.479    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X17Y50         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[13]/Q
                         net (fo=3, routed)           0.112     1.732    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg_n_0_[13]
    SLICE_X18Y49         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.878 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_im2[14]
    SLICE_X18Y49         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       0.834     1.872    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X18Y49         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[14]/C
                         clock pessimism             -0.118     1.754    
    SLICE_X18Y49         FDRE (Hold_fdre_C_D)         0.105     1.859    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.785%)  route 0.158ns (55.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       0.588     1.507    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X2Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.128     1.635 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[55]/Q
                         net (fo=1, routed)           0.158     1.793    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[25]
    SLICE_X5Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       0.851     1.889    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X5Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
                         clock pessimism             -0.118     1.771    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)        -0.006     1.765    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1091]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1091]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.226ns (58.752%)  route 0.159ns (41.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       0.554     1.473    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X21Y30         FDSE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1091]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30         FDSE (Prop_fdse_C_Q)         0.128     1.601 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1091]/Q
                         net (fo=1, routed)           0.159     1.760    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg_n_0_[1091]
    SLICE_X22Y29         LUT5 (Prop_lut5_I0_O)        0.098     1.858 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i[1091]_i_1/O
                         net (fo=1, routed)           0.000     1.858    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i[1091]_i_1_n_0
    SLICE_X22Y29         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1091]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       0.819     1.857    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X22Y29         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1091]/C
                         clock pessimism             -0.123     1.734    
    SLICE_X22Y29         FDRE (Hold_fdre_C_D)         0.092     1.826    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1091]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       0.561     1.480    design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X13Y31         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/Q
                         net (fo=1, routed)           0.056     1.677    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIA0
    SLICE_X12Y31         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       0.827     1.865    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X12Y31         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.371     1.493    
    SLICE_X12Y31         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.640    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       0.564     1.483    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X9Y34          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.624 r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/Q
                         net (fo=1, routed)           0.056     1.680    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/DIA0
    SLICE_X8Y34          RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       0.830     1.868    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X8Y34          RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
                         clock pessimism             -0.371     1.496    
    SLICE_X8Y34          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.643    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.871%)  route 0.231ns (62.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       0.562     1.481    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X22Y5          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y5          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[28]/Q
                         net (fo=2, routed)           0.231     1.854    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[63]_0[28]
    SLICE_X21Y7          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       0.831     1.869    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X21Y7          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[28]/C
                         clock pessimism             -0.123     1.746    
    SLICE_X21Y7          FDRE (Hold_fdre_C_D)         0.070     1.816    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.226ns (57.302%)  route 0.168ns (42.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       0.563     1.482    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X22Y47         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.128     1.610 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]/Q
                         net (fo=2, routed)           0.168     1.779    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/Q[5]
    SLICE_X21Y47         LUT6 (Prop_lut6_I5_O)        0.098     1.877 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg_i_1/O
                         net (fo=1, routed)           0.000     1.877    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_is_zero__0
    SLICE_X21Y47         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       0.833     1.871    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X21Y47         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg_reg/C
                         clock pessimism             -0.123     1.748    
    SLICE_X21Y47         FDRE (Hold_fdre_C_D)         0.091     1.839    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FFT_0/inst/x_assign_reg_958_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.577%)  route 0.206ns (59.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       0.546     1.465    design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X23Y72         FDRE                                         r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y72         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  design_1_i/FFT_0/inst/FFT_fdiv_32ns_32nlbW_U27/FFT_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[0]/Q
                         net (fo=1, routed)           0.206     1.813    design_1_i/FFT_0/inst/r_tdata[23]
    SLICE_X21Y73         FDRE                                         r  design_1_i/FFT_0/inst/x_assign_reg_958_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       0.812     1.850    design_1_i/FFT_0/inst/ap_clk
    SLICE_X21Y73         FDRE                                         r  design_1_i/FFT_0/inst/x_assign_reg_958_reg[23]/C
                         clock pessimism             -0.123     1.727    
    SLICE_X21Y73         FDRE (Hold_fdre_C_D)         0.046     1.773    design_1_i/FFT_0/inst/x_assign_reg_958_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.308ns (73.408%)  route 0.112ns (26.592%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       0.560     1.479    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X17Y50         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[13]/Q
                         net (fo=3, routed)           0.112     1.732    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg_n_0_[13]
    SLICE_X18Y49         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.167     1.899 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.899    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_im2[15]
    SLICE_X18Y49         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       0.834     1.872    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X18Y49         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[15]/C
                         clock pessimism             -0.118     1.754    
    SLICE_X18Y49         FDRE (Hold_fdre_C_D)         0.105     1.859    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.220%)  route 0.248ns (63.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       0.556     1.475    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X21Y53         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[20]/Q
                         net (fo=2, routed)           0.248     1.865    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/Q[20]
    SLICE_X25Y47         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10621, routed)       0.831     1.869    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X25Y47         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[55]/C
                         clock pessimism             -0.118     1.751    
    SLICE_X25Y47         FDRE (Hold_fdre_C_D)         0.070     1.821    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X0Y5    design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_446/p_0_out__0__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X0Y29   design_1_i/FFT_0/inst/grp_sin_or_cos_float_s_fu_431/p_0_out__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y2   design_1_i/FFT_0/inst/tmp_imag_U/FFT_tmparr_real_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6   design_1_i/FFT_0/inst/tmp_real_U/FFT_tmparr_real_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y3   design_1_i/FFT_0/inst/tmparr_imag_U/FFT_tmparr_real_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y7   design_1_i/FFT_0/inst/tmparr_real_U/FFT_tmparr_real_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y8   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y8   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y20   design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y20   design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y20   design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y20   design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y20   design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y20   design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y20   design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y20   design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y19  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y19  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y41  design_1_i/FFT_0/inst/bin_U/FFT_bin_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y41  design_1_i/FFT_0/inst/bin_U/FFT_bin_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y15  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y15  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y15  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y15  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y15  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y15  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y15  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y15  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK



