xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT_32/TopLevel.syr" 
