m255
K3
13
cModel Technology
Z0 dC:\Xilinx\13.4\ISE_DS\ISE\bin\nt64
vAFIFO36_INTERNAL
IU;Ez9jBP?TL4g=o]ljF[n1
VaIPVFaRXA2;;?455TERdo2
Z1 dC:\Xilinx\13.4\ISE_DS\ISE\bin\nt64
Z2 w1325908414
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AFIFO36_INTERNAL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AFIFO36_INTERNAL.v
L0 36
Z3 OE;L;10.1b;51
r1
31
Z4 !s108 1359753592.724000
Z5 !s107 C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ZHOLD_DELAY.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XORCY_L.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XORCY_D.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XORCY.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XOR5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XOR4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XOR3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XOR2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XNOR5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XNOR4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XNOR3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XNOR2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XADC.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\VCC.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESSE2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\TIMESPEC.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\TIMEGRP.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\TEMAC_SINGLE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\TEMAC.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\TBLOCK.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SYSMON.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SUSPEND_SYNC.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3E.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3A.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_FPGACORE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUPE2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRLC32E.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRLC16_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRLC16E_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRLC16E.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRLC16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRL16_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRL16E_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRL16E.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRL16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SPI_ACCESS.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6_SERIAL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5_SERIAL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6_SERIAL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A_SERIAL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIGE2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ROM64X1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ROM32X1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ROM256X1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ROM16X1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ROM128X1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB8BWER.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16_S16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB36_EXP.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP_EXP.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB36E1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB36.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB32_S64_ECC.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB18SDP.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB18E1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S9.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S36.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S9.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S36.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36_S36.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S9.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S36.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S9.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S36.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S36.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S9.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S36.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S9.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWER.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64X2S.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1S_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1S.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1D_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1D.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64M.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X8S.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X4S.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X2S.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1S_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1S.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1D_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1D.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32M.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM256X1S.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X8S.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X4S.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X2S.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1S_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1S.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1D_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1D.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM128X1S_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM128X1S.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM128X1D.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PULLUP.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PULLDOWN.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PPC440.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PPC405_ADV.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\POST_CRC_INTERNAL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PMCD.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PLL_BASE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PLL_ADV.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PLLE2_BASE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PLLE2_ADV.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHY_CONTROL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHASER_REF.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT_PHY.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHASER_IN_PHY.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHASER_IN.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_INTERNAL_1_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_EP.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_A1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_3_0.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_2_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_2_0.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OUT_FIFO.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OSERDESE2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OSERDESE1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OSERDES2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OSERDES.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ORCY.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5B5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5B4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5B3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5B2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5B1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR4B4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR4B3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR4B2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR4B1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR3B3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR3B2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR3B1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR2L.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR2B2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR2B1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OFDDRTRSE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OFDDRTCPE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OFDDRRSE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OFDDRCPE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ODELAYE2_FINEDELAY.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ODELAYE2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ODDR2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ODDR.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_24.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX66_3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI66_3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_24.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_24.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVPECL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDS.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_33.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_15.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_33.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_15.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_24.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_24.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_24.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_24.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_24.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_CTT.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_AGP.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_24.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX66_3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI66_3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_24.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_24.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVPECL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDS.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_33.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_15.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_33.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_15.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_24.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_24.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_24.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_24.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_24.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_CTT.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_AGP.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_ULVDS_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_33.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_33.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_33.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LDT_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_BLVDS_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_ULVDS_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_33.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_33.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_33.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LDT_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_BLVDS_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5B5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5B4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5B3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5B2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5B1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR4B4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR4B3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR4B2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR4B1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR3B3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR3B2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR3B1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR2B2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR2B1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5B5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5B4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5B3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5B2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5B1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND4B4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND4B3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND4B2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND4B1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND3B3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND3B2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND3B1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND2B2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND2B1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF8_L.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF8_D.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF7_L.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF7_D.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF7.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF6_L.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF6_D.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF5_L.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF5_D.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXCY_L.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXCY_D.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXCY.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MULT_AND.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MULT18X18SIO.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MULT18X18S.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MULT18X18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MMCM_BASE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MMCM_ADV.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MMCME2_BASE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MMCME2_ADV.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MCB.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT6_L.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT6_D.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT6_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT5_L.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT5_D.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT4_L.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT4_D.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT3_L.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT3_D.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT2_L.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT2_D.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT1_L.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT1_D.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LD_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDP_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDPE_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDPE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDP.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDE_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDC_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCP_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCPE_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCPE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCP.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCE_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDC.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LD.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\KEY_CLEAR.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\KEEPER.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN3A.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIME2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAGPPC440.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAGPPC.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ISERDES_NODELAY.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ISERDESE2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ISERDESE1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ISERDES2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ISERDES.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IODRP2_MCB.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IODRP2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IODELAYE1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IODELAY2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IODELAY.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_24.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_I.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_I.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_I.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX66_3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI66_3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_24.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_24.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVPECL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDS.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_33.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_15.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_33.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_15.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_24.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_24.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_24.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_24.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_INTERMDISABLE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_24.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_DCIEN.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_CTT.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_AGP.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_INTERMDISABLE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_INTERMDISABLE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_DCIEN.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DCIEN.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_BLVDS_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IN_FIFO.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\INV.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IFDDRRSE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IFDDRCPE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDELAYE2_FINEDELAY.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDELAYE2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDELAYCTRL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDELAY.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDDR_2CLK.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDDR2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDDR.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN3A.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAPE2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX66_3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI66_3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVTTL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVPECL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDS.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_33.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_15.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_33.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_15.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS33.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS15.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_INTERMDISABLE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_IBUFDISABLE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_DLY_ADJ.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_CTT.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_AGP.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX66_3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI66_3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVTTL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVPECL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDS.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_33.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_15.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_33.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_15.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS33.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS15.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS12.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_CTT.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_AGP.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_ULVDS_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_33.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LDT_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_DIFF_OUT.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_BLVDS_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_ULVDS_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_33.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25_DCI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LDT_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_INTERMDISABLE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_IBUFDISABLE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTXE1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTHE1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTE2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DLY_ADJ.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_INTERMDISABLE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_IBUFDISABLE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_BLVDS_25.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTX_DUAL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTXE2_COMMON.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTXE2_CHANNEL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTXE1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTP_DUAL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTPE2_COMMON.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTPE2_CHANNEL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTPA1_DUAL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTHE2_COMMON.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTHE2_CHANNEL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTHE1_QUAD.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GT11_DUAL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GT11_CUSTOM.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GT11CLK_MGT.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GT11CLK.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GT11.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GND.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECCE2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FMAP.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO36_EXP.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO36_72_EXP.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO36_72.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO36E1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO36.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO18_36.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO18E1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FD_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDS_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDSE_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDSE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDS.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDR_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRS_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRSE_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRSE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRS.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRE_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDR.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDP_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDPE_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDPE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDP.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDE_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDDRRSE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDDRCPE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDC_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCP_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCPE_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCPE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCP.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCE_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDC.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FD.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\EMAC.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\EFUSE_USR.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DSP48E1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DSP48E.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DSP48A1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DSP48A.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DSP48.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DNA_PORT.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM_SP.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM_PS.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM_CLKGEN.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM_BASE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM_ADV.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCIRESET.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CRC64.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CRC32.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CONFIG.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CLKDLLHF.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CLKDLLE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CLKDLL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CFGLUT5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CARRY4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3A.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_FPGACORE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTUREE2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFT.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFR.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFPLL_MCB.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFPLL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFMRCE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFMR.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFIODQS.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFIO2_2CLK.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFIO2FB.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFIO2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFIO.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFHCE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFH.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFG_LB.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGP.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_VIRTEX4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_CTRL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGDLL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGCTRL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGCE_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGCE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFG.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFCF.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUF.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3A.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_FPGACORE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCANE2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AUTOBUF.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ARAMB36_INTERNAL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5B5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5B4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5B3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5B2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5B1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND4B4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND4B3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND4B2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND4B1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND3B3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND3B2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND3B1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND2B2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND2B1L.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND2B1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AFIFO36_INTERNAL.v|
Z6 !s90 -source|-novopt|-work|unisims_ver|-f|C:\Xilinx\13.4\ISE_DS\ISE\verilog\mti_se\10.1b\nt64/unisims_ver/.cxl.verilog.unisim.unisims_ver.nt64.cmf|
Z7 o-source -work unisims_ver -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
n@a@f@i@f@o36_@i@n@t@e@r@n@a@l
!i10b 1
!s100 fijIo8U0VfeBnRQ0H0d713
!s85 0
vAND2
I^ET@>d9Ez?7]8@LcVMSnY2
VdNIBm@86;ogUD]Y34EeT80
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d2
!i10b 1
!s100 W^KzLg^9bng:kNWNE<7oT2
!s85 0
vAND2B1
Id6]f?ZI[]4IP7OmIPb=h60
VHLnaHM?]fi<VW8emL<8`=0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND2B1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND2B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d2@b1
!i10b 1
!s100 gZa9gO4jeeEI_?BOPM=Me0
!s85 0
vAND2B1L
I>8Q_gUS7<nORfC`id<XE<3
VP[:eVN^1NjQ_cBGkYYl6:1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND2B1L.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND2B1L.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d2@b1@l
!i10b 1
!s100 WeMl>NUXkG92mEzL3[b2X2
!s85 0
vAND2B2
I;^UfI>E0m85XL`F<<^9@=3
V5LPa_W8bE=fCG>7J3Eh260
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND2B2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND2B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d2@b2
!i10b 1
!s100 _WM2P:MmlEB>>j^fS_RkP1
!s85 0
vAND3
I>`HXY=aVm1^eAPXX4RX^X2
Ve`_=oU:Z;:^C0o6GXb82O2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d3
!i10b 1
!s100 =3KjOkZk][Nl8Pf?IYDUR2
!s85 0
vAND3B1
I?OP<9mO[?=ZGT]dEmSBnA0
V_nYblFz8fdlT]Y;IV6m1^1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND3B1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND3B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d3@b1
!i10b 1
!s100 hVNCobzUT@]8T8PFC^lR13
!s85 0
vAND3B2
IKhfIFm]C?6W5dz_mD:<F?3
V3S?V[>Nd?]a[Fdjfl<17[2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND3B2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND3B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d3@b2
!i10b 1
!s100 D;g:2LO7bN>LQoVT_10IP2
!s85 0
vAND3B3
IKKiHDbY6m3cMe]fm[4Nfj2
VCQ@J53Kc_PKJ@a7OBo9Ek1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND3B3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND3B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d3@b3
!i10b 1
!s100 S64eF>kh^3iAPi2o8T8h72
!s85 0
vAND4
I:4oe]a`e2cMTN8CEBYE`=1
VI`>kK<VbZ@C=D<MZCLXV;0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d4
!i10b 1
!s100 W41]NZk_OL`DJZZZK<b4h1
!s85 0
vAND4B1
I<z[cM`ZMHCQoAO2c:5D:Q3
V;cO[EXK4_6L;?N`WX56aE3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND4B1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND4B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d4@b1
!i10b 1
!s100 hb]OA8;=TF;>LhSe5gzS50
!s85 0
vAND4B2
I<Zd]I`MTHUMf[hl@zFPf=1
V?O]nQFBCPV3ei]dmMVZ>L2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND4B2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND4B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d4@b2
!i10b 1
!s100 9bzb01gha5^nooUOfDX522
!s85 0
vAND4B3
IVGgACIG=GoeO=WCmdT`6G2
V]mU099CkEncF1;RaXQUCR3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND4B3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND4B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d4@b3
!i10b 1
!s100 VFc3fTNX?Uj_ALAmaOIUH0
!s85 0
vAND4B4
Iz>Db`08k3RFXHZHK3caG^3
V`=S0Zm5zS>G8YC9VN8l4S2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND4B4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND4B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d4@b4
!i10b 1
!s100 2^FG9eMW4OkYdSbYdfV`@1
!s85 0
vAND5
I9b6LQYE>SDl?<0Y@n<@Im0
V]Y[c5B1Q07n>ObTJ]Ijj82
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d5
!i10b 1
!s100 3E=nWP4Vbnd0X?JbSjEB63
!s85 0
vAND5B1
IkSVS93>:ez57McfPjlX9P3
V8G<@`h>dDX@QH:05oXzKE1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5B1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b1
!i10b 1
!s100 g35^T:kko[RJ7W>lK7z:B1
!s85 0
vAND5B2
InY1MJ`55zGa2WCHaKT`^]1
V^QgHMg6>hS;E?akI4mWBV0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5B2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b2
!i10b 1
!s100 ]aTP@b==7gef_Cbbg5^;b3
!s85 0
vAND5B3
I_Vb:6U6?3iQ<>_Fic@2N52
VkiXE@gDBFDmJ3@7AF91AW2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5B3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b3
!i10b 1
!s100 Y;17N=ML6gQbdKke;1ILM3
!s85 0
vAND5B4
ID@eII7mCb[fOlD77>89nS3
V7WG36YT0hhJA3`R@zOAe_2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5B4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b4
!i10b 1
!s100 4d?Xe5h;keh?MiHIVO56N3
!s85 0
vAND5B5
IZL1l::]:=:OR?>RPR7<cE1
V022ofD^mWk?[_X_1RU7[_0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5B5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5B5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b5
!i10b 1
!s100 C`mlojzjG[e;Vl07QTQcG1
!s85 0
vARAMB36_INTERNAL
Im:[F?e31hob>VQ3da_[K11
VN7ZV5J5K@66]??G6R8RDI2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ARAMB36_INTERNAL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ARAMB36_INTERNAL.v
L0 56
R3
r1
31
R4
R5
R6
R7
n@a@r@a@m@b36_@i@n@t@e@r@n@a@l
!i10b 1
!s100 FLZJQ8n8Khc;b;Ooh;<7Z3
!s85 0
vAUTOBUF
IVNQ6<h@[nmjV3jaW]z=H62
V;Oll@fHQgVS=3h`9ALiI@2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AUTOBUF.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AUTOBUF.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@u@t@o@b@u@f
!i10b 1
!s100 bQZT4iEVhNGiioC=Hg5Q=3
!s85 0
vBSCAN_FPGACORE
I9D7BO^j<<Fa2b<W2akSh:2
VfeUzUQMTkbWo2?]fn]Z2g1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_FPGACORE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_FPGACORE.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@f@p@g@a@c@o@r@e
!i10b 1
!s100 4=L>?aD]B7>V>mY8fQ80=3
!s85 0
vBSCAN_SPARTAN3
I3CeOV1TE@W>z3JeWCbkjl2
VA4DOSU;F14DZe1dgNz;c<0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@s@p@a@r@t@a@n3
!i10b 1
!s100 =H>3>^^C;K7nT7=M@UJ^J2
!s85 0
vBSCAN_SPARTAN3A
I0Q8mCSn5iBj>Z_4eS0E112
V:gV2]HkB0ji>0;LXIORbM1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3A.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3A.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 4]f:aG89CM;k4n@UGX<W?0
!s85 0
vBSCAN_SPARTAN6
IHoa:;YXdTEEDdGmEcYJKa0
VD0g^=5[KzNNP]Ro@K^b_h1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN6.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@s@p@a@r@t@a@n6
!i10b 1
!s100 FcQacBFRbf5KF<Je4OX4?3
!s85 0
vBSCAN_VIRTEX4
IaR=@0Sjm^c[HAV?;D9Ed31
V=7MZd:k:H^9ninQ0cGMeG0
R1
Z8 w1325908416
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX4.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@v@i@r@t@e@x4
!i10b 1
!s100 K@mzSdEiBMUJE>5iX1ChX0
!s85 0
vBSCAN_VIRTEX5
I:3oCfjUVUkOgL=:C]HG`S2
Vlcj84o`DN[n8noo0]m7k_2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@v@i@r@t@e@x5
!i10b 1
!s100 @n@Yd@5fVBRe`0@4UWjPa2
!s85 0
vBSCAN_VIRTEX6
ILEdkQ20BVdZn<j4h?GVkQ1
VRhO9[e4kNCE6FKTYlJ8?^2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX6.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@v@i@r@t@e@x6
!i10b 1
!s100 db`nE^CGUEX1Hk6?6YleX0
!s85 0
vBSCANE2
IN[hzZ^aX9g8E9oEoVYFi52
Ve6S5MNiQAWG4FdgRhNe_L0
R1
Z9 w1325908413
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCANE2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCANE2.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n@e2
!i10b 1
!s100 WA`1GGZW8g`7SgCoUPGQ91
!s85 0
vbscntrl_iserdese1_vlog
I44=LMiRCLfOW5=8gJc4En1
VTS_GZ^jZ2?gB^g;6a6cAJ3
R1
R2
Z10 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ISERDESE1.v
Z11 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ISERDESE1.v
L0 1154
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 <dj7k[10N<Y8NzH_oh_f_0
!s85 0
vBUF
IZP>3HeAz:D:>aUNX6Y>LB0
VlK=S_Nj[56;<]]:m@<Lbl2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUF.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUF.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f
!i10b 1
!s100 7<hA@[[_mMG:zBMR;Ai0V1
!s85 0
vBUFCF
I:YLOMN_<of1NhHe<F0ZQW2
VS_PQYgH1bO@b<DWF1D:P92
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFCF.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFCF.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@c@f
!i10b 1
!s100 BP6`SVnD;`UHoXjNje^z[1
!s85 0
vBUFE
IlMZfIL?8SMj9DC;o2oK?:3
V[=T78^5McGl18z6_KZT_<1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFE.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@e
!i10b 1
!s100 Te@00[J7PWQGAR`X_XXbK0
!s85 0
vBUFG
I5><ongmYHR1PN>g>j<J=k1
VYX]=iOU`23=cI?2lfR6YY2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFG.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFG.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g
!i10b 1
!s100 H2__1k=[NWf66ZcI]g4HQ0
!s85 0
vBUFG_LB
I;Z`L^gONXk9dmR1:1a1J31
VQNDLA=NhBTK@QHjhd3`:>3
R1
R9
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFG_LB.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFG_LB.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g_@l@b
!i10b 1
!s100 lmzQLkY]Q:A:6Soki3ogI3
!s85 0
vBUFGCE
I0UeQl=k<XT8bcMRBGXVNS0
VV>4^N:AZVnAfELRmSHgAe0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGCE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGCE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@c@e
!i10b 1
!s100 lDiWjXHkF0iAMPbcgWVSH2
!s85 0
vBUFGCE_1
IAW:OY>[_1UFol=?X]?n2l1
VIB>FeYEZ?^U4WXbNE;Lh]0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGCE_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGCE_1.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@c@e_1
!i10b 1
!s100 jE84VVfMZ2]Ba<maQ8DIG3
!s85 0
vBUFGCTRL
IoNNGIh3^IdLEml_82B2oL0
V7fR>JnOFn8hOlR^3D;Me:3
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGCTRL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGCTRL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@c@t@r@l
!i10b 1
!s100 f5KLLMR=F9hANO=dTnVU_1
!s85 0
vBUFGDLL
I94QcBkV<2JC`Ez0KheI331
VfDHNCf`?A2M>Nk>YU]9bG2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGDLL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGDLL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@d@l@l
!i10b 1
!s100 [MQ_`6MG@<2gaDA]CeAnS1
!s85 0
vBUFGMUX
Ijf^Onh9hX^jg6B[m70jBn3
VPoHOZ1O;96VIjYgJPzFoJ3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@m@u@x
!i10b 1
!s100 Ja@X2_3Le2QgSF@3BejHW2
!s85 0
vBUFGMUX_1
IK@je1[CMC9>]4OG_JQZC^0
Vg:e34En@I^L@lz5<e0On41
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@m@u@x_1
!i10b 1
!s100 CN?E[e0FSIX;f0_k^>IS?2
!s85 0
vBUFGMUX_CTRL
IS6`iRSlf:HVOdTGH:Whz@2
VFn]A?Nf>Pl=E_XQYOi3P<2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_CTRL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_CTRL.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@m@u@x_@c@t@r@l
!i10b 1
!s100 4[>fTf]HHmE9ALdKTdCo;2
!s85 0
vBUFGMUX_VIRTEX4
IfmV06lECnMT_Ta?AnAJHR3
Ve=nm?K6oZNlP6f@`6zPj23
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_VIRTEX4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_VIRTEX4.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@m@u@x_@v@i@r@t@e@x4
!i10b 1
!s100 c[^2mP20RaGzPCZNiZcU70
!s85 0
vBUFGP
IJ81[f83FzA]Ql]iWSV=mj0
V>7e8n8RVWm4;bC869_[?T3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGP.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@p
!i10b 1
!s100 =I<W`Il[gDl9YMPfzkVAj1
!s85 0
vBUFH
IbYWRXD0l8nM]56FB==IGW2
Va47e@Gdz<_2=cCi2HRj4G1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFH.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFH.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@b@u@f@h
!i10b 1
!s100 h0U2jRnbG=_0:N@GHc0jP0
!s85 0
vBUFHCE
IWeJ[4Zkd@NhU[cm9n`iRz2
Vl<P5U9I_l^8FZgfG878Ck1
R1
R9
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFHCE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFHCE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@b@u@f@h@c@e
!i10b 1
!s100 dgLiFf6``b2@7LJzO17`z2
!s85 0
vBUFIO
I4DPnYNUX?N>IA=:eH4mDh0
VCH>Kg0cMAa0I?=]KfkCF^1
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFIO.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFIO.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o
!i10b 1
!s100 FHLQ<UMH?O_zmGa6d790U2
!s85 0
vBUFIO2
IG31O0U]4D@@m5NY47CVX?2
V9>5a9`fZe3<DEH9M0NIVz2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFIO2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFIO2.v
L0 37
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o2
!i10b 1
!s100 mQSK:POcf6Xj79n7kEzeH2
!s85 0
vBUFIO2_2CLK
IlWhN4[378RI@S?53cTK7h0
VHWJ1I`INS?cWZUaC;:MmT3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFIO2_2CLK.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFIO2_2CLK.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o2_2@c@l@k
!i10b 1
!s100 4fj_^B=JbVTbGfa8JYLoT3
!s85 0
vBUFIO2FB
I:1W[8Tm6iPT`CE>ffPTEC3
Vzk[@STcJNa7Zo:m]f;T=M3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFIO2FB.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFIO2FB.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o2@f@b
!i10b 1
!s100 NaBWl51Ehg`8ZPYk6=LJ[3
!s85 0
vBUFIODQS
IQUZEDf`Sn`6ozMeU83IjS3
VO?PdDWEE7A4e0OALebIm^1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFIODQS.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFIODQS.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o@d@q@s
!i10b 1
!s100 BUjhQA3DH:@l7AX4JF_Fm2
!s85 0
vBUFMR
I_3X=b^^MNcU2FnQdJbd4i0
V?<1z84kRzG9H6h@1oD0d:1
R1
R9
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFMR.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFMR.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@u@f@m@r
!i10b 1
!s100 6CU?^z@]V=zPbg1327Q`=3
!s85 0
vBUFMRCE
I?KL6TlbEl`cK4S>`dUNM=3
V2V:9gmGe5[z[_4JRe]8of2
R1
R9
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFMRCE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFMRCE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@u@f@m@r@c@e
!i10b 1
!s100 ;[m2_j;`H3l>`WALj74>71
!s85 0
vBUFPLL
IBfGo@d8lN?HMoES]B1fUS1
Vi_NE>0H[SUd>HWLN>=Z052
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFPLL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFPLL.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@b@u@f@p@l@l
!i10b 1
!s100 c2^:bPG:5bB:7d4AT0ofC1
!s85 0
vBUFPLL_MCB
In`KUMC8F[0N5zO3JdInkz3
Vgn0Tjj5>Abb>OUS=;iEB51
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFPLL_MCB.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFPLL_MCB.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@b@u@f@p@l@l_@m@c@b
!i10b 1
!s100 iQ3lCK;j1NYz18Ua7X2[_1
!s85 0
vBUFR
IzU87fEE[MN[8ajE6;hT2i0
V4O5D8ekG=c:aC46F:;`PJ0
R1
R9
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFR.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFR.v
L0 36
R3
r1
31
R4
R5
R6
R7
n@b@u@f@r
!i10b 1
!s100 FV?12nHW]C7WdWgg@f?b^1
!s85 0
vBUFT
IcBl:I]?nXKJRS2fSO3I3S1
VM71K;LgMZa<ASb4T57X_G0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFT.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFT.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@t
!i10b 1
!s100 bzJ1O>n]8XKCV<O];]efe1
!s85 0
vCAPTURE_FPGACORE
IP=Y=z`f4fUNXR265kXVNi2
V9EVISb?<`7KkRe>B95GmB1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_FPGACORE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_FPGACORE.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@f@p@g@a@c@o@r@e
!i10b 1
!s100 KJTP@_=5obfE3b=Z0kngR0
!s85 0
vCAPTURE_SPARTAN3
IC0LXh>8hfhDFUGEk`KzNL1
VmefV@4mL_jo@2lkIFmz1M1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@s@p@a@r@t@a@n3
!i10b 1
!s100 I[BQAb`?BnSAB@Ql@TT=j0
!s85 0
vCAPTURE_SPARTAN3A
IEQDUm_hcifbj`e[Rf?lO[3
VaCima7cDR8:H11U]<C5kB2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3A.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3A.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 UlNU@6f[iegQUd<2ChT190
!s85 0
vCAPTURE_VIRTEX4
IMFHJ;ZzU>zDVA;N[R0KQi3
Vff<U=n>zoD_O6O^RATIC_0
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX4.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@v@i@r@t@e@x4
!i10b 1
!s100 N5T7c>mPc;56AOF<P=V>B2
!s85 0
vCAPTURE_VIRTEX5
Ij`W?fTLbi93k:BG:`P]WH1
V2Sd[e5D<JH[GWFo61FJ<[3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX5.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@v@i@r@t@e@x5
!i10b 1
!s100 WC:ajQhf2<=CLF]D8_lLm1
!s85 0
vCAPTURE_VIRTEX6
ISkT]DohPE29TMQDI3IGP03
V9EQ@e4Z[m2dg9`cAAHa973
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX6.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@v@i@r@t@e@x6
!i10b 1
!s100 PP@3S39Rz6hUQbACie37D0
!s85 0
vCAPTUREE2
IbSgHlOG4KgX_F^bhlaFz^2
VIbV_koVzzPJioZfF;ne^F3
R1
R9
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTUREE2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTUREE2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e@e2
!i10b 1
!s100 bK9ei3Yf0fI9kS7SO^j5Z2
!s85 0
vCARRY4
I`?ThR9kz_KABgEVE^O`Ez3
V?LdczKYOgVL6aQc[Hf<5b1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CARRY4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CARRY4.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@c@a@r@r@y4
!i10b 1
!s100 ASdCAT2aVQ>2z=kL]cczN0
!s85 0
vCFGLUT5
I4G3>=5nDzQTX`Z<b@e4Yb0
Vd3WZ57>Ki1i3fDUXGlo`N1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CFGLUT5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CFGLUT5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@c@f@g@l@u@t5
!i10b 1
!s100 InT4l6g[d;dfz7V^oG8322
!s85 0
vCLKDLL
IbhQm5`FJk>gTXWARMk<BQ0
VJ61@OJK?:R=DmAj];JVzU2
R1
R2
Z12 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CLKDLL.v
Z13 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CLKDLL.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@c@l@k@d@l@l
!i10b 1
!s100 OF:AN<J:EzSO8XhHbhDjB3
!s85 0
vclkdll_maximum_period_check
IXHASQ_:zNXM@J_QRPB`Xz2
VELgzKg=^3Hz`7Ejmnf29Q0
R1
R2
R12
R13
L0 450
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 ?6:iRFzmU@jW5dmBc`C3E1
!s85 0
vCLKDLLE
I4CmE@Bh8VHZ5l?DbMS[;Q1
V15f_imW6E_Y[;ARZ9]OBM2
R1
R2
Z14 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CLKDLLE.v
Z15 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CLKDLLE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@c@l@k@d@l@l@e
!i10b 1
!s100 8>4cOei^0AOn]T9BLKg=:3
!s85 0
vclkdlle_maximum_period_check
Ilk<bPmBWZK_GL2>K]c:C<2
VTjeC?OZTjnO_dg^]noOz72
R1
R2
R14
R15
L0 477
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 ;AF24TK?^1@NEGHBYX?;N3
!s85 0
vCLKDLLHF
IKemM]1PzOYlYmH[m`96nh0
V3TJWMiJ[7>HdZY4]?^Kf22
R1
R2
Z16 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CLKDLLHF.v
Z17 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CLKDLLHF.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@c@l@k@d@l@l@h@f
!i10b 1
!s100 =oMZeZ_J059l<f1I7H^<j0
!s85 0
vclkdllhf_maximum_period_check
I^eI8eBY]zUnQA3GIjR48D2
ViG;^Q`R93hE>ojW`T36@G0
R1
R2
R16
R17
L0 425
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 o7Qd?A9MSzP6QzRIcSK]N2
!s85 0
vCONFIG
Ie]LF83aP_jU?oWTj`2ZkF1
VG9fRSN7nb^P:WD_Ykz2Vg2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CONFIG.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CONFIG.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@c@o@n@f@i@g
!i10b 1
!s100 0aihWdIVi0ijXe:33TcF;1
!s85 0
vCRC32
Ii;7G5lm?J?D2f=]AjL1B32
VH]7KegD1dfjWYohBkX?Vh3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CRC32.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CRC32.v
L0 31
R3
r1
31
R4
R5
R6
R7
n@c@r@c32
!i10b 1
!s100 >1^;^H@T2<QFU6km0<IN53
!s85 0
vCRC64
IZUb9F<9Y>`bAg@MfM<m;F2
V`h2L6FcjMlonXU<9OWA5C1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CRC64.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CRC64.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@c@r@c64
!i10b 1
!s100 =TJIg@Vnio<U6TK;m:kV;1
!s85 0
vDCIRESET
IG^O]8JlXeY^afhZX8k2[T3
V51XAl;j1AL>nN`meBdX:a2
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCIRESET.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCIRESET.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@d@c@i@r@e@s@e@t
!i10b 1
!s100 4l522WGV`X5@VDjh`2ozI2
!s85 0
vDCM
Ij=L390W2Z:X9zADe<=JEF3
VYRm]k?<ZoIF^:z<Rmd2:f1
R1
R2
Z18 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM.v
Z19 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM.v
L0 46
R3
r1
31
R4
R5
R6
R7
n@d@c@m
!i10b 1
!s100 M[_VV?AYk[ekCL^aN7OGP2
!s85 0
vDCM_ADV
IBhAP?R5@:=FcIN4]Ldkia0
VekT=kP7Mk[R]hgAY1`kK83
R1
R8
Z20 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM_ADV.v
Z21 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM_ADV.v
L0 72
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@a@d@v
!i10b 1
!s100 Q74P5hM2=RIY1La2MG_nl2
!s85 0
vdcm_adv_clock_divide_by_2
IZF4E_^j3EiIiNHRFk0@Qz3
V;HC<7z;UY>CDLS>eJ6a=J3
R1
R8
R20
R21
L0 1564
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 6W93XO6Yi_ljSQijCjAj]2
!s85 0
vdcm_adv_clock_lost
IZ8@5:RoAZ=DLKRZFeKlG91
VAR`8lfA;@46R3<Gh7Wo>l0
R1
R8
R20
R21
L0 1628
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 N`AD=l:T<hT:30;TJ1neZ1
!s85 0
vdcm_adv_maximum_period_check
Ib;VA7WlNV_aZl86[cS1NP3
VbT7c2U@Xkfo@WO7FK3Oda0
R1
R8
R20
R21
L0 1604
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 1QB:@On_J@2dfSmW2Goa`0
!s85 0
vDCM_BASE
IBPj_7AG9S3Hf@7UW9CB<70
VNXVem7R2GnfC0m04OU^Fz2
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM_BASE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM_BASE.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@b@a@s@e
!i10b 1
!s100 SPGK5g2Kbh:fl5TW_n]RT1
!s85 0
vDCM_CLKGEN
I12o@;B>LS:mkTVi7n=HYj3
V_1Z[h7VC^@AMVc3LY8kS:3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM_CLKGEN.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM_CLKGEN.v
L0 37
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@c@l@k@g@e@n
!i10b 1
!s100 Kob;=@XHH:JPNnCIf:KSN2
!s85 0
vdcm_clock_divide_by_2
IUdiZ^L3nTkCOfOm7>:i>j0
VJgTmQ7aUZXjAFmED;SD[23
R1
R2
R18
R19
L0 1339
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 _jWUNHN^Ik8S9@3GnTn3P2
!s85 0
vdcm_clock_lost
I;Zl:dmdEhBGSceP;1@ST83
VXgof>MDQX`a1jZCg^XIGB3
R1
R2
R18
R19
L0 1402
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 P7L7NO;<[PcaFY7F2NAGl1
!s85 0
vdcm_maximum_period_check
IU^nEA`o83fBd`SH39ccXc2
VoIHmbnECMBLC`Aj`4cWj43
R1
R2
R18
R19
L0 1380
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 2a2@5IGCAAC@JL`iimVZN2
!s85 0
vDCM_PS
IF7X;<inj^D@i<6QS0R]2G3
V<QV0?kkn04nB[>UjLUhOD2
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM_PS.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM_PS.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@p@s
!i10b 1
!s100 YMOMLb@45`^R:V?LG@lVf3
!s85 0
vDCM_SP
I_;o[1c?`U1ilB3[kZZCk@1
V=O?0n2;5oGabzQN;P4WHQ0
R1
R2
Z22 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM_SP.v
Z23 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM_SP.v
L0 45
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@s@p
!i10b 1
!s100 2=zP=c_35Rn?j^:@BUN=W0
!s85 0
vdcm_sp_clock_divide_by_2
I^jajg7QLOWab`fgcgUa4m1
V1fo^SUQn]?IPj1WDInozZ3
R1
R2
R22
R23
L0 1127
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 `l[VzDc8<QU?`QzQ7>7J^2
!s85 0
vdcm_sp_clock_lost
Ikfd6a;fMfKKOP8bhX=M]^0
VGfWYcazaKDO6c>M]cUcV30
R1
R2
R22
R23
L0 1192
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 Zi?aFU6MDl=aoR?kf0;Y?3
!s85 0
vdcm_sp_maximum_period_check
Ik>0Og^SIIGMUL[FzTQ2T^1
VGi;Lk7UB[cJH66Hk=d2me2
R1
R2
R22
R23
L0 1167
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 3n_8A:X^jFnVf2bO8V5]l0
!s85 0
vDNA_PORT
I:=bP9ZZVLYfFN^kklS@SA1
VAMO>>4IL=ZLYXQjOkcXXG2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DNA_PORT.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DNA_PORT.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@d@n@a_@p@o@r@t
!i10b 1
!s100 lX^:W2TaGzVO2GND:fCOQ0
!s85 0
vdout_oserdese1_vlog
IHIn:jTJzl[`Vnkboh?zIC2
VzHjRb;B^B68iaF5GFD8KN1
R1
R2
Z24 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OSERDESE1.v
Z25 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OSERDESE1.v
L0 2566
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 cf?dOR1oZMN]ofo;=aLAV2
!s85 0
vDSP48
ILznM[hhgCdkU=i0==S89o1
VGaHY@0BB;m_W_kB=5Z:i>2
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DSP48.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DSP48.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@d@s@p48
!i10b 1
!s100 Pc1G<fWF43Wi<R:N<^RV41
!s85 0
vDSP48A
I7cJ0i0cmQLE^GJ5JMWHDj3
VCck?=A0Xi@bVml98_X38R1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DSP48A.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DSP48A.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@d@s@p48@a
!i10b 1
!s100 IHkmc`I0Vk77e0Z9I6TD@0
!s85 0
vDSP48A1
I8IHW>m^lL9hN9PU8T^`a>3
V;9mB8NV4Q;>l>_WkGaznU3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DSP48A1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DSP48A1.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@d@s@p48@a1
!i10b 1
!s100 <`YZ3F0B^oWQW1[B7F`kO0
!s85 0
vDSP48E
IP1aP`z=]4eOZ7AMJb1Z5m3
VePAKNd2::cG>9g2@PV??Y1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DSP48E.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DSP48E.v
L0 47
R3
r1
31
R4
R5
R6
R7
n@d@s@p48@e
!i10b 1
!s100 zcV5Jn085iAWQ_JnzC[`Q3
!s85 0
vDSP48E1
I?[_zhhjOi9WFB8jC85Zif2
VfHRQQ160X=[MKe6[:c6PT2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DSP48E1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DSP48E1.v
L0 41
R3
r1
31
R4
R5
R6
R7
n@d@s@p48@e1
!i10b 1
!s100 3>_ABoo;0W?eGZDGTFC2X2
!s85 0
vEFUSE_USR
Ighe:606[C9HOiRkc6aMY22
V0DH@lzO>N[zzImX1LI<in0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\EFUSE_USR.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\EFUSE_USR.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@e@f@u@s@e_@u@s@r
!i10b 1
!s100 fSa5?5O33fDNZ1g<JWhiM1
!s85 0
vEMAC
I1GWG^zZ1Z<iRX03=?EeH33
Vz`XWW7Q<cT43CSJHLSgPb3
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\EMAC.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\EMAC.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@e@m@a@c
!i10b 1
!s100 1hD>0>WdFIl4RfYHa@4zn1
!s85 0
vFD
IVB:_`nO9?F9_zOaCeXK:c3
VXhf7l^:0CGoE9RLD<]i`?1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FD.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FD.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d
!i10b 1
!s100 gXe=bh;_z:CXCm`=bAJ062
!s85 0
vFD_1
InRIk9dlHIFTA:h_L71AW10
V8Vm@5G0]Y;:F[WJd?>d6O3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FD_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FD_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d_1
!i10b 1
!s100 DMl^mf2XaUElIEF05Y1S50
!s85 0
vFDC
IoQ18S?8OZa`7>5fNKUzbj2
V@KB=^o9gYAdh8fZJ]FI9z0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDC.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDC.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@c
!i10b 1
!s100 JZ1U^a_0Z91Tn2X[NAXBG2
!s85 0
vFDC_1
IiO4mX4UcRELKc;zae91?a2
V9990NRl@<Sz[`ezZDmK;X3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDC_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDC_1.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@c_1
!i10b 1
!s100 fF<GaIVk7<]@`kNDhAjl]1
!s85 0
vFDCE
ISf_=SUIl3?DGHBY@Hc95=1
Vh8nL=a3ccf`9cWDjLhUNn1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@e
!i10b 1
!s100 mW77W5AeaZ_Igh5Ma<R>a1
!s85 0
vFDCE_1
IILiVac7SPcKL[IcCWJ:j82
VY:TG4ZCa6j=@ege]XXa9H2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCE_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCE_1.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@c@e_1
!i10b 1
!s100 iZDSOXLXC^USdWLnCn1ZS3
!s85 0
vFDCP
IZinacoen;1bGi:fPHTGW:2
VS^J24k3zdgVbS4dUiM5=l1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCP.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCP.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@p
!i10b 1
!s100 3maS10i:]_I7_o>7TSdPz2
!s85 0
vFDCP_1
I1bVc4Rz]78iK83@U<5j^E3
V74CG[PfC9QhVC3?GbW=DR3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCP_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCP_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@p_1
!i10b 1
!s100 VMhkPOHZE<Xcn>C=dRa3e2
!s85 0
vFDCPE
I_zSS1BG_dl8_UdH1[SA9h0
VKGZ4Mb[j2ZKlSFAn14JY=3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCPE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCPE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@p@e
!i10b 1
!s100 m]JM6=^WDhL1MPod>RPKX2
!s85 0
vFDCPE_1
ILISgm=Ocn==A8XVCGnT9_3
Vz]^DlQ[mF?]ZU@cgh7HcM2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCPE_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCPE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@p@e_1
!i10b 1
!s100 ?>Y7C9g=>P4Z;O;3N=]Gh0
!s85 0
vFDDRCPE
IBG6czU1jTAL[@cZ6=m_1=0
VP9WKYiH9hzmX3^5e@6m]70
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDDRCPE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDDRCPE.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@f@d@d@r@c@p@e
!i10b 1
!s100 PcD4;U@]R?XY92]M;EKWL0
!s85 0
vFDDRRSE
I8@E?=n5@1A=]fXSNEUSQ[3
VhCcDKleheM6hFAhHgOXkF2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDDRRSE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDDRRSE.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@f@d@d@r@r@s@e
!i10b 1
!s100 MA5;g<<XPm[OSOInfYC192
!s85 0
vFDE
I<RAkkC0WI4GN3WX?3mo`X3
VF0[eh2;TkgCeFLfgRYiSg3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@e
!i10b 1
!s100 l2EXT7MTj70JBInIa9XVD2
!s85 0
vFDE_1
IC2Rkk8[Cc:Q@z9kegGb1N2
VUo:B7LzMSBZCM3_hL3I233
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDE_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@e_1
!i10b 1
!s100 A=K^fZJjibAXIKY?^Ck`K1
!s85 0
vFDP
IkI]H8H``C]k:Z2c_g>;N41
VmV^HX[@AKb]nMZ^F1YfL42
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDP.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDP.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@p
!i10b 1
!s100 Z[Nko::McU=YDel=J?<:83
!s85 0
vFDP_1
I1V5nF;f2gBYbObchV5oom1
VQA_>OoYAdGoWzYV6?eMgH2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDP_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDP_1.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@f@d@p_1
!i10b 1
!s100 OI>R<zBOZk<1KaT`lWb5c0
!s85 0
vFDPE
IFI]K@dJQ3F@L0=6Ug>g?X0
V^]Z^e_PCMk=H_WJ8Xg4iA2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDPE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDPE.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@p@e
!i10b 1
!s100 6?oF1PMPR3B2PPLC:nY6Y3
!s85 0
vFDPE_1
I_Bi6H^=hSoI4oE9cRVzc41
VJE@_6fS9PUJ485nn:EPhB1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDPE_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDPE_1.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@p@e_1
!i10b 1
!s100 eR7DX3zT0cR<[J<eI7Ik=2
!s85 0
vFDR
I3YW[EV36kAfVIO5bdaYIm2
V<>GW1mjz]zY2lY0l`BlS11
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDR.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDR.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r
!i10b 1
!s100 KckIk<1O8nN5;8i^_W3l11
!s85 0
vFDR_1
I:J;;7eSPcYNZhVEJbdN<o1
Vbczd[ik>PeZX]n>LiMdGR2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDR_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDR_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r_1
!i10b 1
!s100 Hb7[Ha?8OTnC@Fg^G7U=V1
!s85 0
vFDRE
ImFT]P7i3[agJ_9E:=OOf?2
VfXCJX3RMN?UF0DH:3Afo`0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@e
!i10b 1
!s100 ied1QK2Sb;i_^AZ^eNWDa3
!s85 0
vFDRE_1
I3P[O`n?Nzm0jk:J1@9:LX3
VKHJE;SeojNCgWTBb^SJ9C2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRE_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@e_1
!i10b 1
!s100 `_F<WY0nzRG[ElIMeXM:g0
!s85 0
vFDRS
I0flai4mk]W[<C0H[RON7l2
VfnZ1<l:A?6U;PfOcbDLoZ0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRS.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRS.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@s
!i10b 1
!s100 Cj>Nh2o;aPV0:N^3DjAe03
!s85 0
vFDRS_1
IFH[JI5Cc38gm7@ad_86J<1
VREHmMl5k5?JB=zZzEPAEj0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRS_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRS_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@s_1
!i10b 1
!s100 9lg?`H_`FOoc>h3@I`D]Y0
!s85 0
vFDRSE
IGS]EJ2<WQmC7LXcSFI]Qb3
V;c;PjD6FN6J8c?YgN29^l0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRSE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRSE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@s@e
!i10b 1
!s100 1;[=O]GolVNeo_3z0FP6K2
!s85 0
vFDRSE_1
I`Ah?M<QCLD@f^gWHD1dfb2
VG[zC1X84U;fNZQUa=]Hlm1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRSE_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRSE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@s@e_1
!i10b 1
!s100 D;BV4fT6N@BNHz`3KJ^Nf0
!s85 0
vFDS
I::fGOdCZY2mT2dfJo;7TC0
VXbGmTfQTTF3df@G4:`H`?2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDS.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDS.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@s
!i10b 1
!s100 gOY3dNkAgYK?_oBSSR8JE0
!s85 0
vFDS_1
I];EDcj;ZcKoPDVBVk=ckK2
Vd=a>Aa=d6]F7cR>o:GTi_2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDS_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDS_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@s_1
!i10b 1
!s100 KAJROEf=U=NP?k?Gb0Ezg1
!s85 0
vFDSE
IPza8iA;AbLMfLmC[L4HI:0
V>=O;PkM:b=bkDG7XQ3c>A0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDSE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDSE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@s@e
!i10b 1
!s100 IzU_Ue8`e2XJaJNP:k?VH3
!s85 0
vFDSE_1
IHHJ:NI<I=@PL:nzgUNlJ@2
VO[Z1?@Y;bzEJfGK`<DKV^0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDSE_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDSE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@s@e_1
!i10b 1
!s100 dJ6UHJ9a^4RHkO=V7GO050
!s85 0
vFF18_INTERNAL_VLOG
ISBLBmIz:i:_TVAjWmK`dz0
VFM[k>E1Om^2XS<IZ6F_ZJ0
R1
R2
Z26 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO18E1.v
Z27 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO18E1.v
L0 196
R3
r1
31
R4
R5
R6
R7
n@f@f18_@i@n@t@e@r@n@a@l_@v@l@o@g
!i10b 1
!s100 d;2h^C5]43T<K=XOVA^YA1
!s85 0
vFF36_INTERNAL_VLOG
Img2a?mblzgNlH>G36;`oM0
V:75U1E`V?iRMmkLl7ZNRm3
R1
R2
Z28 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO36E1.v
Z29 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO36E1.v
L0 210
R3
r1
31
R4
R5
R6
R7
n@f@f36_@i@n@t@e@r@n@a@l_@v@l@o@g
!i10b 1
!s100 Ahd[V1VbRZETWNJ2>hWka0
!s85 0
vFIFO16
IM^i@_I?;[955aZEck[Jnz3
VJjKYzmdal6=JjIV<T?6zJ1
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO16.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o16
!i10b 1
!s100 jK6?Vnboo=EWKRhZmj7l63
!s85 0
vFIFO18
I:`J^kUMloB<@f2`9L48ST0
V=B>HY]YdI7fDn3?2;^SAW0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o18
!i10b 1
!s100 TZ_3ZLRNneX0@34`bb@B;3
!s85 0
vFIFO18_36
Io4JQ7dmJlVfnH56nO2fZD0
V^7^D3UK]NGiHizBY@1flN0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO18_36.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO18_36.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o18_36
!i10b 1
!s100 cHfd:idJOM=81Kj5j[7XQ3
!s85 0
vFIFO18E1
If@Xo[UHiUfLFg46lSikEX2
VS6Tn6JJfiaMj[b@93<bcc0
R1
R2
R26
R27
L0 43
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o18@e1
!i10b 1
!s100 94I[m2>0JMk49NY2WYTSo1
!s85 0
vFIFO36
Ie:kK]QkQmi3:GjKn65IH@3
V<?WS4lOAfBI<0_Bj5eI6b2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO36.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO36.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36
!i10b 1
!s100 1k9M=jWhQ_YQ_O^1SBLTE0
!s85 0
vFIFO36_72
IQUZ=g_gT66fS5KKoOfmUI3
VCUGS9]4ZN3BL4:kaC<zI01
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO36_72.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO36_72.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36_72
!i10b 1
!s100 B@Q2R>@nYcVdm:SMKZZg@2
!s85 0
vFIFO36_72_EXP
IR1S0F3[ni<[TV?HI5e?f@2
VAeZkXl;^3T71Pazn`zbBI0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO36_72_EXP.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO36_72_EXP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36_72_@e@x@p
!i10b 1
!s100 N>hk4L3GJi1B1NAFh24Z<2
!s85 0
vFIFO36_EXP
Il[0B?T6E@OWZLV^MIg_Ol1
VUT]jMz`Gh^eb^_YgCKh=I1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO36_EXP.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO36_EXP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36_@e@x@p
!i10b 1
!s100 ZnIUPCAP?=JHM[OffOc9@2
!s85 0
vFIFO36E1
I>no[V_ND[m^0lazfX:EiJ2
VH?Sc[LK9:<280>m^:VPCT0
R1
R2
R28
R29
L0 50
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36@e1
!i10b 1
!s100 8[1:lzO:93dKAfie1@j_43
!s85 0
vfifo_addr_oserdese1_vlog
IY^n^18Qz^kjA6IgDFYTfU1
V3VD`:5fgno;UaA^izFL5:2
R1
R2
R24
R25
L0 1991
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 V]d_E?Y7OCkl=9>[[7V_g3
!s85 0
vfifo_reset_oserdese1_vlog
IFV4f_UL^bKR5^617i@oFT2
V`a73e?^i;91:BG;TX]:0d1
R1
R2
R24
R25
L0 1786
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 YhBd:X41fV=kM[iB4_Hzm0
!s85 0
vfifo_tdpipe_oserdese1_vlog
I@oCSWmRc=@R=A:UoG@^Li1
VXPNYTLecLQn]]jU?Paj3_0
R1
R2
R24
R25
L0 1585
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 oRMkMjfL6MG7fi1MTB]MB3
!s85 0
vFMAP
I17?i07XPPY[258X;DJSDb3
VfGNDC;R9AMbGo10a^]2Eg3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FMAP.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FMAP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@m@a@p
!i10b 1
!s100 MR7VQAAQ_RHmZcO[i4a8S3
!s85 0
vFPGA_startup_VIRTEX4
IgfJ76KDL`Oimf2_];5MmP1
VmdTY9@o@1iZ[^JPjM>NC21
R1
R8
Z30 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PPC405_ADV.v
Z31 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PPC405_ADV.v
L0 1329
R3
r1
31
R4
R5
R6
R7
n@f@p@g@a_startup_@v@i@r@t@e@x4
!i10b 1
!s100 OJ>]HJ1lFP0:dVZIZXSDI3
!s85 0
vFRAME_ECC_VIRTEX4
I6M<D1:0hl8BBiN3X4cahR1
VSzN3P2aWEiiW42K0K3MfA0
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX4.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@f@r@a@m@e_@e@c@c_@v@i@r@t@e@x4
!i10b 1
!s100 dO_hmJH0U:8lTJMJbgGk81
!s85 0
vFRAME_ECC_VIRTEX5
Izk0PE_[X>JDPnOo[Dl=o`1
V;SfLj_gKVEiWH]JP^4G6]2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX5.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@f@r@a@m@e_@e@c@c_@v@i@r@t@e@x5
!i10b 1
!s100 FNBWFAmMC>6QRlY]k90H_2
!s85 0
vFRAME_ECC_VIRTEX6
IeCzFEOD>ZjKgZY4C^n`C40
VP6?gb3mRHm8aTM9YG6dS=2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@f@r@a@m@e_@e@c@c_@v@i@r@t@e@x6
!i10b 1
!s100 gDPBo_EPLf5FY?bc6m;FK1
!s85 0
vFRAME_ECCE2
IYblSOWZb=LdV[Mc_amifk3
VUQ8[S>1[f>ZNn9>>BJ5Vb3
R1
R9
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECCE2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECCE2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@f@r@a@m@e_@e@c@c@e2
!i10b 1
!s100 8_:kNO9`MQm20;eXBf3h@3
!s85 0
vGND
IhJo>]7IWJ6UiCMEH[gU_=0
VkoFjKGfGfKzb7oBE1aG?:1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GND.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GND.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@g@n@d
!i10b 1
!s100 0lT<Ho8iE4?iT]6YQUHgY0
!s85 0
vGT11
I4C?`@0?W;=kXE]Q827h<=2
VLFXzN]CJG=^1g1eGJX5nf3
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GT11.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GT11.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@g@t11
!i10b 1
!s100 ARM>CzBfWlBEFmW11K=HK2
!s85 0
vGT11_CUSTOM
IFhQQ^^k<MLMj_G^^E=dla2
V[NLc@DXEVjBoP0ITNA:2N3
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GT11_CUSTOM.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GT11_CUSTOM.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@g@t11_@c@u@s@t@o@m
!i10b 1
!s100 T1J9H5Yf]HcnJEAV]B?5>1
!s85 0
vGT11_DUAL
IGTMgD<13H`NCaI@9L0^E;0
VJ3G:7lDe^d^BBfKi8jDZO1
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GT11_DUAL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GT11_DUAL.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@g@t11_@d@u@a@l
!i10b 1
!s100 zeDRiDbHc81[E?m66>@;83
!s85 0
vGT11CLK
Ib<S8OKe9T6F1L7cYaYC2=2
VM_A6BOOVEmanVn;OGRJ>20
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GT11CLK.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GT11CLK.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@g@t11@c@l@k
!i10b 1
!s100 Po[3E_o6V`YACF1QVOaAn0
!s85 0
vGT11CLK_MGT
IeW=ne]II`Hm__2Z;iEdEN1
Vc:WlII]=o;Zazhl7Tm]=G2
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GT11CLK_MGT.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GT11CLK_MGT.v
L0 20
R3
r1
31
R4
R5
R6
R7
n@g@t11@c@l@k_@m@g@t
!i10b 1
!s100 An[XWnQ9e3zPQXgKIEm593
!s85 0
vGTHE1_QUAD
IB;[<SWn`ARE=i;`hG99^H3
V8nP_inFgUlBMA3>OkO<n]1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTHE1_QUAD.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTHE1_QUAD.v
L0 33
R3
r1
31
R4
R5
R6
R7
n@g@t@h@e1_@q@u@a@d
!i10b 1
!s100 Q`k]_@;KNlJ_;6Kh7N>m^1
!s85 0
vGTHE2_CHANNEL
I_9Sl?k126]<8U`LY8SaJJ1
VnW_HA_dgR1>JPDX<35?i[1
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTHE2_CHANNEL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTHE2_CHANNEL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@g@t@h@e2_@c@h@a@n@n@e@l
!i10b 1
!s100 UC294MP98<Z6?i^@j:FjR2
!s85 0
vGTHE2_COMMON
IGjeSGH6WKO^`jbUNL@FnB0
VWM:L3hMk7:@ZQ9b:]DhmJ2
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTHE2_COMMON.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTHE2_COMMON.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@g@t@h@e2_@c@o@m@m@o@n
!i10b 1
!s100 Kz?K0L33ehn5>1bSC4PjO3
!s85 0
vGTP_DUAL
Ii[8HFF_4P4fe_JW0F5<Jk2
V]9[48>I2N37zC3W^V_R:o1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTP_DUAL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTP_DUAL.v
L0 47
R3
r1
31
R4
R5
R6
R7
n@g@t@p_@d@u@a@l
!i10b 1
!s100 >FSOIZEg5<d4Tg2bOX42V3
!s85 0
vGTPA1_DUAL
I5JY7HNF08ZNoC?Z8PSLTR0
VT0WXVNO54T1LS[kNN4T0]0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTPA1_DUAL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTPA1_DUAL.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@g@t@p@a1_@d@u@a@l
!i10b 1
!s100 Ne`;L;6O[Fe:M@ik88K^<0
!s85 0
vGTPE2_CHANNEL
I[WTP3OhCl[70G8=TcYzia2
V2NgIXYnXhHJ[<XQGEL3?P0
R1
R9
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTPE2_CHANNEL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTPE2_CHANNEL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@g@t@p@e2_@c@h@a@n@n@e@l
!i10b 1
!s100 R_HALT]FM5Y09iNg0hf>Y3
!s85 0
vGTPE2_COMMON
IA4??F3oP`ZMbVKme_S6Rk1
Vl@7:TBR3iU<jW_V1<hL900
R1
R9
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTPE2_COMMON.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTPE2_COMMON.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@g@t@p@e2_@c@o@m@m@o@n
!i10b 1
!s100 V^kmA>R>]24RD=AQkjVN<3
!s85 0
vGTX_DUAL
IXzAHC?hikQ]=0Ba_gmSzm3
V[ozf[m6TRLn`_3cRb=Bm81
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTX_DUAL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTX_DUAL.v
L0 36
R3
r1
31
R4
R5
R6
R7
n@g@t@x_@d@u@a@l
!i10b 1
!s100 HaZhH=GhA[IG^KO@kzOkW3
!s85 0
vGTXE1
I=BhE1@7;O?6E_8eT3UX1z0
VLnNYBR80F>6hDgCU?_2ET1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTXE1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTXE1.v
L0 39
R3
r1
31
R4
R5
R6
R7
n@g@t@x@e1
!i10b 1
!s100 R4VE8W_T0e<`F6WBO7Vn41
!s85 0
vGTXE2_CHANNEL
I]zHbz<GcQcHEY2G@W6MYJ0
Vc[D^jUQDTX1MM18WeYl1Y1
R1
R9
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTXE2_CHANNEL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTXE2_CHANNEL.v
L0 36
R3
r1
31
R4
R5
R6
R7
n@g@t@x@e2_@c@h@a@n@n@e@l
!i10b 1
!s100 9i7`LLa;4ZmWl1fO>n4lD1
!s85 0
vGTXE2_COMMON
IXTkAN>1XNNN_2WO3@TYMF0
VMM;=;OdLjNP4M9a;CRTL23
R1
R9
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTXE2_COMMON.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTXE2_COMMON.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@g@t@x@e2_@c@o@m@m@o@n
!i10b 1
!s100 1^fcg40^3nhh@lAfcQ;>b0
!s85 0
vIBUF
I>NjOjT[gRCePh?>RVz;io1
VFa[m`8924?LF__:;lCfeZ1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f
!i10b 1
!s100 N:AQA9[lW1<4ZRnYeGhC@3
!s85 0
vIBUF_AGP
IkFeeMklH[5=VEncN36BcN2
VF8LY^g;]JQoWd@]`PdjJK0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_AGP.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_AGP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@a@g@p
!i10b 1
!s100 HRC?6j?I[IA:?I4XmTiaW2
!s85 0
vIBUF_CTT
I[bJ`dOUDEWcFPE46BGh2z2
V:`AZjkPKl_XoLHPfA:EK^1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_CTT.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_CTT.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@c@t@t
!i10b 1
!s100 C8CIS>KTZkmm<N3oB`8Tj2
!s85 0
vIBUF_DLY_ADJ
I0h;dQbWOnU9bCA4Z;h<lP1
VXz[OjkD:G@c1j;6HzQLcg1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_DLY_ADJ.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_DLY_ADJ.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@d@l@y_@a@d@j
!i10b 1
!s100 >B[JZlKLF2>___C4_7H@G3
!s85 0
vIBUF_GTL
IV@@hWXmL_`]^Dg6eY>2n>0
VTFa07KJEMJP<dGWZL9SAM1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@g@t@l
!i10b 1
!s100 60nnn_j[b_im51kQJjk>L3
!s85 0
vIBUF_GTL_DCI
I[7LXdmW^ZI`zTZaocW7JE1
VYWKnW5HaNBkLbI>k^;EKg3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@g@t@l_@d@c@i
!i10b 1
!s100 SfPBoA@8lFhb2`X>cm2GX1
!s85 0
vIBUF_GTLP
ICagfa<N6YI;`9W_[FbN8]1
V:M[?ik=>VG2j7^h;71gfd2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@g@t@l@p
!i10b 1
!s100 lTd6XZFMjSBN2af>A1D@f3
!s85 0
vIBUF_GTLP_DCI
IYPkkUiOLOah>OjhJba9G=1
VPCz8T;R9PHJ=l<zJMk6do3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@g@t@l@p_@d@c@i
!i10b 1
!s100 _Az4VEk3oZ<CbP]2;RnWX3
!s85 0
vIBUF_HSTL_I
IJ17PZjZUdT63dT8Vaj9zD3
VBNDUL?:QJ6WJi3Y6]zHjD2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i
!i10b 1
!s100 gLWLfmFGKHJ<0L0^U:>D81
!s85 0
vIBUF_HSTL_I_18
IWhDPO:d4SdU39=[I1oP@]3
VW0XHA^@^SOmQcV9bZDYAJ0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i_18
!i10b 1
!s100 o9cJAcMH]NbfZ_n<Z:7Ue0
!s85 0
vIBUF_HSTL_I_DCI
IgGcclPHR[=miWM:_U3ZJd1
VNgaANY;MhPA<jDLmLaTd10
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i_@d@c@i
!i10b 1
!s100 J`WkO;X]H[K6DnO?[zKlJ3
!s85 0
vIBUF_HSTL_I_DCI_18
IA^@4?>Q@:`cdlnIZ6[nhM1
VgzEzBUI5:BPVhYcJB:zfE2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i_@d@c@i_18
!i10b 1
!s100 3f9E?ole>cST>5GzeTSSP2
!s85 0
vIBUF_HSTL_II
IQFQnN?jbh0[dSY;[MS?^E0
VnQ4M<6WLGb`d;3Ub9AgAX2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i
!i10b 1
!s100 @=8Ri2>`TTYmS5n2FLCl12
!s85 0
vIBUF_HSTL_II_18
I?0YKbVzZ@PVC3g8eL7oBQ1
V]]8J;dMN`n>M`N?jBK;lK1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i_18
!i10b 1
!s100 8^2SLmDQP7Jm^FB9L@;ea3
!s85 0
vIBUF_HSTL_II_DCI
Idd2=ozlS8GV1c`ZaJ^Lz42
Vj1D81a8zAgAG36;h=B;kR0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i_@d@c@i
!i10b 1
!s100 967>SVWi`5C:UgBmCE]<Z0
!s85 0
vIBUF_HSTL_II_DCI_18
IA6L>cWUBIkcY``0L4JDJk3
V_R8Wl1<oKeV7PYgmSWz:10
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i_@d@c@i_18
!i10b 1
!s100 9D]fWU5bHjg26nSgfKmZ^3
!s85 0
vIBUF_HSTL_III
Il;?Q_D=FGdL5_BYEV8o@;1
VmXHTYl4_C[=[m?T_2Mi9:2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i@i
!i10b 1
!s100 564l7AC`B2O5QkUDg[<cA1
!s85 0
vIBUF_HSTL_III_18
IJkNc8i`9VOlRM8hN3QeVk3
VL:1_b5N[CdjGPj?@LDJgV0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i@i_18
!i10b 1
!s100 _ZXFZR`6CLkBgM2?;4PPN0
!s85 0
vIBUF_HSTL_III_DCI
ImPiofASN02_nOH<7HP@Df2
Vc0=RTO;jcil]2H4B]UL5b2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i@i_@d@c@i
!i10b 1
!s100 CM8KTWhFg<6Fbj;:1jhj11
!s85 0
vIBUF_HSTL_III_DCI_18
IH7f>XkZSXnRj8@bX0VKUm2
Ve^H8e4EBSdJ7_WOA9KXh83
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i@i_@d@c@i_18
!i10b 1
!s100 ]9XN2G^[ZckoP7JnJ8^cC1
!s85 0
vIBUF_HSTL_IV
IPjLi;[fJW]5>:H@`F5fgn0
VnWcBk<6c8^E>`B]NIW]E`3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@v
!i10b 1
!s100 k];dOJ?moThU=h74EE59k2
!s85 0
vIBUF_HSTL_IV_18
I[8DkJLM^E1SNLZmA;?;673
VQmj50Kc_PhbSCdEZmOiLl2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@v_18
!i10b 1
!s100 K`XZAoT1^TG`G:F]b?cmz0
!s85 0
vIBUF_HSTL_IV_DCI
IKchW9Waem4l^:mj2ho;1T1
Ve44GWCF_DYigAV;nL6mDX1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@v_@d@c@i
!i10b 1
!s100 kB<2YS;f2Z3QL^HhOi`aB1
!s85 0
vIBUF_HSTL_IV_DCI_18
Ij;[Ok]dSiTZ]?]Ic3ooFJ0
VV7iEd7@;90S[f4keU>QYB3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@v_@d@c@i_18
!i10b 1
!s100 OzF:_?JQVb<lC3D2X>W530
!s85 0
vIBUF_IBUFDISABLE
I@81L;f5Nm2JCIIBOHM_7B1
V`[Qdj]3[bN>z9<0cdeBUV1
R1
R9
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_IBUFDISABLE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_IBUFDISABLE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@i@b@u@f@d@i@s@a@b@l@e
!i10b 1
!s100 L?3@31c?[QYYE>@eT7e1W0
!s85 0
vIBUF_INTERMDISABLE
I=HGhAi:QNd@o>^X5QR@_L3
V6HFbO7jA1lSXAY=EQmgND0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_INTERMDISABLE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_INTERMDISABLE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 h];;XZKj:T5JG8K>:`G:@1
!s85 0
vIBUF_LVCMOS12
IKI;:EI>EEA=R@DU52Oo]l0
VWmGgY_^l6>@C58]@?FW^F2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s12
!i10b 1
!s100 X[V:CRDJF8Qk0G@=^oG[>3
!s85 0
vIBUF_LVCMOS15
I[lPHH^h`gVIAoaoDmZW>c0
V92ilOU4eN2k6RO9<UaP0O0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS15.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s15
!i10b 1
!s100 do90kJIQl9<_h=dYQ_z@51
!s85 0
vIBUF_LVCMOS18
Iz<nPJm`z]Gn^5SNLVRfN>0
V@d`?6@I<Cz3R6F<GRZF>I2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s18
!i10b 1
!s100 bE[l8]:80oXCU=_=:nF3]0
!s85 0
vIBUF_LVCMOS2
ITO<O5gKNNddAcoRk0;8hJ2
VjDH2j^SUEJUb^TJ^`lXE?0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s2
!i10b 1
!s100 8;Eh<CfngC2UTk54edAlf0
!s85 0
vIBUF_LVCMOS25
IiR:Hf2`jl0BzOzgZ0RHg60
VSz`ZYVKEi5;j;?Q4d>h7i2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s25
!i10b 1
!s100 lPgH:VFoZN<SD6VB9z9Tn2
!s85 0
vIBUF_LVCMOS33
IQEnGPJOo5a18YU>Z=CL843
VeC[S:SOZJoUIQzCXRlXla3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS33.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s33
!i10b 1
!s100 mT?BzWG?V1jjGmk:M^aWZ2
!s85 0
vIBUF_LVDCI_15
I=TaZm3BgF0e7KlH`<AjF71
V5jd;;Pi@Xm1MahOblfW8o1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_15.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_15
!i10b 1
!s100 WNo:3Agc@i^VOI`fBDJ?01
!s85 0
vIBUF_LVDCI_18
IaFOgAeeFd2BMQdh13o@Q]2
VO6R84TkNQfT>BF<1F[XY01
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_18
!i10b 1
!s100 FNLTi7[fW8[48>`7dGM7D3
!s85 0
vIBUF_LVDCI_25
IH0WF6C^^O]FeVb9aj^Edc1
V8Shh2eEA_>e;3N`Ei32oK2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_25
!i10b 1
!s100 PGh_PGkY6JBKAA2Y78Goa1
!s85 0
vIBUF_LVDCI_33
IT:;He2o7;ZlleQY_z3Nla1
VX:SL0A8b[joYHfe4QA7na2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_33.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_33
!i10b 1
!s100 Kji1^MT>V99]Pl68^kPMJ2
!s85 0
vIBUF_LVDCI_DV2_15
IonW_Am3mUn9zcRBMYo;OC3
V2PDdQCo1[1d0@]k?eCVjZ0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_15.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_@d@v2_15
!i10b 1
!s100 1HmB;AV=hdccBnDaCXNjf3
!s85 0
vIBUF_LVDCI_DV2_18
ITEK?cDP[gj6704FDaY:;Y1
VizEH>Y;z5G[UI2;FK7LB62
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_@d@v2_18
!i10b 1
!s100 7G7FCK27zY7NoWAbJN[_i2
!s85 0
vIBUF_LVDCI_DV2_25
IPW0e1G@Pd7YSHG@R9W^?70
V?7KS;`LLW7AUBYBYgYH4j3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_@d@v2_25
!i10b 1
!s100 8[n0DC<0?>Gd`mkGDHPi?3
!s85 0
vIBUF_LVDCI_DV2_33
IemNEaF?hSl6cJZg0]BL[l0
V?ZVgbClio_@YT7@E9k]fz1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_33.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_@d@v2_33
!i10b 1
!s100 cMB:;L2ja>eedYk@ig6U>1
!s85 0
vIBUF_LVDS
I`@RI]DDlF;KBMCzn=><RC1
VX[nl_`K70kHZK[R4<7R>80
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDS.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDS.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@s
!i10b 1
!s100 VzJ89jN9BeV:cNRcN;dZ12
!s85 0
vIBUF_LVPECL
IQ9n^>2n12o=C?HR9dPJ@z0
VLh@o:4R=:Uj3O[0ClnFd<2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVPECL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVPECL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@p@e@c@l
!i10b 1
!s100 HLPRDMS5ofDEG9m8C_;d81
!s85 0
vIBUF_LVTTL
IV3Gd`]8V8Xcllgb@1Ok5B3
Vb7GQ2c[^flZZNaI8Ig0`12
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVTTL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVTTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@t@t@l
!i10b 1
!s100 1Hfea7ejKjONczY9PJl<]0
!s85 0
vIBUF_PCI33_3
IEJSejjl[dnYRa2`n4;WMO2
VMK4<1WJ3f8Y6cNDO7Rf@k3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i33_3
!i10b 1
!s100 >moIVQ;L<e70aJF2;>C<C1
!s85 0
vIBUF_PCI33_5
I201^KFM1D69kimZR7mXm;2
V;QeX89FL<oWo9NR8;Y3So0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i33_5
!i10b 1
!s100 KzE_eD=e7Ln8P=Xz^Il6W1
!s85 0
vIBUF_PCI66_3
IIF?>X`0NfMkR;`3DBO>9V1
VC@N_6Y<AGi[O?z<o[X;nj3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI66_3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i66_3
!i10b 1
!s100 P7ETnVo7SoogDMh6LU:lh1
!s85 0
vIBUF_PCIX
ICG@<nmzXEeGYL2Pb[GGR83
VKXNNFilDk>la[C4;^B9i91
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i@x
!i10b 1
!s100 ZAMSooGc98cT3P@U1f4BL2
!s85 0
vIBUF_PCIX66_3
I7]CnNPI8jdSQnfn2CK2Hm2
V2C7odL_B6Llk^S;6ZeGEm0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX66_3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i@x66_3
!i10b 1
!s100 CnNoZFWEWffW;UeFWh?`>0
!s85 0
vIBUF_SSTL18_I
IaDSzBWMNB0]P:X5LgJHb41
VAIjI?<mQ<k=KJcP@GJVLZ0
R1
Z32 w1325908415
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l18_@i
!i10b 1
!s100 9T9XPW>nE`8ZLBQ][B]b]0
!s85 0
vIBUF_SSTL18_I_DCI
IY^hhmVlZ=MMeF7b3P`g7d2
Vz@abPe@Zomfh30l`IU[DO2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l18_@i_@d@c@i
!i10b 1
!s100 9Q`H8KLbaJidLIeNVc45G1
!s85 0
vIBUF_SSTL18_II
I0lbR2@TMW?B01X[8nmZ6U3
VdHlW@J=_Z9o2;O08mZaC^3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l18_@i@i
!i10b 1
!s100 2BJall0ZGZNF<c?fMLnDQ0
!s85 0
vIBUF_SSTL18_II_DCI
IomWWaI0SCB]dG3IIG`9IJ2
V1oe^U29lX_OXFL6OR7mPH2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l18_@i@i_@d@c@i
!i10b 1
!s100 ^H8;`I72dzW]a9;I<Im@a0
!s85 0
vIBUF_SSTL2_I
IN@1Gff[nR5G8T03<H=_;:3
V:?P;DkG0J=[RTkg2RMaGm0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l2_@i
!i10b 1
!s100 z[SW@G>Pi5^azTANVk2^V0
!s85 0
vIBUF_SSTL2_I_DCI
IiH158>n3@_f;zZRAiDd2`3
VRI91XHIQ_hFRBGP=`84=D2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l2_@i_@d@c@i
!i10b 1
!s100 jY_:OXbVmV>5]i1OT]oJ^1
!s85 0
vIBUF_SSTL2_II
ISVN>e?zPQzRA5zaUC<i080
Vj[W:W^OnlbXfz;`P5?LH]3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l2_@i@i
!i10b 1
!s100 2UgKaNcFazM`1G>>hmFcm0
!s85 0
vIBUF_SSTL2_II_DCI
ILD7S6KFMNSPeGa9V7aj?C3
VRSXHzE?OCD3fB_lHkSX@Y1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l2_@i@i_@d@c@i
!i10b 1
!s100 <7a94NYFB0UHg3TCgi5mV0
!s85 0
vIBUF_SSTL3_I
I?5=J<_>kcNN[ZeQ5;A>;g0
VgN5fzl4?0z]=Ll_1NfZ021
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l3_@i
!i10b 1
!s100 mNPGm@PJ8lFQH_H7YX[<[1
!s85 0
vIBUF_SSTL3_I_DCI
I]6<Fi2d[^3D^kdn6;Nd]l0
V=DNST@84[^[Bb>zMP=egm0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l3_@i_@d@c@i
!i10b 1
!s100 UPA0H]A0=DM7R`AA?Me720
!s85 0
vIBUF_SSTL3_II
IiKHGkP]mV7065m]NEn`5=3
V:N9A?24mLLZkahgFo1;Mo0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l3_@i@i
!i10b 1
!s100 A30QE^^7[[fM>N?FO<RHJ3
!s85 0
vIBUF_SSTL3_II_DCI
IG;LDnN<14=d41C8OKi=702
VQ=;bOglPGZKe=jNQVQkib1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l3_@i@i_@d@c@i
!i10b 1
!s100 VR:3F2L?@9oP9KQ[QDFo70
!s85 0
vIBUFDS
IA5HlnXCRYLZQcaCLCa^e31
V]DNANEFhKmXG@eJIHUS0_3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s
!i10b 1
!s100 h;k0fHAJa6O:oLVF[RB2U0
!s85 0
vIBUFDS_BLVDS_25
IcQB;S437XabR7=zW;>laA1
Vf=C6V1oC9ZYLD3@9[@N182
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_BLVDS_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_BLVDS_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@b@l@v@d@s_25
!i10b 1
!s100 FKGNRmTHZkEhf=dV^[Jcf2
!s85 0
vIBUFDS_DIFF_OUT
I0XIab9o>dGC8zo:9Vj_bm2
VA9W7@QfjWgkQ^ZBGJh2lk2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@d@i@f@f_@o@u@t
!i10b 1
!s100 `n_=DiE]Q>8JEI2_P;4TU0
!s85 0
vIBUFDS_DIFF_OUT_IBUFDISABLE
I49TA91Z4UA=EVn0e5AF]W0
V]a_YIlXoLVkC^?4V8>G`N0
R1
R9
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_IBUFDISABLE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_IBUFDISABLE.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@d@i@f@f_@o@u@t_@i@b@u@f@d@i@s@a@b@l@e
!i10b 1
!s100 I^330YiFKZhQZL[6KoY1z0
!s85 0
vIBUFDS_DIFF_OUT_INTERMDISABLE
I3>0anch:b65<8ceQJ7N0k1
VKzUiPMKdLdPUJlCMWI7Mz0
R1
R9
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_INTERMDISABLE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_INTERMDISABLE.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@d@i@f@f_@o@u@t_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 EA85I:HHY72>7AOkEFfCk1
!s85 0
vIBUFDS_DLY_ADJ
I<??4ahQPdTMoAM3QMk8`O0
V2aE_J8^g?NMRmmYGSJNP_0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DLY_ADJ.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DLY_ADJ.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@d@l@y_@a@d@j
!i10b 1
!s100 ^oH[gSWUd0`ZC?6U0iFH[2
!s85 0
vIBUFDS_GTE2
Ilk5MlTS1`6H^KIhYm8hMM2
V_lKo1_S67ZjmzHU9njk7I3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTE2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTE2.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@g@t@e2
!i10b 1
!s100 XIPE<KWH2A>UlK64_@cMZ3
!s85 0
vIBUFDS_GTHE1
IE6Z<:_^E^S<bOXni@[CJS1
VHC8<fL6GiWKdzoOjOlhec3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTHE1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTHE1.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@g@t@h@e1
!i10b 1
!s100 0Z8^9PVLLJZTLKS5ao3g23
!s85 0
vIBUFDS_GTXE1
IK>of@j90;3BT8`:H?2T:03
VN4f;;Q]oUgVh1n`nj?_jn2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTXE1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTXE1.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@g@t@x@e1
!i10b 1
!s100 L`SOhKHb53W^5lNhAfdWW0
!s85 0
vIBUFDS_IBUFDISABLE
I]F;]2@T`zDIU[BK?aV@aX3
Vl=<6:Le7iElP4So7?_MBG1
R1
R9
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_IBUFDISABLE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_IBUFDISABLE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@i@b@u@f@d@i@s@a@b@l@e
!i10b 1
!s100 Dl6Y1V8_lDnf0?HZ_9AP?0
!s85 0
vIBUFDS_INTERMDISABLE
I<a<cK>50kHazo`_0OjNhP0
V4@cHPVb29RWUSRQfTJhG71
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_INTERMDISABLE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_INTERMDISABLE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 lhb[Wl]X_3;BRT6_UH_D33
!s85 0
vIBUFDS_LDT_25
I07RnnCDVFH4BCn3D_cNh41
Vj1g3]KBD?Qn[ai=4A=6YD1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LDT_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LDT_25.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@d@t_25
!i10b 1
!s100 SnZ;;58B<12jb<]odh[FY0
!s85 0
vIBUFDS_LVDS_25
IRmAZ>cLNE`^JPCemc;`?Z2
VWN0HE1:H7K8>mR@SDY@R>2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s_25
!i10b 1
!s100 IF3Ub@mQ5mNLY7f`UM>CV0
!s85 0
vIBUFDS_LVDS_25_DCI
IC=_HkVFTWD=>F>gG=F5eC0
V[i`EVbk`nim]iSPoz=XTa1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25_DCI.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s_25_@d@c@i
!i10b 1
!s100 nzhIcMM`CO4zGS5CBgY3<0
!s85 0
vIBUFDS_LVDS_33
IJ?]fE`ETe15_3ZXjc1`PE2
V?]mcThcb:4nz_R0>R9[cW0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s_33
!i10b 1
!s100 G`<TzlXleg5a<=[JO8bja0
!s85 0
vIBUFDS_LVDS_33_DCI
IH=iEXd:ADk;cgiXL7TmR;3
V`HZEF5E88RO>`;06MK@bH0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33_DCI.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s_33_@d@c@i
!i10b 1
!s100 I2Yhh3`=f>SXR8@Ea1>n61
!s85 0
vIBUFDS_LVDSEXT_25
IIgN8Q@<R:Yed@T[cm@Sjl3
VSm9AbYzfbBnnhXHKOg;JN0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s@e@x@t_25
!i10b 1
!s100 ^N<6NWkFX]BzBiOKEfVN<1
!s85 0
vIBUFDS_LVDSEXT_25_DCI
IW6k>VE<VzeNGI9<4?43Rk2
VR4=9X^15OYnc3K>`SjKNZ3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25_DCI.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s@e@x@t_25_@d@c@i
!i10b 1
!s100 GI@:_>d69IncohdmG22^m0
!s85 0
vIBUFDS_LVDSEXT_33
I:fNkjKjRWgHYGCQVoTjgK3
VEcB84JTF6:17ce6cU5NZ93
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s@e@x@t_33
!i10b 1
!s100 a7R?mK>XNK@ddkn:c2kcW0
!s85 0
vIBUFDS_LVDSEXT_33_DCI
I1FiLNTgVJDIP^>87V_Hn62
V@jiaiIAO[CZV8:3J?Lgj]3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33_DCI.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s@e@x@t_33_@d@c@i
!i10b 1
!s100 1lC:Cd8afNjmB9o8U?Phb0
!s85 0
vIBUFDS_LVPECL_25
IYSYak66ATIedA@Q:VSnT10
V[PQ:oF_Z>IHVPP:lzhF9N0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@p@e@c@l_25
!i10b 1
!s100 GVln6Tk5Kz7SK^;TMA0AK1
!s85 0
vIBUFDS_LVPECL_33
I?1fn<Pc9ZUJ:Ig079V<@=3
V_K5?M1nOP2YAjUAk62c@^0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_33.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_33.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@p@e@c@l_33
!i10b 1
!s100 :ZnY1C8?imh_9UzY4Fg]?0
!s85 0
vIBUFDS_ULVDS_25
IL8CD8ZRdCEM?mgjDQch;i2
V:gYWHPW]SK?H0Jm:<dKPU1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_ULVDS_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_ULVDS_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@u@l@v@d@s_25
!i10b 1
!s100 _FC=gVdkdL`O3QG3aRS6@2
!s85 0
vIBUFG
I:GV1m0LS;IoU8KK[RaoIm2
V90iE[UYCG2h4kDZFnS_>M1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g
!i10b 1
!s100 >B0b;fJdZMR`70:jlb`L>3
!s85 0
vIBUFG_AGP
I]1eA[;Qdf3[3?gL1:nAkG3
V@:^V08ThC117RamAdeINI2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_AGP.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_AGP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@a@g@p
!i10b 1
!s100 =;e0ZQ1EdFg`ARJb`YjT60
!s85 0
vIBUFG_CTT
IFOH^_^]SeP>nWFZV_;`4;1
VJLd8SDo?<hVWFGI=K9]L:3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_CTT.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_CTT.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@c@t@t
!i10b 1
!s100 XS3:K<L]Gk1QP1n7L=0h]0
!s85 0
vIBUFG_GTL
I1oebZB?Q<4EL_`>BfgXIz2
VBPD7:;<3Mj3;ib=Y;91Qb1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@g@t@l
!i10b 1
!s100 Eli=om@Y;7e>CQQihaaGN3
!s85 0
vIBUFG_GTL_DCI
IRkYI]<khnWLaMYc=WZIXY0
Vl`X`6g0boh`6N=UCG7N;R0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@g@t@l_@d@c@i
!i10b 1
!s100 TDSn8F0]PHa3K?_YL3<2j3
!s85 0
vIBUFG_GTLP
IgZAc:@M4MfYZ?f]l@GQk@2
V8?LNbKlTFU9dAGQBYhWFS2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@g@t@l@p
!i10b 1
!s100 K_ZTbzC3TjZ9=g7dimV@52
!s85 0
vIBUFG_GTLP_DCI
ITi4cXPWzP<YQV<>c0KF7?1
Vl]hFaiWE<iOoK3dVBfOA@2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@g@t@l@p_@d@c@i
!i10b 1
!s100 RcmiOZ@>NX0Q9DCC48IjP0
!s85 0
vIBUFG_HSTL_I
InM<3@h^hMc7Qm=J:UOUZU2
V9VofgJ5c0WkeKQzJOP01c0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i
!i10b 1
!s100 >:?e3^6=_n<QfD`d65Bd71
!s85 0
vIBUFG_HSTL_I_18
IL<GCf3Qaklmc4XVchU1c63
VH>B_`YAKVCz_mi:[zgboJ1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i_18
!i10b 1
!s100 g8?Y;K562mhe9I2fS=GK?1
!s85 0
vIBUFG_HSTL_I_DCI
I6TXWVEVN<5VLh^=@RI[gG1
VjZz^gS890TS5a>eLDn2_k1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i_@d@c@i
!i10b 1
!s100 g;G_4S;TbCC?RR9aHbSSQ3
!s85 0
vIBUFG_HSTL_I_DCI_18
Ielmn<nU`<FkA9NdfN_gj00
VUKMTO;<NfNBB>gAiiO0mC0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i_@d@c@i_18
!i10b 1
!s100 dh3i5cc<8`:>V33GcVKI;3
!s85 0
vIBUFG_HSTL_II
I?885Dc1QS`B6f[=ZnbHU01
Vz>ZD0KcN>Hz`WFgieMMnS0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i
!i10b 1
!s100 aFH[QP52mg9@[>Gc4P4UJ0
!s85 0
vIBUFG_HSTL_II_18
IHW:K`4Y1;gcTCadGmD2=H2
V2:V?MZ4A5@H_RC^_P646?1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i_18
!i10b 1
!s100 64GS1NMZ6]jKj:PJS2gNo0
!s85 0
vIBUFG_HSTL_II_DCI
IfBZBmdi1:;E2EbLD:Ia1>1
Vo43_l_Phf?3`z9mB<iW7b0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i_@d@c@i
!i10b 1
!s100 YUg?`TonGQOLand0GaRFF2
!s85 0
vIBUFG_HSTL_II_DCI_18
IWg7>OIecj?dB6o@IABQ:`2
VKFi=FF6OB4Vnb^KK27MAg1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i_@d@c@i_18
!i10b 1
!s100 S=`T>SW0Kg_e8ZJSPElC;1
!s85 0
vIBUFG_HSTL_III
INkdc<0;eRmh9QXacni<nC0
V`R3HHIazFZFYA^9L6oNRc2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i@i
!i10b 1
!s100 c>XHHez;LP_n@0dJSC:gA2
!s85 0
vIBUFG_HSTL_III_18
IaG3:fd;?Rdz>l;jLXWS<a0
VS;_DT91]:RfMk`jNg=OFH1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i@i_18
!i10b 1
!s100 =87]m2hz?hk:iDLKVI0W32
!s85 0
vIBUFG_HSTL_III_DCI
IPSGlj0n<cMlSG]7dAhc@O1
VU]dBh>QY]P^?3o19YRWAT3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i@i_@d@c@i
!i10b 1
!s100 zC2T:0lTM5XaSbPfzV?Yb0
!s85 0
vIBUFG_HSTL_III_DCI_18
IiSMdJA<6m?:VbQUd^c5a43
V?VG^hnH]OX9cd5DXF6NH61
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i@i_@d@c@i_18
!i10b 1
!s100 ?eI;<BWj3Kzg9fXT;iH2k3
!s85 0
vIBUFG_HSTL_IV
IWdKTR;3kO_0M>8fKYY;W01
V@<M2ENi_KNA^n:5:lX^^=1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@v
!i10b 1
!s100 @fEbRilLn<`Bc98ZIIA163
!s85 0
vIBUFG_HSTL_IV_18
IZH2`hYRSK;RBLml5:aV?:0
VQBdHKP8gUWnf8I[?e<Rf:0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@v_18
!i10b 1
!s100 zSjPTkM^cD?9EWUZmRB;K1
!s85 0
vIBUFG_HSTL_IV_DCI
IRcLD9Wk1JFURn@bBl;cz;1
VQZPgzl8]fW]D4nLj]=0]i1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@v_@d@c@i
!i10b 1
!s100 bm2Y5>4zQMMK7hU7RBY;U2
!s85 0
vIBUFG_HSTL_IV_DCI_18
IO9lChSACmc=9lemCg54lS3
VjKRi]^CeiY9T`]zQ<5U3J2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@v_@d@c@i_18
!i10b 1
!s100 BffLX5nK1Mk;_b_`EbzCN2
!s85 0
vIBUFG_LVCMOS12
I:595?S1SIc^9eK_<0CCjS2
V:8L1JD6PZFGFW3XKe1<1M0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s12
!i10b 1
!s100 31d6odh;=6oW9N`8Hm1QE1
!s85 0
vIBUFG_LVCMOS15
I5FA9R9O@@ihfo>40Y_]]F3
Vc^PGAF7POXM<zFI<97AIZ0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS15.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s15
!i10b 1
!s100 KL]f?Clc?f@oBj:GjO9`e1
!s85 0
vIBUFG_LVCMOS18
IIdh;T:7Hg7z3C_HVhDi_Z0
VJh[=HEXS<=ckQ5;7aClG=0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s18
!i10b 1
!s100 U`J9P_XZ_=ZOP76aPOlMc3
!s85 0
vIBUFG_LVCMOS2
Ij^bdV`RHzOoQ0E^KKmKST0
V3M=13fTd0mUh:RHE;EkG^0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s2
!i10b 1
!s100 2`D^j>Q9=WbM0eDJNO3[E1
!s85 0
vIBUFG_LVCMOS25
IR[2VH>`i2Yi94fLg2]bfP2
VlhI9z5dZHE>Udm1>__hFQ1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s25
!i10b 1
!s100 meD28ER5@Vdlac7H5GjU=0
!s85 0
vIBUFG_LVCMOS33
I9Qjl0@;H_bm@SzN16^2G23
VYYU;_TL=Y^@bIMAG3bBaL2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS33.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s33
!i10b 1
!s100 LTASgI=0:U<NNzja;7S_n2
!s85 0
vIBUFG_LVDCI_15
IAJCT0fAM3?FJ@o_2=P2W@1
V<Y]_efDXT76_7QFY86Qn@2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_15.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_15
!i10b 1
!s100 RMcjGckgDNO:fM[KkP<Z`1
!s85 0
vIBUFG_LVDCI_18
IB4EN_lZKbbXPOD@V?6Tfm3
V7ncAROVATI<PNW>mcKW>W2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_18
!i10b 1
!s100 YK5Xonk^6cdY4Snd1bFWi3
!s85 0
vIBUFG_LVDCI_25
IXF;M>YP1[V[7G0IJJD1i33
VzmGaWBjZ=[f]FS8Dkco?I1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_25
!i10b 1
!s100 R5Cec@O:WFHfK0N?F5f4G0
!s85 0
vIBUFG_LVDCI_33
Iz?zm@eeH`Rjgda3MB=Uhk1
V4SkoAh:i<:^I3>5`>HIe:0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_33.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_33
!i10b 1
!s100 W9FMJzUSZc4];5^aW2UfA0
!s85 0
vIBUFG_LVDCI_DV2_15
I]K42=Ph5PE^EDib:f5]n12
Vc6_KCl;dE3WzNPXfNR@5`1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_15.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_@d@v2_15
!i10b 1
!s100 nVz<c88X?^7lN^1ldiPI>3
!s85 0
vIBUFG_LVDCI_DV2_18
IBGTC7CQU`6KDeUgIa0OV<1
Vec7B0ZQSEVM7he@_k@3Y;3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_@d@v2_18
!i10b 1
!s100 ^N8SR[@lHc`<3g=ESloDI0
!s85 0
vIBUFG_LVDCI_DV2_25
Ia5b]P9P8UZIPn_7GDjATm3
Vn```aRYed[0jU5hnF12oF3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_@d@v2_25
!i10b 1
!s100 OISQhL^i`ML]T?gH=18`S3
!s85 0
vIBUFG_LVDCI_DV2_33
IZUEo8BUmzlRA5CTO?E_`j2
VCK1eO9091AE5fV;:ePYjE3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_33.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_@d@v2_33
!i10b 1
!s100 Oe`a1@_EWE2mW0jaA^7Z53
!s85 0
vIBUFG_LVDS
IFf0f<hdfRO<YS[;geNc>W2
V]1>i4:VA07H3;U;9APMfd1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDS.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDS.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@s
!i10b 1
!s100 Ve1UIMz=E9;]h_I:T2=oM3
!s85 0
vIBUFG_LVPECL
I9aY7k3gG_ikYJzM3EKfOn2
V]IM_dI>B@]V[0S1^Iie5b2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVPECL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVPECL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@p@e@c@l
!i10b 1
!s100 iGZDbGO042RaE2E]oD?aG0
!s85 0
vIBUFG_LVTTL
I=LcO70C@@c2BDo^PPdT582
V??Enm:l4:7LVn5Sh@M[Kn3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVTTL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVTTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@t@t@l
!i10b 1
!s100 >GXRoB:58;?YBzJ:fVc1d2
!s85 0
vIBUFG_PCI33_3
I`44Yg>:^oZAM6bgYU?C0]0
Vi`f5>2mZFoz^Uf=PW`PO81
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i33_3
!i10b 1
!s100 I2:[8<j@?79DXZdKn:fb<1
!s85 0
vIBUFG_PCI33_5
Izgm<ZZCjRJ6<4Tccol2P<1
VYSDcEV_>o3b9dH3g1ACmC0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i33_5
!i10b 1
!s100 NBKTaf]>cV4Xa=8ejn9N50
!s85 0
vIBUFG_PCI66_3
IJYCBzK<91J^?TXQEZ=18]1
VTdheelbNnd`LE7R57W3@O0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI66_3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i66_3
!i10b 1
!s100 jVl^MVUg<d<BZbI[WiTiO2
!s85 0
vIBUFG_PCIX
IXQ:BIa;>MXmaM09d_8hE]3
V0VYo[oXAW^M4:VoG@Hho62
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i@x
!i10b 1
!s100 IfD`5ZK0VCT9_BVT6eK6Q0
!s85 0
vIBUFG_PCIX66_3
I8bRWG84z^`jVgdAQ8RBVi3
Vd?PD;E3?QGb82IF=Tm7n>3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX66_3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i@x66_3
!i10b 1
!s100 aKRgflm?P]2Q4L8>3bUY=0
!s85 0
vIBUFG_SSTL18_I
IgW=zXZglXJ`AJKIbB0ieS2
VD<MgK`=RIhJQ^R;fk[?XF3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l18_@i
!i10b 1
!s100 4Zki]SQF1OO8?:k`^;TUo2
!s85 0
vIBUFG_SSTL18_I_DCI
IoQAR0caz2z3FOaPJgzi<_0
VkBeG98amNPKQ^k;L5]U4I0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l18_@i_@d@c@i
!i10b 1
!s100 2zIIFB_SaNPzBlfGgFX4V2
!s85 0
vIBUFG_SSTL18_II
IN8mYT5@AHmX=3_SY:JH;12
V?X1IQSag6PO8Fj3CDQ8OI3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l18_@i@i
!i10b 1
!s100 461mYRbPE_DoWZ0ni9a<B3
!s85 0
vIBUFG_SSTL18_II_DCI
I]M_N5S`D_:ZIg7_K8CdUE2
V^CWj06C6jQ^9NX`1P^`@A0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l18_@i@i_@d@c@i
!i10b 1
!s100 jk6j]zkDU1KOH[n3A2gk<0
!s85 0
vIBUFG_SSTL2_I
INiZ:moRHnQ6P=YYc8A11Y0
Vaf24el2]a>FT1<E>V9fKT0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l2_@i
!i10b 1
!s100 b<a?@>NIQB_`E>lg^XnJ73
!s85 0
vIBUFG_SSTL2_I_DCI
I;T`h3=<GH^XU<<VebENP62
Vz0T_4VCAZnZ>H>Yc4G2@d3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l2_@i_@d@c@i
!i10b 1
!s100 <U`OF3O0GiPTzKZXVoMPl3
!s85 0
vIBUFG_SSTL2_II
ITN3diaRhHF?3jin]:l5ZJ2
VkbIQBAldO9Yki0kTzY<G@0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l2_@i@i
!i10b 1
!s100 V8U^V:GVMM:kKlF1D5JT81
!s85 0
vIBUFG_SSTL2_II_DCI
IzH;4AMbNGVWZJQ`Xc:RXc1
VCFW=@W5mH2W0L_jeISV?L3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l2_@i@i_@d@c@i
!i10b 1
!s100 REU;]=n>6O@nK<MRK5I9F0
!s85 0
vIBUFG_SSTL3_I
I;JQ0XVl0aHGgP2VJKA<l`0
VbEd9:hQ@AM8`Wf<IDGKb@1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l3_@i
!i10b 1
!s100 kmdk]W:CS07A_Y0XF1b2i1
!s85 0
vIBUFG_SSTL3_I_DCI
I[635k10THQ07k_fQ>d?<P3
VeJk2MRV81:BoennQ=Wz9L0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l3_@i_@d@c@i
!i10b 1
!s100 D]UVM@kFe5FQSJ@^9gTCj3
!s85 0
vIBUFG_SSTL3_II
Ia06HR<WK[UIB:89M^Oeh_0
V4^2[`4GL:_Ti0@<DU^Lg]0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l3_@i@i
!i10b 1
!s100 Rg[3OAY8lnnX<9bcSK8]U2
!s85 0
vIBUFG_SSTL3_II_DCI
Ih9HgPZXekGbM=1LFfJDPb0
Vb6RU6l`fI<8fINO@2JCZZ3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l3_@i@i_@d@c@i
!i10b 1
!s100 VncCF0TT>=]iTZd>VHi672
!s85 0
vIBUFGDS
I[8F_@glEX9d4DTAKOZ]RF0
Vn@fGL@E4^eA230V<O6LQk0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s
!i10b 1
!s100 NHG:[Oi319jN6bBU:V@]21
!s85 0
vIBUFGDS_BLVDS_25
I`mDJjM0?_8:_jjUei>R5Z1
V=3?oRc3[FGGcUhanQggM22
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_BLVDS_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_BLVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@b@l@v@d@s_25
!i10b 1
!s100 KM3VfjSJ?jC[WzI73=29`3
!s85 0
vIBUFGDS_DIFF_OUT
ISCZjT1Jjnm^0<_P>71Q2m0
VkME91c362ZlPbGGN950nh2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_DIFF_OUT.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_DIFF_OUT.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@d@i@f@f_@o@u@t
!i10b 1
!s100 U8n@8hVK]4j1ECTXVUZCR1
!s85 0
vIBUFGDS_LDT_25
IEU4aVhOlanQnVX;SaEoQb0
VgfeSW848o`n>hKedTCd0=1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LDT_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LDT_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@d@t_25
!i10b 1
!s100 GE=@CVJZDeJgY`imHRCJ12
!s85 0
vIBUFGDS_LVDS_25
I8lbFkWMkEk68G^`S1j_3D0
VbiA<iV`fYcm?TY;nMfYge2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s_25
!i10b 1
!s100 Gln<=oD9Oge0@8M4=Ja@@0
!s85 0
vIBUFGDS_LVDS_25_DCI
IM]gEJ`5Se[NP[0zo[M5>@3
VXAdmFZgMm[dh>fe>PS@[I2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s_25_@d@c@i
!i10b 1
!s100 6:EgRWLLN^0>:QWWln2PA2
!s85 0
vIBUFGDS_LVDS_33
I8VMFX6aQ>W@K^d>>1zG?N1
V8K_W6L<ONZ[VYdUENFFiZ3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s_33
!i10b 1
!s100 UiOiMWNA>PJBODRQDCHW;0
!s85 0
vIBUFGDS_LVDS_33_DCI
I5dC8icTe5E>_<ldeOAaJ[1
VZRO??YfWFd^8Qg<zUhMnM2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s_33_@d@c@i
!i10b 1
!s100 cG]BcA]<U6IR@YDD69XME2
!s85 0
vIBUFGDS_LVDSEXT_25
Ig=I1e<4cAz4h8zHG;@8a93
VEcN]V>d@6MaNbQ]eogU:e1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s@e@x@t_25
!i10b 1
!s100 :N0DJ^2K8QP^3k48:0_8o3
!s85 0
vIBUFGDS_LVDSEXT_25_DCI
IdmIdZmm>RZ<RJaZF]3gS<0
V5A[iA8[Fm@ZZ?jI[^:T6:0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s@e@x@t_25_@d@c@i
!i10b 1
!s100 @;`?d[AfDVedF>R>Hl7Nz1
!s85 0
vIBUFGDS_LVDSEXT_33
IeX2Ql:9HTCd:Yg<g;R1Bl2
VMTh5O:oHRCbU5LlZU2fY10
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s@e@x@t_33
!i10b 1
!s100 NmPNVSR;1RB;MaMcWSP1M2
!s85 0
vIBUFGDS_LVDSEXT_33_DCI
I<IV0S:l2zn4Mn<BNZNm873
Vo[b::Y@9nh7>WUDRzYUM]2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s@e@x@t_33_@d@c@i
!i10b 1
!s100 X94b43gUDQbZzh]3dooBl3
!s85 0
vIBUFGDS_LVPECL_25
I?[9L8g8Mc<a];7XlcCmgO1
V:<H6>3SI=8zg03[74BWcc3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@p@e@c@l_25
!i10b 1
!s100 gMGT6ze6fNWa77d^O:TDX1
!s85 0
vIBUFGDS_LVPECL_33
IYX0M^S]^[MO7LY<C`CAfP0
VH0Qod^BXF[FG4DES@?hHo3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_33.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@p@e@c@l_33
!i10b 1
!s100 H4mBN^FU<5`?iMNCcTcP@2
!s85 0
vIBUFGDS_ULVDS_25
IbDMX<F<2A][b^LVC9Hzz=1
VYDF4:Z9_ozD<Hm`G0YM7N2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_ULVDS_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_ULVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@u@l@v@d@s_25
!i10b 1
!s100 RkJPKBTN2@;KiOkHi7o[Z3
!s85 0
vICAP_SPARTAN3A
Iic[I?[eoXzT5E2nmBe7[V3
V2>R]eNbW;CFc1DRgbG6Y52
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN3A.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN3A.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 ;7zi2Yh;TkDV1?f9>1KFL1
!s85 0
vICAP_SPARTAN6
I>z:<]05>Wj;fW8PWJPm^=1
VXa>?`:?aG:i2YMR9h0;Iz3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN6.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@s@p@a@r@t@a@n6
!i10b 1
!s100 JIMz?=4]hkIiG`8E=`0UT2
!s85 0
vICAP_VIRTEX4
I5:[kPBfJdhi4bbd0dZ1Tg3
V8b:>7[[W?X@^^hIKJc8hL2
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX4.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@v@i@r@t@e@x4
!i10b 1
!s100 8I^C9<liQAOn2gf;<KHoK0
!s85 0
vICAP_VIRTEX5
I`R:a>h:K;cI]BD7@kY32a0
V[Zzz>0FOi]OBh2F^oKGUW3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX5.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@v@i@r@t@e@x5
!i10b 1
!s100 T0SPGWHYmMH[FS;14f3`S2
!s85 0
vICAP_VIRTEX6
II212>:;b]W9O^CJ[<?Sdi1
V`Oi>jo`W;C7e:6k>PFic40
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX6.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@v@i@r@t@e@x6
!i10b 1
!s100 jz<73n5kj9nMl3VnIhgJ71
!s85 0
vICAPE2
IzkA3IJcR7Xe;l=6NJfmUW2
V2>WI6AmazIL1khdVW^2hG2
R1
R9
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAPE2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAPE2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p@e2
!i10b 1
!s100 j]]PR]9MG0?docKCHR1>O2
!s85 0
vice_iserdese1_vlog
IWA^:@2fD4gZfSeQEXR:Az2
VaeF9Z92PkNZcNa1h<8f4m1
R1
R2
R10
R11
L0 1525
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 <DglhJ<bdZ`eSz>n[05=Y0
!s85 0
vIDDR
IeOz=2J6EhWLld^[[8=M<a3
VocZN2YNGAii]oH]]>@dkY3
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDDR.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDDR.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@d@d@r
!i10b 1
!s100 ^XoKo27V8zz;MK=QggIQJ3
!s85 0
vIDDR2
I@j7dVNndP1kjX;0il]@H@0
Vdl]JLB<C6A^ROJ>?_D;nU2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDDR2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDDR2.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@d@d@r2
!i10b 1
!s100 VBg<ATV=OK:Nf9YPYl8Fe1
!s85 0
vIDDR_2CLK
I<efldb3Rn=5]AMa:iXIL@1
VmDSNJ3`Xfa6n]NhY:0EFd1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDDR_2CLK.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDDR_2CLK.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@d@d@r_2@c@l@k
!i10b 1
!s100 2oI[[@]I^hGg]P`Q32lLZ1
!s85 0
vIDELAY
IXe;f_ca[jL:7CXlVGcDh[3
V3TM3lAbhQ7jCGdJd1bg180
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDELAY.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDELAY.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@d@e@l@a@y
!i10b 1
!s100 I70bEXG>7e0^?:4FAknCk2
!s85 0
vIDELAYCTRL
IDeJ:^:;4]]nTGQ96e1HDa3
VKA>j2U52UicYPnoIlLZ9T2
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDELAYCTRL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDELAYCTRL.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@d@e@l@a@y@c@t@r@l
!i10b 1
!s100 XXBGd1B_2dil19Q5jJ80f1
!s85 0
vIDELAYE2
I?L:`zP@koYO:YYgE1h4bS3
V@A[F??0UZLSmcZ6jag^Xl0
R1
R9
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDELAYE2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDELAYE2.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@d@e@l@a@y@e2
!i10b 1
!s100 JVIS;mYl=_hZS8UO_274E3
!s85 0
vIDELAYE2_FINEDELAY
Ij3bK4L5Sa`<1nR9YRflHI1
VmI?IZTam?0ldCC:nFAjf]1
R1
R9
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDELAYE2_FINEDELAY.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDELAYE2_FINEDELAY.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@i@d@e@l@a@y@e2_@f@i@n@e@d@e@l@a@y
!i10b 1
!s100 gbiBc8n7A2;j?mO94@FRT1
!s85 0
vIFDDRCPE
IoRdV8@RHlg8WQDXH?kiIV1
VTgnMf0bFFUzRLgcL]D>D80
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IFDDRCPE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IFDDRCPE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@i@f@d@d@r@c@p@e
!i10b 1
!s100 :aXQMEGok<>aVaa2<8]zD0
!s85 0
vIFDDRRSE
I5dda:YZ<X;[33Q8=SgaCV1
VB3dj850iGOYG1M@b5aHzh2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IFDDRRSE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IFDDRRSE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@i@f@d@d@r@r@s@e
!i10b 1
!s100 eWjVg?jkF=Dci1VZnJo:;1
!s85 0
vIN_FIFO
IPMgnVVSRI1hgj?]@2k4[H1
ViYY_KIT98abMP69n7fbZ_0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IN_FIFO.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IN_FIFO.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@n_@f@i@f@o
!i10b 1
!s100 `_ch100]TbjPD>P@G8nPn2
!s85 0
vINV
Igef4oEI:f7X75Za<WK]053
VWY0kHb=SdI;LjkVmE@oEW2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\INV.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\INV.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@n@v
!i10b 1
!s100 <>HI0Iz=G2zHPVN]HL;MK3
!s85 0
vIOBUF
I9hVehgjXGR:FoU9<i^EHj3
VDL7nK;Hz;gbe5jV<A<fTl2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f
!i10b 1
!s100 <hC4^Rkf;EAP@OD3RG9C50
!s85 0
vIOBUF_AGP
ICcJ8:WLb<<NgNN;CV1GC73
Vi]]dg=<5H<]`5zWzdCY=Q2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_AGP.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_AGP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@a@g@p
!i10b 1
!s100 C5heK7kD3hVVD5LH4G_f13
!s85 0
vIOBUF_CTT
IIHPSBooc3oTi[SjCfA=@I2
VCENU>o[8fbWY?LagSN<cR2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_CTT.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_CTT.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@c@t@t
!i10b 1
!s100 31:ahY]L>Zan;H=aSVA?L2
!s85 0
vIOBUF_DCIEN
IP<S@KTX=@?7@RchHCUK810
V87S_0nOe37:S5W9aNJ`>o1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_DCIEN.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_DCIEN.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@d@c@i@e@n
!i10b 1
!s100 1W53iKBg@RD;D<GBcoSkT0
!s85 0
vIOBUF_F_12
IB[Vj6D57UbDD?9PBQ=DbB3
VibkAFFfzJ;HLB=HZ4DPX93
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_12
!i10b 1
!s100 4[Rn@?M=AX>HWfo@zCXcG1
!s85 0
vIOBUF_F_16
Ie3>@IAjn?MU2RS6i@hLJc2
Vk`FUKJ2IRM?jSW@0z1Z7I1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_16
!i10b 1
!s100 m1I:jH9YM4`z3Pl[e1=Lb0
!s85 0
vIOBUF_F_2
IND<U85FDH7b0PLD2`65Ii3
V@QZcMDimLie^0LL]:V1Ri0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_2
!i10b 1
!s100 0>W5g3O8:AANjAD:ZGXco2
!s85 0
vIOBUF_F_24
IGSFY<[<@j>@6KoiliLCDd3
VE=H^d`5QOQH[m6f[0?Vi<1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_24.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_24
!i10b 1
!s100 ehNKUS5:9W4<[]Q;UCMjH1
!s85 0
vIOBUF_F_4
ICN49oEGYElUNbb4?63h]G0
V[3STFN]c3nPPaY<4Fz0b[0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_4
!i10b 1
!s100 ]OI7?G25VJ0>_W8aTI[Oi2
!s85 0
vIOBUF_F_6
IAk;kKPVKXbW9Z8MPl4d0e2
V6f[oF@bPd3281<i4TVUmR1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_6
!i10b 1
!s100 MiID[J_40Q@d2TR1DYEli2
!s85 0
vIOBUF_F_8
I>d18P5hAc0FcB`7;a2k3z2
VTlY1Sm?1_m^3465078m;71
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_8
!i10b 1
!s100 mZEBkRLX5E45F=WkMD8^92
!s85 0
vIOBUF_GTL
I0SN3]0DhW8eQf@FO_DS^Y3
V4_c?oZL]Vd@Qljg78Lj`o0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@g@t@l
!i10b 1
!s100 [3dDU[5[T50W7fcG`m_hb3
!s85 0
vIOBUF_GTL_DCI
Ie:OOcBb>cL[:U1?NnGJ3M1
VHmb@EWc`0?_J0hSiQ2b>a3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@g@t@l_@d@c@i
!i10b 1
!s100 zB;O>U1Z8AYh7NLXZzUFd0
!s85 0
vIOBUF_GTLP
Il^gl2^^fQ;ozf<aJ<Scni1
VGonLQjSDJ]L3U3Ufn`]C@1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@g@t@l@p
!i10b 1
!s100 0D4MSCJh[dHNNIbCIO:2R2
!s85 0
vIOBUF_GTLP_DCI
IM>zXMVg^EA0@0:dLF`0mg3
V<>O0e6mTTI5:2kGR^R0Wf1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@g@t@l@p_@d@c@i
!i10b 1
!s100 88mM<>`@?93EBk[SIfKeT3
!s85 0
vIOBUF_HSTL_I
I4XO4Y6D[U3`BUho;^Z24z0
V<ZPSdj2Q?hK2cKOkHGDk50
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i
!i10b 1
!s100 PcG@g`_NWj2@<4PEA[GHA3
!s85 0
vIOBUF_HSTL_I_18
I9gQ4XGFT_Z96LK^lO[MX;0
V>[WzQhnkoSKj=Z>zaM^QE1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i_18
!i10b 1
!s100 `@Xd8g3dzf<9IIWB4`0Wi1
!s85 0
vIOBUF_HSTL_II
ISfBiW6jXg;92da81c^b=I3
VJHEobgFYTZg[RE>nPlG?V3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i
!i10b 1
!s100 I^2dJ6O65AOz_<7D`EQe63
!s85 0
vIOBUF_HSTL_II_18
IDRHkSY:P?^Da@F0oI[SRF3
VU^`8:>>@X;Q2L3K447XUg1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i_18
!i10b 1
!s100 ?0E8nD2755Elj_fH3QEB82
!s85 0
vIOBUF_HSTL_II_DCI
IJ2EKP2FJG>LF2;=14T<RB1
V9N6T6B?5MljSc2cJ1[DH^0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i_@d@c@i
!i10b 1
!s100 UQR?3KiV4OU?0nlVgY1nR3
!s85 0
vIOBUF_HSTL_II_DCI_18
IV;?`n<^G6[V=XZjFIZdj@0
VI5[Eh5>6ADZl8[bc_63Oi1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i_@d@c@i_18
!i10b 1
!s100 b7o><Nm0L5>Dad2CgP[Ib0
!s85 0
vIOBUF_HSTL_III
IL?elFbfEQzGY6HRN832]G0
Vc]M0gF[[>zdWH4O;I6fG40
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i@i
!i10b 1
!s100 [=lk0gn=T6zg_8R4=]?7]1
!s85 0
vIOBUF_HSTL_III_18
I_DiM]hVPKhY:<[W0JTKM>3
VD3V;`Z8i1:4l5M64Qji>a1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i@i_18
!i10b 1
!s100 d3>2I>cc9AF7nNj:QEQ1n3
!s85 0
vIOBUF_HSTL_IV
IIEDam:]f7>dhmalzNV4PP2
V5_eYYB[`47cf2d_8]C`bV3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@v
!i10b 1
!s100 ?ZQm8BWO9;W:N9JkKfQEX1
!s85 0
vIOBUF_HSTL_IV_18
IJCP`NSXH4ZTQ28Fd?MXnH1
V;P]=47^OdhS7gNFhbzAMZ2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@v_18
!i10b 1
!s100 WN8@:4@b]L9YcQaRbJGM52
!s85 0
vIOBUF_HSTL_IV_DCI
I6dMdIINf>TF;fESznn8cM0
V>g1UA6I^FGDjJGSNgDodo3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@v_@d@c@i
!i10b 1
!s100 <YXU7QMCj]aS@0O2NKD6@2
!s85 0
vIOBUF_HSTL_IV_DCI_18
IMecT]TJK4C:jYVAl^^fO81
VX_35UO7hE]B0Qd:LJAA731
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@v_@d@c@i_18
!i10b 1
!s100 gF1UWT=dXdj?h[d=MLWB[3
!s85 0
vIOBUF_INTERMDISABLE
Ie;UVf[kWZOX^<dZAXaPU>2
VOSW]WPQL=ikC?1[@SLnS<3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_INTERMDISABLE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_INTERMDISABLE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 NZ@@N^zA[;g<>YN9TGz1D0
!s85 0
vIOBUF_LVCMOS12
IecfBBz;_GRQ:iHI7dAf`e3
VA`V[VFN@8eN^dJo@k1>hO0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12
!i10b 1
!s100 b2D84e?RcARHRBG@9P7_W3
!s85 0
vIOBUF_LVCMOS12_F_2
IAdK^DAz05M]]fKIi6Pj2Y0
Vj4i_@Aa^8KCI1]b3a]R<;0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@f_2
!i10b 1
!s100 ?WF0o>_8;U7DMmohlN2YX0
!s85 0
vIOBUF_LVCMOS12_F_4
I]fChOkM^d=0@g^mQdo7Ue1
V]8G^@@UUd9:YPI405EWbQ0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@f_4
!i10b 1
!s100 CadkBO@4K>zRm=VU6B<fj2
!s85 0
vIOBUF_LVCMOS12_F_6
IFbek814VYK0>]Rm[cA<8K0
VA;5<5FoEK:9V1M2>hARSf0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@f_6
!i10b 1
!s100 ZHcS?1TzQS`1BO6]Yjb:c1
!s85 0
vIOBUF_LVCMOS12_F_8
I;99;?<a=oJ>5]KO]SGPUV0
VUlBJN8UKFROhW17?B4Hk01
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@f_8
!i10b 1
!s100 ^8PKQe7A2f;F_CE;O276b0
!s85 0
vIOBUF_LVCMOS12_S_2
IUOB0]hUH]?iP9@H26T<LL1
VURZFFA^U<aQ]Q`Q[bBJ4i2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@s_2
!i10b 1
!s100 FGO?7?]mBUKaW?<W?YOUg0
!s85 0
vIOBUF_LVCMOS12_S_4
I^OmUZL?_a?Qja0mzfPMKI0
VJSn_DhFZD^Oaj<38cz<<k3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@s_4
!i10b 1
!s100 oj?WmN7o4iQMSHTl9kZJm2
!s85 0
vIOBUF_LVCMOS12_S_6
IQT?mFmXkRlZP=kLAdobWj2
VnZ7[R4[;LdH`:aTA^VYBI1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@s_6
!i10b 1
!s100 NOgXH?C7Hh;<jLT9U0fBo2
!s85 0
vIOBUF_LVCMOS12_S_8
IlQkI5O8b0?j:c^bT40d9Z3
VoS`X:?d5dk5n5cD6HN51c3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@s_8
!i10b 1
!s100 Ri@0;8D9UUa`G_2jV8alJ3
!s85 0
vIOBUF_LVCMOS15
IPO?i1Se>JAmM6l4mV;zFn3
VGzfCRnIz8W7mScjGn1mPR2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15
!i10b 1
!s100 A^i6Um;T2`<hR`<KcLD8Q3
!s85 0
vIOBUF_LVCMOS15_F_12
I0Ge2ATLL1_X_OFF]lKg:=3
Vb@aoSM@PAa2]4bE?6@:W43
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_12
!i10b 1
!s100 _f1MgSX1DFdA^>IgF[MZF3
!s85 0
vIOBUF_LVCMOS15_F_16
IOXXQDh31ZSMgdL?T3fmC73
Vm>zk=iPE_1ga68:OZA0Q81
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_16
!i10b 1
!s100 A:<AXOLJ0H9>6e:GZKaS42
!s85 0
vIOBUF_LVCMOS15_F_2
IO;hMI<0HOIzON`hZUIR:k2
V13i?mCXNnY[Pm:23]he1g3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_2
!i10b 1
!s100 KIA6ioPmI`9:YC[imNabj2
!s85 0
vIOBUF_LVCMOS15_F_4
I?OX5@Ld=T4DFcAPkeSUi?1
V];APUgNm^I4OZDEocBk^o0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_4
!i10b 1
!s100 =7DzgicoA2HcAlN^9IH?o0
!s85 0
vIOBUF_LVCMOS15_F_6
In2;8WJhlnm8e^OZ3CR>F]0
V>mjaJdNK2=Q[UDaQT0f`F0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_6
!i10b 1
!s100 L]6H8bKK:NjiWIoiSa]F41
!s85 0
vIOBUF_LVCMOS15_F_8
Ij?LOGlMoiU@YK81bPO_DS3
V9o`2e=j:?[VCHo;8C>[do3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_8
!i10b 1
!s100 X3V9Nd7A@kAmL_lM4JQDE2
!s85 0
vIOBUF_LVCMOS15_S_12
I4n7@@9HXY;gXNafC0cIBe2
V5d8H;<`?6N[;1;[hmH>C>2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_12
!i10b 1
!s100 XhCDGbZOa^35ad4XZb8^R3
!s85 0
vIOBUF_LVCMOS15_S_16
I:=jFNAZnLF[4KDMUc8WzB1
VO@ThUbTdGHN@@[7bg@fjU1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_16
!i10b 1
!s100 o9aYL8QY1KaNMnKoz71Wj1
!s85 0
vIOBUF_LVCMOS15_S_2
Iklbf=5IRDkH[K:NiQaEN80
VS5=`NJ4>gfKzTB3<6@`NP2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_2
!i10b 1
!s100 KjTCj2`iXU3nNYNF`eC]N1
!s85 0
vIOBUF_LVCMOS15_S_4
I;7?[Afam2j71f56291>eN0
V7d7Xag4O<VE@8Rz>YD=?31
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_4
!i10b 1
!s100 nXTDdKzmH]6YPk4mGadSC1
!s85 0
vIOBUF_LVCMOS15_S_6
ISfZFzn[5UM[`SfOTg<RLY3
VOGknKD1]b2fCD^0jLRLi32
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_6
!i10b 1
!s100 `kjKL=>D=dcPmD1_iR1gl3
!s85 0
vIOBUF_LVCMOS15_S_8
IIIECL7Rb4><K1S_L2Tah_1
Vn;1GnMP5iG41`_K5E=Fez2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_8
!i10b 1
!s100 [:[I<XTn<[k49QC9UN6T23
!s85 0
vIOBUF_LVCMOS18
IkNRLiBg]@O>O=WKa@VZmk1
VG[`Zk:<CS?f]TUa73SSET3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18
!i10b 1
!s100 QA]I;6kB:2EC>oN5FRE;i1
!s85 0
vIOBUF_LVCMOS18_F_12
Ig_@zn:V9WFA=bJ8@z^1KQ1
VOAhPa@[nUQ`59^Oh@Ji8O2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_12
!i10b 1
!s100 W`74hkbemB?4GcKck<^B72
!s85 0
vIOBUF_LVCMOS18_F_16
IU_7M=KB[3V_fF4UE_Va6E2
V9ad5T2ONT1>RiJA:WCE;J3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_16
!i10b 1
!s100 8Lmg7a9Neg2fC3_fl]_HE0
!s85 0
vIOBUF_LVCMOS18_F_2
IF85kFnjO16Q>53H=og[9A2
V5RYE<QU^D6dAS<<SQanNk1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_2
!i10b 1
!s100 XW7kZ^az3M@2]6Z@B=Q5f1
!s85 0
vIOBUF_LVCMOS18_F_4
IjFVmTbL4MSb>]MM1971Qz0
VD__PE7fA[]7`D>1Bj76LT1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_4
!i10b 1
!s100 8?okO_3z6I6QE8`fJVfRH1
!s85 0
vIOBUF_LVCMOS18_F_6
IFj@He@QiWaL3_U_hYQ@>61
Vzeak5UfDja0go=2d9;j7Y1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_6
!i10b 1
!s100 3Z5NoF5@DgVajzHSR?>@>3
!s85 0
vIOBUF_LVCMOS18_F_8
IA<c>OYOB7H<MOl5^hbF^02
V0ITIVHz[e_]4E^jM9gm;[0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_8
!i10b 1
!s100 hG[Q[N:TkdTHa?[cjlgA_0
!s85 0
vIOBUF_LVCMOS18_S_12
IDofzH4:_eTb<@m0zDhH4F1
Vdf;V_^SdES8i^FTcWDXQC3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_12
!i10b 1
!s100 n@Yc`MZOd>b6`okB_g=YM0
!s85 0
vIOBUF_LVCMOS18_S_16
ISe8o^BJTdf2z14]L1lhoZ2
VXOHf0[U6Z^1;@[?9>al4:0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_16
!i10b 1
!s100 1L[66ZYaTaJN3^G@N15d]2
!s85 0
vIOBUF_LVCMOS18_S_2
I4MllPenY>a59DEo]GjEKZ0
V9ez1cCIAAcL^2CiOieZJR3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_2
!i10b 1
!s100 SDNe?hgf4BUKh93Qi]LM43
!s85 0
vIOBUF_LVCMOS18_S_4
IG]`7Q<]h=I1`VQjJFQCRO3
V9YWSjFGA5aAh_QchCE=<`1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_4
!i10b 1
!s100 k_<9:5N1NG4cPeXhV=HYo1
!s85 0
vIOBUF_LVCMOS18_S_6
I=5jiJBQ^]>C>g7=H>Cn>22
V@@<TiV1LS^MQ2QCeBnAU90
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_6
!i10b 1
!s100 iRlG1NKOlGzL=iTk<UYGL0
!s85 0
vIOBUF_LVCMOS18_S_8
Ia1G1j73USSC91KZhMJ2VR3
V82m29j06eXI`@^0mXO:mc3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_8
!i10b 1
!s100 J[dH>QgBCY_o`eX]hd9z^2
!s85 0
vIOBUF_LVCMOS2
If2`Lz7z7GWjcAZ@PFMNF;0
VzT=F<NHAGg2`R:<oc3XV`0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s2
!i10b 1
!s100 lQWj@[SijoNmhk9]9C01F3
!s85 0
vIOBUF_LVCMOS25
IP7B9OiNjGFS=PnFNM>@io3
V[Y2k3[b1AO[ncHIJK6IJi3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25
!i10b 1
!s100 YakPS_[Dc]mJ1Az[;QlnD1
!s85 0
vIOBUF_LVCMOS25_F_12
Ih6hYeW5b>S2o6UiZW6I_b2
VbAX2D>c4A7Tm2@z^GWbBj2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_12
!i10b 1
!s100 PYVl5kn_f9]l_3]H[_ohn0
!s85 0
vIOBUF_LVCMOS25_F_16
IP[I2Fbl?;QgUZm5[f<hfi1
V9A2m?8N4WFSm4IHC3egE43
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_16
!i10b 1
!s100 kEU`TY692VELTJ=m5=T:n1
!s85 0
vIOBUF_LVCMOS25_F_2
IU<V@a8^TJUCPR@D_K5>z[1
VjT1XakBh1GaA2z;fWCX;_3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_2
!i10b 1
!s100 9GO:WWDcHLRVdl5m6_Uj21
!s85 0
vIOBUF_LVCMOS25_F_24
IMD[`;enAj@<6`1G:deh>A1
V7;kQk=?gf^nZeIQ>6PIdP0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_24.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_24
!i10b 1
!s100 HhoJ8HOdLm[5bM0b4MjW11
!s85 0
vIOBUF_LVCMOS25_F_4
IKR6ePOXI68S6[Ke<nQ:Nd2
VH`g:=RkRGl`J8@Dn9Z>W<3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_4
!i10b 1
!s100 VSka9PShT`QBThN?m1mL43
!s85 0
vIOBUF_LVCMOS25_F_6
I1@TESoI<Rn4cSF7okdT3=1
V]AoToF267RPP0n`>2?z4U1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_6
!i10b 1
!s100 jNa3;0GfJFa_=ecCVBze12
!s85 0
vIOBUF_LVCMOS25_F_8
ITJg:]`[_5Pca=cAe4NHTB1
VBieEB4T7hncNd1]oz?XNo1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_8
!i10b 1
!s100 l6hGOAhM<a`Hb_J4ck90k2
!s85 0
vIOBUF_LVCMOS25_S_12
I2eUI4=BoCRdQ?<H>I4P]n2
VCTBkcmRT4b3UT<dWAc>aV2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_12
!i10b 1
!s100 >TE:<?]XmSSL^KmXkZz5l0
!s85 0
vIOBUF_LVCMOS25_S_16
I1BW8Vkh5MA>IboD1C?ZG02
Vika]2`J6DU=VlGzoMd;iB2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_16
!i10b 1
!s100 ;<Qa7l;6U=H@4hW`1D8iF0
!s85 0
vIOBUF_LVCMOS25_S_2
I5d8LzQPbjhCamT7Rjc4oB1
Vo42U;9IW49M;6okjP_aCf2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_2
!i10b 1
!s100 EPz5=>GfF3hj;MAicHH7S1
!s85 0
vIOBUF_LVCMOS25_S_24
IO>n6zP20c4^QzifnNzmJe1
VVZ99R8I>j<QGG=k>3lzQ61
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_24.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_24
!i10b 1
!s100 ;;HCY4_8V9BAVRCbWDXF_2
!s85 0
vIOBUF_LVCMOS25_S_4
I>fhbUUbIP>S5XgRdiAUiZ0
VIWGijoAOUZ<MnOcHZ_3]S3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_4
!i10b 1
!s100 Ig^70mmnQ2j4X_m`>OB:60
!s85 0
vIOBUF_LVCMOS25_S_6
IhG22AI;B<Q1kod0:V0M853
VV7CJDI_UYzXTKTeY1c[:62
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_6
!i10b 1
!s100 g6z[W0DIFfoX0D4WS1VM92
!s85 0
vIOBUF_LVCMOS25_S_8
IZRn:dRUD7Na;?CB4AZ9@21
VcMXA5cKbACLV`gKiEbM;@0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_8
!i10b 1
!s100 ;H[>hn;J@f<aoI`o3WX=f2
!s85 0
vIOBUF_LVCMOS33
I@S5VLGIV5>I]b[QKW8RU91
VFekle9SJ68<SP3Mc3MhNz0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33
!i10b 1
!s100 ^MgH<LZZ?ZKMDz1M5B]QU3
!s85 0
vIOBUF_LVCMOS33_F_12
IzjjfiF]IaMDQKBj:ChSQJ3
VCY^HG5C8PIM]1PKLe[Ai32
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_12
!i10b 1
!s100 fdR6e2nHmJ5W05c7iZ]l71
!s85 0
vIOBUF_LVCMOS33_F_16
I:8YLT6?R8WK[=@3DVk2OP0
VT:8Xf@<TMW@T3o`FkII;A3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_16
!i10b 1
!s100 B]1dFP?TYg8Sghn6Kj]Q_3
!s85 0
vIOBUF_LVCMOS33_F_2
IDEnm:a^gRC?Z__n4a2LL_3
V=Qi2KghUjmc:8h8CJ;j<^3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_2
!i10b 1
!s100 hcLiQ]:;fYNZXF;_Dc6>N1
!s85 0
vIOBUF_LVCMOS33_F_24
I3KF0l2zdBLllGl7mPFQIl3
V4[Jg@;n@b[BR3iM==R4om2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_24.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_24
!i10b 1
!s100 j9jD2840W6b?C?J3mP@Sn3
!s85 0
vIOBUF_LVCMOS33_F_4
IQG05MA@ORRjBMUR>M]ReL1
V=T?@Ym2nam3IQi5OX73[72
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_4
!i10b 1
!s100 9]banNz0B^JQ62=QzA3j_1
!s85 0
vIOBUF_LVCMOS33_F_6
I7[ffKcF_fS3fQ9DeKfXDB3
VfH8BL]am7Dlb26z08?Ubb1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_6
!i10b 1
!s100 fQ`=VYV91_^m8Y>b7I>1O1
!s85 0
vIOBUF_LVCMOS33_F_8
Ic0L3GMH>Sf@4Y@L5m<U>P0
VO^NSGPf1F83mA2e<L=gTY2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_8
!i10b 1
!s100 nFMU7QoEPX4doZk5`bK?N3
!s85 0
vIOBUF_LVCMOS33_S_12
I5SUITD=l6Oel9PEiWGF:e2
V<=hK8<3eHn<j78eGHNAe:1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_12
!i10b 1
!s100 Ho]QanoJM<J8G`]_m<?A43
!s85 0
vIOBUF_LVCMOS33_S_16
IBoPHO71W4hFS0d8MKJ05E2
VNg<TH1LBdRGj9TAL2VA663
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_16
!i10b 1
!s100 5:_N_@Rd2MiSBDFM>;gzI0
!s85 0
vIOBUF_LVCMOS33_S_2
I=?26?F9LD4^AN078oBezl2
VMoGVmSzN?b7@F]NbTBSDM3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_2
!i10b 1
!s100 kWO;MXoU^Yc1Q90XT_eYE3
!s85 0
vIOBUF_LVCMOS33_S_24
IJSAScIeb4cHBHRSe?if;[3
VIZR18zToV>8175F4@iXX@1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_24.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_24
!i10b 1
!s100 ioId2fGzI8_e2^X40R_S33
!s85 0
vIOBUF_LVCMOS33_S_4
IDB5dk5]FVH^Zh?RTFdBz33
Veo@o=cmDTF74<C=`1?]gO3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_4
!i10b 1
!s100 ]=>>_iJLGag;LGVY]FFa;2
!s85 0
vIOBUF_LVCMOS33_S_6
I`ShcjCPzbHj:F:bBhYd`k0
VfE>8n?6<^hXOK<3ocCSYW3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_6
!i10b 1
!s100 Z^SgXGmU_n0YCcaYoESRL3
!s85 0
vIOBUF_LVCMOS33_S_8
IUVma;9eB9>ndI9Q3Q7o5V2
V7QdAdQhCPJEf=mG<Hb7E40
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_8
!i10b 1
!s100 19eP5mmOVOEUoPDk[JedH3
!s85 0
vIOBUF_LVDCI_15
Ie^FGOWSPa@BI1^eT7Nn5X3
VGE`;hb[P<oUm]cZVH5DAA1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_15.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_15
!i10b 1
!s100 8>aGP;gl2>A78ja81?4K^1
!s85 0
vIOBUF_LVDCI_18
INEA58=EH^Igo4Oc^>W=W42
VATeGXUNbRHV^[7liPV7>S0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_18
!i10b 1
!s100 n<BL>R9bKL6>NGWbI6`;P3
!s85 0
vIOBUF_LVDCI_25
Iz7QJ=K`i6=``S8P_97Oa`3
VYkM9Xz2h;<?AZo<FhmziZ3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_25
!i10b 1
!s100 ESfYODVJ6n1B8d=0d4ag11
!s85 0
vIOBUF_LVDCI_33
IYS_V@5ZG[lnnghlEkJ:<h0
V;9^bX3^9k?75<;B5E30H]2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_33.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_33
!i10b 1
!s100 D?P`g2GV?9jU`i6la;];S3
!s85 0
vIOBUF_LVDCI_DV2_15
I<S2VHGAg`cFj5HgHWbXMl3
Vz6AS@4Y>9dR^?j_1OENLY1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_15.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_@d@v2_15
!i10b 1
!s100 [oU^6k]`85iz`f:GKC;[;3
!s85 0
vIOBUF_LVDCI_DV2_18
I:<=g77C0eV8>0l9]R>lzL0
VQ``mjIkh6]c=U:If;HmH93
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_@d@v2_18
!i10b 1
!s100 EUX0^XQbd5fGa]NJLVJ>]2
!s85 0
vIOBUF_LVDCI_DV2_25
IFk@DeURdcN499e>@1Ym?O1
V;@]MF`z=M`lkdgzijgojd3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_@d@v2_25
!i10b 1
!s100 27hkm<FOW<9>dQ3lD`8WT0
!s85 0
vIOBUF_LVDCI_DV2_33
I]8kO4;Fhk1gQSZI89<;XX0
V]_>KnBVibNYF;?7k5LW5K0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_33.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_@d@v2_33
!i10b 1
!s100 3^Jj?o>h3<jNUdnn15[;c0
!s85 0
vIOBUF_LVDS
IC36?j9;PVE1CD_4^15<]d3
VE4Q;1ZzWAoX`a0HkXV1j73
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDS.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDS.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@s
!i10b 1
!s100 6RbHYd17n5Y^i=WZ1_PCZ1
!s85 0
vIOBUF_LVPECL
IUY]95=j6k0=c;@UDT<b>f2
Vc?3`QA:ggRYQm:aT4LU_e3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVPECL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVPECL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@p@e@c@l
!i10b 1
!s100 ]H?IYGHPQ<Dmehii0d8>D0
!s85 0
vIOBUF_LVTTL
IY8gf0Y5;W1F>i6=]kaaDo1
V1]QoH[ikRPC?jX8E^RY2K0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l
!i10b 1
!s100 NIMn?le0CZ<AcT`NIBmeY1
!s85 0
vIOBUF_LVTTL_F_12
I>@A95@z;_8e:g<6NOObWi1
VPQkhLaOa<Rd8[d:;97T3h3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_12
!i10b 1
!s100 e=Nma3JQ^^IP9^M4IUgfC0
!s85 0
vIOBUF_LVTTL_F_16
I3:>Voje@Z4QIU_a0@lKQO1
V@N01fK0]be_<@<ib@9OfB3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_16
!i10b 1
!s100 [_^_f77f6_5C[bVidI3zX3
!s85 0
vIOBUF_LVTTL_F_2
IjWQ_]7KOg8;aVkUa2==0m3
VS4:LW[Q1RSbRdLYBz?O7[1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_2
!i10b 1
!s100 RVmeVB:Sdnj2AMnHAHDgH0
!s85 0
vIOBUF_LVTTL_F_24
IPg>c3clhPL=a??:4TU[iC3
VM2j15CN921]O@28[FYV`A2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_24.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_24
!i10b 1
!s100 l:6JAnCV5E9F7_BGPG44N0
!s85 0
vIOBUF_LVTTL_F_4
I1hL`nY460640T<cfL8YB_0
VHFlocnmeiSEY<LoYCAYn@0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_4
!i10b 1
!s100 CmZd:kNij8BeiOc5lm>hk1
!s85 0
vIOBUF_LVTTL_F_6
IXKjf<QV9H`CPzhWoSaU`l3
V@F2;;WEmHX]4HROC44J6<3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_6
!i10b 1
!s100 AaG:OK8^O5YkN3W@Jn>3;1
!s85 0
vIOBUF_LVTTL_F_8
Ie=JQ;`3O;e@;<j923f:D?0
VW:Ez7iU;F^z=1M^ON2O>K1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_8
!i10b 1
!s100 cXUCU_LM^FgSk_KhDZVaM2
!s85 0
vIOBUF_LVTTL_S_12
Il=6a:aQN=c481MUb`nelA0
Vnb]deic52<ok66T[Y0=I10
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_12
!i10b 1
!s100 j<A4PZlXNlP<`Z<Z>LGHW2
!s85 0
vIOBUF_LVTTL_S_16
Ie@7kF5P_JZK:cazjGmoIB3
VYoPIjdU^o<ZS1GzH:X4402
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_16
!i10b 1
!s100 5nWF26h8[>3aiOG7kQ`ID0
!s85 0
vIOBUF_LVTTL_S_2
I6Z[RiK_Y_UPOQ4B3IHRe<2
Vj[PnR6@cb20VQ9o?_o=T_1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_2
!i10b 1
!s100 bZNGj;8UmE2kKP8S[YUl01
!s85 0
vIOBUF_LVTTL_S_24
IHPIF?LnX4]b6YZY=OjnVK1
V1KnGU;HH>^1`6T@1J76h<1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_24.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_24
!i10b 1
!s100 T:V24DGo4be5i:zB27Hn12
!s85 0
vIOBUF_LVTTL_S_4
IYYT@a[b2E9?]VVn<Uh9RH1
VA^GhIL_MQW8`KUjNJF^gF0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_4
!i10b 1
!s100 in^24@2`[=NBFFg25PSeO3
!s85 0
vIOBUF_LVTTL_S_6
I4fiW3X]ZPGSK6AXVPIeFH1
V<>G36a^9o615[DjXe0Xc_0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_6
!i10b 1
!s100 4oJHPMhmME=O5TPiGeZR=0
!s85 0
vIOBUF_LVTTL_S_8
I3UU:CE:S8ghLndf3DQhzP3
Vo=0S[PMfhRL;naZoLBEH=2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_8
!i10b 1
!s100 45<aOdMN0`kb?2=?3>G2e0
!s85 0
vIOBUF_PCI33_3
I;K[;1fS=YM0M`cY7KJTKV0
VN^m@[BzGPoQ29SoMKi?H[3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i33_3
!i10b 1
!s100 SkdTPlSPYPkeO_zc7dJi71
!s85 0
vIOBUF_PCI33_5
I;IhCY1FMKR]na:UNg^YFE3
Vi]?NcCHNTm>hc<bKBB];=0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i33_5
!i10b 1
!s100 Vj;^5dIKnLH:6g6;mf5<M1
!s85 0
vIOBUF_PCI66_3
IVelR5naLEolf>aOSbf^KE2
VaeH9^>f>C31N>=oZL2iiG2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI66_3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI66_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i66_3
!i10b 1
!s100 YRXE[3K:T_fze?XXE4MhQ1
!s85 0
vIOBUF_PCIX
IMJ=[?O:hR90Pjn<VacaUd0
VS>C@CnI3Gn^h1R6hXLOZV0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i@x
!i10b 1
!s100 ^5;56jf:KmPF]:V?YKkGT0
!s85 0
vIOBUF_PCIX66_3
IKQeb2bR4]7UDhLhIehC@b3
Vd96K:lB^]X^SFaM7Am]a<3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX66_3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX66_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i@x66_3
!i10b 1
!s100 S;kI@O[^jN`oXG5hXT?RF2
!s85 0
vIOBUF_S_12
IK7?aZUI]FFZAPC;K>^kc22
VH`;cH^6a4HmbMgm^7zVEO1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_12
!i10b 1
!s100 OKdRH^TEPFE^6J6LCeBLP2
!s85 0
vIOBUF_S_16
I5:46M1FJ28mN;fFQ1zhb61
V6B=NLI`<eJO9J2:bi>=kC0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_16
!i10b 1
!s100 K95fU5d^WoAR9<@0>jDaB2
!s85 0
vIOBUF_S_2
INU4LDOIIjIG^Wc1V5[48M3
VNE;e3OoeK6]_JJLG;7GO12
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_2
!i10b 1
!s100 nkYn7lDe<@RRaeLm=]lMS2
!s85 0
vIOBUF_S_24
IJHX03UVW;Sh1O?B_<J4Hn0
VMISQVEEES?;IUV>nz6`d`3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_24.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_24
!i10b 1
!s100 o@bb4FE7Oe=i>T6VeL`Ta2
!s85 0
vIOBUF_S_4
IK[:@@M>G;^g]<D94LGjc10
V5]HzbiDZaYB;5BZazAekm2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_4
!i10b 1
!s100 iT^;mTk7Qh@c@RV<WNdO]1
!s85 0
vIOBUF_S_6
I?GWFFl0a^SYYTj]g6d@M42
VjC6i4R]=ZX5hVMz72Tbg?0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_6
!i10b 1
!s100 F8Ql@Q`lXWBaPNT[>6MH[1
!s85 0
vIOBUF_S_8
Id<UW24XA_^O9dQ=O9?o@C3
V_K7T4zYZ@4G4m@YFHT;<Z1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_8
!i10b 1
!s100 LzfYdzGX=ok;Eie6dJbg@2
!s85 0
vIOBUF_SSTL18_I
IH^^biX1D<odWNdA8;ziMd0
Vj5M4S[1[34bREcb5l>^`90
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_I.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l18_@i
!i10b 1
!s100 aS0`>E<[mej0JZlh`ZO[k2
!s85 0
vIOBUF_SSTL18_II
I98``7;o3J]=?mZ22CejTo1
ViCnJQ?i2ZbLWlo<k7[A992
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l18_@i@i
!i10b 1
!s100 B[BeW[B8K?7F_H^LYGaRK1
!s85 0
vIOBUF_SSTL18_II_DCI
I5kgVcn5j;H3dN=8n1o_ZG2
V][D427_RLM;1?AM;PRj7E3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l18_@i@i_@d@c@i
!i10b 1
!s100 faID6IjZE:kHhcVQQWX7Y0
!s85 0
vIOBUF_SSTL2_I
I5>38N4]<Eb7MRdz8440L^2
VWLJTAnkbX4>6=b>f]okCT0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_I.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l2_@i
!i10b 1
!s100 Ef?Q[473S=n<a<[M1FWPN3
!s85 0
vIOBUF_SSTL2_II
IB>N3h7Iag8bHb2LEAULg31
V^9bUFHbKiNockPcmo_=[z1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l2_@i@i
!i10b 1
!s100 [`2LDbRmLYGTA`3WQBU^Y2
!s85 0
vIOBUF_SSTL2_II_DCI
IlBKUTF]`4Ao09:bZ<MlHa2
VKFEe[0=icH0:dBJR1_PMC3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l2_@i@i_@d@c@i
!i10b 1
!s100 7m40>:eg<U6c_EREZgYLQ2
!s85 0
vIOBUF_SSTL3_I
IPDlCmQTLegFoAMl?[hbUE3
V`D0bNVal7bOjoVX=0]5D_0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_I.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l3_@i
!i10b 1
!s100 49b^Pa7PTc]9[]Fa>1?iM1
!s85 0
vIOBUF_SSTL3_II
IWU6j2]Fez1TJg0fXG4K6B2
Vml2<Zln0eL=JFVg09KfgE3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l3_@i@i
!i10b 1
!s100 WUoYW18zDbl5>@n<f6z9@2
!s85 0
vIOBUF_SSTL3_II_DCI
I`0:Bib_zfTimG`g489K>43
V7Y?OCgVzIg;`JJke7KYN]3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l3_@i@i_@d@c@i
!i10b 1
!s100 7C>O[gWXDah63aGmL^Xj21
!s85 0
vIOBUFDS
Ib4mKHn>2@[b5E6NH8iHQT1
VQR?C`29jDa;FG=BnEBOgm0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s
!i10b 1
!s100 M;<6?BIB>A1f[TCNPoj0m2
!s85 0
vIOBUFDS_BLVDS_25
ID`YMZXdE]d7_W:mQUQd>30
V=1j@:d:Ln?@Na;R12e7aT3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_BLVDS_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_BLVDS_25.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@b@l@v@d@s_25
!i10b 1
!s100 FzG2MTizA]HdOB4fQldi;1
!s85 0
vIOBUFDS_DCIEN
I792eUSdGLzDX8g_X8JA[00
V>mza@jcXTLeCI1m]hQdGj1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DCIEN.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DCIEN.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@d@c@i@e@n
!i10b 1
!s100 S0]d?a[SCJYf5FB>R<P[51
!s85 0
vIOBUFDS_DIFF_OUT
IVl4`HSUj8XJj>1^=K@MI:1
VHicUMIecGG;ikk3dH:@fN1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@d@i@f@f_@o@u@t
!i10b 1
!s100 0G6ABkn5nkh1NYIXoNQNo2
!s85 0
vIOBUFDS_DIFF_OUT_DCIEN
I?T6P`Omem@_@[n5jJ37LZ2
VK6H>^:n?A71g7HIVQ?LjH0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_DCIEN.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_DCIEN.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@d@i@f@f_@o@u@t_@d@c@i@e@n
!i10b 1
!s100 iH[<BmePWN?>VDMSaMM^m3
!s85 0
vIOBUFDS_DIFF_OUT_INTERMDISABLE
I2M5E124<UaL7j6k4E=cWj0
V^aHMmUz1G0_Q7163mUAMR3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_INTERMDISABLE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_INTERMDISABLE.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@d@i@f@f_@o@u@t_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 >lB>=5AH]zX]g=`o1o_Zh2
!s85 0
vIOBUFDS_INTERMDISABLE
IVl9g?U=Oh<<C0O8>F=An00
Vaf9ACKHE4Henhh2DB?ihc1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_INTERMDISABLE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_INTERMDISABLE.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 0n:>e`_k71AI>?[meDFW:3
!s85 0
vIODELAY
I=M7dK?ZU21mbZ0f:ZzJh<2
VYQS2QW9QlFRCXJ9koCJV63
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IODELAY.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IODELAY.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@i@o@d@e@l@a@y
!i10b 1
!s100 GeobGW2N<N7nacg^:fIj52
!s85 0
vIODELAY2
Il3_40FBXMiS0k=AHkg_Wo2
V4OWenGgPjmT3M4a2aoRT?1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IODELAY2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IODELAY2.v
L0 54
R3
r1
31
R4
R5
R6
R7
n@i@o@d@e@l@a@y2
!i10b 1
!s100 IhRWd^dcObEQjc>eTbJ7g3
!s85 0
vIODELAYE1
ICHNi>9l8QnM]AS4T3?CZW3
V3a?gYCN8Q>]:dR1KCoJcC3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IODELAYE1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IODELAYE1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@o@d@e@l@a@y@e1
!i10b 1
!s100 Uj<_O_CVAHYn9B``8^5O73
!s85 0
viodlyctrl_npre_oserdese1_vlog
Imh:HTjlXka<j:^5ZRK?832
V2aj<oHmezfAT`JSHzfKDb1
R1
R2
R24
R25
L0 2264
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 =lY7``[cS[mf1SC]0VajS1
!s85 0
vIODRP2
IG6WgNOJ851i[6PkEcA=hO1
V4a7hQ8o:D=bGg]d67P@bF1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IODRP2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IODRP2.v
L0 52
R3
r1
31
R4
R5
R6
R7
n@i@o@d@r@p2
!i10b 1
!s100 kA[8UHG<2R9:<mIG@j?2B1
!s85 0
vIODRP2_MCB
I[SViK?l]OSeW@:1TLgdbV3
VY^=2Ce5UhWlN9FMWb6D2F1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IODRP2_MCB.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IODRP2_MCB.v
L0 48
R3
r1
31
R4
R5
R6
R7
n@i@o@d@r@p2_@m@c@b
!i10b 1
!s100 iVH0Q:Qggf>O<^Z7]?2;A0
!s85 0
vISERDES
I2bh7`bD]Llao8NkAEDJ;A3
VBmWnPBEbl01[NYGM2KJ@:2
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ISERDES.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ISERDES.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s
!i10b 1
!s100 9VCLcYlCJo0L;k7EeMEkl0
!s85 0
vISERDES2
IoHnnPIW9c<?e3Q;V_]DB>2
Vh9h9z3zPY5`[lT4?NzAif2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ISERDES2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ISERDES2.v
L0 51
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s2
!i10b 1
!s100 E9Ac340CXDX`T]DRMn=5Y2
!s85 0
vISERDES_NODELAY
IemTAQjS08GaO=LfO:7;:o1
Vkj;N;J]8[N`3Q1iC]6K@12
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ISERDES_NODELAY.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ISERDES_NODELAY.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s_@n@o@d@e@l@a@y
!i10b 1
!s100 OQ>KcmL>n8Ul??G@Mhaea1
!s85 0
vISERDESE1
I5HlX[P>@HLijc^;zVgTlg3
V4BcoGQ^RRjiA2moz:jgGk3
R1
R2
R10
R11
L0 31
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s@e1
!i10b 1
!s100 <Z3h28]eA13a9LKA0hE?X2
!s85 0
vISERDESE2
ICiD6UX[kDb9iDmO;oij7Q3
VmY80YJG0=<BzYF47=WO^O2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ISERDESE2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ISERDESE2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s@e2
!i10b 1
!s100 j_cG8fJE0QWz<MRSTAn:h2
!s85 0
vJTAG_SIM_SPARTAN3A
I<Vd9GCf4]:j7@DSFZ4Y3G0
Vm;><DU7=Y=k`7zDH6K:Om2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN3A.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN3A.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 O40gke[Po>@DD3o5B9SYj2
!s85 0
vJTAG_SIM_SPARTAN6
I_J4e_3mJ_laLILJ2[8;k`0
V5<AC9g0<=WRQ3JVf3afYU1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@s@p@a@r@t@a@n6
!i10b 1
!s100 AeThHYkb`0b0^ljhPP;=>1
!s85 0
vJTAG_SIM_VIRTEX4
ILOGCZ;1E5dJ`4^9?0Slm:0
VVBffa[?GNfcfdm]gCV=Ii2
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX4.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@v@i@r@t@e@x4
!i10b 1
!s100 H_4RV[9mnHLPSo@DKUFf>3
!s85 0
vJTAG_SIM_VIRTEX5
I:>QT9V27M>3BbIM_F0^XD1
V>Ahj^:];ld2h3gRTfd3kM0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@v@i@r@t@e@x5
!i10b 1
!s100 ezKLc8X21PWHBdKIKRz]j2
!s85 0
vJTAG_SIM_VIRTEX6
ISZ0cH;HS6A<dYQ65ANZVj3
Vh3>U7oEb0NPKUiGgXMcBl0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@v@i@r@t@e@x6
!i10b 1
!s100 NV6IjWzTDl>HXPiPoVaEn2
!s85 0
vJTAG_SIME2
IH:2NLOM]KAf1T:XjK932?0
V<b@ScII2NUW7XlRcN6DMK1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIME2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIME2.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m@e2
!i10b 1
!s100 @LOVD4LR[bzX1Mb:7W2o03
!s85 0
vJTAGPPC
I8FDIXdzco[[^=D2`^DNda2
VNV`BZ6fL<S3DiQ_B;>AZ^3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAGPPC.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAGPPC.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g@p@p@c
!i10b 1
!s100 Ub:Dok9>z<oM[Em=HhJZm3
!s85 0
vJTAGPPC440
I3hiXlE8?]H:4=HF0lLF`01
V1L6LohY=;0a>TIN04=0_Y2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAGPPC440.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAGPPC440.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g@p@p@c440
!i10b 1
!s100 lOmP:0o6;H6P87[ZLWU>40
!s85 0
vKEEPER
IoYY2zml_?ZzSkm4]E21zj1
VNmZB69jT[:e433<zW_98A1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\KEEPER.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\KEEPER.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@k@e@e@p@e@r
!i10b 1
!s100 ihT0C9eJkLa;oB[CHhQ8o1
!s85 0
vKEY_CLEAR
IkzMNWzIg_b:V5VJ2DOoMQ1
VbTegX9MeIISbln_nbH69;0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\KEY_CLEAR.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\KEY_CLEAR.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@k@e@y_@c@l@e@a@r
!i10b 1
!s100 W2MRY2GJ^R0D5C1gNQoYW3
!s85 0
vLD
ILAg?QKJS37KgO9YkEVe=I2
V9AgL^5daLcOokznP7Lkid3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LD.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LD.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d
!i10b 1
!s100 jl9MSRK???70o5]F_fQCg0
!s85 0
vLD_1
IcLNT7=7A44icH9:LO`8z<2
VIM9;HG7gA8o@U69GCTjMP1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LD_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LD_1.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d_1
!i10b 1
!s100 SIS`iz4?WM=N_m^kE8K2J0
!s85 0
vLDC
Ig4S9Xdc=IW1BFRecW06K81
VBSae78j3UTj5RLPClff^Q1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDC.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDC.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c
!i10b 1
!s100 Vo@z]5ibODY[]8M4`Y8831
!s85 0
vLDC_1
IA=0U4;0dfo[3XTYjddick1
VBXM78iclnNI5i@7<]55^]1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDC_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDC_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c_1
!i10b 1
!s100 G1_OC2gR4Qz5Pjz2W;l5j3
!s85 0
vLDCE
I:kT7>`MzZ6?gbE6XWeOfV0
VjY[j;1JDJM0C6nk3`lEll1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@e
!i10b 1
!s100 NQ30^e[A]MYoe0W]JIh9M3
!s85 0
vLDCE_1
IG]7[;[ogI0NDAPfX2k@;:3
VRCa1FPfAR:_^6S4Jm55Ln2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCE_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCE_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@e_1
!i10b 1
!s100 A=_Y:8JcfjSIoUA8R0kW>2
!s85 0
vLDCP
IcIO6X^OJWfS=0cT7Zgz7G3
VfSD5SE2am]Gj9K3B96GK^0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCP.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@p
!i10b 1
!s100 m<<D;MN2il89nUlFl6GHX2
!s85 0
vLDCP_1
Ii[z=99VK^igEGGVnnL59z0
V@oFAKSKiICk74DoQJbS:C1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCP_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCP_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@p_1
!i10b 1
!s100 S=iZhb[icDeoO74K<cOVU2
!s85 0
vLDCPE
I8GITz>>kc;75dcHTTkB>L0
V4R<0AH3<PCgcL@171;2iF3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCPE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCPE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@p@e
!i10b 1
!s100 oRljg^[HNSY@NEEF8Fn0I1
!s85 0
vLDCPE_1
IZaJ5NA8^lmUjh_4GK1V1F0
VkKeZZ_bljLU5YXSDWEf8H0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCPE_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCPE_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@p@e_1
!i10b 1
!s100 YFAcQlc4GJF_8mBPTd6zf2
!s85 0
vLDE
I;KV@LHPBOn38b]RXe?J:F0
Vz^zb?S6JSAZ0oeL8^T2N23
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@e
!i10b 1
!s100 RC8dAIG[>O7;0kea=F>SB1
!s85 0
vLDE_1
IPTOYD1XQL9kCHJ1@N[2IK3
VN:97z^zMN5LI^SB5fjoZX1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDE_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDE_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@e_1
!i10b 1
!s100 7zM=:X@RUAcDZa^0kAQdW3
!s85 0
vLDP
IDQ<UNaD@5`NN5L?_Y9Q8Q0
VWB_jFdkV]JaI@7Q?XhnO23
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDP.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@p
!i10b 1
!s100 c`kkNMAliAJkzOJi;?_N`0
!s85 0
vLDP_1
IW:M4^V34kVVU=zWdLS3P_3
V@Vhe=0WBO_hLo>KN>AfKW2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDP_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDP_1.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d@p_1
!i10b 1
!s100 ;UKK5>agfQ97WX;ZneTAQ3
!s85 0
vLDPE
I4X;DX8ZU]S]VkAh;GZ?L_0
V`^hkg_PIbM196@k;`zjB]2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDPE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDPE.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d@p@e
!i10b 1
!s100 hzboOze7l5EF=lAo_h0e?3
!s85 0
vLDPE_1
I9KNg?9[Vd[I<]9RY05^]k0
VdAoF4cHMC[X`cFFEGF^[W2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDPE_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDPE_1.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d@p@e_1
!i10b 1
!s100 Of7O99Pg:g<b2a;Sh5JW80
!s85 0
vLUT1
IokNKGCb8R1GKjok=l^6b]0
VBWXCcOM[Z[zV9HFgckNHP3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t1
!i10b 1
!s100 bFdPQ1ZG[38H<ld@1B_jW0
!s85 0
vLUT1_D
I6[E>`5W2bl4`og?0447^=3
VHhdRL0YZbV8EUz37@L8ck1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT1_D.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT1_D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t1_@d
!i10b 1
!s100 [^_cFKzF1oe[fN5alo0On1
!s85 0
vLUT1_L
IOIGAJd`>WPR>G7Hzbd6ak2
V3o4E8i52O6[k0;bYTf6?33
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT1_L.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT1_L.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t1_@l
!i10b 1
!s100 z]_`N>Hf@P0]L]`H]jJG20
!s85 0
vLUT2
IomB43^fXUhhz_Nj57[C]h0
VWW902<Knd@M1NJX6D5HA72
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t2
!i10b 1
!s100 T[TKNk97AYjbQgA9NYl4G3
!s85 0
vLUT2_D
IRMzVO^E>CMaYcQ0XQb8JZ3
Vhe5:PTk0]R_;i]1=oOlLR3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT2_D.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT2_D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t2_@d
!i10b 1
!s100 LC8J;eQ@QM9PM22e@J>b<1
!s85 0
vLUT2_L
IDDJ[WajYCcOV1FS6RWg2]2
V7HZ2hm1;5M;h_@JTz5>QB0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT2_L.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT2_L.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t2_@l
!i10b 1
!s100 `AAjUR75T``dBk7O^O2fG2
!s85 0
vLUT3
IbE6`D?Tm@R7m@eP8zO6_U1
Vj^>31=FfaUG:90mDl3>7d3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t3
!i10b 1
!s100 4;=N7gf^lGJNPzM2b[[Be0
!s85 0
vLUT3_D
I]6d`jo_QUO>2FdRSO61Rz0
VeU4H[f@J_Je[Pg:m:=Ikh3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT3_D.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT3_D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t3_@d
!i10b 1
!s100 ?K9[X4He[1e9m21iii?4[3
!s85 0
vLUT3_L
IRL^Q2mH^UDhY3^?jQc7UR3
VB;8LmlKz@g;L1zUhBinlD1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT3_L.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT3_L.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t3_@l
!i10b 1
!s100 zF4c4^bP]0MEC03d[eID=2
!s85 0
vLUT4
I@DBPSlahQG4T1FDAjCZ9E1
V2BMf>7:4mfiiUkBc[Eg_B0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t4
!i10b 1
!s100 7QUYYO@3zFJYL>I;A:>kL3
!s85 0
vLUT4_D
I_8Jh32]kRA9IQJ1C<Hj@L0
VbjIBeg<0AK6=gFI<3C1P^1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT4_D.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT4_D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t4_@d
!i10b 1
!s100 m_?1DI=57[D2gUj8?]NVT3
!s85 0
vLUT4_L
IRD<o6P6OcTgUX3h_<0@3n3
VJO1IbI``ZI<igC>I04Xlk1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT4_L.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT4_L.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t4_@l
!i10b 1
!s100 P4j[H_og<6Sgl5D?oBNIT2
!s85 0
vLUT5
IkY]m5b3goShVXa=]9R^_g0
VCT4G6GH900B;Moz:mM=;J1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT5.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t5
!i10b 1
!s100 <ODUaEz6e<alzA54=d83?2
!s85 0
vLUT5_D
IV:E49fRRiVe7EeBZMaC3P0
VC=34U@^jEYLcg84M:;;HP3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT5_D.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT5_D.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t5_@d
!i10b 1
!s100 :1lzL=D6>Kn?HN8@oBUgK0
!s85 0
vLUT5_L
I`Lo<5iOV6_O`DkMeoKM`m3
VZFLH`bR=elkiCe5dU^2YD3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT5_L.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT5_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t5_@l
!i10b 1
!s100 2O<m^BA`WK>Q1CA_LzJP`1
!s85 0
vLUT6
I[OkbU3kFY;Zlj32LnB6]02
ViH54fSDYli8^iVMR71_mB0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT6.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t6
!i10b 1
!s100 `2@S4dR]R1J@VVTU7V?YF0
!s85 0
vLUT6_2
IM[JVL<BfJ5R[P:ocCY3z=1
VZFYhC83XzfiQo0W_hS=`a0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT6_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT6_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t6_2
!i10b 1
!s100 GkX^nogb1gVe1<E>>RWiZ0
!s85 0
vLUT6_D
ID2G8AWEC=Ik;FXl<RJB;J3
VRm6a=ACaAIjUL6T>L8dH?0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT6_D.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT6_D.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t6_@d
!i10b 1
!s100 7_DHV@k6_l7DYVok=Wd6A3
!s85 0
vLUT6_L
Igc20k4i>BHTUc96Y4SU3;1
V;@n`1JNOF8JPDViO<oTEl0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT6_L.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT6_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t6_@l
!i10b 1
!s100 ZkGMoBQDUzGma0TfSme^M2
!s85 0
vMCB
I0QMh^:98WCBZQD^:0D5[o3
VXn9jQ0_ZKUZc2TH2NZTVO0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MCB.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MCB.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@m@c@b
!i10b 1
!s100 XASf5FQG@ceUF>81<ZPg12
!s85 0
vMMCM_ADV
IEg2_TZP7nR;HlgN8ZH;3T3
V7g@G^TgM4T1Bc?cRgOPSP1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MMCM_ADV.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MMCM_ADV.v
L0 92
R3
r1
31
R4
R5
R6
R7
n@m@m@c@m_@a@d@v
!i10b 1
!s100 YLBkDdKKL?6I?X?Wc=aNQ3
!s85 0
vMMCM_BASE
I<TnGWHmWKQ:NJYTG=]LWU2
Vbk8^1H3M9NnEHFljNfGa@1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MMCM_BASE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MMCM_BASE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@m@c@m_@b@a@s@e
!i10b 1
!s100 5;Pni[oBdga;V7666?_g=0
!s85 0
vMMCME2_ADV
IACR_JdmOEUE[P8HF=ZXND1
VeQZh2M^VWSZdH4k>`HKIl1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MMCME2_ADV.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MMCME2_ADV.v
L0 102
R3
r1
31
R4
R5
R6
R7
n@m@m@c@m@e2_@a@d@v
!i10b 1
!s100 JGf9o;b4F;GVhjBXnW5XR3
!s85 0
vMMCME2_BASE
Ii;W]B[[_<e>n>SRUFdO<d1
VU^AY]G>W`DI]C=^X0@3IF1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MMCME2_BASE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MMCME2_BASE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@m@m@c@m@e2_@b@a@s@e
!i10b 1
!s100 i9hZY]?JG0B8b6HjFAVZH3
!s85 0
vMULT18X18
I@z=PYID<MLNDF=KkWEg4<2
VQXJMaBF3TJ:A5V4cHzFKV0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MULT18X18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MULT18X18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@m@u@l@t18@x18
!i10b 1
!s100 _@NCBcQ<1GYBKjg=fiN=R3
!s85 0
vMULT18X18S
I4DbB4T?]am8lU^mX:zSko1
V`[N=3HAni9h^oKMFN<ZIJ2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MULT18X18S.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MULT18X18S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@m@u@l@t18@x18@s
!i10b 1
!s100 IkPh4l]RUOEHePH?3lCES1
!s85 0
vMULT18X18SIO
IZ`[iRMeX=VfN3NBdaj>Ge0
VJCKn`_N<P_XA^C1?XR01?3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MULT18X18SIO.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MULT18X18SIO.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@m@u@l@t18@x18@s@i@o
!i10b 1
!s100 1aG^6ITRlJnf[a;INRPPR2
!s85 0
vMULT_AND
I;PC:1>G4XdeihA^gdb4S21
VaHlJhF9@LnddnfJTEzB_W2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MULT_AND.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MULT_AND.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@m@u@l@t_@a@n@d
!i10b 1
!s100 e5W?[=gA3aKI<oiiKCi`Z0
!s85 0
vMUXCY
ICd]]:2FhmXBI2<aFPX<5Z2
V:>CRA@0^ie;bFWVZDFRj@0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXCY.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXCY.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@c@y
!i10b 1
!s100 3;GFMDA0m02i^iLElL63B3
!s85 0
vMUXCY_D
IG]a4Z^jO_?B8K9^RSIiT11
V=bi>2;Z@jAdg9R6T`C9_C2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXCY_D.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXCY_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@c@y_@d
!i10b 1
!s100 ;eE>G>=1Um=4Z6e8_moAR0
!s85 0
vMUXCY_L
IcU169X;Y`V?moSdi9S:gZ0
VoTB29Y;Z]XG4=TQTT6FbC2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXCY_L.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXCY_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@m@u@x@c@y_@l
!i10b 1
!s100 2h:`bV3M]n<;EHcj]j=[e3
!s85 0
vMUXF5
IPjMN@R^G@SjdBWkc4EDl41
VbLQ=G:jdh]:mLFe;IazlK2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f5
!i10b 1
!s100 :[iI@o;;DNfRjW4HbeYXe0
!s85 0
vMUXF5_D
Ia<m`eN>jAUM9I::G6eJh[3
Vcn<`Z6L_kQ`k76>PcY2g70
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF5_D.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF5_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f5_@d
!i10b 1
!s100 I:H=mz5M=ZFWonI75=`f73
!s85 0
vMUXF5_L
IbJK`;85B8XKlT8VeNWjf_0
VYzf4@oFk4mMfA5<jNzl7j0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF5_L.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF5_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f5_@l
!i10b 1
!s100 T55HiAD2jO=jM>8_HcA2F0
!s85 0
vMUXF6
IJ^z1aYRhdLmYoEnn59<4T3
VETB3Xf1e:2aCL97f_XLkK3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF6.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f6
!i10b 1
!s100 Ob901PcZ><V92C`>E[ACW0
!s85 0
vMUXF6_D
I4BOI@K=m;a0fb`gdfAXo80
VOTMo:Bjj4HM^@KmA@IOgh3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF6_D.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF6_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f6_@d
!i10b 1
!s100 Fb:Zob@[a0ZS1`N>K4QWn0
!s85 0
vMUXF6_L
IR=P:V>TgIFd_RBlfLhKZ01
VSO:lXdg^5hoc:3P5zK]8C3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF6_L.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF6_L.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f6_@l
!i10b 1
!s100 XmS95@5?AdMe9K8Go9Iz^3
!s85 0
vMUXF7
I:Jok]4bP`lo5GQA4IS;>L0
VY`d@9nLeE?W<HgfEAb`aj1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF7.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF7.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f7
!i10b 1
!s100 R5XoJhbIVAW<84LB^j^T90
!s85 0
vMUXF7_D
IHgA2AOEf;ehc@SA@_geiD1
VVeZ=9Fko^kDV;Q:Nb>W1H2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF7_D.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF7_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f7_@d
!i10b 1
!s100 C8Bindlhk>XZ6RXljb2RR2
!s85 0
vMUXF7_L
IfM8R4_g_go[S>=DkbDL4N1
V8G9c<Zel65W_G]RmAO4h:0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF7_L.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF7_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f7_@l
!i10b 1
!s100 _P3STFajB_F>kARIZ6TK]3
!s85 0
vMUXF8
IRE_4N`RhVomin^3PITTJ90
VMzmSZ_DBNP;L7HKFUao^E3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF8.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f8
!i10b 1
!s100 bMD_dOR07gNoaNPc`KRoe0
!s85 0
vMUXF8_D
Ij:0PDPb9:ZBYgLT_M_ai81
VTAX86]_T2;GLCP[=_c1`?3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF8_D.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF8_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f8_@d
!i10b 1
!s100 Pi3I4ff1:;1=gYJEh[:Wk0
!s85 0
vMUXF8_L
I>C:MA81_z`XLeGH3zjaT?3
VI^S;Qge5f2hNV1EifTSnj1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF8_L.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF8_L.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f8_@l
!i10b 1
!s100 3S<PAZWe4cOd2nm4DUdRb1
!s85 0
vNAND2
I;4f[;:l`BVc9V>;=Cbg@a3
VQ74Pc7AMbLkz^SXW4H0Bo0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d2
!i10b 1
!s100 FeFAm3W^d6nkS4FzLl3920
!s85 0
vNAND2B1
I[KO=:hYhZdFJTJ:dCkAN`2
VP@fP0JO2MH_XdAYXoo`Z?3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND2B1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND2B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d2@b1
!i10b 1
!s100 3?g;ViNag[:@R90`T[POb1
!s85 0
vNAND2B2
I<`h?D_lh84FW^Z[?Z=X`a2
VX`<H6jW;>>7G1JdcInn4U3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND2B2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND2B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d2@b2
!i10b 1
!s100 Pfgio<<F]C>V5_iILo4Rh1
!s85 0
vNAND3
I8lG<9^3me<hAJ[6C:j];V0
VXnLc^LHDM:6aeVI`ZPP]d1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d3
!i10b 1
!s100 1`daG=hc=DBN4h^JHQQo<2
!s85 0
vNAND3B1
IBANkA^hn1iUZ^c=Jk2QdQ2
VmPNB4S2=P4SlK]I`YcKZ=2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND3B1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND3B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d3@b1
!i10b 1
!s100 @mFJCQzh`W=aoOK1[F]7i3
!s85 0
vNAND3B2
ILPAa2eGEI5cE<J]BW?eL;1
V_Zz`TJImzH_P02]D[9fUM0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND3B2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND3B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d3@b2
!i10b 1
!s100 ;o@Annld<B8TYfIm6N?dl0
!s85 0
vNAND3B3
IoFHW4AUD^72kZ`mPfaI:e0
V:0<S[K62X<7Z>95MH5I0@1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND3B3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND3B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d3@b3
!i10b 1
!s100 Va6nTE3@;?YnbAdje9W3b2
!s85 0
vNAND4
IH8ZH0;[O]jB_5Z;`j>SV;2
V[f3X=AAl3G_9<ho7k^n_K0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4
!i10b 1
!s100 ><dMU8BzbCzi5C^S1enJY1
!s85 0
vNAND4B1
IPTF38be@md<:YRmlHfJhA3
VYmX3Z3DK3jOXJf[_DRQP60
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND4B1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND4B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4@b1
!i10b 1
!s100 <:`Jiz[lm;S5:?>_OUlKn1
!s85 0
vNAND4B2
IHiKdh0EXmiQV[ANOd1`9N3
V;126hz_Q4Wb^8enLOf6b?1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND4B2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND4B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4@b2
!i10b 1
!s100 3:Gb:2_FDfON11EEWofGW1
!s85 0
vNAND4B3
I9H2UREE_j0mlYh]g2GkS03
VzQZfDkYAi^Ja29EDa=nQf1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND4B3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND4B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4@b3
!i10b 1
!s100 VED4PkYa[m:VzoCG7]@^D2
!s85 0
vNAND4B4
IL;>g<hz1Yac7P9UI:]jln2
V7XiWB_I;EDYMKlFL8lIG=3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND4B4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND4B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4@b4
!i10b 1
!s100 [h7TRbO3T@B6cUHTJDjZ`3
!s85 0
vNAND5
I3W:HYK_?NlbL=BdICbTg21
V8NXZb8D[OkGi[mmL400>Q0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5
!i10b 1
!s100 VkPSTg9ndQFUifm[k[93D0
!s85 0
vNAND5B1
ICVJCXZd`k5a??J8:Mi2lk3
VQ>EFQ3JR=lEXCP[@[[5S13
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5B1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b1
!i10b 1
!s100 4FW;icRck_U>Hfn3?Dmb]1
!s85 0
vNAND5B2
Ifca<om_Tn?LkNaHoVh[L;1
VUSafmL0>7NFQGEY`X:RkC0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5B2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b2
!i10b 1
!s100 QUzJ:;cD>Q9zg9_?;Ge[D0
!s85 0
vNAND5B3
IKDV2E=Z7^`Nn7To7GJ@B50
V1f7PTT74P8RN]k6Q9CPze1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5B3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b3
!i10b 1
!s100 c78HI>>dJKjXIfENE8^[`1
!s85 0
vNAND5B4
Igd[P1D1CB;Sj2nHPn1GP73
V3n0@l5]eU7kQ2Z:mOH<Nb1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5B4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b4
!i10b 1
!s100 aiIVJRhGU`1AlLncBekZ;3
!s85 0
vNAND5B5
ICIm;TnCz<88=E@g<KA:YL2
VbZblUScZJ0Wzf478QM9@82
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5B5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5B5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b5
!i10b 1
!s100 ?EVTX:h5@WP<;fFdV7MR;0
!s85 0
vNOR2
IR1CbK_lQQIV77mTHc;Ofi2
V7DSfZ>;>b:J?Fk_FjzM=m1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@o@r2
!i10b 1
!s100 AWlUi9Qbm]:oYJB[Qed0e2
!s85 0
vNOR2B1
I3ob=e7m=TZllPPohZ0bbM3
Vgia3>Fj]7<fk562Vl?C=j0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR2B1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR2B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r2@b1
!i10b 1
!s100 P0V;=T=nk9SAXl^7B7LL?1
!s85 0
vNOR2B2
I1YX>BRn1LHEMhdhIo?hd83
VCd8i1j3KZIjf^EG1T=YH51
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR2B2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR2B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r2@b2
!i10b 1
!s100 D9;F:j@ImWeMiTSU^>I3T2
!s85 0
vNOR3
I343=7[K_B]^nWzhdaN6kJ2
VS5JD1PC7C95=;ncSWV?@62
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@o@r3
!i10b 1
!s100 D0Sf>51[JjzGT]@6T>7Bl3
!s85 0
vNOR3B1
ITlAj?35fWkGWeB5jM:Di31
VzhBWif3[fg2ZAJ1QXlBZ21
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR3B1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR3B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r3@b1
!i10b 1
!s100 U_eoUE52I_JdOC@7ZGm_D0
!s85 0
vNOR3B2
I@Ffn1`JdCHR@Aob;:A6lk3
Vc[PG_C7Fc@l8<5`9MSK_40
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR3B2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR3B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r3@b2
!i10b 1
!s100 FfSdd6J5j5aTfhdT6`T3<2
!s85 0
vNOR3B3
Ic17GfEbi=3R^iO69[4o^:2
V5P9V0l?SinAA[6DEg<>T[3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR3B3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR3B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r3@b3
!i10b 1
!s100 ib;J??eRGMQQOcMTec`NB0
!s85 0
vNOR4
IZmbTSgY?<OWLfonoXB:Vm0
VT3g;RV_[kYEndoeRi9D>d2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@o@r4
!i10b 1
!s100 b:0C?hP^K3M^I<:jWbUHk1
!s85 0
vNOR4B1
I[b76CBABKWS:o`Bjcek?]2
VSnZD[g^>[Mc=8[ClMFW[m2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR4B1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR4B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r4@b1
!i10b 1
!s100 8SHf1@OHFnnOFiIX:leVJ3
!s85 0
vNOR4B2
IBCGIR[gOMhf^>hd5K;fFB1
VCU>W;KTQS2i6WbYV:hO4d0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR4B2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR4B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r4@b2
!i10b 1
!s100 Mf19I:ToaXF[TV4bOc`GK3
!s85 0
vNOR4B3
ImmAMaVDE`nLd>:i5ddS2e1
VNeFK?ooFOgP?f?P71lU@U1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR4B3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR4B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r4@b3
!i10b 1
!s100 PTQ:I_[fVDP[c55R6Gedo2
!s85 0
vNOR4B4
I@?EBk9`Z80nea@kj4j]mD0
V3`28RUL0zVJ0MUcZ^:Bc[2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR4B4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR4B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r4@b4
!i10b 1
!s100 Q^U1Q`hF0QTD8C_9aB1d<0
!s85 0
vNOR5
I=L?KboaR]jE=RcQTzlM=R1
V>>RKbRAYbGDAhF^dTToFM1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@o@r5
!i10b 1
!s100 ZT_M=F17nXRCIg]3i;SW`0
!s85 0
vNOR5B1
I^Zd0z;6LD9b^Zm00hYIcb1
V=1oZ9G423KeT6Qm^jMLO53
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5B1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b1
!i10b 1
!s100 Rfik^jWn?V;P8G?U1@NXc2
!s85 0
vNOR5B2
Ia9AK75Yk;YHH[UD4]IiXf0
VFJh809XcN1:f@o2Yj5Q4?2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5B2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b2
!i10b 1
!s100 ]HQH35DlMYFPEL[CoH0:_1
!s85 0
vNOR5B3
ISi@XMFSbV9f_6CU:VbNS<3
VCzzY>E3C<iY43O<HN`Y6`3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5B3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b3
!i10b 1
!s100 fG;zR;>X=d0^gl>g`mNGc1
!s85 0
vNOR5B4
IlJbJP5[`YTzf:VVPz6END3
Vo=C1?E<P]@9ZgAK0en`@Y3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5B4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b4
!i10b 1
!s100 b@ed1G7Ol]5n4?j9Ki5EM0
!s85 0
vNOR5B5
I`_jhi63lmEVa?Tlj3jVNM3
VDPLA8ocViPHoLhANORzeB3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5B5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5B5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b5
!i10b 1
!s100 :bT?N]F`>>Z1H7IJI2ZoS1
!s85 0
vOBUF
I[3L3a;]Id@7f]VEW=C=eD3
VjI`E<U2Om;iRg>n9LRa>X0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f
!i10b 1
!s100 :JliA@Z?OY@j5nJ_mi3k^2
!s85 0
vOBUF_AGP
IGz9RBX[U;cKh6>?B;8Rj03
VPkNGOTP]ML`Q^83TCNjjk1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_AGP.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_AGP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@a@g@p
!i10b 1
!s100 ZNWC8kmYocVggGETaV:C?0
!s85 0
vOBUF_CTT
I`kk]mH7ePf5eaoJWNo<bj2
VPAGKIHzdBEE[PSQc^;=^a2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_CTT.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_CTT.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@c@t@t
!i10b 1
!s100 ]LYZk]bJTh]mPZHMEAl`]3
!s85 0
vOBUF_F_12
IhkCSV?18FdVNA0Yk_B=Nn0
VzLPA=U?]Oh4R2c<0oPGJS1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_12
!i10b 1
!s100 S6f=hLbf;HXl3h5P9PJf51
!s85 0
vOBUF_F_16
I^V^D8VQ<o`VIhA5]AaZA^2
VgLlYRGYh1CT>n3]_0benD2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_16
!i10b 1
!s100 cSjKi3mAiUdF5Z_:lNgD02
!s85 0
vOBUF_F_2
I9d:_[9Vhi>4jG7BYDehNz3
V0jZRGHQng4Z=;lV2XoLD=3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_2
!i10b 1
!s100 L0K0Nhne6l2ZNYQPUHU7^0
!s85 0
vOBUF_F_24
I6IU?S:F?0@K_dM?VlADYd2
VTMUX2LM;?DQl5ezag9Z`c1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_24.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_24
!i10b 1
!s100 Z6n6H55gO]o=fXi]GZ76G2
!s85 0
vOBUF_F_4
IG3Ad3XfRCmBU=jzD3F3hV3
Vld^Rb`O3igcQUm9?]`7nA1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_4
!i10b 1
!s100 o_O^jz^S]ic3cO?f@Ahe71
!s85 0
vOBUF_F_6
IUC5[5A^H[niHneI@]M8FF2
V5Z1fM6lG6;J4<>b0za5DQ3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_6
!i10b 1
!s100 0aYXaHQ4dfX3S;FX@@9kd1
!s85 0
vOBUF_F_8
IdYT42lV4W2LjkY6gERZ6V1
VKG@T1D@jfi8<@9>Y0ooLF1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_8
!i10b 1
!s100 ]89YlmlndDL8Tj4f4oO9k3
!s85 0
vOBUF_GTL
I529A;BQla9B7k9MYDUR?^3
VIm9Q?BSNJ=HPGc7;OKmnb3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@g@t@l
!i10b 1
!s100 RHCYBCgK:60j;dYgl5GFO0
!s85 0
vOBUF_GTL_DCI
IEcG5:^SWUm?N>QXFW;_;V3
VXg8Vm`RXJflEQn>V_ELII0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@g@t@l_@d@c@i
!i10b 1
!s100 G>?LAlhH4?Z<`BmYC_Lo13
!s85 0
vOBUF_GTLP
IhC2<Yi7_z7oF2JfBO;i_D0
VlZPDTmEJCgSf?3F<JR5<j1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@g@t@l@p
!i10b 1
!s100 8P=Rd=DDS_^d_K]FS_dzl1
!s85 0
vOBUF_GTLP_DCI
Ibi?m;hSYDE[NHmeB[Q^jP3
V1fhdm?GH05Ao4ECV=l^;<0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@g@t@l@p_@d@c@i
!i10b 1
!s100 f=OigDkh5D?dl=T`bJ@=N3
!s85 0
vOBUF_HSTL_I
Ib;BOVm;;JVVh;b949GJ@l0
V]ldg>D@C0e07P;WLaA@9P0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i
!i10b 1
!s100 cMDMFigadkTAc60SC2o5J2
!s85 0
vOBUF_HSTL_I_18
Im5;Jz[fnkRa`V`Z5@Xk810
VL8H5k1ohV4UCgS0PcRD<L1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i_18
!i10b 1
!s100 gzZeNh>5e<m>cP[HY??mE3
!s85 0
vOBUF_HSTL_I_DCI
ITXJM?<3STHc=WY@Fi_9e>1
V;T`Vif9I[B_h`1RN^OB1W3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i_@d@c@i
!i10b 1
!s100 kB`cHUV3^[QOEH;?W;zPE3
!s85 0
vOBUF_HSTL_I_DCI_18
IAcIPHMFD[:3eXFUNzUS>k3
VFhnL;:Nf8`]cHnc6^2>1L2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i_@d@c@i_18
!i10b 1
!s100 FkYBX;MdXB8h?2WBSokT_3
!s85 0
vOBUF_HSTL_II
I_1=?jW?M:9miklQWKOOP52
Vc8f?d5GmAjmemo]kc3[ee2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i
!i10b 1
!s100 ?mNU<GWVi1TR66UCY0GL;2
!s85 0
vOBUF_HSTL_II_18
I^B6AXWXaP?YN6Y5lcKG>m1
Vk;4250PYh;[HoI2G<5lE[0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i_18
!i10b 1
!s100 `DVO0z0L=nQfTSgZP@aV52
!s85 0
vOBUF_HSTL_II_DCI
I65mCn<>7bON5z7?MR=JJ<2
VRPz3fQoP<>FdSXN[FeQ9I2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i_@d@c@i
!i10b 1
!s100 GPAf1;A_R`HNom9EjTgal0
!s85 0
vOBUF_HSTL_II_DCI_18
I5g2Colg_P0T<Z0FemTQNV3
VB[hQ9JWCZ4f1CCzbB>>FE3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i_@d@c@i_18
!i10b 1
!s100 TV1KkMD6XE3a[@E8jQ1ji3
!s85 0
vOBUF_HSTL_III
IhzgE@j_QzDmMeBRIWKQzl0
V:D3>1Cf<_kK09;zIX_n9n0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i@i
!i10b 1
!s100 dWPEcTWmmQTg6dJFAF^na3
!s85 0
vOBUF_HSTL_III_18
IHoOWU416B`?d?^mC@YXJ30
VTXAiW`Y^21P63EZSMP1MS2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i@i_18
!i10b 1
!s100 ;<Xn[cWG0]d;X=LGDg_TV2
!s85 0
vOBUF_HSTL_III_DCI
IKE_:O<cFXI4A1EBWA9cUn2
VAC5T<NE8>W@GRNYERY@hS2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i@i_@d@c@i
!i10b 1
!s100 ASS_JU=nK?ZI=16jRkIFi2
!s85 0
vOBUF_HSTL_III_DCI_18
ICSi2HG0K0K=0UCOjga@T:1
V4TMn9Lz1h^>UoH:WWC=9n1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i@i_@d@c@i_18
!i10b 1
!s100 @mPI2R<PSdnWEhGYfEaa50
!s85 0
vOBUF_HSTL_IV
IgO:kRWcXR@:_nW7^0:]5k1
Vd7D2;=cOmmT8>3X]VnNNg0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@v
!i10b 1
!s100 EU15m6QD?L2@hRFbVz?[=0
!s85 0
vOBUF_HSTL_IV_18
INYej==:;6`offkhg5@MgE0
V]<FKBVeB:d>9Q=2[l4f8<2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@v_18
!i10b 1
!s100 2<?XUibc=]OPlWOEBnWi^1
!s85 0
vOBUF_HSTL_IV_DCI
IhWNbDm[=B@id_Z^m@lGNJ1
Ve6OJClfcoOeEgFQOOST3m0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@v_@d@c@i
!i10b 1
!s100 KHlo:baB75d@LQ_=n@RYW0
!s85 0
vOBUF_HSTL_IV_DCI_18
Ik;1KQgTIBahKLHjf;H=Q;3
V`IUjE>]ac998=?CfB2GB41
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@v_@d@c@i_18
!i10b 1
!s100 j`HDSDRaBZ2<`>_1:af8b3
!s85 0
vOBUF_LVCMOS12
I>:U>g]_<VVMiA<fDR8z:V3
V?Ef2ER3X6PWAESM`6KlVc0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12
!i10b 1
!s100 `jX]oc2XNc9J^:]ha>C`Z2
!s85 0
vOBUF_LVCMOS12_F_2
IVL^X[c89OP=Mi1PoUm5@B1
ViPc_[d9N<[aY>nMmCdPMh0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@f_2
!i10b 1
!s100 07T;UTi1>WD?`F0[<dWIT2
!s85 0
vOBUF_LVCMOS12_F_4
IBGfSebLmH9XK]H?gPV9GV1
V[En@0:D4DZiEZJSim=2K:2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@f_4
!i10b 1
!s100 NkY3ZX?ZZ8XcM56IRm]5R0
!s85 0
vOBUF_LVCMOS12_F_6
Ie`3Dm12c0I6F2`JKZiCg^3
V[jcLjM<Y[6dj[2eQSgG7_3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@f_6
!i10b 1
!s100 QcI8lc0S@nk=oA2zD?[I51
!s85 0
vOBUF_LVCMOS12_F_8
ISa8[V141zUVD_8J^R;zJ73
V=39Um^6CWBCm<Y2X6>2L?3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@f_8
!i10b 1
!s100 ?N9B`ATV7lCCS;Z9a]:XQ3
!s85 0
vOBUF_LVCMOS12_S_2
Iee49z31U5Vl^AAb35o`362
V3ENNN]alBd1RLl<c>KKQ_3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@s_2
!i10b 1
!s100 :K[Gc0V11ZidzRdIK]QfK0
!s85 0
vOBUF_LVCMOS12_S_4
INzRQIi9CKJI>VQ?a_djbL0
V:kzW=E3G?iKYPf303@`:32
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@s_4
!i10b 1
!s100 ;Z7cSJP8N41Rj5EoE9BOM2
!s85 0
vOBUF_LVCMOS12_S_6
In:GcUfYmS1>37f==mANiM0
VZH2LQ23=0KDZIaNz<d5bY1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@s_6
!i10b 1
!s100 Fh<nNLf5PiP:CVQWhaD1H1
!s85 0
vOBUF_LVCMOS12_S_8
I`eDOiCZzl>M@5RdzGHoK81
V6f2M@8GeCiBm=EiWeQ;[`0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@s_8
!i10b 1
!s100 FlKCSDNm_E<l=KF2ic:]31
!s85 0
vOBUF_LVCMOS15
I4=^b4AAOfa@E]imX_W`eL3
VOLB^Ei@`nfT16YR1@5j=:2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15
!i10b 1
!s100 9W;XMVnE[nD^B90QbDL7N1
!s85 0
vOBUF_LVCMOS15_F_12
IlPzi3_1T[gc7nz?fjM<Lz1
VZ;fB=<fYYEJHYWDTFlF]A1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_12
!i10b 1
!s100 S_I6kh9NlOI<^iO3Nc[8C2
!s85 0
vOBUF_LVCMOS15_F_16
IcXbGeXNQbNaa^FFUHaBZB1
VlTd24?eLHX`MAk8L3l62S2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_16
!i10b 1
!s100 4zCZR]`fHTJ4:VklO8boS3
!s85 0
vOBUF_LVCMOS15_F_2
I?kKdX^hR@Xh[gfAEzJG8A1
ViWL9jI6j?5To9>P[2=AeA3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_2
!i10b 1
!s100 n?m@m[P8H_zMiQ`WnZ<7<1
!s85 0
vOBUF_LVCMOS15_F_4
I2JLiDoCAg72mo`6[=`U580
VF`mGzY`iOcb2EG?I[W:LX2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_4
!i10b 1
!s100 ]LKoha];bW89>0K<`hcfg0
!s85 0
vOBUF_LVCMOS15_F_6
Ifbe@@cQ<G`2M8=<A6W69j1
V19?do9Pzk?877hmPfAzdE1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_6
!i10b 1
!s100 Kz3:b<V8[HD_XD93h6EX53
!s85 0
vOBUF_LVCMOS15_F_8
IFdnRJ91]zE724AJUSYc<i2
VEZROODhMQEaANoV<ca_CG2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_8
!i10b 1
!s100 ]N@iB7d1z6>I^gg_fa>133
!s85 0
vOBUF_LVCMOS15_S_12
IcgnRKoWO9TkfjVEU3BR:O2
VCe6Db^lBaGAV6Tddo99SX0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_12
!i10b 1
!s100 cdo1jZleVg@=hLNdbX>C42
!s85 0
vOBUF_LVCMOS15_S_16
IYh`d[:Va<jQSMRA@1SO>:3
V0RoXHPK?Q]OJD[k7IW0dg1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_16
!i10b 1
!s100 R>`eG3Z[[_i[UzM<28oo`1
!s85 0
vOBUF_LVCMOS15_S_2
I<0^TCmL@VbmM@m4f_CM[X3
V?]HV117TkH28;3LaVKd]S3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_2
!i10b 1
!s100 3E>_aJCT?c_EaE9I7aUG?0
!s85 0
vOBUF_LVCMOS15_S_4
IoQ8m;DK::HMz@dgX_9JOc1
VKbB]8b;6678a[:dl9TJI?1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_4
!i10b 1
!s100 @bF@JBV0Fb::<k6b0I[`i3
!s85 0
vOBUF_LVCMOS15_S_6
Io:llRiQZ]CZ>SXN5=D<4<3
V>7I6Fa4z8K4GZVfY]7nd<1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_6
!i10b 1
!s100 B:6KX@XecWodVhD8S5O=_3
!s85 0
vOBUF_LVCMOS15_S_8
I;]<7YJHi=<;354@@@llIn3
V??g==0KmeZ=AJTSPZngDF3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_8
!i10b 1
!s100 FJG9BWZbIXfO<GZh0`7cO0
!s85 0
vOBUF_LVCMOS18
ICIHXQ6;NH0SBR[385BPa13
VGf1[^12c9e<K[5hDQQBRQ2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18
!i10b 1
!s100 7UFzMBfI<87amL0VX1d@P1
!s85 0
vOBUF_LVCMOS18_F_12
Ii6P6e:HG_G]62WIAW:=mV2
V9N<aI@c0GaVcdo=iEEh2K3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_12
!i10b 1
!s100 QCbU=^WA_F7o=TDP]CkS[1
!s85 0
vOBUF_LVCMOS18_F_16
IzkIYN=b9Y6ALeg=8>E_2`0
V2JJhjkiTi7[Kf[2NPH?6a3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_16
!i10b 1
!s100 >fTTb56Zo8GcVBAR3Pnc^2
!s85 0
vOBUF_LVCMOS18_F_2
I=0OPLU4TfAfL:H[oKz1m?2
VMgjC:F6i;c6_C<lConXzc3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_2
!i10b 1
!s100 eS36DhdGSJ<>PR6h1`X]X0
!s85 0
vOBUF_LVCMOS18_F_4
II]a[5A5BNWBk5EJRn7Xc33
VXL?;P:1YRXN2nhYzXhZEh2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_4
!i10b 1
!s100 l6AK83[3DHzEPDT:D49R_3
!s85 0
vOBUF_LVCMOS18_F_6
IbdgL6Jl4c]C5Z3G_fg?e=0
V4KU;A]WmdAC15R@4efR6K0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_6
!i10b 1
!s100 HK[18lBHT@0o8=ZjI]0B:1
!s85 0
vOBUF_LVCMOS18_F_8
IUW7zY4n0OD7>R70L4APWJ3
V9Sh=?c3b[L2KUU:J8EN1Q3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_8
!i10b 1
!s100 FBT7VziUlo=aYOL]OMJ;F2
!s85 0
vOBUF_LVCMOS18_S_12
IQKT:8=lPPmI1>C?LoEaLb3
Vd;eiJOmIRj<h^oV4HU0SW2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_12
!i10b 1
!s100 WI8U>?KB`OSbcV794Ij_K0
!s85 0
vOBUF_LVCMOS18_S_16
IU1_mD?8Y^?A9z[3VHSGnR1
VkkA]jWD`^=l]i8V>U2Ug@0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_16
!i10b 1
!s100 >1J0:5EX>WP5VHjk`B9QE1
!s85 0
vOBUF_LVCMOS18_S_2
IWOWPz945>SWk3kK5dGijg3
VUaz=ibL1TGBH8zA_o[EgY1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_2
!i10b 1
!s100 iU8G_DXRG^OAT_`jP8iZ>0
!s85 0
vOBUF_LVCMOS18_S_4
I0n`fC45k8K]F48knPl^i51
VW4IXJlN=:a?[@a84H;Y_F3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_4
!i10b 1
!s100 ZnXi[1E]zd<4<of?[_7mJ2
!s85 0
vOBUF_LVCMOS18_S_6
I4F@4e`_I?j>HY1E1gh=Iz2
V6fgPfdCKzQz[Bg=^7Y:TR0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_6
!i10b 1
!s100 NF_6WR:hTbXQnGc?EAF1a3
!s85 0
vOBUF_LVCMOS18_S_8
I^`F6jR:HbkZoBc^<bBRFk0
VdmGT2:7443=eLOREhaFka0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_8
!i10b 1
!s100 JkW2f=JW37?mDW4hmGY1o0
!s85 0
vOBUF_LVCMOS2
I_KlTd9=LohKBMbiFmIQg53
VSIikHniX:2?CCOCm7[:7>3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s2
!i10b 1
!s100 A4[^SfChN=1=i;XJndD_k3
!s85 0
vOBUF_LVCMOS25
I5gM`Ga4Nd?778YcB]db?62
V<9df;d>Wz:?5KPP@S64Y;3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25
!i10b 1
!s100 [gQRSIQgQOX61[EFW;0d31
!s85 0
vOBUF_LVCMOS25_F_12
I9A`A:2hFXlB^^U]od`@>n3
V6P;UVR`3^mT]2nz<jCSTP0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_12
!i10b 1
!s100 <oE?DbXGfQf:kcAkZnoVL2
!s85 0
vOBUF_LVCMOS25_F_16
IJfUeP^cAbXXT6]GK[:G>S3
VzGX<30i?>KKgSLacLQ4Yd2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_16
!i10b 1
!s100 ZKmNcc[KSW25:j<NWmc800
!s85 0
vOBUF_LVCMOS25_F_2
IiTBB2YXUlmlK0;lYDZcM[3
Vg=7B_S73U01n6[fSo4PUX1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_2
!i10b 1
!s100 X]LRG;U9bVS^J[<9Q:lc=1
!s85 0
vOBUF_LVCMOS25_F_24
ILmi?;0@`QQKT0<JfQ]XI]0
VEm;8oi]FT7KKLk]0]<;4[3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_24.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_24
!i10b 1
!s100 4f9JJ2jf=MLG^]jmo7GlT1
!s85 0
vOBUF_LVCMOS25_F_4
I`]L2PeE9z^:eI9W?YAGDK0
V4Ke9^MKbzLA7^LJle`geD3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_4
!i10b 1
!s100 QFXPMcK_CFMf0S?2600]?2
!s85 0
vOBUF_LVCMOS25_F_6
IjAmMMP6GIa:4KMF2Zoh]L1
VNf9lCO4g`XLa734bSmjPW3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_6
!i10b 1
!s100 `U4MzO`h@2[CSXM[a=?2]1
!s85 0
vOBUF_LVCMOS25_F_8
I=fkfW:>>;kBY=U;mlz<792
VO?@<e8DhF`1F0G_AA[=CY0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_8
!i10b 1
!s100 5RZj?n<d=hVBSCXegh8Sl1
!s85 0
vOBUF_LVCMOS25_S_12
IJ_UKIin<U`X7YGc[VHAFX3
VEgCFHmDNdc7a[gnniDzN`1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_12
!i10b 1
!s100 I2zeo@AFoSO6>[0z8EIoM3
!s85 0
vOBUF_LVCMOS25_S_16
IAWAXibI=@@5hgRC7^NOl;3
VJ4JhL^]M[2RaCme9j82_[1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_16
!i10b 1
!s100 Vg9XfClj]=CVPcN[:<>o=2
!s85 0
vOBUF_LVCMOS25_S_2
I^eg0gAF[DScI5e`T5o=IR0
Vk?W7`NMb]dIlU@3G09?R91
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_2
!i10b 1
!s100 BP1mgB<d975UTU8c^Ka?U1
!s85 0
vOBUF_LVCMOS25_S_24
IzOVJnARNXnTLjBY`BaZ^<3
V9JZ>MohWG^oBaJiGP]Dao2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_24.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_24
!i10b 1
!s100 WcgoIFf9ai=3Sf]VaS3PO2
!s85 0
vOBUF_LVCMOS25_S_4
IO9dD9=A;:;U@V<G:E84=82
VZ[cD7h^_DJG5om2Qzg09g2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_4
!i10b 1
!s100 Ja_iEa50DjEKKilF>>iLA1
!s85 0
vOBUF_LVCMOS25_S_6
I`84fV[L3M^<TfakIah96i0
Vf9YK3ZjciLO4KKi;>ISh]3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_6
!i10b 1
!s100 ;b?e`T4A4SJW<]Sc=ZVkc3
!s85 0
vOBUF_LVCMOS25_S_8
IKEWPYgKa8TT0^JE<7dKS33
VN:H8ihceC7Y;X_?fB>UhV2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_8
!i10b 1
!s100 f>JF4XaAgzC9QOnCgzUa?0
!s85 0
vOBUF_LVCMOS33
Id7LPnaZI]L0O@1kJjzVgn1
VhVlOW4]:c7=<=nna50_cZ0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33
!i10b 1
!s100 fAYhA`Tm[U71z9oNQ_nIf0
!s85 0
vOBUF_LVCMOS33_F_12
IJk5BIHDozWN<PFjV6L1ZC1
VXQLP3URIHDbbTY=PiLVDO0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_12
!i10b 1
!s100 HblKcXoLk[6XNBdT]@<;=0
!s85 0
vOBUF_LVCMOS33_F_16
IU2iP_2;[bYG9k1J]BfOaz2
VkjZUjM@YOZ1C]Lj[3B_>W1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_16
!i10b 1
!s100 ?6FIJ`0NZUJKWFZc:61G72
!s85 0
vOBUF_LVCMOS33_F_2
Ioki_9JI=f0;OiJCSl[S332
VZee0WoV;agmnT`D4jf:hc2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_2
!i10b 1
!s100 QYdZX4U?8o:bGZ<RAQImH1
!s85 0
vOBUF_LVCMOS33_F_24
IgS3JRX`TR<E2jIENR2`Vc1
VghXn?M71ZaRD0mHhQcO@J0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_24.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_24
!i10b 1
!s100 nA5LlH>L6b3<LGP6Ak9G90
!s85 0
vOBUF_LVCMOS33_F_4
IEmiWNS[TV`nXgKHjLgeCj0
V@Om<Uih2L_Va6c>7ViQ[X0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_4
!i10b 1
!s100 1RnX=R:jmO=52_IM6o<oD3
!s85 0
vOBUF_LVCMOS33_F_6
I<M2Ek8BP?O8KP^_cZIZeR2
VlXQA[TBi5FGOMjMY>4j5W2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_6
!i10b 1
!s100 k8bo<TzHIJ2eiI2>DDSCG1
!s85 0
vOBUF_LVCMOS33_F_8
I_>QCCbR[bca1mHigk[[7C2
V55LjNGN7^SZT:En5VAiN43
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_8
!i10b 1
!s100 UfaO7_@Sf=iCJOOlJP>VI0
!s85 0
vOBUF_LVCMOS33_S_12
IA8D<JXYcAR9Ug5d`L<Zdn3
VnDO;_Mc>oQ]4Pi]d7OYeJ2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_12
!i10b 1
!s100 8h7AF3S5c?gNnP1h3BjTM1
!s85 0
vOBUF_LVCMOS33_S_16
I<edcVcT5LG0_?i3G=`eEX1
VB97P_f;Y]jciB=W>eNY^j1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_16
!i10b 1
!s100 54o_W1`KJ2^`0134:8;:n0
!s85 0
vOBUF_LVCMOS33_S_2
Ic^_cHm;kzOR]AHU7mM;II3
VQ0MYB151RM`MjS_H[J6A01
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_2
!i10b 1
!s100 Q?<o1K6=8fB6<2<m=>>3C3
!s85 0
vOBUF_LVCMOS33_S_24
I7UIN;0BKmc9Sa7hmo<bCb1
V^hmhAKmE>Ff6e8NU_bFGN0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_24.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_24
!i10b 1
!s100 d4`[VX<zgO7gTSi0:CLPP2
!s85 0
vOBUF_LVCMOS33_S_4
IW@>;ah`lPh74;7Fh0=J?X0
VW`0Lo4bXAVEoK5BVl27ZN0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_4
!i10b 1
!s100 o=d85]0XN>24EgYh3h8LQ2
!s85 0
vOBUF_LVCMOS33_S_6
IYGR5o[TICQ>_oLck_imjP3
VJJW?DcP^XI0dRI5_8T7^72
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_6
!i10b 1
!s100 6<ndzK5C>DN@FgbVofZ2h1
!s85 0
vOBUF_LVCMOS33_S_8
I>TF]fTQ0dReV4Yf4:enMm2
Ve;Z9:j5KUzhGaPI>DQB?10
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_8
!i10b 1
!s100 FOSo1DchXFTLnQF]`oUne0
!s85 0
vOBUF_LVDCI_15
I3V84olMTX9KHYLamL6VOB0
V]4n_d;>8AcQ=b]2_ZUD9P1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_15.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_15
!i10b 1
!s100 A3D255b3`^z6=DUA]O:I41
!s85 0
vOBUF_LVDCI_18
I=X`3PO6ha1j_Cf>^P56R13
VDBC33<D2:^FAaA4PG1@O11
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_18
!i10b 1
!s100 MeCicGGm5K5n43QY<e>JG3
!s85 0
vOBUF_LVDCI_25
I76EZ1M4k624A2A2LVW7a42
Vb]UIPk6ToPmkZ`M@=F2FF0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_25
!i10b 1
!s100 YQH8=QOfbaV>ONNa1X]zZ1
!s85 0
vOBUF_LVDCI_33
I71U5NZ]1XL;Q;:ZRnaJMf2
V]BV1g=9T^OmcZ`_Z]bLF=0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_33.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_33
!i10b 1
!s100 kG`]Ud:^OiMM<5mf2M0Q43
!s85 0
vOBUF_LVDCI_DV2_15
ID;23XI>i`@k_iXoTKe[@S2
VMfmJZ1L^;oTnTAbo<leC>1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_15.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_@d@v2_15
!i10b 1
!s100 InB;R6UENO1^P[HQOQ<6z3
!s85 0
vOBUF_LVDCI_DV2_18
IVZPZ^b4<8>Hh1[cYBLaJe0
VbFd5OC97Y^9VYYl3U>[Dd2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_@d@v2_18
!i10b 1
!s100 BOF`TTQgQag4[>=Nzo1;e0
!s85 0
vOBUF_LVDCI_DV2_25
IESNBYH4zzJo99Li?6RBK;3
V;LL_XjkUET>ESi>GiYbC33
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_@d@v2_25
!i10b 1
!s100 @jVG:Tj[hh;SeiQO7NRK91
!s85 0
vOBUF_LVDCI_DV2_33
I0CfaWjc85>M]<jGA<o=>M2
V@[KITm^D>iJho?>U_DU<42
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_33.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_@d@v2_33
!i10b 1
!s100 >C:;V5[Jl]ohRfNjOdohW3
!s85 0
vOBUF_LVDS
ID7d@Ooezj0Vz>a;8je?BY1
VDWB9iT5RJZmgg[;M4kGZb3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDS.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDS.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@s
!i10b 1
!s100 MoN?KbWF=nC[[kF7JO<Wd0
!s85 0
vOBUF_LVPECL
I`iHlf^=S:U6b;`[CFgJU72
VVYBDIIMi2A@K3F0`fP[[Z1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVPECL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVPECL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@p@e@c@l
!i10b 1
!s100 FFcF9O[<=9:35:1=9:Z]:2
!s85 0
vOBUF_LVTTL
IF]BL6UQIAMB=lM[ZAa^DW2
VBS9WaKzXVQ@kg`H<H0I[U1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l
!i10b 1
!s100 cl`9dWXL<30e_kUVk_BQX1
!s85 0
vOBUF_LVTTL_F_12
I[U6;dRe@dVGeg5^:1E@mh1
VdfQHL;WlVgCiij4EEE`V31
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_12
!i10b 1
!s100 HEWRm^11GT<JZ:Ibaa0W^1
!s85 0
vOBUF_LVTTL_F_16
IN77I@4a0WVZ>1OBmI:HVn0
V_Ecga]dPHWGm35<8MNBQl2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_16
!i10b 1
!s100 ^a_KF7lcnaBHSf4K3nlS=3
!s85 0
vOBUF_LVTTL_F_2
I@3coN;SWe6VSzR2TVH@K01
VH_Q6aGW4cE>25DMkH2Q7a2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_2
!i10b 1
!s100 P=cSX6:EOYkJl^JzaZDbQ0
!s85 0
vOBUF_LVTTL_F_24
IbFMMHCS[]efNZd4OH7a9[0
V;_bNO5UUMhEDRf>gSA4F?1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_24.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_24
!i10b 1
!s100 DPnPWbe?B<cGinRodCc853
!s85 0
vOBUF_LVTTL_F_4
Ia]HANPHHR4USWgj[P=OQ92
Vea1F<>JFFR<nAMiRBb@mE2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_4
!i10b 1
!s100 RGGn_MkgQ4?lf4]BQ?8Jf2
!s85 0
vOBUF_LVTTL_F_6
IVj3TmeJ6fMZXXdenM:5oo1
VE4l@9m1GhJk>Y=_9iaPhb3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_6
!i10b 1
!s100 N7CWjigWKD9`YE1m<WX@e2
!s85 0
vOBUF_LVTTL_F_8
I`IHS:D6h:;P9caWm6EE[N2
V^=LCCjPeVl=j8Z<jlN5i^2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_8
!i10b 1
!s100 d:V=2MglL<OmSl_H:=Uz50
!s85 0
vOBUF_LVTTL_S_12
Io?b0hRo1?7<onk1RzF?OU0
Vj9ETdc:AJ3hnZAbcg2A6T3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_12
!i10b 1
!s100 QS8e1=AKJc[m6zGn7a5gE0
!s85 0
vOBUF_LVTTL_S_16
IhXkAW0LXDRQ;lVlK7UE[c1
VBBV3zUbM;LobALWfWR^TJ3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_16
!i10b 1
!s100 a3oXC4FemR5mjR^LZch=T0
!s85 0
vOBUF_LVTTL_S_2
IWkLgKga4?kV>]g0;QO>BX3
VB4aWeWYmBo;U05>lA@K7e2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_2
!i10b 1
!s100 cH2TkHUK`U1AfFKI>aXN?2
!s85 0
vOBUF_LVTTL_S_24
IPo0VLfVSOce>VhHYSQ_@[3
VBzjQLfBXm>=;EZOdWQLKF1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_24.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_24
!i10b 1
!s100 dC]@VR;XQmGVf26h[RLWY3
!s85 0
vOBUF_LVTTL_S_4
I:KYLaP<lbE8o_e[`dY0KG1
VWnGz`U_d8Ki7`Fd?DPeco2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_4
!i10b 1
!s100 V:Xi7eXY;a<^Th5kiSS?U3
!s85 0
vOBUF_LVTTL_S_6
IY`OfCLlUfUF<X?]Yz6ZlE2
V;L_e_4Nj9TC3F=S2WE:J93
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_6
!i10b 1
!s100 8MUgNHIX7P:fff1[;eH9`2
!s85 0
vOBUF_LVTTL_S_8
IPDGib<m>aiT8SH1e=`Bhm3
V8fYaRe<N3iLCJU_9]W=5@1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_8
!i10b 1
!s100 XEILEf]`im4fn6SRjfe650
!s85 0
vOBUF_PCI33_3
IVBh8GEG<O2?WbMlPm=DAi1
V`JGVF>?NZbES]ci0RCFYS0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i33_3
!i10b 1
!s100 XoGoaI_2hhWPBi55CNkzO2
!s85 0
vOBUF_PCI33_5
IQg`Sz5Ga?1m]888AgX5zC2
VS80z2AD1Y`NZ2X]m49``41
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i33_5
!i10b 1
!s100 7llL9DJ];_SG2KMSoLeXE1
!s85 0
vOBUF_PCI66_3
IL[oUjS>8NcWOfS3cCm:4R3
VLbdjWDkjo6iI1_OiJ>Uk>2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI66_3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i66_3
!i10b 1
!s100 WT>:NQmU^4V]^>mBWiji?2
!s85 0
vOBUF_PCIX
I5V9EG21eDC^TGh=E409fK1
V^HD;Ib48I9iGC8LKVCgAA3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i@x
!i10b 1
!s100 XI=2LJI==eF0?MB3eF]K:2
!s85 0
vOBUF_PCIX66_3
I<2_E3P=Vi^69YS4PfGSfI2
V@L=UP[N5FSH^S[N6Lm:^b1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX66_3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i@x66_3
!i10b 1
!s100 [CSZ30H5>`LH0_FDenaKj3
!s85 0
vOBUF_S_12
IhQSm>R0g_LPaX8?d55F;F3
VN8CJZj2zk=ZRSN817`hTf3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_12
!i10b 1
!s100 kFJ?O4JA[@:NYD:=8jQ292
!s85 0
vOBUF_S_16
IoU03JV7^bS1h<9<Gh2V:41
VIVkdhMin8gPTJCedUV:8>3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_16
!i10b 1
!s100 1[FSKY<b5UMCVGi=Pz`i?3
!s85 0
vOBUF_S_2
IzB45coB=W9F?bGVlP_H:P2
VSe8eZ1d[FFXlS4BYQVMjD3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_2
!i10b 1
!s100 H5<KZD1klA6nk4I[`UNMB1
!s85 0
vOBUF_S_24
IX9X]?FkC]0Wk3HAUdbf?03
V_?;4[PbiDj8d9mA9hXB;61
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_24.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_24
!i10b 1
!s100 ziLTV?kdl2oM?MK<Y6S6G2
!s85 0
vOBUF_S_4
IM;fgfOe61VP7VeeCXb9jf2
Vc3`c7^LXdN7a^Z]lcd>li3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_4
!i10b 1
!s100 RWFeII4RY8W:JQ7KCjNcb3
!s85 0
vOBUF_S_6
In5jemzcOOQIl>FOGfE@Ta2
V1bNLOj9dBod?<NlQli;VV3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_6
!i10b 1
!s100 ;YkBcSjJzda7Doo4cJWX@1
!s85 0
vOBUF_S_8
I6SfCBi?4DPXNBdX@AWUiK3
VQzR@RLO_LNRzm;JaC6dJG2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_8
!i10b 1
!s100 E4KA<e4M4UfbHKcL3I0[K2
!s85 0
vOBUF_SSTL18_I
IWAEN_;k<F6nB@<Z>@bBk>0
VDm93=J3WMPBn6^CUfDMKW3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l18_@i
!i10b 1
!s100 cb<A85o<T80T2D@DN7^?a2
!s85 0
vOBUF_SSTL18_I_DCI
IBogMaRJgVVUoD3QXOKiml2
VLjQhWiYDJQjczd:7PcY?B1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l18_@i_@d@c@i
!i10b 1
!s100 8j<L[R<i1Q=CA3Jz03HdE2
!s85 0
vOBUF_SSTL18_II
I3adX^OcLSM?Z4E`9K3hN92
V^j<lR0:_5_m2IL9TjXFC31
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l18_@i@i
!i10b 1
!s100 77z63I:oj4m@HLn>c8XLz1
!s85 0
vOBUF_SSTL18_II_DCI
I?^g4?zk=MK6VjmHlAOJQP2
V5UKM:<UUl0Pn6_:7]<B2M3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l18_@i@i_@d@c@i
!i10b 1
!s100 Whd4>5acXM34G@MkIl:5Q1
!s85 0
vOBUF_SSTL2_I
IAoG`AlIF;LN]`[G5mgOXP1
VkgPA9`GM`kO__5bKHRS942
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l2_@i
!i10b 1
!s100 iP`GzNADQ?;=b0`ea9B[`0
!s85 0
vOBUF_SSTL2_I_DCI
I9lS>zKU`<YccIo^`b1C2Z3
VMGBo?@^fzVHS?oPC4:lTN1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l2_@i_@d@c@i
!i10b 1
!s100 b5nfE431G:NX2fF`WAon:1
!s85 0
vOBUF_SSTL2_II
I>[n@EgX[7;R]SYIE7_@SP2
V1DJc04:8GA?GmJ525]abI3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l2_@i@i
!i10b 1
!s100 cVdV5P>fM@`J873:;33a?3
!s85 0
vOBUF_SSTL2_II_DCI
If6In3[OmbZeHmbjM7afk<3
V`1k@SLG;fVO3L6kHRPOH>0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l2_@i@i_@d@c@i
!i10b 1
!s100 K9TGe1I1eCPaCZR2e5z9=1
!s85 0
vOBUF_SSTL3_I
IURO5CnbLSR[Tac8YRX0iJ0
Vbo:PEZaimbOYS9_2UHTSW3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l3_@i
!i10b 1
!s100 o0LZZ]F46GMCZ_O1W:eK51
!s85 0
vOBUF_SSTL3_I_DCI
IIY^AZozL[GnPlVOmnOnD52
V5Ro55iO_NbH38>N:6BP<:0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l3_@i_@d@c@i
!i10b 1
!s100 ii@`oO`1M0jZ8CQF8iTE=2
!s85 0
vOBUF_SSTL3_II
IZ6fQzA4<F2b<J0ckfG4^C2
VnQFd13FT9KzHh9g<[FJDm1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l3_@i@i
!i10b 1
!s100 eoci?H^KWMKz5FlAB[EMm0
!s85 0
vOBUF_SSTL3_II_DCI
I3SY3n8X47`>Q[>>DETfB42
VMU=OoAWGRWeWLHPRkfHHN3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l3_@i@i_@d@c@i
!i10b 1
!s100 anFKH[ieFZehK:h@;8]2M0
!s85 0
vOBUFDS
IGTZbP:4CRo5WWeA5I27`S3
Ve=kK@F;zi^E3V[V?3]Pk=2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s
!i10b 1
!s100 c;On4EP;_9i5SRfoLm3LE0
!s85 0
vOBUFDS_BLVDS_25
IkJ28BJI9hfEeX44Hi]eU>1
VmXD`8@Jf>S;LEDF>@E12@0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_BLVDS_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_BLVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@b@l@v@d@s_25
!i10b 1
!s100 e>YCd@jjmLa8C<Z;5Y:FD2
!s85 0
vOBUFDS_LDT_25
I>MG8AoQA3E?jF@@NIeC7e2
VVke5ROk]?m4cH@O3RlCWF0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LDT_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LDT_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@d@t_25
!i10b 1
!s100 SQkXfc9Vf;:>B27XdXTmU1
!s85 0
vOBUFDS_LVDS_25
IPSE@inlXeCc?m625DU9^G3
V2S>nXBM[;ISL2]fbmUf_D2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@d@s_25
!i10b 1
!s100 zj<KH^PLIaFH`jE0[3]GO1
!s85 0
vOBUFDS_LVDS_33
Iz2<]B=FZ79g9hmgU7i0e21
VJn?DbG;00Gl7^:o^YRfM31
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_33.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@d@s_33
!i10b 1
!s100 KMKP08jaWiYH>o9U@Z>f?1
!s85 0
vOBUFDS_LVDSEXT_25
IbIb`?U0PF`F2=BAlklV[l1
V46PPeLdedY><QT7^i`E_>0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@d@s@e@x@t_25
!i10b 1
!s100 bHN=k`mj0NQ1WF=[1[KXi1
!s85 0
vOBUFDS_LVDSEXT_33
I;AeBi7oYP`LXiUm_QG6;P0
V302?nLFMdkP<jKHWb5lhk1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_33.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@d@s@e@x@t_33
!i10b 1
!s100 nGYAOhGHN59ihZ4J3_Nle0
!s85 0
vOBUFDS_LVPECL_25
I;TI8;2zPUH^G7P^llAT?N2
Vk8L1<XNYMLW=aDZ<lm:Jl2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@p@e@c@l_25
!i10b 1
!s100 DDb>dc?5M8E^GO;e:oB4P0
!s85 0
vOBUFDS_LVPECL_33
I]lnf4`bbm4[>f2Xid<:<E1
VFjGi@[Mm[=_cmJRT=j5VJ0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_33.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@p@e@c@l_33
!i10b 1
!s100 l5l>bS12:2OL6Uzg8clBh2
!s85 0
vOBUFDS_ULVDS_25
I_LE_jK<fgU`l6LAOQOJ=_2
VGmP?U0e2IL=LMEfJHZ^6;2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_ULVDS_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_ULVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@u@l@v@d@s_25
!i10b 1
!s100 W4K9QLboMQFM_J]V;1b4d2
!s85 0
vOBUFT
IzXh[FeYHmM3EC5l6QH<^O0
VCZ<`_:iB17nzZ5id3>97Q3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t
!i10b 1
!s100 1ZcXkocUO?b^3iVV;lZCf2
!s85 0
vOBUFT_AGP
I3Y`[zIz=0RD];5aeT_a6>1
VnoJcYUA^C0W9[2Q;EAH8d1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_AGP.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_AGP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@a@g@p
!i10b 1
!s100 dfh_4=GWJVfE?=U1PmIb81
!s85 0
vOBUFT_CTT
IaWUjz>a<L0K4[05XWPGWc1
VJ>FD??hRaEPWCmmlD?IC:2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_CTT.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_CTT.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@c@t@t
!i10b 1
!s100 jC;98>1OkAC42KS>ZIab_2
!s85 0
vOBUFT_F_12
Iki[`^CS;7>;?`C7_3E<km3
VIPFz=Wh1UYR9kD@_AYFf<2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_12
!i10b 1
!s100 @`g[3:d>1Ml>YUGQ5<C@Y0
!s85 0
vOBUFT_F_16
Ic_P@D1;AEY1[[QJKL2eT;2
Vo>mJQZ=oa:MK@7a9J[KlO0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_16
!i10b 1
!s100 MliOo@9QIXha6B2C`z<?k3
!s85 0
vOBUFT_F_2
ImM6hJLPM]`6]jjXBf^;XD0
VcH30nC?VlM8D9lVOOUXYC3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_2
!i10b 1
!s100 9?9U_90DL`SPf`:jchP=@1
!s85 0
vOBUFT_F_24
IjJ@>m0oBnFE?`mDPPmCMG3
V5h_YXP6m0P31DVSC<dn<I2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_24.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_24
!i10b 1
!s100 7lQ0UbM<V>`a>]CNPeG]:0
!s85 0
vOBUFT_F_4
ISF86LNkRDD^7R]z8?>gaP0
V73g?h05C4khbGcl2?U6<:0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_4
!i10b 1
!s100 8ZUozPmZ5Bn;ok^L_^54I0
!s85 0
vOBUFT_F_6
I_a8Tf^WX@6h6Hj@G9VD1d3
VgY9kkU5nJ0A=j8EXLcDgi3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_6
!i10b 1
!s100 i62k2lli^_<bC6S=5HZY=3
!s85 0
vOBUFT_F_8
IJGQ5gAP?a06L;gPm?Zm6;3
V>6:846?iGiiBl;o>B7W8T1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_8
!i10b 1
!s100 DP^3<eLDigQIn:lzFokXC1
!s85 0
vOBUFT_GTL
INiZK<d@eHS]6@?^6[ElW40
VUZBeL[<InA^8OZDUaf>kb0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@g@t@l
!i10b 1
!s100 R>^YDFW0k15?fHGo4ZgBP0
!s85 0
vOBUFT_GTL_DCI
I:hmj_83QGdm_GNKUDLo>b2
VaaX2P:L5mZNchj55b^zzG1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@g@t@l_@d@c@i
!i10b 1
!s100 C^UhzDXQYGZYn9X`:5[dU0
!s85 0
vOBUFT_GTLP
IP?jYP2jEj`1m8XC?WJXOT3
VF[CS11]`EUkLN8=N_OLn21
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@g@t@l@p
!i10b 1
!s100 _?RI?[KU`4ZgzFIBM=iYi1
!s85 0
vOBUFT_GTLP_DCI
IBd]j51;5hLU5_1O5_=D[D0
VVlXCN5UI`lecBM30gnL0h1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@g@t@l@p_@d@c@i
!i10b 1
!s100 :<`n:GC3kicMMHgoLhQ2Y2
!s85 0
vOBUFT_HSTL_I
Iajz`LdkDFJK4jfT0:TUzH2
VRASWo7oXDXBf9?E`iLmHg0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i
!i10b 1
!s100 miFgzOg1U[>fk_e[1VLWW3
!s85 0
vOBUFT_HSTL_I_18
IDHCbMQ1C3SX`likWP91B^0
VKI8:FDM<kPd0TKmE[Q0D`0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i_18
!i10b 1
!s100 EHim<3z?RiMl84R8i>Nhg2
!s85 0
vOBUFT_HSTL_I_DCI
IoI09;9[i0FMk=hNnAzQjG3
V9c0Y8>][Y?mMnTOaQVL2A0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i_@d@c@i
!i10b 1
!s100 D<WM0A2:SiVYjd^aOeXXc1
!s85 0
vOBUFT_HSTL_I_DCI_18
IG@Yj;K8Nc_Ic5W<:M^`[Q2
VfI65BdFG1:Y6a9LJ1k7hZ3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i_@d@c@i_18
!i10b 1
!s100 F;YF`668<l0oDYd`H0ebf1
!s85 0
vOBUFT_HSTL_II
I>5K1Ffz=l]j`CGT=1O[PM3
V?E>SK4JUkMOla^mW=7g`h1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i
!i10b 1
!s100 dFEZOP[WE=PLik^WC]meI3
!s85 0
vOBUFT_HSTL_II_18
IzDWaJBRoLXn^XV9gz?W?^3
VBV4>^DO7]6Zg[k`1ORMHX2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i_18
!i10b 1
!s100 abU3SZ8ibZ1;SOJPbkCHY2
!s85 0
vOBUFT_HSTL_II_DCI
I:iCa^[JFQAGQK2^>4Pf3a3
V3j^CnUZ?nZPFoEcD4aof?1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i_@d@c@i
!i10b 1
!s100 VX@_KGQ6L5gQQ<Ue_eML^2
!s85 0
vOBUFT_HSTL_II_DCI_18
IlAUP4kbO?17SN5mNz2]=E2
VIfcn?Rj_XgSloUjCd20f30
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i_@d@c@i_18
!i10b 1
!s100 ag5Wb>zc5V2zLi7dUZeaI0
!s85 0
vOBUFT_HSTL_III
IcCKGza;1ikX7Whk;_^QcO3
VkoU4_IciCg=>O8SPLK;VJ0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i@i
!i10b 1
!s100 [5IC6Ui4X^iEQH:b?k9HL2
!s85 0
vOBUFT_HSTL_III_18
I@=KhASX3ZMme?NnHX@T[>0
VWi6nagHX`QjGa_BcTb8j41
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i@i_18
!i10b 1
!s100 m]fmaUR=W_N;UA3b<6hk30
!s85 0
vOBUFT_HSTL_III_DCI
IKE^[RaPBELPP`>U^`Zia?0
V^8IL6NMKj9dgOR8EMiZTH2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i@i_@d@c@i
!i10b 1
!s100 eMDYnE^iaJG@gbS=<dF1X1
!s85 0
vOBUFT_HSTL_III_DCI_18
IVY?DLBnKI<PEkEMoLR?6Y2
V2W4Oa4NhM]7LiBi?0?MKa0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i@i_@d@c@i_18
!i10b 1
!s100 j3hl28>6:z2kD0W@W5z6h0
!s85 0
vOBUFT_HSTL_IV
I`Pi7hoc>KaGPH2km]HXP12
V;fo<C:hL2azOSbkNl:W?i3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@v
!i10b 1
!s100 >hCXN^WSBSoh2ElSaYR703
!s85 0
vOBUFT_HSTL_IV_18
ID2gQFlSzNJcamc1EZYeh;2
VXfnQWM;BMPYhAzNUXXVRf3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@v_18
!i10b 1
!s100 T^h[o3H8TozDWQ>5d7V[N2
!s85 0
vOBUFT_HSTL_IV_DCI
Iaf_R2i^MezU59b=ef_HDL3
VfgETl?;ERh?UR0GAEPKQU0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@v_@d@c@i
!i10b 1
!s100 VR1_kOfLl7DilKB;44gZk3
!s85 0
vOBUFT_HSTL_IV_DCI_18
IPmDGHN`magL>g:gEk9eXE0
V]Uh@8aR>@dC@U0AJF]XD^3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@v_@d@c@i_18
!i10b 1
!s100 TC`P8SOIDc_B<eRNPiMRg3
!s85 0
vOBUFT_LVCMOS12
IfTciHhB77_hLh:zEbZEGj2
V65kGFneG1@<kg`]JZi2?k3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12
!i10b 1
!s100 iKkf9oRG:__g5m29l<3Dh1
!s85 0
vOBUFT_LVCMOS12_F_2
I>>m]>Ol0ZB<l:?JIjnD1?2
V4_QF2N2CAHDmgzb[KdaX31
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@f_2
!i10b 1
!s100 NhQ@nOT[>_CFm?G5n4g8B0
!s85 0
vOBUFT_LVCMOS12_F_4
I?=@Ej92S=E2a@UmkXS>GP1
VgHI3X;PlI13Sh9=LabT:51
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@f_4
!i10b 1
!s100 b1B3feL>V1c[D2;?V<SD[0
!s85 0
vOBUFT_LVCMOS12_F_6
I4>9_ZW1H8[nS_g9Vkj1B12
VVidXIfPe:bHC`=nZPB`ff2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@f_6
!i10b 1
!s100 P]aEc9M]7N9HO>@J1PC[D1
!s85 0
vOBUFT_LVCMOS12_F_8
I]_dP?YiUKC?XP62B_TSE;3
VX78Z<=dWmU_3g]2enFh7G3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@f_8
!i10b 1
!s100 BcX?UUBA`b`d0TgO32=mg3
!s85 0
vOBUFT_LVCMOS12_S_2
Im:nPGnHURPHzlC43W=neF0
V]WY6l[`YKLngQWRb64G4c3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@s_2
!i10b 1
!s100 CG5<gnkR45DT7>`U56<9?2
!s85 0
vOBUFT_LVCMOS12_S_4
I`8nY>IkIbKI5BeITg153U0
V64AME7h761`6DkmOWf02W0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@s_4
!i10b 1
!s100 @chPJc=[CZ6<MCj`g@iSC3
!s85 0
vOBUFT_LVCMOS12_S_6
ITG0bGA5YkJOoN_AIk?obU1
VhW9Vi?jFFMBa<VW1dk4Zo0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@s_6
!i10b 1
!s100 b7j6Mli7^e<;zLB7lKWfB2
!s85 0
vOBUFT_LVCMOS12_S_8
ILR[J^=N=nW=OF[V[HH=NP3
V4mN4MN@`gY]g7zkTVCQmY3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@s_8
!i10b 1
!s100 7ilmhZGoPjDSDTRG;i96P1
!s85 0
vOBUFT_LVCMOS15
I]]4ZHCVCjbQ2cRQ@o2kVY3
V3SfU4BolVLHYkQiB<eNPL2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15
!i10b 1
!s100 ;D1WZ7Qh:HRzD[VP6e8Kg3
!s85 0
vOBUFT_LVCMOS15_F_12
IdnI2I_HFf<^eP:8R39D;A1
V8SoI@UZl9RTj49^`6e]ao2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_12
!i10b 1
!s100 9O^7jLHz3JM0cY3iei<Qn3
!s85 0
vOBUFT_LVCMOS15_F_16
IJ_il_@;OHU2_iec[bDOO<1
VdfmLFham883z;_k57LiEE2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_16
!i10b 1
!s100 VaAe`AaI2Dl;i:cX[PIHL1
!s85 0
vOBUFT_LVCMOS15_F_2
IOmaWn[dTPKPg>QYWdFFUO1
VPi63f4mZz^Pz=6hJgS2GT0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_2
!i10b 1
!s100 `04e1:F:e^eV:9Od<:N<<0
!s85 0
vOBUFT_LVCMOS15_F_4
IdlV3BMnXaQM;H@oF^i^JK1
VGgjg`LU>Q[5ZVZoT?E[?Q3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_4
!i10b 1
!s100 XhE8UN^?C<cjdf2c4?5W02
!s85 0
vOBUFT_LVCMOS15_F_6
IhFg@^SzbaDA6Sf_NmkCF>1
VCS4mQNNgHMQEh^Tzem_E^3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_6
!i10b 1
!s100 X8A_DRMVV4GKRW05h[?AR0
!s85 0
vOBUFT_LVCMOS15_F_8
IA[abC0X^RWQR3I=mhdJZ;0
V9Df42DTXHdRdMFQ3aD9;11
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_8
!i10b 1
!s100 jgfFGlR=nA2KaLG4I[Y^C1
!s85 0
vOBUFT_LVCMOS15_S_12
I?8G2ZIgo^68lAUnI:z4GY2
Vo6cUcJ4Mzkjge;zgj7^n63
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_12
!i10b 1
!s100 Z1U5eDUZWEoZ6Jg>gn1XV2
!s85 0
vOBUFT_LVCMOS15_S_16
IIhH7WL22]8:7D_UTo;>A@2
VTb[4M_Y2k;6WbJ4<JGFf=2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_16
!i10b 1
!s100 AoOhO4:;h8zWe3DmP?MV_1
!s85 0
vOBUFT_LVCMOS15_S_2
I8967o4z:@e^l3oS=jabBb1
VK;V:j;JVT:[@B`H5?cmbS3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_2
!i10b 1
!s100 Q`AFHPW;l[YYIcOhiS2YE0
!s85 0
vOBUFT_LVCMOS15_S_4
ILL3?>^Uo6GUmoQnam;AHo1
V3H^AMnjP1KT5R<bkmOQY`1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_4
!i10b 1
!s100 dnLYjVX`ci8JDNomhIldg0
!s85 0
vOBUFT_LVCMOS15_S_6
I>b^7@PiQiTc:n[N`aGo=P2
VPQFffTFlGZ0R<;AL8nSC91
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_6
!i10b 1
!s100 bmh2n^Dj7;PfAf6egbGeA1
!s85 0
vOBUFT_LVCMOS15_S_8
IdPH^eWE0e<JRI<F@O:I311
VPf7@ZfcnD4Kb^8o3U?S`G2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_8
!i10b 1
!s100 8aQdkY6[>SAfzSd[c^OKO2
!s85 0
vOBUFT_LVCMOS18
I?b7J_2VE^PTkU4kWD>5><1
VIU2Md>7QO0eo]cJC6W>Rb1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18
!i10b 1
!s100 W^5ibh_e?L=elz[6fYQAo2
!s85 0
vOBUFT_LVCMOS18_F_12
If<f4h;1KQAc[0IfRCX4O50
V;V971F]OMXB1?k?P:P[X_0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_12
!i10b 1
!s100 0Y4Fn`bcnI?W9YE;]L14N3
!s85 0
vOBUFT_LVCMOS18_F_16
IA7I_34@dSc@Kfn`SPV_m51
VU[N`8_JEEaljCJ91:M>hl3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_16
!i10b 1
!s100 `dlA^[3VReU=kC=GbkYWf0
!s85 0
vOBUFT_LVCMOS18_F_2
Iknef]WLe0D8blP=<OkZPE3
V8FjMKJjj_H8gGiV6kABmB3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_2
!i10b 1
!s100 SUkdHeoL@=:j5A?lWGFGA0
!s85 0
vOBUFT_LVCMOS18_F_4
I[`6Sc5jfLGKWiXLYO=Gea1
VTD10jbT@3b>c`>hZfz85Z0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_4
!i10b 1
!s100 Xm_[ZTk6z0mEMk=NH>OXk0
!s85 0
vOBUFT_LVCMOS18_F_6
ILTj=6K<JgGzWHE2dGKkTo3
V^^LeTG219dZ`:EUg_>iNP2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_6
!i10b 1
!s100 LY@W3zAJRdcWQiCXn8<MW3
!s85 0
vOBUFT_LVCMOS18_F_8
Ik92aF]]LDV[<69<I:eDh>1
VlNolM7CX=RZff8VN6V05>1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_8
!i10b 1
!s100 2jb7h7iHR1n>_nH]?5Yn<1
!s85 0
vOBUFT_LVCMOS18_S_12
IJ0@Oho3oX>9:OUdO>jYl00
Ve1_<a@ZISOdK6lBDTo>5`3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_12
!i10b 1
!s100 dVI803k8R6CAMXmiG0>Zf3
!s85 0
vOBUFT_LVCMOS18_S_16
I@zoG<@;eHXnHA7HPM`za`0
VOIG7NQej4KQ^dDd[:<Zh62
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_16
!i10b 1
!s100 OPEKMF@Z2B=XPLafJ>3n[0
!s85 0
vOBUFT_LVCMOS18_S_2
I^Z2ADb;Lo?5=C4kBal[za1
VWa4mj:KXoPWBK:Y1@zIF@1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_2
!i10b 1
!s100 8hja04`T9kc669AE7fj]g2
!s85 0
vOBUFT_LVCMOS18_S_4
I>m=G]1IK@YecbGmn5[7jI3
V1_V@2@ZH`T[aoGo0a<E<Q0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_4
!i10b 1
!s100 C@0MRao8_Ozel61@PAWkM2
!s85 0
vOBUFT_LVCMOS18_S_6
I2UNITfI4zjJMS_`^QcgS91
V]BUm=Om:n`kTD1GX9cJ1V1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_6
!i10b 1
!s100 AVCI2JooDTI5Ve89UPSkT3
!s85 0
vOBUFT_LVCMOS18_S_8
IWBn^@MN8[NI4zKSBFbFd03
V6cUiiFj^ORz@AXEOVmDbW0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_8
!i10b 1
!s100 zGW6CAz78];1fJFUATbMN3
!s85 0
vOBUFT_LVCMOS2
Ic2Vb]jKbFBAlU[e89E`9[1
VCBOJ9l3OQ4Z7Kjie`gCjJ0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s2
!i10b 1
!s100 m?HUi4h9=a7zRJ^9^0i]D1
!s85 0
vOBUFT_LVCMOS25
IQ`;C2mOUFSVTj2GbZCci80
VAGW9[X2U3VFEJOD_g[EGc2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25
!i10b 1
!s100 m4jeWf61XVU5]iCmFO:j>1
!s85 0
vOBUFT_LVCMOS25_F_12
IjLX>1eYAN>855VP=ckHRC2
VeNDbVFLjKBSFKkIMVelP_1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_12
!i10b 1
!s100 78iQRz>_1P[e`4HakIN]a1
!s85 0
vOBUFT_LVCMOS25_F_16
I2o:`l>7fd5PFY[;jeiKSN0
V3bOBmRX7AgO`?n2MhfIE53
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_16
!i10b 1
!s100 6=gok`T79K>KZZ_@DWo5Z2
!s85 0
vOBUFT_LVCMOS25_F_2
IL`Q7ZO:lN;nbN8efEkdZO1
VgFD7YBnZ<W<Nc_C;I8GLU2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_2
!i10b 1
!s100 fYc7CK89k:0YcLhaRIoZY3
!s85 0
vOBUFT_LVCMOS25_F_24
IXfgd2@g3:ajX9R7CU66Pf2
VIZXbMTNjV3H0P@<iSWMj33
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_24.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_24
!i10b 1
!s100 6JdO75jC<JcaRAY2E=i<20
!s85 0
vOBUFT_LVCMOS25_F_4
IhMCAJgVB`UKA@X7kf`U7?3
V80hVQeTJ3=F7KdeA_XU4F1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_4
!i10b 1
!s100 B1POZ:L1NCK^AjaJmIdj;1
!s85 0
vOBUFT_LVCMOS25_F_6
IQ`RO5lclFLmo?9zl8LUJd0
VaggVgnY=PRYOQHJ:YHY`a2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_6
!i10b 1
!s100 =MUzUD4GS3CJSY?>L@PK63
!s85 0
vOBUFT_LVCMOS25_F_8
IkCU`U:k_8jIgk=[B]9^8b0
VQA;m8[0H45QR6iEFa_SA20
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_8
!i10b 1
!s100 9C6V5Z`_SMb7c:Cd_]SMJ3
!s85 0
vOBUFT_LVCMOS25_S_12
IRO:bJL]nSXa4h>cf^4nO]1
VAOo1R@Gb0inZH[DQnY^0e0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_12
!i10b 1
!s100 Wz;=oZ>9kkQnCek:]Tc>n3
!s85 0
vOBUFT_LVCMOS25_S_16
I72Oc3^z@2U;G>hKENllT@2
V2A:`KQcdf4V<U3igE[WGZ1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_16
!i10b 1
!s100 ^DDL`Ih?IDGeXXTP1K?L[0
!s85 0
vOBUFT_LVCMOS25_S_2
I5=iRW7OPN6]E;d]gZ`cb]1
VR?:o5Aj8]6^C_Q`6;gRKA3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_2
!i10b 1
!s100 `E4VFT;:jAGB<Jfz0iY_Q0
!s85 0
vOBUFT_LVCMOS25_S_24
IQ9[L=aKC;jVKL]j=Ykc3]0
VO_00ED<aIA=5kf3c0OgIP1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_24.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_24
!i10b 1
!s100 R7o8Y_:EEPGUJ8Ja7n9QT0
!s85 0
vOBUFT_LVCMOS25_S_4
IQ_61YWVnZTRK>XE13G=QK2
V0F6_9i5m?::;[YgVNZZ<P0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_4
!i10b 1
!s100 `_SU@2Lez6BcncjR]1RL]0
!s85 0
vOBUFT_LVCMOS25_S_6
IMN60Rc`]=33TkA];3DI3G2
VR]CRNhdnBe^`_[kc@]L;D2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_6
!i10b 1
!s100 kGkZS>i@W_XAMIMf1NW<93
!s85 0
vOBUFT_LVCMOS25_S_8
IIo8`7HM[SRmGYWjPAR@]M0
VJ9k]iOzlZV8IbdlI[@NO90
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_8
!i10b 1
!s100 f7V1e3`R_aHMz9TZVKJVX1
!s85 0
vOBUFT_LVCMOS33
I;jc9NIS^UZNLV=1E8MZ0?2
Vcfk<:lQ4YJl>3HagAUbbU0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33
!i10b 1
!s100 c==>45LDbN5z5If6g]g9K1
!s85 0
vOBUFT_LVCMOS33_F_12
IZjPZn_nVodj>PQk_n;[7h1
VB1VAWd8f>[kFBPk633@PX3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_12
!i10b 1
!s100 UB`c=ioj4hkHUcDPQZJe21
!s85 0
vOBUFT_LVCMOS33_F_16
I=Moc4JEc2gPDzMNA_78e_2
V2j=<b99Jmlc1ENjV9Y3j@1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_16
!i10b 1
!s100 ^9_Ykn^U=IeHo<4[aXVkz1
!s85 0
vOBUFT_LVCMOS33_F_2
Izm9m7DT1AONm;OR[I=Q??3
VCoYeAz0ZDcVNJl=4zFLQ[0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_2
!i10b 1
!s100 ndN@MMQ9H^mVTe4=e6<1h3
!s85 0
vOBUFT_LVCMOS33_F_24
IXkof]9Igl3fU_Q9iEDSad0
VJfH0f[QhC6e>jFHG<zQz?0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_24.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_24
!i10b 1
!s100 4ioNmMXhVQ3U8kYWf[BZa3
!s85 0
vOBUFT_LVCMOS33_F_4
IkkN<^Az4[3a1@X:02:Mj]0
VlHH:ond?l:l]m036?C1hU2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_4
!i10b 1
!s100 W?96lZbb4W<=CZ=Yi3;=E3
!s85 0
vOBUFT_LVCMOS33_F_6
IIScKZG84jSSKRiC4i92dR1
V=e5KFjKX20@I6M:zEQP533
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_6
!i10b 1
!s100 :d`F6W5logc9^lni0L]_22
!s85 0
vOBUFT_LVCMOS33_F_8
IK4S908OaK[VkJAfM]317j2
V;9m0iKYmD[>>K5eUSieOm3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_8
!i10b 1
!s100 ;O;f>2WE^Tgz6Hh;B3B3B2
!s85 0
vOBUFT_LVCMOS33_S_12
I;Gim?Rn^AGL_GnBAVWkDF1
VlL;m5U3d_06;aj5gDc;H]3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_12
!i10b 1
!s100 a3E66YZUT0j7]TDNf4kcg3
!s85 0
vOBUFT_LVCMOS33_S_16
I>@b2O1RcR<K25_[cG]iI:0
V;XDQ5AK50Rhi<CFME^C^B2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_16
!i10b 1
!s100 0T=7JIPf;PN;kieSDYmDD3
!s85 0
vOBUFT_LVCMOS33_S_2
I8CTWUJhFPP9567OnNTa[c2
VgOId4hX^C_T[hje;^[1UD0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_2
!i10b 1
!s100 I]5KWklZ^:]iOCl0^IJIb2
!s85 0
vOBUFT_LVCMOS33_S_24
I]?8d7>LI>ao2U8032>:nK2
V?fMl8LJ^8gg:o8?T>AAUn2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_24.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_24
!i10b 1
!s100 7S:l]MRUoZKK<2<Fce`S83
!s85 0
vOBUFT_LVCMOS33_S_4
IEGzW94?<;Wg@o0kkBCnJg2
Vi?[Y4TJ1Bj_b7a8WQ[U:e0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_4
!i10b 1
!s100 OZ6FRL@z^b;GHDkF=_1z^1
!s85 0
vOBUFT_LVCMOS33_S_6
INmC_?S1M]6<f8KeH=5zi33
Ve;>0E8RdKF4JLW]7S0K:C1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_6
!i10b 1
!s100 l7aDJ6_NojkochWCRb?Se2
!s85 0
vOBUFT_LVCMOS33_S_8
IV9=NVEGf^j4lA[P1o`n0D2
Vm^:l7hbd7oRKi5Hn<OMI22
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_8
!i10b 1
!s100 O`Ndb>cJnU6G75zPF=AI<0
!s85 0
vOBUFT_LVDCI_15
IclQbFGV5PTiD7JcA6jSYg3
VW>ISB^6o11Tbd]Phh>An93
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_15.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_15
!i10b 1
!s100 FGK6WR8<H9d;aLAMX2l8?0
!s85 0
vOBUFT_LVDCI_18
IAFA]N^F8<`EXM;ejJni_V1
V4B`l]0Y6VfnYA9eAma:_i1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_18
!i10b 1
!s100 il@6c4Zk;JF]IH^MVe@eb0
!s85 0
vOBUFT_LVDCI_25
IC=U;z@F9aSF]m:kO11eeQ1
V@4RaASC]l]RW`7GY;Bi1;2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_25
!i10b 1
!s100 O0TJWG8iMgKg5]0ZUaR^?2
!s85 0
vOBUFT_LVDCI_33
IcSYbn?2d;W5_cX3_ZOhMc2
VFe6cKc30Ah1KSY4Rz`^@n3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_33.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_33
!i10b 1
!s100 jWIEg`7E:6a7b]n=VXMom3
!s85 0
vOBUFT_LVDCI_DV2_15
I2<nfmf]jgd98<HbH[^lAH1
VcYU5WV:keo6]fOK9NM=nR3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_15.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_@d@v2_15
!i10b 1
!s100 WDg6eon583Q6EIm2e>5ga1
!s85 0
vOBUFT_LVDCI_DV2_18
IMim5NiRddz>nda74m^cR:2
VUmXM8cE[>[oUL<5bFRT:W0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_@d@v2_18
!i10b 1
!s100 hl7Z5e`o>I3=n3`45m>m11
!s85 0
vOBUFT_LVDCI_DV2_25
Id4ba2H`]9>a6I=CMUKhBW0
V4VhBDMFHg=HWcjI1[Ub8O1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_@d@v2_25
!i10b 1
!s100 a;41C3nj]glDfim<bkHnk0
!s85 0
vOBUFT_LVDCI_DV2_33
IJ^7Vl2FfbnbWnF<iL<8WA1
VB]Qm@7Z^2>mlB^_i?]7W60
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_33.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_@d@v2_33
!i10b 1
!s100 _ZZT>h5=7XmKz^lF4_@i_2
!s85 0
vOBUFT_LVDS
ImS>;]EnI8jAhcMSFG0Y9T1
VK<=CL5X7nLQb>eledlh;Y2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDS.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDS.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@s
!i10b 1
!s100 iJJP3FE31L]_iDcYG15lG0
!s85 0
vOBUFT_LVPECL
I1R]d7^oAi6LI:`UeAUa5F3
VNO=g=8ICheUzLNcgo9BnS0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVPECL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVPECL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@p@e@c@l
!i10b 1
!s100 8fD?`=o6=V]ihWUYUdXMG1
!s85 0
vOBUFT_LVTTL
I_8hhKJE5=TRn;eoLkb5=G1
V@QB<E4:TYeQC2A8SlFGH10
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l
!i10b 1
!s100 5glF6zmM;HeU=V1jBg0RZ1
!s85 0
vOBUFT_LVTTL_F_12
IL^ROSaaFc_NQc:5bKB6DY2
V`^_c6nzQFXA7^Pf@`HB@93
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_12
!i10b 1
!s100 6nYO:<=NmH:4cF3c?>6aA3
!s85 0
vOBUFT_LVTTL_F_16
IKej0T;NONaRaG^l?IXZIC3
VO[^J:fRVJI3:OLXNOh7OF3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_16
!i10b 1
!s100 PiQF2feHj_7GzK9_gQN=]1
!s85 0
vOBUFT_LVTTL_F_2
ILXjPUjR@4QKlDbfGSZZ3P1
V>;ZkaN8kjfZ<`JH6V4EZJ1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_2
!i10b 1
!s100 bL>PNfII[n@[Ez4]HVSib2
!s85 0
vOBUFT_LVTTL_F_24
ISbUS8?4g@>@f0Y:^z<5Tg0
V3nJD325AFk<f`MaiFh0BO2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_24.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_24
!i10b 1
!s100 W:ihoQHXMBY8FYRGoLF_`3
!s85 0
vOBUFT_LVTTL_F_4
II46kBlRa]Q>0DeNO9]TP92
VlT4QLzjb3bG9RecY@1W@Y2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_4
!i10b 1
!s100 Vd@mc>jWf<7b4P8WIW]zc0
!s85 0
vOBUFT_LVTTL_F_6
I][kiXVKMQ;?mB[ShWkNV>0
VPMc9^z6Y6URKY8m]OAB2D0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_6
!i10b 1
!s100 Zg@S@YlTlKk]zL:mRHcT]2
!s85 0
vOBUFT_LVTTL_F_8
III@`nFm_:1OV^I6`bOg=z2
VGb2<i2W?jhb:MKzF_>kea2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_8
!i10b 1
!s100 54]eTXgTLF2<D8URkc:dO1
!s85 0
vOBUFT_LVTTL_S_12
IGM9XI2UnX7XmDnFMf:o?g1
V427fQaN>MAJzoUK@ABVJg3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_12
!i10b 1
!s100 V2=e270jJ6o?eUZJ8ImP_3
!s85 0
vOBUFT_LVTTL_S_16
I]jM2cz_[T3f;TLk6LJd]:2
V:O=mZ>Uz8ZkK_:058iLHo3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_16
!i10b 1
!s100 geZknG9kM53FHMh;_XKOZ0
!s85 0
vOBUFT_LVTTL_S_2
IC4B7A3iZmZk=6c;0I5YJT3
Vnj1NJC3@ON=DK:nncoD?`3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_2
!i10b 1
!s100 7anhj`o4L_Xi`XLZ1kefD1
!s85 0
vOBUFT_LVTTL_S_24
I6THjFWK;M;T=CKZf6>43J2
V>z__n8F<^<P]=RDZb7:oo3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_24.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_24
!i10b 1
!s100 XJ0TaZOPUDa2`zN;CeMD71
!s85 0
vOBUFT_LVTTL_S_4
IP`i0M61o@0l4KUgdz<:1g2
V^kTX@>YEWLK0Dz[Sc^ac:1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_4
!i10b 1
!s100 ek:>d^IL:mnU_`^R:<h133
!s85 0
vOBUFT_LVTTL_S_6
I508K`jdV<dRA2UZh=7o1T1
VDjzLKPnYHiD]OOGV70hO13
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_6
!i10b 1
!s100 3j^RGV:OWSOch8agC`?XL2
!s85 0
vOBUFT_LVTTL_S_8
IX?JJOULT`:MgMZ;eE57hE0
VWz?Q<FZE^ShF<FD_YVTNQ3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_8
!i10b 1
!s100 cClFIIogcJ10V@jAj6D4e0
!s85 0
vOBUFT_PCI33_3
I82P:RonnVi@FjiSJXm2LH2
VW:^C@_H@bC_zc<nTW94j[3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i33_3
!i10b 1
!s100 ZhQ6YLO1O:DeX9dk3?f>T0
!s85 0
vOBUFT_PCI33_5
If[b:8oBBb`U;JmD]5FWmB0
VMB;fESXEOnDc^mbc]O9oM1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i33_5
!i10b 1
!s100 ]6mm]4D3]J<bbRNZHPLg33
!s85 0
vOBUFT_PCI66_3
IZPX46Z[fB0CzG2zBUQ2XV2
VfLmblG4`I]X4;lM0@Am0N0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI66_3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI66_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i66_3
!i10b 1
!s100 FAXQQ5PGJ2bRBXd4Id>m>0
!s85 0
vOBUFT_PCIX
IkkXz[=zU8zm=>CD02ijFe1
VX1GzHMga5[UIQz6G@Vc`N1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i@x
!i10b 1
!s100 K=b;<kzJ3lcXO1kRVm`eA2
!s85 0
vOBUFT_PCIX66_3
I2?VQeJ_oLTD:_QDn;^mRL2
VP>i=gZDN5Fk1P@Bg>kFFE2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX66_3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX66_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i@x66_3
!i10b 1
!s100 ;9W0VXeo8_DXBa@zPkg3V1
!s85 0
vOBUFT_S_12
I6=lNd2F>]0SoTKA@HJ?1I0
VCi0j7hmHkCeNc9i]nm;DF0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_12.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_12
!i10b 1
!s100 zZc>jhOQ=`5ID3:S4WYO^0
!s85 0
vOBUFT_S_16
IBEm2^hkMJk^agQlJ@SWR83
V0gTRXVo9VXH13J_E>MQLB0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_16
!i10b 1
!s100 0CJ9F<TQ@W]gK42[mWBoR3
!s85 0
vOBUFT_S_2
ITERcPLNZ9JO@8Pmc<XXDG2
VO>Mkdj_gKH1J`JmSGKI9f1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_2
!i10b 1
!s100 dN]Yf@WI03]4_`RQiOLgj0
!s85 0
vOBUFT_S_24
IHNFYFUkbTn[GQ_JYI72]83
VgJ]IG7kClLPOSP2`R<c:]0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_24.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_24
!i10b 1
!s100 :LZAdmMMIX2zkfS`labb03
!s85 0
vOBUFT_S_4
I7WDWK?V=ScBh[gzm6HjJ70
V4J2AbRM9bf:nKlEDnfSW^2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_4
!i10b 1
!s100 e:Jk`N2cdhzQmjYCLB]_o1
!s85 0
vOBUFT_S_6
Il:N:]KNCbjbfl3:?<<;aC2
VB_IUH8aKMDm_N0ag^j@2<3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_6
!i10b 1
!s100 BVfmjlb@e@c<20FfA=Dmg0
!s85 0
vOBUFT_S_8
I]LP9j20L<b48`3^i^c8c31
VzFbNU:^S1M[@Daf77;j>L1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_8
!i10b 1
!s100 e5Pz]RbQ;D:8jDHOFVLiB0
!s85 0
vOBUFT_SSTL18_I
I6QkdhdPjle;5L`Pb[5QHo3
Vz`nKg=EKb6ZgVSSi8P<KQ2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l18_@i
!i10b 1
!s100 YmOh:nQX3h<VWi1hH^HXZ0
!s85 0
vOBUFT_SSTL18_I_DCI
IEXSm^O_JaO^36Y_RVF[Mz2
V6z^]6VcZFfkES:?Kmg6313
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l18_@i_@d@c@i
!i10b 1
!s100 ZXMcM3NdDR^jhP43OM>>a3
!s85 0
vOBUFT_SSTL18_II
I]79IJ?Ck5Z3`m>>_`6m;e1
VGd8`h8IhS>7JEzkWfJj<>3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l18_@i@i
!i10b 1
!s100 D`MhjiaCS2^eYlL5zMC`Y3
!s85 0
vOBUFT_SSTL18_II_DCI
IBAhb@Q[Ga>UWY<X:d;99i0
V<5b78zX`CZ?H9fzcK9dDz1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l18_@i@i_@d@c@i
!i10b 1
!s100 8O6;N0zG>0n`n_W8mJo=o3
!s85 0
vOBUFT_SSTL2_I
IlaGSk2nJ@KMO=NbhQ_LhP2
V?0MbM[O1mVlYY@>n^oX9:3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l2_@i
!i10b 1
!s100 A[BQYhizjnfTS4DbIAznG3
!s85 0
vOBUFT_SSTL2_I_DCI
Ig`IYT2nQgbJDZVFag4PFV0
Vec@KEK8g8i]bT1zlVSkV50
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l2_@i_@d@c@i
!i10b 1
!s100 7U5[6LDE:nMNfGX>AY2Oj0
!s85 0
vOBUFT_SSTL2_II
I<b^c0_Pla30>aQ?lIAQ@k3
Vc5iNmDWdb=;oSO>i<mH]F2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l2_@i@i
!i10b 1
!s100 4RNL5G]80585kM6YFmS023
!s85 0
vOBUFT_SSTL2_II_DCI
InYBFIOIP1C<ZnaB>f2EhA2
VbdkL_6QzE=]J:FR9EdN]j2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l2_@i@i_@d@c@i
!i10b 1
!s100 @N7BoU9fKB20?aNmMU14>2
!s85 0
vOBUFT_SSTL3_I
I1mX_g0XO@Y[DDIdn[1TDc0
V^fABmO=]NZINHJ5G=lHK=2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l3_@i
!i10b 1
!s100 K011bnG4gTkSHd^WVH7Q=0
!s85 0
vOBUFT_SSTL3_I_DCI
IeFA9;Z?FmRh<T5UWh2cc22
V^e]D6bJ@VHZ?k?cNXGkRJ2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l3_@i_@d@c@i
!i10b 1
!s100 N8`<W;HCaoGKO9e<kYCRJ0
!s85 0
vOBUFT_SSTL3_II
IJIJ_fcG@RMX3e9YnSOaaI1
VgV6SV2i1oRF14nVzN;T0C3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l3_@i@i
!i10b 1
!s100 G_R_jW3e?WM^D]oI<f5dB0
!s85 0
vOBUFT_SSTL3_II_DCI
IN>dEczfUH=KznK@004Qgl2
VPEj_^:_fEz7j]Skmf6>;R3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II_DCI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l3_@i@i_@d@c@i
!i10b 1
!s100 QP_9Z1@GBEU]fVW0oZJ:f2
!s85 0
vOBUFTDS
IL[OiWBX0?hc8GkD<LSW=_3
V5b[AK:anVPlOC]O5cah2J0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s
!i10b 1
!s100 XiZU;BN_Fb3aQQ5aMgjej0
!s85 0
vOBUFTDS_BLVDS_25
I;4YlA8FaMR2^>`0nmcz?F1
V106H<dcMnDiNO0LQCBRWS0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_BLVDS_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_BLVDS_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@b@l@v@d@s_25
!i10b 1
!s100 NNT=HF68W;cQzY_le1`[>1
!s85 0
vOBUFTDS_LDT_25
Ifj1kULHJQ2BK@6BJmOnD`1
VCLP>ISSF[[oCcWEdNH3^I2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LDT_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LDT_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@d@t_25
!i10b 1
!s100 mDbaG>nR^i4US3A>Mc6_A3
!s85 0
vOBUFTDS_LVDS_25
IXhgHl8L=mT:@CGGYLMANh2
V7D>2ERa7Oz5HkV:QFl87n2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@d@s_25
!i10b 1
!s100 fkB2BcHm[M=_3aDF:0S@d1
!s85 0
vOBUFTDS_LVDS_33
IXVVb]^zkoAEzf<g?9kUWO1
V7i@OZBAK=0Q67PYg`_b=Y1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_33.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@d@s_33
!i10b 1
!s100 n1zhY0BMaKEQll4?hHiPb3
!s85 0
vOBUFTDS_LVDSEXT_25
I>4FT21eYTcMi5Q?l?H3NY3
VlED>efKegXD@InIQO8VJ;2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@d@s@e@x@t_25
!i10b 1
!s100 W5d36HoX0kMM]8o7fZI361
!s85 0
vOBUFTDS_LVDSEXT_33
InlT=>4^NiUz=eFa`VDeGW3
V`6FH5SFI[bn9Bm@OdEJ>C1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_33.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@d@s@e@x@t_33
!i10b 1
!s100 eezaUee28gl;LXeaJLBMa3
!s85 0
vOBUFTDS_LVPECL_25
I1WPM<>6MC?>D?Q6TazG8C2
V?TCRQe?A16B5lN7`c2J1c0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@p@e@c@l_25
!i10b 1
!s100 oE3AE5SSf@fERPN@Rj3G?3
!s85 0
vOBUFTDS_LVPECL_33
Ik36Wde]ba3k5R1M=_`_@f0
V<C]MS6332Z`jKH`U=diL?3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_33.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@p@e@c@l_33
!i10b 1
!s100 =iOS9E>TjG`SGRI0eALn@0
!s85 0
vOBUFTDS_ULVDS_25
IPn@:0=?D23CU5nc^D86JJ0
Vd8ahP=zfS?o4oSCHDD=b^2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_ULVDS_25.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_ULVDS_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@u@l@v@d@s_25
!i10b 1
!s100 JTn]<Ekb?ci;G<RcNIco31
!s85 0
vODDR
I]O]NzWW<53l6L`mQGz>nS0
Vi=Xf6DGnCG@[RNFblOHTf3
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ODDR.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ODDR.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@o@d@d@r
!i10b 1
!s100 LUzl7`cOdHIzMBBO]A[jO1
!s85 0
vODDR2
Id`Xe9Y;8C0zXKHzMMhLdZ0
V5IaO=S`cQ_A90?[Dh;2V70
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ODDR2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ODDR2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@d@d@r2
!i10b 1
!s100 Ta0WkPVgn6d:lVB^E?8nH3
!s85 0
vODELAYE2
IQYJmobn;eg]j7W7D<oU:>2
VA_PWSmd026CM8;2>3bI>X3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ODELAYE2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ODELAYE2.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@o@d@e@l@a@y@e2
!i10b 1
!s100 QnO;BLb:P6?K9@n=mj[6I3
!s85 0
vODELAYE2_FINEDELAY
ICCT>4SICS2LEGW]O<mMPn1
V9ma4F=;WFUHbiIIb:aFJj2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ODELAYE2_FINEDELAY.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ODELAYE2_FINEDELAY.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@d@e@l@a@y@e2_@f@i@n@e@d@e@l@a@y
!i10b 1
!s100 _MIYenO><=T`Zh:3^h6ao3
!s85 0
vOFDDRCPE
I@01Wi21:l7a48i_Z4VJh32
V8;chh@cSoh53B6NVlLTS50
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OFDDRCPE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OFDDRCPE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@f@d@d@r@c@p@e
!i10b 1
!s100 `I0P8B1N]RD9CPY>>7_V10
!s85 0
vOFDDRRSE
IJ_EIMDe0@19Q_I?Gn_<^Q2
V3:BZJoE[1Zd4f6J]]NPj>0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OFDDRRSE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OFDDRRSE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@f@d@d@r@r@s@e
!i10b 1
!s100 6IJ?`nT`;ob780Of;PnnU1
!s85 0
vOFDDRTCPE
I]0eAeU_2IC6;_]7glXf;10
V;R^cM1VbTWbJc`ikc3Jzn3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OFDDRTCPE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OFDDRTCPE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@f@d@d@r@t@c@p@e
!i10b 1
!s100 [B4maX_W;HQ`OzVP0V>0^0
!s85 0
vOFDDRTRSE
IWSX`1PzO<Ro69M7XRB@UR1
V<I47^@WIAW7GeAGbo[I_J0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OFDDRTRSE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OFDDRTRSE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@f@d@d@r@t@r@s@e
!i10b 1
!s100 6I<:NIbmW@efLBN5AHdQZ0
!s85 0
vOR2
IkZVEoQQ?d^L`c952IWPEV1
VYY9ic6@oZa91FzLOA[EJe1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r2
!i10b 1
!s100 MQ92T9ak`RJe<_:h8K=L?0
!s85 0
vOR2B1
IS1hiGPHNk2IdFYU;FLf:C3
VZolfbdiMdf=6Y[T08SPY12
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR2B1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR2B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r2@b1
!i10b 1
!s100 zeRISoU^QG<?=O`dHa3a@3
!s85 0
vOR2B2
Ik@hQMzY1nHK^TfTM>B8@m0
ViLIaeW9e<O]cMW[I1k3=82
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR2B2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR2B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r2@b2
!i10b 1
!s100 Y`OQHEXL:DV_2Z2X3DanB2
!s85 0
vOR2L
IT3>0hh^0UWb=f[lf8WJUb0
Vl8hI@d:fZ<YRD5UABiC622
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR2L.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR2L.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r2@l
!i10b 1
!s100 S4Z7^4ALmIInW36@5ZMVX3
!s85 0
vOR3
I8DK5aXcM0HM@kEnj2`E>n3
V0R9on?9lEkhgD?;O;9GZE0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r3
!i10b 1
!s100 Z^SiBhhgLYBAYUP5DA9UL2
!s85 0
vOR3B1
IOZ`Wn17_7zcF:YPVWkIM72
V=@bB20dBBd^<`f@TAD2lI2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR3B1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR3B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r3@b1
!i10b 1
!s100 4kX1Z6`1GVb;DGdWnMQ=H2
!s85 0
vOR3B2
IV=@2XJW@K]cfR8g:ZeGj32
V7VX;zRiI1ndW>C9MLA]Wo2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR3B2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR3B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r3@b2
!i10b 1
!s100 i01?z7gn40HElUH]3G9^A0
!s85 0
vOR3B3
ISi2Olz7T5e[Gb@dOG?fQG1
VQaIdK:A;7HYClK@Qgc`QI2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR3B3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR3B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r3@b3
!i10b 1
!s100 C1Sj?U8XFVP=jUH`aMODa0
!s85 0
vOR4
ICWDT>7IzE1H`N]00:iZPl3
VQLnd:[if8L4h121gNMU]11
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r4
!i10b 1
!s100 W_jW?6WA5;LBimWf4F<3Z2
!s85 0
vOR4B1
IUX5U3RcH_BSmKoNgAMnZg3
VQ:fcnAG113?fk:I]kPZcH1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR4B1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR4B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r4@b1
!i10b 1
!s100 mfd4gA=QF0MF@dGHDn76e3
!s85 0
vOR4B2
IJ@=6:zigQO1Z1AzK:1XF52
VECjWThg`d]D?WO1E_jCm]0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR4B2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR4B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r4@b2
!i10b 1
!s100 o]FmXm=G2N_K_=8UhoNRe0
!s85 0
vOR4B3
I75K_IZVC5BmEdQ1PkZV:11
Vd1mH]jMQiTlQVGHj00;WE3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR4B3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR4B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r4@b3
!i10b 1
!s100 BnW23A`1doHUl6:?4Y5P12
!s85 0
vOR4B4
IV;d0zni3A[5WLjbnYI0_X1
V[]hB1f:;L9f6hnN9ZS]Ol3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR4B4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR4B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r4@b4
!i10b 1
!s100 C9E?e_Jg[FK0W=5ZUNYS?3
!s85 0
vOR5
I>gf3D^:6<4_o]chddgU180
VIfGXX2ZzT_bfDdKF;nAYd0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r5
!i10b 1
!s100 b:S=5z?DkXJ;:ICLSJ_zS3
!s85 0
vOR5B1
I^K1koREkf@3Tam8[V7VK>2
Vl61Mgocf>ffAYz`IWOOcZ3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5B1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b1
!i10b 1
!s100 6ll<Xg0AJ1hNRfUOQNlYM3
!s85 0
vOR5B2
I39Ph1?`7e]KQR9ZOeiT@V1
VnPeicI04EaoKQ@2GI5hHA3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5B2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b2
!i10b 1
!s100 <oMdo359h[@n6UgR=6F<@1
!s85 0
vOR5B3
IVf:JO8?>HC;hVT[fWH?DX0
V^<M7WM5X3_j<afUDX2S9Y2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5B3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b3
!i10b 1
!s100 d:C5ORJ6JBY=oT^PC5;E[2
!s85 0
vOR5B4
IRZ^UJ?J]:hi<9cD08_HWT1
VUX:b_c>__@]KZ8mc1nfmM3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5B4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b4
!i10b 1
!s100 @SFKW>3cNRo4mAh=nkCVE0
!s85 0
vOR5B5
IX1B?zdkRQR`g<8fkik@zM2
VJUb]9Y_[jJVI[mlj`74VP2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5B5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5B5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b5
!i10b 1
!s100 0X@h3:3zbW`j;IgYjEPhN0
!s85 0
vORCY
IPbWfM=Hhk92SZS@OCXbR73
V78oVR`DZz:La:X:KVOCeG0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ORCY.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ORCY.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r@c@y
!i10b 1
!s100 F2CbFZeS7i]cBVT8Rm8jj3
!s85 0
vOSERDES
I3K>iT1[@m7Ldllbn457`n0
V0NLJ^_gcV0?A1a7Saj=ZW1
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OSERDES.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OSERDES.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@o@s@e@r@d@e@s
!i10b 1
!s100 5;[GoD6VQ]NkoU2`zh=S>1
!s85 0
vOSERDES2
I9nbo95Hi1EBiDQ`dPBA4C3
Vbj?:?RXW;Z<OID;SXO>R83
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OSERDES2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OSERDES2.v
L0 35
R3
r1
31
R4
R5
R6
R7
n@o@s@e@r@d@e@s2
!i10b 1
!s100 S0]Kb@aV1AEe3@lUV=B@O2
!s85 0
vOSERDESE1
IbX=dN7_;aNAAhh6cQU]<]1
VbdTb<6]_i1A_]MR[1OTdd0
R1
R2
R24
R25
L0 29
R3
r1
31
R4
R5
R6
R7
n@o@s@e@r@d@e@s@e1
!i10b 1
!s100 R5[hGb2c@0m_Q`Gbz3zTj3
!s85 0
vOSERDESE2
IG@XOg;j@=JEVNIVQ>Z1dB1
VG_nIV0SLdC:NKd@9B;30i3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OSERDESE2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OSERDESE2.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@o@s@e@r@d@e@s@e2
!i10b 1
!s100 aOG3;Ucjb@WFUBWoFS`gj2
!s85 0
vOUT_FIFO
IPn:f]?A>AJB@@LgBeEl:J3
VM>4@C4_EnYhH1_;eYHUoK3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OUT_FIFO.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OUT_FIFO.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@o@u@t_@f@i@f@o
!i10b 1
!s100 j8@k]lB5FV4mYgT9zTL[D1
!s85 0
vPCIE_2_0
I_8CzAL`L62YbG_kRF6[2]0
Vg1nkAnmKH4QCnW1OV`[aS1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_2_0.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_2_0.v
L0 37
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_2_0
!i10b 1
!s100 _Cmj9=DbmaN;0]7glMzHG2
!s85 0
vPCIE_2_1
ITom9Cl@UEe8[G4o>Z5^MB2
VgiXzEF_8QSKR_n6eHm?Q92
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_2_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_2_1.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_2_1
!i10b 1
!s100 [Dc@]XFk1Efg>R72LY_iG1
!s85 0
vPCIE_3_0
I4ZiEXC`BRb<;RfKDFm1J11
VA:=igRL67SA:?8I]07dZJ3
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_3_0.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_3_0.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_3_0
!i10b 1
!s100 3Gm>^AjBOEB_=nMff27k12
!s85 0
vPCIE_A1
I>f6J<mWR?I=nF`6j5hI4`2
V83Gd;FN[5R^2X;zb_cR>L2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_A1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_A1.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_@a1
!i10b 1
!s100 Dk?MP<z5ZBd17MRcF>JRE3
!s85 0
vPCIE_EP
IozmVl5hjG`9>nB[l1>[>71
VLg]6HI;KgfeU[c?PF0o5V2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_EP.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_EP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_@e@p
!i10b 1
!s100 IJ:zigoV<JBjHX94Yh>iG0
!s85 0
vPCIE_INTERNAL_1_1
IBXGM[SK8_>kmJCEnQm8b=3
V2;Xfkzceb?oEhGaCIi`Ig2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_INTERNAL_1_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_INTERNAL_1_1.v
L0 36
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_@i@n@t@e@r@n@a@l_1_1
!i10b 1
!s100 EnlSAe:jHg6@5NYgTcK[Z2
!s85 0
vPHASER_IN
I61MM>?hH_Eh4C3XKQmT2d0
V>N:R;8GMV]V9haS^=cPS53
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHASER_IN.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHASER_IN.v
L0 39
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@i@n
!i10b 1
!s100 JQJZ@nd1ZZ:V]RABfiB@70
!s85 0
vPHASER_IN_PHY
IeW;MKf<NC[J30PYb`n;fM2
V;;S=VW1j:3b>0JnNekDLQ2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHASER_IN_PHY.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHASER_IN_PHY.v
L0 39
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@i@n_@p@h@y
!i10b 1
!s100 amAa9eF?QhLCfcYcJiIXG2
!s85 0
vPHASER_OUT
II3COYkN_@o9Oi[?]X`Tf31
V`GL_EEGJUkj[@TO:_AjbO2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT.v
L0 37
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@o@u@t
!i10b 1
!s100 SKgKYV=R>1PMcIK?Jj1>E0
!s85 0
vPHASER_OUT_PHY
IE`R]hb;aFJ]?[]YHk2Z4L1
V>X>8XZ6UVi^m9[cAiBP:21
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT_PHY.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT_PHY.v
L0 37
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@o@u@t_@p@h@y
!i10b 1
!s100 ??Ro68?Z^l]Y?9^Vo?6?R1
!s85 0
vPHASER_REF
IgfE=<cRK<ZGYMG[lJlf[f1
VZ@<731M@?Qd1fR@U4SLTg2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHASER_REF.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHASER_REF.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@r@e@f
!i10b 1
!s100 4Td<beH[b;>5fIWhY^haN0
!s85 0
vPHY_CONTROL
Ia9he6QiRkVL`d5zTi[j:C0
VZU;:;iF];NdD1XW<;GVc]0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHY_CONTROL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHY_CONTROL.v
L0 33
R3
r1
31
R4
R5
R6
R7
n@p@h@y_@c@o@n@t@r@o@l
!i10b 1
!s100 kIk58Zj=WhXTB>5dOe0@A1
!s85 0
vplg_oserdese1_vlog
IKY4E4c1d@A:JoT37366]a3
ViC8MO=Q]jWgE[f9EXE``M1
R1
R2
R24
R25
Z33 L0 600
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 1Zn>WeOL0S9SQIgeoCa4;3
!s85 0
vPLL_ADV
I3eIgj2NdVcF3_48KRd92=2
VN7N:KX@jhfmAZBmV3DBJ;1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PLL_ADV.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PLL_ADV.v
L0 46
R3
r1
31
R4
R5
R6
R7
n@p@l@l_@a@d@v
!i10b 1
!s100 e=OD4oTV_:i[_?=9Li3zU1
!s85 0
vPLL_BASE
I;Ikg8^4HU18be23=0BH4n2
Vd@aL@mPGh5^6on4NmM5CJ3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PLL_BASE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PLL_BASE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@p@l@l_@b@a@s@e
!i10b 1
!s100 IP2ck0NZmnLk;G3R_6I`j0
!s85 0
vPLLE2_ADV
Ig`Gn6DI8cUFb^Q3F<h4[<1
Vng`[Ab6?KMfeh1FM1d=QU3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PLLE2_ADV.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PLLE2_ADV.v
L0 36
R3
r1
31
R4
R5
R6
R7
n@p@l@l@e2_@a@d@v
!i10b 1
!s100 ET2HA`KR5=E1SA]k]lfUV1
!s85 0
vPLLE2_BASE
I0NR>3aCV8zm1T`Fgk2:XN3
V1H^=haMo7Kib1RmHO6fzA2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PLLE2_BASE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PLLE2_BASE.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@p@l@l@e2_@b@a@s@e
!i10b 1
!s100 damz:_FEZ>DDB=MZ14zKA3
!s85 0
vPMCD
ICF9al74dI:d@2z>;=]gXd3
VQcj_BD_[iDE8aZAz[ee[b0
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PMCD.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PMCD.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@p@m@c@d
!i10b 1
!s100 ]Hj8i94YlBf>ozLG]mC7P0
!s85 0
vPOST_CRC_INTERNAL
IKDe<QXXHh^g8Xf2aOO]]E2
VdPSH:IFi9g_GB6DH7Di>]2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\POST_CRC_INTERNAL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\POST_CRC_INTERNAL.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@p@o@s@t_@c@r@c_@i@n@t@e@r@n@a@l
!i10b 1
!s100 7NDbz4?<7JM`=L8mM8zY?1
!s85 0
vPPC405_ADV
INb<h3Kn45;<k^OJGf9Ydd1
V`dCZJ8jcZebGkUhlbT3k`2
R1
R8
R30
R31
L0 20
R3
r1
31
R4
R5
R6
R7
n@p@p@c405_@a@d@v
!i10b 1
!s100 >Vc^PR?>BSR[6fDkQaofH3
!s85 0
vPPC440
IQ1nIJoGXE6GJh_=I1[cl`3
VK:acRG2=7dXk?`6OeUWcR2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PPC440.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PPC440.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@p@p@c440
!i10b 1
!s100 G8gFm<if_2^N0FYSI6Q4I0
!s85 0
vPULLDOWN
IFFZ::bDoAzc>>dn^5_4z43
VZUdGNiml2e<9T6mG3?H0P1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PULLDOWN.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PULLDOWN.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@p@u@l@l@d@o@w@n
!i10b 1
!s100 KflJf=U[fz_d2cJiWhmH62
!s85 0
vPULLUP
ICGo7Uhd:ZAI4>RoMW5M0d1
Vj[M6G4e]KNM:>LlcQ8QF82
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PULLUP.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PULLUP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@p@u@l@l@u@p
!i10b 1
!s100 0d=;S^F>XUmoRXN9Hf5Wc0
!s85 0
vRAM128X1D
IcAg:n;T^PG6lMEPFle]Y60
V?D=ij@1oEWhYiFDzLSiFY1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM128X1D.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM128X1D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m128@x1@d
!i10b 1
!s100 oWOaFzYn4Gc4kNX>Ea^mF1
!s85 0
vRAM128X1S
Ih1EjMC<bOln6Rmh^?<3CG0
V19H_CBIPKGj@V;GU0ENYN0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM128X1S.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM128X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m128@x1@s
!i10b 1
!s100 nehahg3NQJJCJc@jhZo@N3
!s85 0
vRAM128X1S_1
IFL33NQ=DO^Zl^dDcTUU`00
V2ci`FSE=W=ZGhlKNYcz_G3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM128X1S_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM128X1S_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m128@x1@s_1
!i10b 1
!s100 A9K=g[mE4TN7TNCk2j=bN0
!s85 0
vRAM16X1D
Ii8Qkf5PnS<TU=POSM^zg62
Vi4mZVSNV2maM;1PcV@m7Z0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1D.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x1@d
!i10b 1
!s100 RaLdToRnF@lT<j<KWlTJ=3
!s85 0
vRAM16X1D_1
IRVGfQf6f>BkI084S[HJ_=3
VHLY9zNldRf`oYcPmkMZJY1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1D_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1D_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x1@d_1
!i10b 1
!s100 RzjPW=@B4VQT[Xh2;K@m?3
!s85 0
vRAM16X1S
I7Di1=U@2<ATd22DEmzdzE3
V<4Z4]>;jX:F^RiaRUfnb93
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1S.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x1@s
!i10b 1
!s100 [6?SX]_^93ENhE=SAER?`2
!s85 0
vRAM16X1S_1
I;^J8>=B1ZFRRHQ^R3Y<F40
V_EISY?o>a<Pcmk;Q9K8if2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1S_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1S_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x1@s_1
!i10b 1
!s100 X;Qh_;OK?>kYZ^Z<bL2ZX3
!s85 0
vRAM16X2S
IeUYZS[cQEjWEO@GgCN^;82
VVg5KSJ2RmZ?`U@f=A;9kA0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X2S.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X2S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x2@s
!i10b 1
!s100 :_CJY@3OD_]Bihim=Y9=o3
!s85 0
vRAM16X4S
IS6N@V]l_G]_DBfCGI6Dio2
V599Djj6FzJhXe;D<az9Wc1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X4S.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X4S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x4@s
!i10b 1
!s100 =f9iXakL4Y?j;N?5l:zNj1
!s85 0
vRAM16X8S
I?T>eAXe]_DDK2OGDH48Sg1
V?MeOk>`BhK3[WVd5kG3N<3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X8S.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X8S.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x8@s
!i10b 1
!s100 Z;X0D[nSa<P=8ZzV4]E6P3
!s85 0
vRAM256X1S
IHHQe>GI7TK^BV49O:T93Y0
VT83Z[02n^4Q;16V59<T];0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM256X1S.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM256X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m256@x1@s
!i10b 1
!s100 _CFgTdWE`UM]nRZVo?KWi1
!s85 0
vRAM32M
I_VEW;`L7bJP_[3ziMTmS]0
VgdI0ddNdZ^G4eKZRcj1al3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32M.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32M.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@m
!i10b 1
!s100 604FIW3E]gWN=8CNY:<F:0
!s85 0
vRAM32X1D
Id63eg;@13EfLoXBAU@C[i1
VkLXI0STO1kQQN=]gDB0Ke1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1D.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1D.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x1@d
!i10b 1
!s100 [b:QnkNdP[;R>>10mNCQ;0
!s85 0
vRAM32X1D_1
IH=^@d=aET?Bf7Tz<eV96=0
Vc6oGjgdG??4dZhebUKNET2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1D_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1D_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x1@d_1
!i10b 1
!s100 U5jM5@8k7DYX@08MnCfEz2
!s85 0
vRAM32X1S
IcLQQCZL9f1_>PHNT]R1h<3
VaJ?U[Ql[XzagLOlka_dW;3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1S.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x1@s
!i10b 1
!s100 ^8R[:Wlolh@SJe0_E<^eR2
!s85 0
vRAM32X1S_1
I8@g>iF;IM>ge4akECG6d]3
VgYE_`3_R_@B][Jdgc?XKE0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1S_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1S_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x1@s_1
!i10b 1
!s100 e<_33^6Ci?42b8En;EVUM1
!s85 0
vRAM32X2S
IRBzS8QfT<_>3AIez150h21
Vc@O]4R[h5dQiFN68C2G5V0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X2S.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X2S.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x2@s
!i10b 1
!s100 @Qi1J0a8ieO>DJjdeIlJe1
!s85 0
vRAM32X4S
Ih5=FDWkPbf9CLejFo5nb43
Vkz:_e==;1j@EcB=gEYcgE3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X4S.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X4S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x4@s
!i10b 1
!s100 DM=]ED9Oz=G`dQ=;PzH4h1
!s85 0
vRAM32X8S
IknBKY^[_lIe@MM2Ej4iAl3
Vd^YTf:jZj1;d4WeQ:<`?e1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X8S.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X8S.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x8@s
!i10b 1
!s100 bc2Gk@zfL;0Ci8@4K3<>l2
!s85 0
vRAM64M
I?clReBM2M3a;@]TBEk=Im3
VdSo8PbjfR>J=d^BZkL[JU3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64M.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64M.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@m
!i10b 1
!s100 Ai9[Md5zaA01moli?Z:[G0
!s85 0
vRAM64X1D
I1MYKHE4RhX3j7U56@JYNk0
V^7jl03So@K@CVR7Q^V>OM0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1D.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x1@d
!i10b 1
!s100 Sn^4Q]7[DWFz]JPdCQYi_1
!s85 0
vRAM64X1D_1
I1?:9kRSLFfXkS:;C@gghQ3
V`oO2mzSkSKF>m19Kez<`z3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1D_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1D_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x1@d_1
!i10b 1
!s100 SLY]U>=FRC1dEB8mbCSn30
!s85 0
vRAM64X1S
I]<;UbLmMJW^;L[n?BkMFL3
VdK4bjFAU_aa<AejVNF;_Z0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1S.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x1@s
!i10b 1
!s100 4jARZi<P3I3eB@^h>JM9P1
!s85 0
vRAM64X1S_1
IlM5^@8FQM=CPYhdBWn5gJ3
VI;3;k:^;A4czaC:j2G7z40
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1S_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1S_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x1@s_1
!i10b 1
!s100 Ub0oLPPUKXg0Pl_KzHeVg3
!s85 0
vRAM64X2S
IVFK=@XeOA]XSddU<6]@[c2
Vo`P]ZPKP:D1@[`g6h]`QU0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64X2S.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64X2S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x2@s
!i10b 1
!s100 P8fW<UY:SF3H:Nnn=P95[0
!s85 0
vRAMB16
IR51a<YO`Gb9d8P35eIH3H1
VLLICoI?e3cA>G[nUV[FmR1
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16.v
L0 31
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16
!i10b 1
!s100 iLJo8:l32hH?B:5N1:>_k3
!s85 0
vRAMB16_S1
I]058AVTXiff[V_J66z0f<3
V7D:G;F4MD6oUUeOgKAFaX1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1.v
L0 282
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1
!i10b 1
!s100 ?>8]WjjQ0QDj>KJ<I=CR>3
!s85 0
vRAMB16_S18
I2:XTm]a^B4R^Y?Zc7goV31
VONR=:n][KDE5f77z@RSbn1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18.v
Z34 L0 469
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s18
!i10b 1
!s100 WfeO]XoE5Y:T[@YJ3i:R60
!s85 0
vRAMB16_S18_S18
IfJ]mCzaGbLK^9WR<j_4LM3
VDd9QW8mclcUbfbBN7^06M0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S18.v
L0 1122
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s18_@s18
!i10b 1
!s100 dobGQg9XzD?8[UEB@URhh2
!s85 0
vRAMB16_S18_S36
I:1_2a15nFWF<W_f5MKaLO0
VGaHOV0J>JmPFgTdzUCQ0S2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S36.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S36.v
L0 1259
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s18_@s36
!i10b 1
!s100 LD43`^AD6ZDi3BWWzQBVX0
!s85 0
vRAMB16_S1_S1
I`hNfO;Ijh7^C^2o;VE^=J0
VOGGOaGBc=o<DSC0e9VkdR0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S1.v
L0 798
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s1
!i10b 1
!s100 3=RT:am?;K_YQ2CfgE78V2
!s85 0
vRAMB16_S1_S18
If@6@67bn5zMH5@>hTKa7l3
V15BW;>1@>a6?Z_L<TZQ@c3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S18.v
L0 946
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s18
!i10b 1
!s100 ?a9`8]<0^7DSHEkWkT;NY1
!s85 0
vRAMB16_S1_S2
I502nSU2NgdR=Eknm;LAhZ0
ViL9_DOSSTLKDdC4im7EO52
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S2.v
Z35 L0 810
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s2
!i10b 1
!s100 zl3X7MkSh7C47f6oScK7D3
!s85 0
vRAMB16_S1_S36
IXQ^14ENfZ1W@YB5z9ocaa0
VZU3D<?aUWliOCWYON7VKd1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S36.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S36.v
L0 1071
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s36
!i10b 1
!s100 aYcgCJ^A>NfbdPXU4B?l62
!s85 0
vRAMB16_S1_S4
IzQz6Ae5aC[Z2H??k?W8aS1
V77EGVWnA6Ma?CKl410:G[3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S4.v
L0 823
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s4
!i10b 1
!s100 a?cK>EABaokM;zV;WK;BC0
!s85 0
vRAMB16_S1_S9
I_Q^EFi]R9XW5BUTLn^m=43
V2XeQnYB`5G2RBLZGSDHV>2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S9.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S9.v
L0 884
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s9
!i10b 1
!s100 ]aoVckb^K3o7zaSTl=R[o2
!s85 0
vRAMB16_S2
I<^85`2NNShD8nVeDPQQ>z1
VBb6le<81I^i]eH:R>dC[[3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2.v
L0 291
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2
!i10b 1
!s100 2K9aAPoWI<A5Y5CQ<0k9Y1
!s85 0
vRAMB16_S2_S18
I<NO9JDh4F`VjM5_NX=X922
V6JPbj@n6<=YD2WVZkNec;2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S18.v
L0 952
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s18
!i10b 1
!s100 S?KIcTzb18cV>P_i`OZJU2
!s85 0
vRAMB16_S2_S2
I;k^;MZ`=[D=b2Fe5`;FU30
V:A_4TNknS;C_eVd]<BdXR0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S2.v
R35
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s2
!i10b 1
!s100 8>fn4`0dgBLgn>mT=Voh=3
!s85 0
vRAMB16_S2_S36
IhcN]nk7n5BGd[9OQ>NV:72
V@gn]?l>NoT7EfDd3AGM2d2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S36.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S36.v
L0 1077
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s36
!i10b 1
!s100 B_7O`;4^X?lWFM6Qh2@7l2
!s85 0
vRAMB16_S2_S4
Ib?h>=3K@gnFYC=QFj`EIZ0
Vg;7>:1Q>SfnLP1YZ_[jGi1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S4.v
L0 829
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s4
!i10b 1
!s100 L7O6D0;EQPFkFNW4Oli5`0
!s85 0
vRAMB16_S2_S9
IWSmeH:a67j[McfF[l42e52
Vnn0e6dF@=^Z:6Gbe5UC6G2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S9.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S9.v
L0 890
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s9
!i10b 1
!s100 1>=5T7X>5M8kA22l031bE3
!s85 0
vRAMB16_S36
I9SoYk02?z:ll8M2z_9keo3
Vjba``MHz1HKN^mBAdgD1N3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36.v
L0 648
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s36
!i10b 1
!s100 jBl3THZdzY83g;EY_3Y_X2
!s85 0
vRAMB16_S36_S36
IJFVX2M9=hPh5HZWAEj0223
VA`T:MReYR;VSM;^AEfAK:2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36_S36.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36_S36.v
L0 1372
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s36_@s36
!i10b 1
!s100 eSX0C8^]_j^^L52eC9`nh0
!s85 0
vRAMB16_S4
ICSG_ZUcQi;<E>IYWGZhbT0
VR=b]_Z:;mE>i;PDNhb7oT2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4.v
L0 310
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4
!i10b 1
!s100 UdV;^Xgoa5[`1C34>_Z`M3
!s85 0
vRAMB16_S4_S18
ISO`:3[a7]c^`4B>;0m^`51
V@GZ97a6UEAMP>13N_`cJI0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S18.v
L0 965
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4_@s18
!i10b 1
!s100 Ri0i>JV@a>9ZOQE?mQWC03
!s85 0
vRAMB16_S4_S36
Il1ak9^bWgUL2g2<RdYzKK3
VzfM[FgZYVzK@0BKjAYd6]1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S36.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S36.v
L0 1090
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4_@s36
!i10b 1
!s100 QPjBm>_ZmMnQlk2E1kFJR1
!s85 0
vRAMB16_S4_S4
IzZQ[^Uhmh>kKW[ONXGbHk2
VhS_=42VGiKX5Ga_D4FC@`0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S4.v
L0 836
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4_@s4
!i10b 1
!s100 a=S8Lhb>Xaa47cBMTXK_j2
!s85 0
vRAMB16_S4_S9
I6HH:<64APiF`[=lO[^ekU1
VO1RUE;?9gXTkHXz4A>C6V2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S9.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S9.v
L0 903
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4_@s9
!i10b 1
!s100 KF=<fIEz;_ae8aJC8jgiF3
!s85 0
vRAMB16_S9
Id1XFCUcU0KVhN[YE9`K_81
VaKA>`2PG22KG9j3ehh2520
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9.v
L0 380
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s9
!i10b 1
!s100 Z<Ye97N@LaH[b@UkDRRMf0
!s85 0
vRAMB16_S9_S18
IHQFiJ4eh7QN3i^:D=O5_73
V^leFz`>e8iIic6Gd937E11
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S18.v
Z36 L0 1072
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s9_@s18
!i10b 1
!s100 W00NZEe82QG_=d]NB_S;K3
!s85 0
vRAMB16_S9_S36
IVG?61WEmEDejo2ODoIoMU1
VHI7;0cMW`9e_hZIYmbPhn2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S36.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S36.v
L0 1197
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s9_@s36
!i10b 1
!s100 78IgD[>ah[aF]O6]KJ4XS2
!s85 0
vRAMB16_S9_S9
I9giS_OMVH[PzhKF_L0hX31
VjRE]GJTVQM5K=>WRoQHe]0
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S9.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S9.v
L0 997
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s9_@s9
!i10b 1
!s100 hhBJZIGIFbdznl=nKc`cX3
!s85 0
vRAMB16BWE
I@jA5LAXZ70=1oQ:>R_7b<1
V?=_NkcAJ92fLgb8H]mNln1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e
!i10b 1
!s100 LUjGVzPjcz;b@RFT5@3Y40
!s85 0
vRAMB16BWE_S18
IR=8Vko1g;AEJ?[S@aeh2g2
V46H8ZE2OSiWlAC`fgWijG0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s18
!i10b 1
!s100 Ih19BCEAZNzSnVHD?Rg8n0
!s85 0
vRAMB16BWE_S18_S18
I0O2kBmNkk`79S?]3Icf4C3
VNXaaZ9I:513[7<;6UNRe41
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s18_@s18
!i10b 1
!s100 [YQ14T99]UN:IL_YGCVC30
!s85 0
vRAMB16BWE_S18_S9
Ic]7b:5:=co^NdV_JJ9Xj22
V;PI`3UOUAj8BR[=WPUFmF2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S9.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S9.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s18_@s9
!i10b 1
!s100 SVc35NkG`5H0c7n]1I:on3
!s85 0
vRAMB16BWE_S36
IKPf=;4>7VYizRCKbe:eFF3
VBKY2K`KlnA]Lb4LoEb9o^0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s36
!i10b 1
!s100 QKj;QEf4bIL`aYm;]9Nie3
!s85 0
vRAMB16BWE_S36_S18
I7hWE6:XzUc>Y[QbnUK[jO3
VD:EWc<_BIdDm4;137bkb>1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s36_@s18
!i10b 1
!s100 >Vhml02K;B=a5_0i3_;6n2
!s85 0
vRAMB16BWE_S36_S36
ISGGMhRTR99z0Ulc3a41Lm2
VTVRcEhY<N6X3Y56@CVK062
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S36.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S36.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s36_@s36
!i10b 1
!s100 Qi=Sb_gYYmn=L=3ZN8]G<3
!s85 0
vRAMB16BWE_S36_S9
IEBL<iZE@zc?zH8bjWe=_z0
VePU]R2LjM^KIH1Bl9WWh@1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S9.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S9.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s36_@s9
!i10b 1
!s100 gPG:SNOUP1<UA<L`4J2X@1
!s85 0
vRAMB16BWER
IH@lBVh7?`;AdDMim;FhQV3
V5_IU]lX@?o>BQ1^bG?gG41
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWER.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWER.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e@r
!i10b 1
!s100 o64DWA3:_hnWUkTcSkHmS3
!s85 0
vRAMB18
Ig3mERkThW^Ri>DbMBojPU3
VFk=DjKjA7;`8bIMAE3IOh2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB18.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b18
!i10b 1
!s100 fdEWnS:OiE5AJQkB61C_H0
!s85 0
vRAMB18E1
IoInihzIRDQQ]E][n6:;oo3
VI@bDDE0`bE[Mo0W6hm9m33
R1
R2
Z37 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB18E1.v
Z38 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB18E1.v
L0 53
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b18@e1
!i10b 1
!s100 Q4Kb3SEhBTIbg8:FA35;U0
!s85 0
vRAMB18SDP
I=O=YF?5RoAbJ0P`W<7K4T2
VKBzhG=O0fbedK]0z=VclM2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB18SDP.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB18SDP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b18@s@d@p
!i10b 1
!s100 GJ60V[KOE6A`fN>_jE>A43
!s85 0
vRAMB32_S64_ECC
IJF<43m:[GZ=DZ;TR0iGIE1
VMLC[R=2gn1?IU]j>Iaj4>0
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB32_S64_ECC.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB32_S64_ECC.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b32_@s64_@e@c@c
!i10b 1
!s100 ]Rd?R3U4n?EU;mP7Pmz8_0
!s85 0
vRAMB36
In;`:N=7M;j5m1UR321jm21
VXE_M6>mgIl2aInaP6NPKP2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB36.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB36.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36
!i10b 1
!s100 SYRW5RDMEiFggXYWb=i@@0
!s85 0
vRAMB36_EXP
IWLS0K_KD]_619Lnd4LAQ^2
VXaJ;nib7SU^<6XB3YznIh3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB36_EXP.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB36_EXP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36_@e@x@p
!i10b 1
!s100 jHR@GUS;KUlO2N=9djT8z3
!s85 0
vRAMB36E1
IG^JE]>^M9zMnI;W`AB3E[0
VG6LX>4cPzb;[7K=jj7EgK2
R1
R2
Z39 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB36E1.v
Z40 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB36E1.v
L0 59
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36@e1
!i10b 1
!s100 Sc<?R@oVFa?5_UM`lDH`b1
!s85 0
vRAMB36SDP
I4eYZFo@CfJT5=?SS3VBgI0
VaRSzk:5AM>EgjE^FaG3Y[3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36@s@d@p
!i10b 1
!s100 hD;b04^X@m2P>nB<=OZ:U0
!s85 0
vRAMB36SDP_EXP
IH@3<M7hnBH7A0a;Tf`gAH0
V_jRZ>HWJ8f_A`5Y]X6aOm1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP_EXP.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP_EXP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36@s@d@p_@e@x@p
!i10b 1
!s100 f``HcdzUOCQQYJJnn15WP1
!s85 0
vRAMB4_S1
I3IUXBEBC1mnhH4UDYeC^E1
V@0?E6m4PCnKI[dN?kg0DO3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1.v
L0 169
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1
!i10b 1
!s100 gb^7WoMj]<aMIX6k?Z_Ae3
!s85 0
vRAMB4_S16
IWM1?RaOY;]BW[U`;SE`=f1
VLnDF0NSXl]A0PFC:WNROO1
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16.v
L0 285
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s16
!i10b 1
!s100 dRLXF9HX1OZ5:>Qi3hc5W3
!s85 0
vRAMB4_S16_S16
I;JZkiXGzcGi<NM=:H5gLz1
VD60RWXH]Qo3IUn_7c_4d52
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16_S16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16_S16.v
L0 697
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s16_@s16
!i10b 1
!s100 V_M7OI;QHh6Mdg>VznJdi2
!s85 0
vRAMB4_S1_S1
IU^gni2=YEO`KSo_=7Bgha3
VLiKPeGDWlcVbbV1^ii37F2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S1.v
L0 555
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s1
!i10b 1
!s100 >K;z>LGm2UkYk`K;na8R30
!s85 0
vRAMB4_S1_S16
I;lD2B3SML6^liBN1;kmaA2
VlU`dYP7V3603nR`a7?5M_3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S16.v
L0 626
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s16
!i10b 1
!s100 U5;?Xg1XVodo1J;<Z0P`83
!s85 0
vRAMB4_S1_S2
Ij_cn82dHaPCc^J3a7L3XB3
V9Ifd]E[3>WfE;zdId=a@<2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S2.v
L0 559
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s2
!i10b 1
!s100 FffPUbLZWHl`PG7FBRR4z0
!s85 0
vRAMB4_S1_S4
IPekIVoo<hTM^RI4QoSz_f2
VAM`J?RMN=A?GfRAWDSJ4D3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S4.v
L0 568
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s4
!i10b 1
!s100 ZYjk]6BoCg3mfV<n4zIQc3
!s85 0
vRAMB4_S1_S8
I7GAa>3c2j6T;_k5]oj09M3
VKGd70Cd:8>KCjj?=U9@aZ2
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S8.v
L0 587
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s8
!i10b 1
!s100 f_Wh`;3ZHSQPXgPbBMMXI1
!s85 0
vRAMB4_S2
IgNOkz9:KBS_4d7X_hCT`N2
V^K]638UC__P[AblFKo8[E3
R1
R32
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2.v
L0 176
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2
!i10b 1
!s100 =[CLHPIMdcdom>aTzeeS52
!s85 0
vRAMB4_S2_S16
I_n]ZWFV53H1]=P5e[V^TX1
Vl=k>8oZ5TBN`UH4zKSg@A1
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S16.v
L0 630
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2_@s16
!i10b 1
!s100 3?eOfI_Y^B_?8[YW?OVZB2
!s85 0
vRAMB4_S2_S2
IYQhb1>V_5KN=BE61F:So33
VFH3o=_:]P[]jKN<@m^]U13
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S2.v
L0 563
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2_@s2
!i10b 1
!s100 IBS]9oM:zC1VYQhnPB1120
!s85 0
vRAMB4_S2_S4
I8T7<ChN5zh1>6ILDl=^K]3
Vc0P:eclnC=AR;ODS_d6bz1
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S4.v
L0 572
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2_@s4
!i10b 1
!s100 ohmcWH0RV<EchIk4BFe8d3
!s85 0
vRAMB4_S2_S8
InMbnAgMj:05_ab=B;jYKB1
Vmg]UQg_77AKWz4<<hP>VI1
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S8.v
L0 591
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2_@s8
!i10b 1
!s100 XQ9`B29oJSLiQBdZGai1L0
!s85 0
vRAMB4_S4
I;eW1RCzLA<IWGXlISGDAY0
V58UXfd[KFNZgBRV`SBQSi2
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4.v
L0 191
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s4
!i10b 1
!s100 Qf?FgI?gkiL>`BgBlbo412
!s85 0
vRAMB4_S4_S16
IX<d[:cla6SVjN=jMfTZUY3
V5QX3I5P1iADei9`b46Ad?1
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S16.v
L0 639
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s4_@s16
!i10b 1
!s100 =ToCVQ5L:g9?GRl91H;TN3
!s85 0
vRAMB4_S4_S4
I2c;m<5kVP9OBJZE09VVX>2
V?D;RM0I2XD_z5o2HVeN@f3
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S4.v
L0 581
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s4_@s4
!i10b 1
!s100 OH7Cnl_6o;MT^R_NM>H2f3
!s85 0
vRAMB4_S4_S8
ISeoS1_JJ:>@j8bWmL]f;V0
VhzfUZEeVRFHiH@<n6Sjbb1
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S8.v
R33
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s4_@s8
!i10b 1
!s100 @DzNebdB7GC]4RPJ0FKeO2
!s85 0
vRAMB4_S8
ILmAUmM`WNlW5^W>2UPlJW0
VmH4^CNiUPkQCf5jb;na;e3
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8.v
L0 222
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s8
!i10b 1
!s100 d`GN2_n4^H^4DYiE^MjCn1
!s85 0
vRAMB4_S8_S16
I82gkd`0Ne1Mo?YSmB@W<_1
VZX598d5lNOB6ImmEhQL2i3
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S16.v
L0 659
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s8_@s16
!i10b 1
!s100 SA:d93nU7OdU@fcf724bo1
!s85 0
vRAMB4_S8_S8
IB>c2beA]IHFcIE6J;73Sh2
VF1GjETfA89UZ@NP<WR@Q60
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S8.v
L0 619
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s8_@s8
!i10b 1
!s100 WII@KFI1Va>oI7OKab<W20
!s85 0
vRAMB8BWER
IS6CS03G4HmoGFO7jIEmof2
VdU19Z;zUh5:<mQVDn[dAj3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB8BWER.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB8BWER.v
L0 39
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b8@b@w@e@r
!i10b 1
!s100 1X48B;lzdZnAA7V<[Vgz>1
!s85 0
vrank12d_oserdese1_vlog
ISbNUP^;PeZ`gOS=kR6XR`2
V1=no:Hn7GeL?@QDncXzYl2
R1
R2
R24
R25
L0 860
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 i@<84TifTZBQV24JZAFUS2
!s85 0
vRB18_INTERNAL_VLOG
IQkW0>0:5`U:L>oVk<G15[2
V2h2mcclQi2eO4^TTR`Uh92
R1
R2
R37
R38
L0 625
R3
r1
31
R4
R5
R6
R7
n@r@b18_@i@n@t@e@r@n@a@l_@v@l@o@g
!i10b 1
!s100 ZOMC[`[LKPQXJ<LOT;<=10
!s85 0
vRB36_INTERNAL_VLOG
IlgWjo8TFUd0XF5JFC3zF21
V@kmg7M=C[8<0PLQEY]`RV1
R1
R2
R39
R40
L0 933
R3
r1
31
R4
R5
R6
R7
n@r@b36_@i@n@t@e@r@n@a@l_@v@l@o@g
!i10b 1
!s100 lC61>R]Anh7M??5nInIiL2
!s85 0
vROM128X1
I_eC69PU^`4eVEAic0edD>0
V4A`T:[?6Q0U[MHMjT7zIN3
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ROM128X1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ROM128X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m128@x1
!i10b 1
!s100 3@2UF[Jdg]fa[VLmG?5@W0
!s85 0
vROM16X1
I7KNUkz2mK@LDk?D]oNEHm1
VM99JVY>[6WonOPKL<;c@P0
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ROM16X1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ROM16X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m16@x1
!i10b 1
!s100 T<d_N^PeC1hGzYh]E>LL;1
!s85 0
vROM256X1
Io0gKEGnEVYK]eHlzMcVh`1
V`Cz2?3E33oKX>Eg[`1Y^C2
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ROM256X1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ROM256X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m256@x1
!i10b 1
!s100 k49[_T=Ain=S0;bk8bm_13
!s85 0
vROM32X1
I<2=be8K^@j_UN[KFjU9A32
VcB;KOMVZ0:iYLbbZS3gXi2
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ROM32X1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ROM32X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m32@x1
!i10b 1
!s100 _K];mBW^z<oNAC_o<45SO2
!s85 0
vROM64X1
I=Ik4TV193_3cMZLaiZ6BQ0
Vl<8WYZ@K[Ta_a=igC<JKK1
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ROM64X1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ROM64X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m64@x1
!i10b 1
!s100 T7^z4fE<7fEz@20aKzNeK1
!s85 0
vselfheal_oserdese1_vlog
I4MKD[hG_^;SXmm<HWg:Oz2
Vg>Uzc>KLOd8XVKiz^J=a91
R1
R2
R24
R25
R34
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 6O8Nf8381`6zoKFk@eTN]0
!s85 0
vSIM_CONFIG_S3A
IL_SEXcSg<zW?^CMfFc9UL1
VbR4oZKUz4Nk??SKkZj`X60
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A.v
L0 39
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@s3@a
!i10b 1
!s100 d:_eGVm6e]fkI7?:mzC;?2
!s85 0
vSIM_CONFIG_S3A_SERIAL
IIC3^?L4mGoC_]JlB6NQJ50
VSJHSel7>9ZgNG?3?oI6Z20
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A_SERIAL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A_SERIAL.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@s3@a_@s@e@r@i@a@l
!i10b 1
!s100 ]CMWg[eP_Q:>=YegoJ19R1
!s85 0
vSIM_CONFIG_S6
IWjm]8kiF:AWHdeYJ00cTW1
VoI3Hm8P[FOXCY=B2B1Fg=3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6.v
L0 36
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@s6
!i10b 1
!s100 PnTWkNHQ5^O^VQ^UH`iYa3
!s85 0
vSIM_CONFIG_S6_SERIAL
Igm0:mNQ1El4W61;Kc>I]@3
VW4WzNmOkdhYIL`j3>M`[93
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6_SERIAL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6_SERIAL.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@s6_@s@e@r@i@a@l
!i10b 1
!s100 0Jb:E38V:e?f1^:Te0bZc2
!s85 0
vSIM_CONFIG_V5
I;P0hFT7S>4^<1`WlYNQgI2
Vk0ZB=:<@FFanafZFXUUFD2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5.v
L0 39
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@v5
!i10b 1
!s100 RF>=aCWEMdT:j=]fRdznG3
!s85 0
vSIM_CONFIG_V5_SERIAL
I8QmjQ]CMI0Am<3F=411d^3
V>=?Mm<BPW>`5A6LbDTMMl1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5_SERIAL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5_SERIAL.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@v5_@s@e@r@i@a@l
!i10b 1
!s100 SB6Pl]WK8XiTPAPOZLRIY0
!s85 0
vSIM_CONFIG_V6
ICoi3HNS:G7HGS6;6?6H[@0
VNI`lJ<D9K_0T:T6;>P[X=0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6.v
L0 40
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@v6
!i10b 1
!s100 60EAddRU]^eEbcGKz_o_=3
!s85 0
vSIM_CONFIG_V6_SERIAL
IAe6Hf_OYgJ[NEDV@UJ:J@0
VNSOIa3U:DzMm93i99MLAd3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6_SERIAL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6_SERIAL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@v6_@s@e@r@i@a@l
!i10b 1
!s100 EFJAQOj_fjlj8>J?EzkEe0
!s85 0
vSIM_CONFIGE2
I3@J;;9@QSL=_f;CQR714a2
Vdn>e]lcmZ9U;iz6[X^GCU1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIGE2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIGE2.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g@e2
!i10b 1
!s100 fXZja_?Zi>9j]6Kc7909R1
!s85 0
vSPI_ACCESS
IgQ:0D[kLfIGXW_:NATQW]2
VHJREN?ZhXC6:cL1hez5W11
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SPI_ACCESS.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SPI_ACCESS.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@s@p@i_@a@c@c@e@s@s
!i10b 1
!s100 >S6GzAeBEnJKTYzzRFZP_1
!s85 0
vSRL16
I05SKS>3KFXO;f@g_H=C5z2
VQ3eoKZ6iKb:_>WO`;@29N1
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRL16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRL16.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@r@l16
!i10b 1
!s100 @5F04QaQ^SjJH:=e]k1bY1
!s85 0
vSRL16_1
IbJEn`4m?0lG5jz_1YFQA12
VA`Q@cJZRD6T7N85UZdXJi0
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRL16_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRL16_1.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@r@l16_1
!i10b 1
!s100 5>CmkQbT?5Y3ZL<BHf?jQ3
!s85 0
vSRL16E
IDi5mN:L=D<<BhJ`L7D2in1
VT8U2f=;D`2E5YB[XeNKG>1
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRL16E.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRL16E.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@r@l16@e
!i10b 1
!s100 [1]Qo3:YZA:T0G4ZWMoRA3
!s85 0
vSRL16E_1
IE?Lj`Ua63X:26e:WEPDVJ3
V80ZRc9hDYW_9`Y_oN=flY3
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRL16E_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRL16E_1.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@r@l16@e_1
!i10b 1
!s100 <4WzNzS;;ZQZZ_FGdjU9<1
!s85 0
vSRLC16
I^WZn1<A3Yg`WT6Y>Ag2?40
VU;Fb_c=1Kgb[jkW1Kd]C83
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRLC16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRLC16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c16
!i10b 1
!s100 :J]mCgo<`B1TTDi@;;JKi0
!s85 0
vSRLC16_1
I57VoknB093JbKVFdQhhSS3
VJ7_0G:TcoU=IC4FRhSAaH3
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRLC16_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRLC16_1.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c16_1
!i10b 1
!s100 D=;O`MJXET5FIEi_DUZJX1
!s85 0
vSRLC16E
IN0a6=kZ^zchkNh1j4^bQF2
V_Ozl@he0XLF?Uzf2mNOMW2
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRLC16E.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRLC16E.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c16@e
!i10b 1
!s100 V8C2d4Q0@1GTdIS7a]ha[3
!s85 0
vSRLC16E_1
I3_VAM0?cfnGaV<RE[PBG[1
VMlF;c<iOBF2a139iQG?Zz2
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRLC16E_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRLC16E_1.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c16@e_1
!i10b 1
!s100 ?QNJNQJi0J4ioJAgHA6KE0
!s85 0
vSRLC32E
I;066ocn>H9J94f=A0>fEf0
VoFL1g:n=PZT=?QB>1kkJF0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRLC32E.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRLC32E.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c32@e
!i10b 1
!s100 agV=oi5XRjGe[0MJ<;U8n3
!s85 0
vSTARTUP_FPGACORE
IDPB0NU0:JcR7li@SYcKh[3
VFc1@n2[3C3hL8K3?nf?eG0
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_FPGACORE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_FPGACORE.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@f@p@g@a@c@o@r@e
!i10b 1
!s100 a8NF^^=70ZGocg;4l^TCk1
!s85 0
vSTARTUP_SPARTAN3
If09HLJH@W;J8MPV6iMZRK2
VO^5mX^`=lf`m3Kc?FAzAo2
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@s@p@a@r@t@a@n3
!i10b 1
!s100 E]c8441N[5[6c[H`4AbG11
!s85 0
vSTARTUP_SPARTAN3A
Io9W4ZQLBLCPz5n@lM>nD_3
V3PN]EdVWF:TiTS5hmziYo3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3A.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3A.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 ND_<cD4WM3aKJFcgziBmL1
!s85 0
vSTARTUP_SPARTAN3E
IRelHciLFZZm`<Q81aKM6Y0
VT=5aiZedZA?J5j3hdBzO61
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3E.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3E.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@s@p@a@r@t@a@n3@e
!i10b 1
!s100 >hcI4chz?gDcGXNE`<S9H1
!s85 0
vSTARTUP_SPARTAN6
INdNiS^Rzkm2WeU6d;0Uk]2
VMnVVhQhH>?><dg5D629nk2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN6.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@s@p@a@r@t@a@n6
!i10b 1
!s100 [[cHkVIPESz>eJ70B?GmR1
!s85 0
vSTARTUP_VIRTEX4
I`7OV_SJfo]gHc]Wcg>T9?3
VfGSIE?7=mOL?:>IO=4B0I3
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX4.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@v@i@r@t@e@x4
!i10b 1
!s100 S<Wb[C2P=ZI99o6L]e0Q50
!s85 0
vSTARTUP_VIRTEX5
IQoi739NRcIXIT_eHS5VlZ2
VJTFZl=7H8N@XHUZHGo2Rz0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX5.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@v@i@r@t@e@x5
!i10b 1
!s100 2d=RI^An6f2USD0k[e4f42
!s85 0
vSTARTUP_VIRTEX6
I0=B4>ACAH8Q71iK:djPS93
VPa3TUn[S<Qjc[208gVV]72
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX6.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@v@i@r@t@e@x6
!i10b 1
!s100 WB;7D^<8F;1h5e82f<LmV2
!s85 0
vSTARTUPE2
Il`dFfTK@h972LWXT1IMz33
V4Zm@lh7J`k]:[60o^daUP3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUPE2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUPE2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p@e2
!i10b 1
!s100 ]CHo=3YbVYPaIbCUfWh^a0
!s85 0
vSUSPEND_SYNC
ILJLhz_eUTCJkCem6YkEdf3
VaV1PPgb__V<_kE32V6II?2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SUSPEND_SYNC.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SUSPEND_SYNC.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@s@u@s@p@e@n@d_@s@y@n@c
!i10b 1
!s100 7J3Bj_PHnXE^6]cFUMhcO0
!s85 0
vSYSMON
Ii>b[@XZifan6220Y@=ThN2
VjjVJb:b`25f^mih`W0Q>^1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SYSMON.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SYSMON.v
L0 46
R3
r1
31
R4
R5
R6
R7
n@s@y@s@m@o@n
!i10b 1
!s100 CSAiOnQ3MNESKSG4=^?zf2
!s85 0
vTBLOCK
ILIRNcROHG6]=JG9`dVXEB2
VafBCWYlPoY64[a:knjG3m0
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\TBLOCK.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\TBLOCK.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@t@b@l@o@c@k
!i10b 1
!s100 mgbSC4D[Ee9GT[RSO9<Xj2
!s85 0
vTEMAC
IHdiW>`;`f;:@oT`UmJCj02
V@iKDz4nbnGHB7C2CV[bF51
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\TEMAC.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\TEMAC.v
L0 42
R3
r1
31
R4
R5
R6
R7
n@t@e@m@a@c
!i10b 1
!s100 SPSOZ@?W5fDai26[GU6QF0
!s85 0
vTEMAC_SINGLE
IYE0eBZ628Anm]9HlL`:n90
VPLC^jV0MUaR;GGOn;S;SK0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\TEMAC_SINGLE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\TEMAC_SINGLE.v
L0 33
R3
r1
31
R4
R5
R6
R7
n@t@e@m@a@c_@s@i@n@g@l@e
!i10b 1
!s100 [cBVR:?P4cX6>N0lJ2iBh1
!s85 0
vTIMEGRP
I_4CZEckDSWKGAD_AW4MMh0
VX@WJZL;45k^9]SczDZGBN2
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\TIMEGRP.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\TIMEGRP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@t@i@m@e@g@r@p
!i10b 1
!s100 nGFI2`R2FmleLIJ000A;Z3
!s85 0
vTIMESPEC
I4Ak<0Tb@lVClbA4`I[>fO0
VCP=PAaRZ4=L=[i6EzR`bX2
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\TIMESPEC.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\TIMESPEC.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@t@i@m@e@s@p@e@c
!i10b 1
!s100 ZRh8i?Z?QB]JkI=dRh^?X0
!s85 0
vtout_oserdese1_vlog
IlKojgf6^CBH;AJMm[2@`41
V6KA@fTJR^CL21UeiUH>kO3
R1
R2
R24
R25
L0 2924
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 84J>UM0cLffbm;c;0aMMJ1
!s85 0
vtrif_oserdese1_vlog
I4YkcD12nR3;mo@ZaAo9Ne1
V1W`A9XeMalXl?>^:>[oNS1
R1
R2
R24
R25
L0 1286
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 ?lIc0FRGZ@1Jc_i2UeElE0
!s85 0
vtxbuffer_oserdese1_vlog
IR??XHWRb<oWUzh1J[kkB=0
V2dXNL2>@In;CACeGHEmLO2
R1
R2
R24
R25
L0 1478
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 `V<:6>3B_bSQam3m_RYa<3
!s85 0
vUSR_ACCESS_VIRTEX4
IcoElbNM@nfV4Rd26;5?Qz3
V?[3RAeJXKk_kF^]ghfS5F3
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@u@s@r_@a@c@c@e@s@s_@v@i@r@t@e@x4
!i10b 1
!s100 BQaI[VdZiIYD1QWAYDhLd0
!s85 0
vUSR_ACCESS_VIRTEX5
IP?]0Hgb>6CCal137DYK6d2
V]lHo>lS[F1>YW7BD9;:9n0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX5.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@u@s@r_@a@c@c@e@s@s_@v@i@r@t@e@x5
!i10b 1
!s100 PVE3dI<=jGUXPf7;36QIQ2
!s85 0
vUSR_ACCESS_VIRTEX6
IlUH;E]GBe5`:W4CeJ;XF_1
VhkdE:Lz8Zg=nd=dehNgYN3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX6.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@u@s@r_@a@c@c@e@s@s_@v@i@r@t@e@x6
!i10b 1
!s100 a=H_<`OfPb;zZ:@XgQ79L1
!s85 0
vUSR_ACCESSE2
I2OOS1hbGFhhXc[c?Kkdze3
VNL`U]fe<LCC1ib?e[4Td`1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESSE2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESSE2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@u@s@r_@a@c@c@e@s@s@e2
!i10b 1
!s100 d980^D_1>_d=55;n:3]^z0
!s85 0
vVCC
I`XXmoj9_cDJ^FE8=ao>mg3
V3Rm8330Pk1WQ5k9UefQ[^0
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\VCC.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\VCC.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@v@c@c
!i10b 1
!s100 2m]SKeFKk_hnFENUL?]:i3
!s85 0
vXADC
I`I9<KHlzjm[XB;X26=?O92
VXVZ0n;BUQjN4Hd9W@;0<B0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XADC.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XADC.v
L0 45
R3
r1
31
R4
R5
R6
R7
n@x@a@d@c
!i10b 1
!s100 77>^S_lWMiW869V6[gOQo3
!s85 0
vXNOR2
I=1U97?=?_LEgoD15;K<ef3
V@INzGC`RakPdPR`JX`D`=3
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XNOR2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XNOR2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@n@o@r2
!i10b 1
!s100 dA_:N>4mQI[d0`CS1bf771
!s85 0
vXNOR3
INk2`9YAK<SYIh`K4GTY:j2
VDW2<4]>E4;QGh2z=^3J`D2
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XNOR3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XNOR3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@n@o@r3
!i10b 1
!s100 UTPoM9h]NDZ1MkHS9gl0a1
!s85 0
vXNOR4
IcW30_JP;dKQ?]kHHoY8OS0
Vg=P>0KdT]V@]mb94@8S@Q1
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XNOR4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XNOR4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@n@o@r4
!i10b 1
!s100 AnTDGLQDa@dHK>SIE4fO:2
!s85 0
vXNOR5
IdFZa0A0edi_OXiicgHVGc0
Vch7O@DEmaYKB;UhOdJ8l?3
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XNOR5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XNOR5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@n@o@r5
!i10b 1
!s100 m9CQR?g]W]]0Tf^Fz<Nn>2
!s85 0
vXOR2
I0DL3XN>fk7Z56h@O3R3J03
VK6F08zTWBoo?9V]3SN9:E2
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XOR2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XOR2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r2
!i10b 1
!s100 PX=K]niVKZIQnHPabd6d21
!s85 0
vXOR3
IZg_[Z3ADV=QH;HgCnJHkC2
Vn:L?h3R`THI:`kMX0M?1n0
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XOR3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XOR3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r3
!i10b 1
!s100 eYF7g=X8Mk3If;FC3_M7_1
!s85 0
vXOR4
I@i6?m1Z_Na4aKD_bCSYXn3
Vk`I3<djI0_7o6Z2V_GJ2^3
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XOR4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XOR4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r4
!i10b 1
!s100 cGglhzbZUSnN;YG@>IQ<?0
!s85 0
vXOR5
I8TDR95]Hi`V>z<i7acc5X3
Vn9I]H[KCLfTA95Ke7Yl6P0
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XOR5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XOR5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r5
!i10b 1
!s100 I?I`0=ai4aJkI]da[iZFI2
!s85 0
vXORCY
In49IV62K?[L:^C@J`J0iD1
Vz=jV9gJVcY=mlR5j4L71l1
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XORCY.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XORCY.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r@c@y
!i10b 1
!s100 FYWc;1E[RXKz<8S_A7MXe3
!s85 0
vXORCY_D
Ie9>A4lB5kkn9[6_HmCn6U0
VGK^geDHVb6d8Ilck=QU870
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XORCY_D.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XORCY_D.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r@c@y_@d
!i10b 1
!s100 NL<<e`V5ocEmH8YdebNeV3
!s85 0
vXORCY_L
Iidd<X_[=WY_SbnViE9ALB0
VB8a>ZE3nH6<GFVo6c_kOc2
R1
R8
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XORCY_L.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XORCY_L.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r@c@y_@l
!i10b 1
!s100 386D6OGcJHlLj<bzcC:b`3
!s85 0
vZHOLD_DELAY
IbDPM5TBCoS:Of4C;E3VV[1
V<D?l7Qa]eEbAYb_0MGjm00
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ZHOLD_DELAY.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ZHOLD_DELAY.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@z@h@o@l@d_@d@e@l@a@y
!i10b 1
!s100 d6=7_VLlVoOmnA;<4^Z[F1
!s85 0
