<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_stm32f4xx_8h" xml:lang="en-US">
<title>CUBE_IDE/VGA/Core/Inc/stm32f4xx.h File Reference</title>
<indexterm><primary>CUBE_IDE/VGA/Core/Inc/stm32f4xx.h</primary></indexterm>
<para>

<para>CMSIS Cortex-M4 Device Peripheral Access Layer Header File. This file contains all the peripheral register&apos;s definitions, bits definitions and memory mapping for STM32F4xx devices. </para>
 
</para>
<programlisting linenumbering="unnumbered">#include &quot;core_cm4.h&quot;<?linebreak?>#include &quot;system_stm32f4xx.h&quot;<?linebreak?>#include &lt;stdint.h&gt;<?linebreak?></programlisting><simplesect>
    <title>Data Structures    </title>
        <itemizedlist>
            <listitem><para>struct <link linkend="_struct_a_d_c___type_def">ADC_TypeDef</link></para>

<para>Analog to Digital Converter <?linebreak?> </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_a_d_c___common___type_def">ADC_Common_TypeDef</link></para>
</listitem>
            <listitem><para>struct <link linkend="_struct_c_a_n___tx_mail_box___type_def">CAN_TxMailBox_TypeDef</link></para>

<para>Controller Area Network TxMailBox. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_c_a_n___f_i_f_o_mail_box___type_def">CAN_FIFOMailBox_TypeDef</link></para>

<para>Controller Area Network FIFOMailBox. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_c_a_n___filter_register___type_def">CAN_FilterRegister_TypeDef</link></para>

<para>Controller Area Network FilterRegister. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_c_a_n___type_def">CAN_TypeDef</link></para>

<para>Controller Area Network. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_c_r_c___type_def">CRC_TypeDef</link></para>

<para>CRC calculation unit. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_d_a_c___type_def">DAC_TypeDef</link></para>

<para>Digital to Analog Converter. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_d_b_g_m_c_u___type_def">DBGMCU_TypeDef</link></para>

<para>Debug MCU. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_d_c_m_i___type_def">DCMI_TypeDef</link></para>

<para>DCMI. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link></para>

<para>DMA Controller. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_d_m_a___type_def">DMA_TypeDef</link></para>
</listitem>
            <listitem><para>struct <link linkend="_struct_e_t_h___type_def">ETH_TypeDef</link></para>

<para>Ethernet MAC. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_e_x_t_i___type_def">EXTI_TypeDef</link></para>

<para>External Interrupt/Event Controller. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_f_l_a_s_h___type_def">FLASH_TypeDef</link></para>

<para>FLASH Registers. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_f_s_m_c___bank1___type_def">FSMC_Bank1_TypeDef</link></para>

<para>Flexible Static Memory Controller. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_f_s_m_c___bank1_e___type_def">FSMC_Bank1E_TypeDef</link></para>

<para>Flexible Static Memory Controller Bank1E. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_f_s_m_c___bank2___type_def">FSMC_Bank2_TypeDef</link></para>

<para>Flexible Static Memory Controller Bank2. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_f_s_m_c___bank3___type_def">FSMC_Bank3_TypeDef</link></para>

<para>Flexible Static Memory Controller Bank3. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_f_s_m_c___bank4___type_def">FSMC_Bank4_TypeDef</link></para>

<para>Flexible Static Memory Controller Bank4. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link></para>

<para>General Purpose I/O. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_s_y_s_c_f_g___type_def">SYSCFG_TypeDef</link></para>

<para>System configuration controller. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_i2_c___type_def">I2C_TypeDef</link></para>

<para>Inter-integrated Circuit Interface. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_i_w_d_g___type_def">IWDG_TypeDef</link></para>

<para>Independent WATCHDOG. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_p_w_r___type_def">PWR_TypeDef</link></para>

<para>Power Control. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_r_c_c___type_def">RCC_TypeDef</link></para>

<para>Reset and Clock Control. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_r_t_c___type_def">RTC_TypeDef</link></para>

<para>Real-Time Clock. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_s_d_i_o___type_def">SDIO_TypeDef</link></para>

<para>SD host Interface. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link></para>

<para>Serial Peripheral Interface. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link></para>

<para>TIM. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link></para>

<para>Universal Synchronous Asynchronous Receiver Transmitter. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_w_w_d_g___type_def">WWDG_TypeDef</link></para>

<para>Window WATCHDOG. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_c_r_y_p___type_def">CRYP_TypeDef</link></para>

<para>Crypto Processor. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_h_a_s_h___type_def">HASH_TypeDef</link></para>

<para>HASH. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_r_n_g___type_def">RNG_TypeDef</link></para>

<para>HASH. </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <emphasis role="strong">STM32F4XX</emphasis></para>
</listitem>
            <listitem><para>#define <link linkend="_group___library__configuration__section_1gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</link>&#160;&#160;&#160;((uint32_t)8000000)</para>

<para>Comment the line below if you will not use the peripherals drivers. In this case, these drivers will not be included and the application code will be based on direct access to peripherals registers. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___library__configuration__section_1ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</link>&#160;&#160;&#160;((uint16_t)0x0500)</para>

<para>In the following line adjust the External High Speed oscillator (HSE) Startup Timeout value. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___library__configuration__section_1gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</link>&#160;&#160;&#160;((uint32_t)16000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___library__configuration__section_1gab16ffe03509714c63d5e530131c494f4">__STM32F4XX_STDPERIPH_VERSION_MAIN</link>&#160;&#160;&#160;(0x01)</para>

<para>STM32F4XX Standard Peripherals Library version number V1.0.0. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___library__configuration__section_1gadce716e810a51b042298fb21b63e5366">__STM32F4XX_STDPERIPH_VERSION_SUB1</link>&#160;&#160;&#160;(0x00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___library__configuration__section_1ga4b16607e43a35289dc5ebb608b1261d4">__STM32F4XX_STDPERIPH_VERSION_SUB2</link>&#160;&#160;&#160;(0x00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___library__configuration__section_1gad5bec5e54ac96b9238a6363f2088f85c">__STM32F4XX_STDPERIPH_VERSION_RC</link>&#160;&#160;&#160;(0x00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___library__configuration__section_1ga2e0157b17c803dbc58b024ec8b2942e1">__STM32F4XX_STDPERIPH_VERSION</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___configuration__section__for___c_m_s_i_s_1ga45a97e4bb8b6ce7c334acc5f45ace3ba">__CM4_REV</link>&#160;&#160;&#160;0x0001</para>

<para>Configuration of the Cortex-M4 Processor and Core Peripherals. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___configuration__section__for___c_m_s_i_s_1ga4127d1b31aaf336fab3d7329d117f448">__MPU_PRESENT</link>&#160;&#160;&#160;1</para>
</listitem>
            <listitem><para>#define <link linkend="_group___configuration__section__for___c_m_s_i_s_1gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</link>&#160;&#160;&#160;4</para>
</listitem>
            <listitem><para>#define <link linkend="_group___configuration__section__for___c_m_s_i_s_1gab58771b4ec03f9bdddc84770f7c95c68">__Vendor_SysTickConfig</link>&#160;&#160;&#160;0</para>
</listitem>
            <listitem><para>#define <link linkend="_group___configuration__section__for___c_m_s_i_s_1gac1ba8a48ca926bddc88be9bfd7d42641">__FPU_PRESENT</link>&#160;&#160;&#160;1</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_FUNCTIONAL_STATE</emphasis>(STATE)&#160;&#160;&#160;(((STATE) == DISABLE) || ((STATE) == ENABLE))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gabea1f1810ebeac402164b42ab54bcdf9">CCMDATARAM_BASE</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga7d0fbfb8894012dbbb96754b95e562cd">SRAM1_BASE</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gadbb42a3d0a8a90a79d2146e4014241b1">SRAM2_BASE</link>&#160;&#160;&#160;((uint32_t)0x2001C000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga52e57051bdf8909222b36e5408a48f32">BKPSRAM_BASE</link>&#160;&#160;&#160;((uint32_t)0x40024000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</link>&#160;&#160;&#160;((uint32_t)0xA0000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaf98d1f99ecd952ee59e80b345d835bb0">CCMDATARAM_BB_BASE</link>&#160;&#160;&#160;((uint32_t)0x12000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gac4c4f61082e4b168f29d9cf97dc3ca5c">SRAM1_BB_BASE</link>&#160;&#160;&#160;((uint32_t)0x22000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gac33cb6edadf184ab9860d77089503922">SRAM2_BB_BASE</link>&#160;&#160;&#160;((uint32_t)0x2201C000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link>&#160;&#160;&#160;((uint32_t)0x42000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaee19a30c9fa326bb10b547e4eaf4e250">BKPSRAM_BB_BASE</link>&#160;&#160;&#160;((uint32_t)0x42024000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SRAM_BASE</emphasis>&#160;&#160;&#160;<link linkend="_group___peripheral__memory__map_1ga7d0fbfb8894012dbbb96754b95e562cd">SRAM1_BASE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gad3548b6e2f017f39d399358f3ac98454">SRAM_BB_BASE</link>&#160;&#160;&#160;<link linkend="_group___peripheral__memory__map_1gac4c4f61082e4b168f29d9cf97dc3ca5c">SRAM1_BB_BASE</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">APB1PERIPH_BASE</emphasis>&#160;&#160;&#160;<link linkend="_group___peripheral__memory__map_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">APB2PERIPH_BASE</emphasis>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link> + 0x00010000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AHB1PERIPH_BASE</emphasis>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link> + 0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link> + 0x10000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM2_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x0000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM3_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x0400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM4_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x0800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM5_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x0C00)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM6_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x1000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM7_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x1400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM12_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x1800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM13_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x1C00)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM14_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x2000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x2800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">WWDG_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x2C00)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IWDG_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x3000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2S2ext_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x3400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI2_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x3800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI3_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x3C00)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2S3ext_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x4000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART2_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x4400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART3_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x4800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">UART4_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x4C00)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">UART5_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x5000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C1_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x5400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C2_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x5800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C3_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x5C00)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN1_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x6400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN2_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x6800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">PWR_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x7000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</link>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x7400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM1_BASE</emphasis>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x0000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM8_BASE</emphasis>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x0400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART1_BASE</emphasis>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x1000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART6_BASE</emphasis>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x1400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC1_BASE</emphasis>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x2000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC2_BASE</emphasis>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x2100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC3_BASE</emphasis>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x2200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_BASE</emphasis>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x2300)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SDIO_BASE</emphasis>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x2C00)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI1_BASE</emphasis>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x3000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SYSCFG_BASE</emphasis>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x3800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_BASE</emphasis>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x3C00)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM9_BASE</emphasis>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x4000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM10_BASE</emphasis>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x4400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga3a4a06bb84c703084f0509e105ffaf1d">TIM11_BASE</link>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x4800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIOA_BASE</emphasis>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x0000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIOB_BASE</emphasis>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x0400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIOC_BASE</emphasis>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x0800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIOD_BASE</emphasis>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x0C00)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIOE_BASE</emphasis>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x1000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIOF_BASE</emphasis>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x1400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIOG_BASE</emphasis>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x1800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIOH_BASE</emphasis>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x1C00)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIOI_BASE</emphasis>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x2000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRC_BASE</emphasis>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x3000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_BASE</emphasis>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x3800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_R_BASE</emphasis>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x3C00)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1_BASE</emphasis>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x6000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1_Stream0_BASE</emphasis>&#160;&#160;&#160;(DMA1_BASE + 0x010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1_Stream1_BASE</emphasis>&#160;&#160;&#160;(DMA1_BASE + 0x028)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1_Stream2_BASE</emphasis>&#160;&#160;&#160;(DMA1_BASE + 0x040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1_Stream3_BASE</emphasis>&#160;&#160;&#160;(DMA1_BASE + 0x058)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1_Stream4_BASE</emphasis>&#160;&#160;&#160;(DMA1_BASE + 0x070)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1_Stream5_BASE</emphasis>&#160;&#160;&#160;(DMA1_BASE + 0x088)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1_Stream6_BASE</emphasis>&#160;&#160;&#160;(DMA1_BASE + 0x0A0)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1_Stream7_BASE</emphasis>&#160;&#160;&#160;(DMA1_BASE + 0x0B8)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA2_BASE</emphasis>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x6400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA2_Stream0_BASE</emphasis>&#160;&#160;&#160;(DMA2_BASE + 0x010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA2_Stream1_BASE</emphasis>&#160;&#160;&#160;(DMA2_BASE + 0x028)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA2_Stream2_BASE</emphasis>&#160;&#160;&#160;(DMA2_BASE + 0x040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA2_Stream3_BASE</emphasis>&#160;&#160;&#160;(DMA2_BASE + 0x058)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA2_Stream4_BASE</emphasis>&#160;&#160;&#160;(DMA2_BASE + 0x070)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA2_Stream5_BASE</emphasis>&#160;&#160;&#160;(DMA2_BASE + 0x088)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA2_Stream6_BASE</emphasis>&#160;&#160;&#160;(DMA2_BASE + 0x0A0)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA2_Stream7_BASE</emphasis>&#160;&#160;&#160;(DMA2_BASE + 0x0B8)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_BASE</emphasis>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x8000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MAC_BASE</emphasis>&#160;&#160;&#160;(ETH_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MMC_BASE</emphasis>&#160;&#160;&#160;(ETH_BASE + 0x0100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_PTP_BASE</emphasis>&#160;&#160;&#160;(ETH_BASE + 0x0700)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gace2114e1b37c1ba88d60f3e831b67e93">ETH_DMA_BASE</link>&#160;&#160;&#160;(ETH_BASE + 0x1000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_BASE</emphasis>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</link> + 0x50000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_BASE</emphasis>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</link> + 0x60000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">HASH_BASE</emphasis>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</link> + 0x60400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gab92662976cfe62457141e5b4f83d541c">RNG_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</link> + 0x60800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FSMC_Bank1_R_BASE</emphasis>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</link> + 0x0000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FSMC_Bank1E_R_BASE</emphasis>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</link> + 0x0104)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FSMC_Bank2_R_BASE</emphasis>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</link> + 0x0060)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FSMC_Bank3_R_BASE</emphasis>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</link> + 0x0080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FSMC_Bank4_R_BASE</emphasis>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</link> + 0x00A0)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_BASE</emphasis>&#160;&#160;&#160;((uint32_t )0xE0042000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM2</emphasis>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM2_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM3</emphasis>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM3_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM4</emphasis>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM4_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM5</emphasis>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM5_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM6</emphasis>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM6_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM7</emphasis>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM7_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM12</emphasis>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM12_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM13</emphasis>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM13_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM14</emphasis>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM14_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC</emphasis>&#160;&#160;&#160;((<link linkend="_struct_r_t_c___type_def">RTC_TypeDef</link> *) RTC_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">WWDG</emphasis>&#160;&#160;&#160;((<link linkend="_struct_w_w_d_g___type_def">WWDG_TypeDef</link> *) WWDG_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IWDG</emphasis>&#160;&#160;&#160;((<link linkend="_struct_i_w_d_g___type_def">IWDG_TypeDef</link> *) IWDG_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2S2ext</emphasis>&#160;&#160;&#160;((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) I2S2ext_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI2</emphasis>&#160;&#160;&#160;((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) SPI2_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI3</emphasis>&#160;&#160;&#160;((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) SPI3_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2S3ext</emphasis>&#160;&#160;&#160;((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) I2S3ext_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART2</emphasis>&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) USART2_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART3</emphasis>&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) USART3_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">UART4</emphasis>&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) UART4_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">UART5</emphasis>&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) UART5_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C1</emphasis>&#160;&#160;&#160;((<link linkend="_struct_i2_c___type_def">I2C_TypeDef</link> *) I2C1_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C2</emphasis>&#160;&#160;&#160;((<link linkend="_struct_i2_c___type_def">I2C_TypeDef</link> *) I2C2_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C3</emphasis>&#160;&#160;&#160;((<link linkend="_struct_i2_c___type_def">I2C_TypeDef</link> *) I2C3_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN1</emphasis>&#160;&#160;&#160;((<link linkend="_struct_c_a_n___type_def">CAN_TypeDef</link> *) CAN1_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN2</emphasis>&#160;&#160;&#160;((<link linkend="_struct_c_a_n___type_def">CAN_TypeDef</link> *) CAN2_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">PWR</emphasis>&#160;&#160;&#160;((<link linkend="_struct_p_w_r___type_def">PWR_TypeDef</link> *) PWR_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DAC</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_a_c___type_def">DAC_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</link>)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM1</emphasis>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM1_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM8</emphasis>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM8_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART1</emphasis>&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) USART1_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART6</emphasis>&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) USART6_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC</emphasis>&#160;&#160;&#160;((<link linkend="_struct_a_d_c___common___type_def">ADC_Common_TypeDef</link> *) ADC_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC1</emphasis>&#160;&#160;&#160;((<link linkend="_struct_a_d_c___type_def">ADC_TypeDef</link> *) ADC1_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC2</emphasis>&#160;&#160;&#160;((<link linkend="_struct_a_d_c___type_def">ADC_TypeDef</link> *) ADC2_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC3</emphasis>&#160;&#160;&#160;((<link linkend="_struct_a_d_c___type_def">ADC_TypeDef</link> *) ADC3_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SDIO</emphasis>&#160;&#160;&#160;((<link linkend="_struct_s_d_i_o___type_def">SDIO_TypeDef</link> *) SDIO_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI1</emphasis>&#160;&#160;&#160;((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) SPI1_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SYSCFG</emphasis>&#160;&#160;&#160;((<link linkend="_struct_s_y_s_c_f_g___type_def">SYSCFG_TypeDef</link> *) SYSCFG_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI</emphasis>&#160;&#160;&#160;((<link linkend="_struct_e_x_t_i___type_def">EXTI_TypeDef</link> *) EXTI_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM9</emphasis>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM9_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM10</emphasis>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM10_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM11</emphasis>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga3a4a06bb84c703084f0509e105ffaf1d">TIM11_BASE</link>)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIOA</emphasis>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOA_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIOB</emphasis>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOB_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIOC</emphasis>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOC_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIOD</emphasis>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOD_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIOE</emphasis>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOE_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIOF</emphasis>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOF_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIOG</emphasis>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOG_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIOH</emphasis>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOH_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIOI</emphasis>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOI_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRC</emphasis>&#160;&#160;&#160;((<link linkend="_struct_c_r_c___type_def">CRC_TypeDef</link> *) CRC_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC</emphasis>&#160;&#160;&#160;((<link linkend="_struct_r_c_c___type_def">RCC_TypeDef</link> *) RCC_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH</emphasis>&#160;&#160;&#160;((<link linkend="_struct_f_l_a_s_h___type_def">FLASH_TypeDef</link> *) FLASH_R_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___type_def">DMA_TypeDef</link> *) DMA1_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1_Stream0</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA1_Stream0_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1_Stream1</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA1_Stream1_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1_Stream2</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA1_Stream2_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1_Stream3</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA1_Stream3_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1_Stream4</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA1_Stream4_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1_Stream5</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA1_Stream5_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1_Stream6</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA1_Stream6_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1_Stream7</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA1_Stream7_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA2</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___type_def">DMA_TypeDef</link> *) DMA2_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA2_Stream0</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA2_Stream0_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA2_Stream1</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA2_Stream1_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA2_Stream2</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA2_Stream2_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA2_Stream3</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA2_Stream3_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA2_Stream4</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA2_Stream4_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA2_Stream5</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA2_Stream5_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA2_Stream6</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA2_Stream6_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA2_Stream7</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA2_Stream7_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH</emphasis>&#160;&#160;&#160;((<link linkend="_struct_e_t_h___type_def">ETH_TypeDef</link> *) ETH_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_c_m_i___type_def">DCMI_TypeDef</link> *) DCMI_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP</emphasis>&#160;&#160;&#160;((<link linkend="_struct_c_r_y_p___type_def">CRYP_TypeDef</link> *) CRYP_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">HASH</emphasis>&#160;&#160;&#160;((<link linkend="_struct_h_a_s_h___type_def">HASH_TypeDef</link> *) HASH_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RNG</emphasis>&#160;&#160;&#160;((<link linkend="_struct_r_n_g___type_def">RNG_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gab92662976cfe62457141e5b4f83d541c">RNG_BASE</link>)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FSMC_Bank1</emphasis>&#160;&#160;&#160;((<link linkend="_struct_f_s_m_c___bank1___type_def">FSMC_Bank1_TypeDef</link> *) FSMC_Bank1_R_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FSMC_Bank1E</emphasis>&#160;&#160;&#160;((<link linkend="_struct_f_s_m_c___bank1_e___type_def">FSMC_Bank1E_TypeDef</link> *) FSMC_Bank1E_R_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FSMC_Bank2</emphasis>&#160;&#160;&#160;((<link linkend="_struct_f_s_m_c___bank2___type_def">FSMC_Bank2_TypeDef</link> *) FSMC_Bank2_R_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FSMC_Bank3</emphasis>&#160;&#160;&#160;((<link linkend="_struct_f_s_m_c___bank3___type_def">FSMC_Bank3_TypeDef</link> *) FSMC_Bank3_R_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FSMC_Bank4</emphasis>&#160;&#160;&#160;((<link linkend="_struct_f_s_m_c___bank4___type_def">FSMC_Bank4_TypeDef</link> *) FSMC_Bank4_R_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_b_g_m_c_u___type_def">DBGMCU_TypeDef</link> *) DBGMCU_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b7f27694281e4cad956da567e5583b2">ADC_SR_AWD</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3dc295c5253743aeb2cda582953b7b53">ADC_SR_EOC</link>&#160;&#160;&#160;((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc9f07589bb1a4e398781df372389b56">ADC_SR_JEOC</link>&#160;&#160;&#160;((uint8_t)0x04)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7340a01ffec051c06e80a037eee58a14">ADC_SR_JSTRT</link>&#160;&#160;&#160;((uint8_t)0x08)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45eb11ad986d8220cde9fa47a91ed222">ADC_SR_STRT</link>&#160;&#160;&#160;((uint8_t)0x10)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e5211d5e3e53cdedf4d9d6fe4ce2a45">ADC_SR_OVR</link>&#160;&#160;&#160;((uint8_t)0x20)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8bb755c7059bb2d4f5e2e999d2a2677">ADC_CR1_AWDCH</link>&#160;&#160;&#160;((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga18725d77c35c173cdb5bdab658d9dace">ADC_CR1_AWDCH_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafcd37244d74db7c9a34a4f08b94301ae">ADC_CR1_AWDCH_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga625eebdc95937325cad90a151853f5a0">ADC_CR1_AWDCH_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb768d4aafbabc114d4650cf962392ec">ADC_CR1_AWDCH_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf37f3c0d7c72192803d0772e076cf8ee">ADC_CR1_AWDCH_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa39fee2e812a7ca45998cccf32e90aea">ADC_CR1_EOCIE</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd44f86b189696d5a3780342516de722">ADC_CR1_AWDIE</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c46fc1dc6c63acf88821f46a8f6d5e7">ADC_CR1_JEOCIE</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaeab75ece0c73dd97e8f21911ed22d06">ADC_CR1_SCAN</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6353cb0d564410358b3a086dd0241f8c">ADC_CR1_JAUTO</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd06a2840346bf45ff335707db0b6e30">ADC_CR1_JDISCEN</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeaa416a291023449ae82e7ef39844075">ADC_CR1_DISCNUM</link>&#160;&#160;&#160;((uint32_t)0x0000E000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga59ff81db7def261f0e84d5dbb6cca1ce">ADC_CR1_DISCNUM_0</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39940d3611126052f4f748934c629ebf">ADC_CR1_DISCNUM_1</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab73d5fdf276f5ef3965afdda78ac9e1e">ADC_CR1_DISCNUM_2</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71e4a4c233895a2e7b6dd3ca6ca849e5">ADC_CR1_RES</link>&#160;&#160;&#160;((uint32_t)0x03000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacfc432ddbd2140a92d877f6d9dc52417">ADC_CR1_RES_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga674904864f540043692a5b5ead9fae10">ADC_CR1_RES_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa892fda7c204bf18a33a059f28be0fba">ADC_CR1_OVRIE</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89b646f092b052d8488d2016f6290f0e">ADC_CR2_ADON</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49bb71a868c9d88a0f7bbe48918b2140">ADC_CR2_CONT</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga017309ac4b532bc8c607388f4e2cbbec">ADC_CR2_DMA</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8">ADC_CR2_DDS</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf9dac2004ab20295e04012060ab24aeb">ADC_CR2_EOCS</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5950b5a7438a447584f6dd86c343362">ADC_CR2_ALIGN</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</link>&#160;&#160;&#160;((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga07330f702208792faca3a563dc4fd9c6">ADC_CR2_JEXTEN</link>&#160;&#160;&#160;((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b3c99510de210ff3137ff8de328889b">ADC_CR2_JEXTEN_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga949c70fdf36a32a6afcbf44fec123832">ADC_CR2_JEXTEN_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac12fe8a6cc24eef2ed2e1f1525855678">ADC_CR2_JSWSTART</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</link>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga574b4d8e90655d0432882d620e629234">ADC_CR2_EXTEN</link>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3519da0cc6fbd31444a16244c70232e6">ADC_CR2_EXTEN_0</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17e37edddbb6ad791bffb350cca23d4d">ADC_CR2_EXTEN_1</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5eae65bad1a6c975e1911eb5ba117468">ADC_CR2_SWSTART</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga32242a2c2156a012a7343bcb43d490d0">ADC_SMPR1_SMP10</link>&#160;&#160;&#160;((uint32_t)0x00000007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a8996c53042759f01e966fb00351ebf">ADC_SMPR1_SMP10_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42b96f058436c8bdcfabe1e08c7edd61">ADC_SMPR1_SMP10_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga289d89b4d92d7f685a8e44aeb9ddcded">ADC_SMPR1_SMP10_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c74d559f2a70a2e8c807b7bcaccd800">ADC_SMPR1_SMP11</link>&#160;&#160;&#160;((uint32_t)0x00000038)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60780d613953f48a2dfc8debce72fb28">ADC_SMPR1_SMP11_0</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa61e1dbafcae3e1c8eae4320a6e5ec5d">ADC_SMPR1_SMP11_1</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93a876a9a6d90cd30456433b7e38c3f2">ADC_SMPR1_SMP11_2</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga433b5a7d944666fb7abed3b107c352fc">ADC_SMPR1_SMP12</link>&#160;&#160;&#160;((uint32_t)0x000001C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaaac6ae97c00276d7472bc92a9edd6e2">ADC_SMPR1_SMP12_0</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6020f9d742e15650ad919aaccaf2ff6c">ADC_SMPR1_SMP12_1</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb59adb544d416e91ea0c12d4f39ccc9">ADC_SMPR1_SMP12_2</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2df120cd93a177ea17946a656259129e">ADC_SMPR1_SMP13</link>&#160;&#160;&#160;((uint32_t)0x00000E00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49e7444d6cf630eccfd52fb4155bd553">ADC_SMPR1_SMP13_0</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5d5ad9d8d08feaee18d1f2d8d6787a1">ADC_SMPR1_SMP13_1</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4cd285d46485136deb6223377d0b17c">ADC_SMPR1_SMP13_2</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab1574fc02a40f22fc751073e02ebb781">ADC_SMPR1_SMP14</link>&#160;&#160;&#160;((uint32_t)0x00007000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9243898272b1d27018c971eecfa57f78">ADC_SMPR1_SMP14_0</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1016b8ca359247491a2a0a5d77aa1c22">ADC_SMPR1_SMP14_1</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e658a8b72bac244bf919a874690e49e">ADC_SMPR1_SMP14_2</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ae0043ad863f7710834217bc82c8ecf">ADC_SMPR1_SMP15</link>&#160;&#160;&#160;((uint32_t)0x00038000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac5f8e555f5ece2ee632dd9d6c60d9584">ADC_SMPR1_SMP15_0</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab978e10b7dcfe6c1b88dd4fef50498ac">ADC_SMPR1_SMP15_1</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga045285e1c5ab9ae570e37fe627b0e117">ADC_SMPR1_SMP15_2</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2925d05347e46e9c6a970214fa76bbec">ADC_SMPR1_SMP16</link>&#160;&#160;&#160;((uint32_t)0x001C0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1a7d0ef695bd2017bcda3949f0134be">ADC_SMPR1_SMP16_0</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga793ff2f46f51e1d485a9bd728687bf15">ADC_SMPR1_SMP16_1</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade321fdbf74f830e54951ccfca285686">ADC_SMPR1_SMP16_2</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9867370ecef7b99c32b8ecb44ad9e581">ADC_SMPR1_SMP17</link>&#160;&#160;&#160;((uint32_t)0x00E00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42b004d74f288cb191bfc6a327f94480">ADC_SMPR1_SMP17_0</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ac4c21586d6a353c208a5175906ecc1">ADC_SMPR1_SMP17_1</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac81ceec799a7da2def4f33339bd5e273">ADC_SMPR1_SMP17_2</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3c7d84a92899d950de236fe9d14df2c">ADC_SMPR1_SMP18</link>&#160;&#160;&#160;((uint32_t)0x07000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6862168bb7688638764defc72120716b">ADC_SMPR1_SMP18_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga72a01c59a0a785b18235641b36735090">ADC_SMPR1_SMP18_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec1addc9c417b4b7693768817b058059">ADC_SMPR1_SMP18_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a13b3c652e5759e2d8bc7e38889bc5e">ADC_SMPR2_SMP0</link>&#160;&#160;&#160;((uint32_t)0x00000007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1bde59fce56980a59a3dfdb0da7ebe0c">ADC_SMPR2_SMP0_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d5b6e025d8e70767914c144793b93e6">ADC_SMPR2_SMP0_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga361de56c56c45834fc837df349f155dc">ADC_SMPR2_SMP0_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b85dd0b1708cdf1bf403b07ad51da36">ADC_SMPR2_SMP1</link>&#160;&#160;&#160;((uint32_t)0x00000038)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa99de1a2d2bbe8921353114d03cb7f6">ADC_SMPR2_SMP1_0</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6ceb41e5e3cb6ae7da28070bc0b07d2">ADC_SMPR2_SMP1_1</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b9efc8f9488d389301c4a6f9ef4427a">ADC_SMPR2_SMP1_2</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea6e1e298372596bcdcdf93e763b3683">ADC_SMPR2_SMP2</link>&#160;&#160;&#160;((uint32_t)0x000001C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97e2ac0d4d8afb3aa0b4c09c8fa1d018">ADC_SMPR2_SMP2_0</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83fe79e3e10b689a209dc5a724f89199">ADC_SMPR2_SMP2_1</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad580d376e0a0bcb34183a6d6735b3122">ADC_SMPR2_SMP2_2</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga081c3d61e5311a11cb046d56630e1fd0">ADC_SMPR2_SMP3</link>&#160;&#160;&#160;((uint32_t)0x00000E00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1679a42f67ca4b9b9496dd6000fec01">ADC_SMPR2_SMP3_0</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1bf92b0a67dcec9b3c325d58e7e517b0">ADC_SMPR2_SMP3_1</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40682268fa8534bd369eb64a329bdf46">ADC_SMPR2_SMP3_2</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeab838fcf0aace87b2163b96d208bb64">ADC_SMPR2_SMP4</link>&#160;&#160;&#160;((uint32_t)0x00007000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae4123bce64dc4f1831f992b09d6db4f2">ADC_SMPR2_SMP4_0</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3edf57b459804d17d5a588dd446c763">ADC_SMPR2_SMP4_1</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac2a2fd74311c4ffcaed4a8d1a3be2245">ADC_SMPR2_SMP4_2</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9500281fa740994b9cfa6a7df8227849">ADC_SMPR2_SMP5</link>&#160;&#160;&#160;((uint32_t)0x00038000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22dd2b1695a4e7a4b1d4ec2b8e244ffc">ADC_SMPR2_SMP5_0</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab4de4f6c62646be62d0710dc46eb5e88">ADC_SMPR2_SMP5_1</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c19081d82f2c6478c6aefc207778e1e">ADC_SMPR2_SMP5_2</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga64cd99c27d07298913541dbdc31aa8ae">ADC_SMPR2_SMP6</link>&#160;&#160;&#160;((uint32_t)0x001C0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbebc0a7f368e5846408d768603d9b44">ADC_SMPR2_SMP6_0</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27f59166864f7cd0a5e8e6b4450e72d3">ADC_SMPR2_SMP6_1</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4139fac7e8ba3e604e35ba906880f909">ADC_SMPR2_SMP6_2</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ec6ee971fc8b2d1890858df94a5c500">ADC_SMPR2_SMP7</link>&#160;&#160;&#160;((uint32_t)0x00E00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f30003c59ab6c232d73aa446c77651a">ADC_SMPR2_SMP7_0</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0c8708fc97082257b43fa4534c721068">ADC_SMPR2_SMP7_1</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e42897bdc25951a73bac060a7a065ca">ADC_SMPR2_SMP7_2</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0695c289e658b772070a7f29797e9cc3">ADC_SMPR2_SMP8</link>&#160;&#160;&#160;((uint32_t)0x07000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5f1d2290107eda2dfee33810779b0f6">ADC_SMPR2_SMP8_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb9ce9d71f989bad0ed686caf4dd5250">ADC_SMPR2_SMP8_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3756c6141f55c60da0bcd4d599e7d60d">ADC_SMPR2_SMP8_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5348f83daaa38060702d7b9cfe2e4005">ADC_SMPR2_SMP9</link>&#160;&#160;&#160;((uint32_t)0x38000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga892f18c89fbaafc74b7d67db74b41423">ADC_SMPR2_SMP9_0</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a6949e61c5845a7ff2331b64cb579bc">ADC_SMPR2_SMP9_1</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga070135017850599b1e19766c6aa31cd1">ADC_SMPR2_SMP9_2</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad76f97130b391455094605a6c803026c">ADC_JOFR1_JOFFSET1</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b15a9e9ce10303e233059c1de6d956c">ADC_JOFR2_JOFFSET2</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga743e4c3a7cefc1a193146e77791c3985">ADC_JOFR3_JOFFSET3</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada0937f2f6a64bd6b7531ad553471b8d">ADC_JOFR4_JOFFSET4</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad685f031174465e636ef75a5bd7b637d">ADC_HTR_HT</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac7ac18b970378acf726f04ae68232c24">ADC_LTR_LT</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ae1998c0dd11275958e7347a92852fc">ADC_SQR1_SQ13</link>&#160;&#160;&#160;((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40d24ddd458198e7731d5abf9d15fc08">ADC_SQR1_SQ13_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaccdca8b0f3cab9f62ae2ffbb9c30546f">ADC_SQR1_SQ13_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga37e8723bfdc43da0b86e40a49b78c9ad">ADC_SQR1_SQ13_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga412374f7ce1f62ee187c819391898778">ADC_SQR1_SQ13_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05ca5e303f844f512c9a9cb5df9a1028">ADC_SQR1_SQ13_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab0251199146cb3d0d2c1c0608fbca585">ADC_SQR1_SQ14</link>&#160;&#160;&#160;((uint32_t)0x000003E0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacde3a6d9e94aa1c2399e335911fd6212">ADC_SQR1_SQ14_0</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1bc61e4d3ea200e1fc3e9d621ebbd2b4">ADC_SQR1_SQ14_1</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeea616e444521cd58c5d8d574c47ccf0">ADC_SQR1_SQ14_2</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e0c9439633fb5c67c8f2138c9d2efae">ADC_SQR1_SQ14_3</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea22b4dd0fbb26d2a0babbc483778b0e">ADC_SQR1_SQ14_4</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23222c591c6d926f7a741bc9346f1d8f">ADC_SQR1_SQ15</link>&#160;&#160;&#160;((uint32_t)0x00007C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacbfbc70f67ce1d8f227e17a7f19c123b">ADC_SQR1_SQ15_0</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac00e343ff0dd8f1f29e897148e3e070a">ADC_SQR1_SQ15_1</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab63443b0c5a2eca60a8c9714f6f31c03">ADC_SQR1_SQ15_2</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf676d45ba227a2dc641b2afadfa7852">ADC_SQR1_SQ15_3</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7dbc07d0904f60abcc15827ccab1a8c2">ADC_SQR1_SQ15_4</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafecb33099669a080cede6ce0236389e7">ADC_SQR1_SQ16</link>&#160;&#160;&#160;((uint32_t)0x000F8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3404d0bf04b8561bf93455d968b77ea9">ADC_SQR1_SQ16_0</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ea6af777051f14be5cf166dd4ae69d1">ADC_SQR1_SQ16_1</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf59e4a113346ac3daf6829c3321444f5">ADC_SQR1_SQ16_2</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6052517e5fcab3f58c42b59fb3ffee55">ADC_SQR1_SQ16_3</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7af851b5898b4421958e7a100602c8cd">ADC_SQR1_SQ16_4</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</link>&#160;&#160;&#160;((uint32_t)0x00F00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa9f66f702fc124040956117f20ef8df4">ADC_SQR2_SQ7</link>&#160;&#160;&#160;((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12bbc822c10582a80f7e20a11038ce96">ADC_SQR2_SQ7_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d0d7daf3b6db6ff4fa382495f6127c6">ADC_SQR2_SQ7_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74bda24f18a95261661a944cecf45a52">ADC_SQR2_SQ7_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2697675d008dda4e6a4905fc0f8d22af">ADC_SQR2_SQ7_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c46dd0f30ef85094ca0cde2e8c00dac">ADC_SQR2_SQ7_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga308ec58a8d20dcb3a348c30c332a0a8e">ADC_SQR2_SQ8</link>&#160;&#160;&#160;((uint32_t)0x000003E0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga858717a28d6c26612ad4ced46863ba13">ADC_SQR2_SQ8_0</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d06168a43b4845409f2fb9193ee474a">ADC_SQR2_SQ8_1</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5eaea65d6719a8199639ec30bb8a07b">ADC_SQR2_SQ8_2</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23e22da18926dd107adc69282a445412">ADC_SQR2_SQ8_3</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacadd092f31f37bb129065be175673c63">ADC_SQR2_SQ8_4</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5d91ecfc3d40cc6b1960544e526eb91">ADC_SQR2_SQ9</link>&#160;&#160;&#160;((uint32_t)0x00007C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace032949b436d9af8a20ea10a349d55b">ADC_SQR2_SQ9_0</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5cf43f1c5de0e73d6159fabc3681b891">ADC_SQR2_SQ9_1</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3389c07a9de242151ffa434908fee39d">ADC_SQR2_SQ9_2</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13f30540b9f2d33640ea7d9652dc3c71">ADC_SQR2_SQ9_3</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga910e5bda9852d49117b76b0d9f420ef2">ADC_SQR2_SQ9_4</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22e474b65f217ac21137b1d3f3cbb6bb">ADC_SQR2_SQ10</link>&#160;&#160;&#160;((uint32_t)0x000F8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5a36056dbfce703d22387432ac12262">ADC_SQR2_SQ10_0</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga09a1de734fe67156af26edf3b8a61044">ADC_SQR2_SQ10_1</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b1d6ad0a40e7171d40a964b361d1eb9">ADC_SQR2_SQ10_2</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga24d63e60eabad897aa9b19dbe56da71e">ADC_SQR2_SQ10_3</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7df899f74116e6cb3205af2767840cfb">ADC_SQR2_SQ10_4</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7bf491b9c1542fb0d0b83fc96166362e">ADC_SQR2_SQ11</link>&#160;&#160;&#160;((uint32_t)0x01F00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5bc91fec2ef468c5d39d19beda9ecd3e">ADC_SQR2_SQ11_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e142789d2bd0584480e923754544ff5">ADC_SQR2_SQ11_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad6b844fe698c16437e91c9e05a367a4c">ADC_SQR2_SQ11_2</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a8127191e3c48f4e0952bdb5e196225">ADC_SQR2_SQ11_3</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e8a39f645505ef84cb94bbc8d21b8e0">ADC_SQR2_SQ11_4</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8731660b1710e63d5423cd31c11be184">ADC_SQR2_SQ12</link>&#160;&#160;&#160;((uint32_t)0x3E000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b2da909e54f8f6f61bf2bd2cd3e93e0">ADC_SQR2_SQ12_0</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5930c4a07d594aa23bc868526b42601">ADC_SQR2_SQ12_1</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga377805a21e7da2a66a3913a77bcc1e66">ADC_SQR2_SQ12_2</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e3b45cac9aeb68d33b31a0914692857">ADC_SQR2_SQ12_3</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6043d31a6cb9bd7c1542c3d41eb296c7">ADC_SQR2_SQ12_4</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52491114e8394648559004f3bae718d9">ADC_SQR3_SQ1</link>&#160;&#160;&#160;((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53d3bb1c8bb48c7bcb0f7409db69f7b4">ADC_SQR3_SQ1_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaddb9af3a3b23a103fbc34c4f422fd2af">ADC_SQR3_SQ1_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf591f43a15c0c2c5afae2598b8f2afc">ADC_SQR3_SQ1_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05cfde0ef0e6a8dd6311f5cd7a806556">ADC_SQR3_SQ1_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9981512f99a6c41ce107a9428d9cfdd0">ADC_SQR3_SQ1_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60637fb25c099f8da72a8a36211f7a8c">ADC_SQR3_SQ2</link>&#160;&#160;&#160;((uint32_t)0x000003E0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaede0302eb64f023913c7a9e588d77937">ADC_SQR3_SQ2_0</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga158ab7429a864634a46c81fdb51d7508">ADC_SQR3_SQ2_1</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae729e21d590271c59c0d653300d5581c">ADC_SQR3_SQ2_2</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf65c33275178a8777fa8fed8a01f7389">ADC_SQR3_SQ2_3</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga990aeb689b7cc8f0bebb3dd6af7b27a6">ADC_SQR3_SQ2_4</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga601f21b7c1e571fb8c5ff310aca021e1">ADC_SQR3_SQ3</link>&#160;&#160;&#160;((uint32_t)0x00007C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7fd2c154b5852cb08ce60b4adfa36313">ADC_SQR3_SQ3_0</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga214580377dd3a424ad819f14f6b025d4">ADC_SQR3_SQ3_1</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabae2353b109c9cda2a176ea1f44db4fe">ADC_SQR3_SQ3_2</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d2f00d3372bd1d64bf4eb2271277ab0">ADC_SQR3_SQ3_3</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5279e505b1a59b223f30e5be139d5042">ADC_SQR3_SQ3_4</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3fc43f70bb3c67c639678b91d852390b">ADC_SQR3_SQ4</link>&#160;&#160;&#160;((uint32_t)0x000F8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2a501b20cf758a7353efcb3f95a3a93">ADC_SQR3_SQ4_0</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaffafa27fd561e4c7d419e3f665d80f2c">ADC_SQR3_SQ4_1</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad0251fa70e400ee74f442d8fba2b1afb">ADC_SQR3_SQ4_2</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3dc48c3c6b304517261486d8a63637ae">ADC_SQR3_SQ4_3</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe23b9e640df96ca84eab4b6b4f44083">ADC_SQR3_SQ4_4</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae841d68049442e4568b86322ed4be6f">ADC_SQR3_SQ5</link>&#160;&#160;&#160;((uint32_t)0x01F00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1de9fc24755b715c700c6442f4a396b">ADC_SQR3_SQ5_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f704feb58eecb39bc7f199577064172">ADC_SQR3_SQ5_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88a7994f637a75d105cc5975b154c373">ADC_SQR3_SQ5_2</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31c6fce8f01e75c68124124061f67f0e">ADC_SQR3_SQ5_3</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b0cad694c068ea8874b6504bd6ae885">ADC_SQR3_SQ5_4</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga723792274b16b342d16d6a02fce74ba6">ADC_SQR3_SQ6</link>&#160;&#160;&#160;((uint32_t)0x3E000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91b8b5293abd0601c543c13a0b53b335">ADC_SQR3_SQ6_0</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab29847362a613b43eeeda6db758d781e">ADC_SQR3_SQ6_1</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa92c8ea1bfb42ed80622770ae2dc41ab">ADC_SQR3_SQ6_2</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed2d7edb11fb84b02c175acff305a922">ADC_SQR3_SQ6_3</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78f9e51811549a6797ecfe1468def4ff">ADC_SQR3_SQ6_4</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7fa15dfe51b084b36cb5df2fbf44bb2">ADC_JSQR_JSQ1</link>&#160;&#160;&#160;((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3ea38b080462c4571524b5fcbfed292">ADC_JSQR_JSQ1_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabae36d7655fb1dce11e60ffa8e57b509">ADC_JSQR_JSQ1_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3e7a96d33f640444b40b70e9ee28671">ADC_JSQR_JSQ1_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6066a6aef47f317a5df0c9bbf59121fb">ADC_JSQR_JSQ1_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2c4baf98380a477cebb01be3e8f0594">ADC_JSQR_JSQ1_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e8446a5857e5379cff8cadf822e15d4">ADC_JSQR_JSQ2</link>&#160;&#160;&#160;((uint32_t)0x000003E0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaabf0889d056b56e4a113142b3694166d">ADC_JSQR_JSQ2_0</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga048f97e9e332adb21eca27b647af1378">ADC_JSQR_JSQ2_1</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga18bee187ed94e73b16eeea7501394581">ADC_JSQR_JSQ2_2</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78b031d11b56e49b2c28c1a79136b48a">ADC_JSQR_JSQ2_3</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga064d6ccde30a22430c658b8efc431e59">ADC_JSQR_JSQ2_4</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae2fbdc1b854a54c4288402c2d3a7fca9">ADC_JSQR_JSQ3</link>&#160;&#160;&#160;((uint32_t)0x00007C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12fbc27c3543f23125f632dfa60fdc98">ADC_JSQR_JSQ3_0</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga169ec7d371e3ee897b73c3ad84b6ed32">ADC_JSQR_JSQ3_1</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga693542d5a536304f364476589ba0bec9">ADC_JSQR_JSQ3_2</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga139ddd01c0faf219dca844477453149e">ADC_JSQR_JSQ3_3</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac1452b8cf4acc90fb522d90751043aac">ADC_JSQR_JSQ3_4</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39a279051ef198ee34cad73743b996f4">ADC_JSQR_JSQ4</link>&#160;&#160;&#160;((uint32_t)0x000F8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13e250d329673c02f7a0d24d25e83649">ADC_JSQR_JSQ4_0</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga30dad81d708c35136e2da4e96cfe07b7">ADC_JSQR_JSQ4_1</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ceab97acb95b31cb7448c9da38fc11a">ADC_JSQR_JSQ4_2</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52f6571e7efed6a0f72df19c66d3c917">ADC_JSQR_JSQ4_3</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaede3a17ef541039943d9dcd85df223ca">ADC_JSQR_JSQ4_4</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</link>&#160;&#160;&#160;((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga117a6719241f20dbd765bc34f9ffcd58">ADC_JSQR_JL_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1f82ef3b6e6350b9e52e622daeaa3e6e">ADC_JSQR_JL_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fbd8801b9c60269ca477062985a08e8">ADC_JDR2_JDATA</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae84e9e5928bb9ed1aef6c83089fb5ef">ADC_JDR3_JDATA</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga48d8fafdad1fb1bb0f761fd833e7b0c1">ADC_JDR4_JDATA</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada596183c4087696c486546e88176038">ADC_DR_DATA</link>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67c396288ac97bfab2d37017bd536b98">ADC_DR_ADC2DATA</link>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e640f7443f14d01a37e29cff004223f">ADC_CSR_AWD1</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga715bcb019d713187aacd46f4482fa5f9">ADC_CSR_EOC1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a8a134d8b946f3549390294ef94b8d6">ADC_CSR_JEOC1</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f1e6578b14d71c6d972c6d6f6d48eaa">ADC_CSR_JSTRT1</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78ff468cfaa299ef62ab7b8b9910e142">ADC_CSR_STRT1</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga321ed2ccdf98d3a3307947056a8c401a">ADC_CSR_DOVR1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80d8090a99ec65807ed831fea0d5524c">ADC_CSR_AWD2</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga411d79254769bbb4eeb14964abad497a">ADC_CSR_EOC2</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf24dbb77fadc6f928b8e38199a08abc7">ADC_CSR_JEOC2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ca65d6d580299518fb7491e1cebac1d">ADC_CSR_JSTRT2</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9e79005049b17d08c28aeca86677655">ADC_CSR_STRT2</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00e2a30df5568b5663e9f016743b3a35">ADC_CSR_DOVR2</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8883de33c5a7b30c611db11340fec6d">ADC_CSR_AWD3</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a94c410343ba459146b2bb17833a795">ADC_CSR_EOC3</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae7d3c36f449ef1ee9ee20c5686b4e974">ADC_CSR_JEOC3</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga94140d21b4c83d9f401cc459a7ec6060">ADC_CSR_JSTRT3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13ca665cc575b64588475723f5289d4a">ADC_CSR_STRT3</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga396513974cf26f2a4aa0f36e755e227c">ADC_CSR_DOVR3</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf70ab04667c7c7da0f29c0e5a6c48e68">ADC_CCR_MULTI</link>&#160;&#160;&#160;((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae4e7104ce01e3a79b8f6138d87dc3684">ADC_CCR_MULTI_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8781dec7f076b475b85f8470aee94d06">ADC_CCR_MULTI_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae6a5be6cff1227431b8d54dffcc1ce88">ADC_CCR_MULTI_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae55be7b911b4c0272543f98a0dba5f20">ADC_CCR_MULTI_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5087b3cb0d4570b80b3138c277bcbf6c">ADC_CCR_MULTI_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c13aa04949ed520cf92613d3a619198">ADC_CCR_DELAY</link>&#160;&#160;&#160;((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22b71e9df8b1fca93802ad602341eb0b">ADC_CCR_DELAY_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d0d5785cb6c75e700517e88af188573">ADC_CCR_DELAY_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17f85cbda5dcf9a392a29befb73c6ceb">ADC_CCR_DELAY_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0216de7d6fcfa507c9aa1400972d862">ADC_CCR_DELAY_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e745513bbc2e5e5a76ae999d5d535af">ADC_CCR_DDS</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e346b21afcaeced784e6c80b3aa1fb4">ADC_CCR_DMA</link>&#160;&#160;&#160;((uint32_t)0x0000C000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a42ee6ec5115244aef8f60d35abcc47">ADC_CCR_DMA_0</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacdc9d29cafdd54e5c0dd752c358e1bc8">ADC_CCR_DMA_1</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a2ee019aef4c64fffc72141f7aaab2c">ADC_CCR_ADCPRE</link>&#160;&#160;&#160;((uint32_t)0x00030000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3108cc8fb81f6efd1e93fa5f82ac313">ADC_CCR_ADCPRE_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa090830d2d359db04f365d46c6644d5">ADC_CCR_ADCPRE_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga519645e42dcf6b19af9c05dc40300abb">ADC_CCR_VBATE</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc020d85a8740491ce3f218a0706f1dc">ADC_CCR_TSVREFE</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d7a0a18c77816c45c5682c3884e3d56">ADC_CDR_DATA1</link>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55f0776b9bf2612c194c1ab478d8a371">ADC_CDR_DATA2</link>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0cf12be5661908dbe38aa14cd4c3a356">CAN_MCR_INRQ</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf9602dfb2f95b481b6e642b95991176">CAN_MCR_SLEEP</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga35e7e66f9cd8cb6efa6a80367d2294a9">CAN_MCR_TXFP</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga501125ff257a7d02c35a0d6dcbaa2ba8">CAN_MCR_RFLM</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2774f04e286942d36a5b6135c8028049">CAN_MCR_NART</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa2745f1a565c3f2ec5b16612d1fd66e0">CAN_MCR_AWUM</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7aff5c0a3ead7f937849ab66eba7490">CAN_MCR_ABOM</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga32b2eda9cad8a969c5d2349bd1d853bb">CAN_MCR_TTCM</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga410fdbad37a9dbda508b8c437277e79f">CAN_MCR_RESET</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2871cee90ebecb760bab16e9c039b682">CAN_MSR_INAK</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1611badb362f0fd9047af965509f074">CAN_MSR_SLAK</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c424768e9e963402f37cb95ae87a1ae">CAN_MSR_ERRI</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f4c753b96d21c5001b39ad5b08519fc">CAN_MSR_WKUI</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47ab62ae123c791de27ad05dde5bee91">CAN_MSR_SLAKI</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga651580d35b658e90ea831cb13b8a8988">CAN_MSR_TXM</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67f8e1140b0304930d5b4f2a041a7884">CAN_MSR_RXM</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf68038824bb78c4a5c4dee1730848f69">CAN_MSR_SAMP</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6564a1d2f23f246053188a454264eb4b">CAN_MSR_RX</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a4809b8908618df57e6393cc7fe0f52">CAN_TSR_RQCP0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaacedb237b31d29aef7f38475e9a6b297">CAN_TSR_TXOK0</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b94ea5001d70a26ec32d9dc6ff76e47">CAN_TSR_ALST0</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga805d2dab5b1d4618492b1cf2a3f5e1e0">CAN_TSR_TERR0</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdac6b87a303b0d0ec9b0d94a54ae31f">CAN_TSR_ABRQ0</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd3118dec59c3a45d2f262b090699538">CAN_TSR_RQCP1</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea918e510c5471b1ac797350b7950151">CAN_TSR_TXOK1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a34d996177f23148c9b4cd6b0a80529">CAN_TSR_ALST1</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b01eca562bdb60e5416840fca47fff6">CAN_TSR_TERR1</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c44a4e585b3ab1c37a6c2c28c90d6cd">CAN_TSR_ABRQ1</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3cf9e83cec96164f1dadf4e43411ebf0">CAN_TSR_RQCP2</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga782c591bb204d751b470dd53a37d240e">CAN_TSR_TXOK2</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75db1172038ebd72db1ed2fedc6108ff">CAN_TSR_ALST2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26a85626eb26bf99413ba80c676d0af8">CAN_TSR_TERR2</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a3b7e4be7cebb35ad66cb85b82901bb">CAN_TSR_ABRQ2</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac00145ea43822f362f3d473bba62fa13">CAN_TSR_CODE</link>&#160;&#160;&#160;((uint32_t)0x03000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga61ab11e97b42c5210109516e30af9b05">CAN_TSR_TME</link>&#160;&#160;&#160;((uint32_t)0x1C000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7500e491fe82e67ed5d40759e8a50f0">CAN_TSR_TME0</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ba2b51def4b1683fd050e43045306ea">CAN_TSR_TME1</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6523fac51d3aed2e36de4c2f07c2a21">CAN_TSR_TME2</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96c6453caa447cc4a9961d6ee5dea74e">CAN_TSR_LOW</link>&#160;&#160;&#160;((uint32_t)0xE0000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79ff582efea1d7be2d1de7a1fd1a2b65">CAN_TSR_LOW0</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac1e550c2e6a5f8425322f9943fd7c7ed">CAN_TSR_LOW1</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd1db2c2ce76b732fdb71df65fb8124f">CAN_TSR_LOW2</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e23f3d7947e58531524d77b5c4741cc">CAN_RF0R_FMP0</link>&#160;&#160;&#160;((uint8_t)0x03)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae934674f6e22a758e430f32cfc386d70">CAN_RF0R_FULL0</link>&#160;&#160;&#160;((uint8_t)0x08)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a3d15b3abab8199c16e26a3dffdc8b8">CAN_RF0R_FOVR0</link>&#160;&#160;&#160;((uint8_t)0x10)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74d2db4b9b7d52712e47557dcc61964d">CAN_RF0R_RFOM0</link>&#160;&#160;&#160;((uint8_t)0x20)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f9254d05043df6f21bf96234a03f72f">CAN_RF1R_FMP1</link>&#160;&#160;&#160;((uint8_t)0x03)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabdaa12fe4d14254cc4a6a4de749a7d0a">CAN_RF1R_FULL1</link>&#160;&#160;&#160;((uint8_t)0x08)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5eeaabd4db3825bc53d860aca8d7590">CAN_RF1R_FOVR1</link>&#160;&#160;&#160;((uint8_t)0x10)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6930f860de4a90e3344e63fbc209b9ab">CAN_RF1R_RFOM1</link>&#160;&#160;&#160;((uint8_t)0x20)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe027af7acd051f5a52db78608a36e26">CAN_IER_TMEIE</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga59eecd1bb7d1d0e17422a26ae89cf39d">CAN_IER_FMPIE0</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf926ae29d98a8b72ef48f001fda07fc3">CAN_IER_FFIE0</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0c423699fdcd2ddddb3046a368505679">CAN_IER_FOVIE0</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b8492d1b8ce13fead7869a0e4ef39ed">CAN_IER_FMPIE1</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5a7e9d13e8d96bef2ac1972520b1c4f">CAN_IER_FFIE1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3734d9bf5cd08ff219b2d8c2f8300dbf">CAN_IER_FOVIE1</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa80103eca53d74a2b047f761336918e3">CAN_IER_EWGIE</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e3307992cabee858287305a64e5031b">CAN_IER_EPVIE</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d953fd5b625af04f95f5414259769ef">CAN_IER_BOFIE</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81514ecf1b6596e9930906779c4bdf39">CAN_IER_LECIE</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga962968c3ee1f70c714a5b12442369d9a">CAN_IER_ERRIE</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga37f3438e80288c1791de27042df9838e">CAN_IER_WKUIE</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82389b79f21410f5d5f6bef38d192812">CAN_IER_SLKIE</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c0c02829fb41ac2a1b1852c19931de8">CAN_ESR_EWGF</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga633c961d528cbf8093b0e05e92225ff0">CAN_ESR_EPVF</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga619d49f67f1835a7efc457205fea1225">CAN_ESR_BOFF</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9f86741dd89034900e300499ae2272e">CAN_ESR_LEC</link>&#160;&#160;&#160;((uint32_t)0x00000070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga054ebb41578d890d4d9dffb4828f02e7">CAN_ESR_LEC_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae570e9ba39dbe11808db929392250cf4">CAN_ESR_LEC_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4998e7bfd002999413c68107911c6e8c">CAN_ESR_LEC_2</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae3de2080f48cc851c20d920acfd1737d">CAN_ESR_TEC</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0df5b2ea3f419182e9bd885f55ee5dc9">CAN_ESR_REC</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96a5522b4c06551856f7185bdd448b02">CAN_BTR_BRP</link>&#160;&#160;&#160;((uint32_t)0x000003FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d7ae8f06f8fbbf5dcfbbbb887057be9">CAN_BTR_TS1</link>&#160;&#160;&#160;((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac006aa2ab26c50227ccaa18e0a79bff3">CAN_BTR_TS2</link>&#160;&#160;&#160;((uint32_t)0x00700000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga04c8b91ddacdcbb779bae42398c94cf2">CAN_BTR_SJW</link>&#160;&#160;&#160;((uint32_t)0x03000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac6c0a81d8dcde61a1f2772232f5343b8">CAN_BTR_LBKM</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa36bc23e833190cbee9b8cf5cf49159d">CAN_BTR_SILM</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b79cbb7ebb7f3419aa6ac04bd76899a">CAN_TI0R_TXRQ</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5556f2ceb5b71b8afa76a18a31cbb6a">CAN_TI0R_RTR</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga06f761a877f8ad39f878284f69119c0b">CAN_TI0R_IDE</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga894df6ad0d2976fe643dcb77052672f5">CAN_TI0R_EXID</link>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d3b5882e1f9f76f5cfebffb5bc2f717">CAN_TI0R_STID</link>&#160;&#160;&#160;((uint32_t)0xFFE00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf812eaee11f12863773b3f8e95ae6e2">CAN_TDT0R_DLC</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad2d329960b527a62fab099a084bfa906">CAN_TDT0R_TGT</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga104ba91151bf88edd44593b1690b879a">CAN_TDT0R_TIME</link>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadec3350607b41410ddb6e00a71a4384e">CAN_TDL0R_DATA0</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1cd20d218027e7432178c67414475830">CAN_TDL0R_DATA1</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa04384f0a7c5026c91a33a005c755d68">CAN_TDL0R_DATA2</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga283a1bfa52851ea4ee45f45817985752">CAN_TDL0R_DATA3</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0114ae75b33f978ca7825f7bcd836982">CAN_TDH0R_DATA4</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5b6a0742ac1bcd5ef0408cb0f92ef75">CAN_TDH0R_DATA5</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8ea7090da55c7cc9993235efa1c4a02">CAN_TDH0R_DATA6</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6021a4045fbfd71817bf9aec6cbc731c">CAN_TDH0R_DATA7</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0adf4a08415673753fafedf463f93bee">CAN_TI1R_TXRQ</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga476cde56b1a2a13cde8477d5178ba34b">CAN_TI1R_RTR</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f338f3e295b7b512ed865b3f9a8d6de">CAN_TI1R_IDE</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c660943fa3c70c4974c2dacd3e4ca2e">CAN_TI1R_EXID</link>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga842071768c2f8f5eae11a764a77dd0dd">CAN_TI1R_STID</link>&#160;&#160;&#160;((uint32_t)0xFFE00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68ef8b6cb43a80d29c5fc318a67acd3b">CAN_TDT1R_DLC</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga35757787e6481553885fdf4fd2738c4b">CAN_TDT1R_TGT</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad28ac334a59a6679c362611d65666910">CAN_TDT1R_TIME</link>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga21abc05257bcdfa47fc824b4d806a105">CAN_TDL1R_DATA0</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0bf459dee1be706b38141722be67e4ab">CAN_TDL1R_DATA1</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb92a65c225432fab0daa30808d5065c">CAN_TDL1R_DATA2</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga482506faa59360c6a48aa9bc55a024c4">CAN_TDL1R_DATA3</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41c3f19eea0d63211f643833da984c90">CAN_TDH1R_DATA4</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga35cbe73d2ce87b6aaf19510818610d16">CAN_TDH1R_DATA5</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b731ca095cbad8e56ba4147c14d7128">CAN_TDH1R_DATA6</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec56ce4aba46e836d44e2c034a9ed817">CAN_TDH1R_DATA7</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab4edd8438a684e353c497f80cb37365f">CAN_TI2R_TXRQ</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga980cfab3daebb05da35b6166a051385d">CAN_TI2R_RTR</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac1d888a2225c77452f73bf66fb0e1b78">CAN_TI2R_IDE</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae62678bd1dc39aae5a153e9c9b3c3f3b">CAN_TI2R_EXID</link>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41c8bd734dd29caa40d34ced3981443a">CAN_TI2R_STID</link>&#160;&#160;&#160;((uint32_t)0xFFE00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52898eb9fa3bcf0b8086220971af49f5">CAN_TDT2R_DLC</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c51b43d309b56e8a64724ef1517033e">CAN_TDT2R_TGT</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga508aea584f7c81700b485916a13431fa">CAN_TDT2R_TIME</link>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a9852d0f6058c19f0e678228ea14a21">CAN_TDL2R_DATA0</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5be1bcda68f562be669184b30727be1">CAN_TDL2R_DATA1</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62cd5e7f3e98fe5b247998d39ebdd6fb">CAN_TDL2R_DATA2</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d76ed3982f13fb34a54d62f0caa3fa2">CAN_TDL2R_DATA3</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23a93a13da2f302ecd2f0c462065428d">CAN_TDH2R_DATA4</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9f372328c8d1e4fe2503d45aed50fb6">CAN_TDH2R_DATA5</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae96248bcf102a3c6f39f72cdcf8e4fe5">CAN_TDH2R_DATA6</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga895341b943e4b01938857b84a0b0dbda">CAN_TDH2R_DATA7</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41f4780b822a42834bf1927eb92b4fba">CAN_RI0R_RTR</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga688074182caafff289c921548bc9afca">CAN_RI0R_IDE</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d81487e8b340810e3193cd8f1386240">CAN_RI0R_EXID</link>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga101aa355c83b8c7d068f02b7dcc5b98f">CAN_RI0R_STID</link>&#160;&#160;&#160;((uint32_t)0xFFE00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17ca0af4afd89e6a1c43ffd1430359b7">CAN_RDT0R_DLC</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5081739b6e21e033b95e68af9331a6d1">CAN_RDT0R_FMI</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae20b7a72690033591eeda7a511ac4a2e">CAN_RDT0R_TIME</link>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44313106efc3a5a65633168a2ad1928d">CAN_RDL0R_DATA0</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga73d4025ce501af78db93761e8b8c3b9e">CAN_RDL0R_DATA1</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52b3c31ad72881e11a4d3cae073a0df8">CAN_RDL0R_DATA2</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad637a53ae780998f95f2bb570d5cd05a">CAN_RDL0R_DATA3</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4dc7309c31cda93d05bb1fe1c923646c">CAN_RDH0R_DATA4</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga577eba5ab3a66283f5c0837e91f1776a">CAN_RDH0R_DATA5</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27a0bd49dc24e59b776ad5a00aabb97b">CAN_RDH0R_DATA6</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga243b8a3632812b2f8c7b447ed635ce5f">CAN_RDH0R_DATA7</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafbd0ecd9579a339bffb95ea3b7c9f1e8">CAN_RI1R_RTR</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8dcedeb4250767a66a4d60c67e367cf8">CAN_RI1R_IDE</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ca45b282f2582c91450d4e1204121cf">CAN_RI1R_EXID</link>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f3c3aab0f24533821188d14901b3980">CAN_RI1R_STID</link>&#160;&#160;&#160;((uint32_t)0xFFE00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga964b0fa7c70a24a74165c57b3486aae8">CAN_RDT1R_DLC</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf7f72aec91130a20e3a855e78eabb48b">CAN_RDT1R_FMI</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac112cba5a4cd0b541c1150263132c68a">CAN_RDT1R_TIME</link>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e399fed282a5aac0b25b059fcf04020">CAN_RDL1R_DATA0</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27ec34e08f87e8836f32bbfed52e860a">CAN_RDL1R_DATA1</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea34eded40932d364743969643a598c4">CAN_RDL1R_DATA2</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80bfe3e724b28e8d2a5b7ac4393212cf">CAN_RDL1R_DATA3</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc2a55c1b5195cf043ef33e79d736255">CAN_RDH1R_DATA4</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81d25a1ea5ad28e7db4a2adbb8a651ad">CAN_RDH1R_DATA5</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39212ea40388510bde1931f7b3a064ae">CAN_RDH1R_DATA6</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdfbb90b5ef2ac1e7f23a5f15c0287eb">CAN_RDH1R_DATA7</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5eb5b835ee11a78bd391b9d1049f2549">CAN_FMR_FINIT</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga481099e17a895e92cfbcfca617d52860">CAN_FM1R_FBM</link>&#160;&#160;&#160;((uint16_t)0x3FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d95ff05ed6ef9a38e9af9c0d3db3687">CAN_FM1R_FBM0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac2839d73344a7601aa22b5ed3fc0e5d1">CAN_FM1R_FBM1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ba7963ac4eb5b936c444258c13f8940">CAN_FM1R_FBM2</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d129b27c2af41ae39e606e802a53386">CAN_FM1R_FBM3</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf0c94e5f4dcceea510fc72b86128aff3">CAN_FM1R_FBM4</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d7fb7c366544a1ef7a85481d3e6325d">CAN_FM1R_FBM5</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ff70e74447679a0d1cde1aa69ea2db1">CAN_FM1R_FBM6</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga657fc12fd334bc626b2eb53fb03457b0">CAN_FM1R_FBM7</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab6bc390ed9a658014fd09fd1073e3037">CAN_FM1R_FBM8</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga375758246b99234dda725b7c64daff32">CAN_FM1R_FBM9</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a98c6bde07c570463b6c0e32c0f6805">CAN_FM1R_FBM10</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab88796333c19954176ef77208cae4964">CAN_FM1R_FBM11</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga858eaac0a8e23c03e13e5c1736bf9842">CAN_FM1R_FBM12</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf03b553802edd3ae23b70e97228b6dcc">CAN_FM1R_FBM13</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab41471f35878bcdff72d9cd05acf4714">CAN_FS1R_FSC</link>&#160;&#160;&#160;((uint16_t)0x3FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab5ea9e0ed17df35894fff7828c89cad">CAN_FS1R_FSC0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83304e93d2e75c1cd8bfe7c2ec30c1c8">CAN_FS1R_FSC1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ba1fa61fcf851188a6f16323dda1358">CAN_FS1R_FSC2</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2175f52f4308c088458f9e54a1f1354">CAN_FS1R_FSC3</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga791ac090d6a8f2c79cd72f9072aef30f">CAN_FS1R_FSC4</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb4ef2030ec70a4635ca4ac38cca76cb">CAN_FS1R_FSC5</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf015be41f803007b9d0b2f3371e3621b">CAN_FS1R_FSC6</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga206d175417e2c787b44b0734708a5c9a">CAN_FS1R_FSC7</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7209f008874dadf147cb5357ee46c226">CAN_FS1R_FSC8</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga58b4d8fa56d898ad6bf66ba8a4e098eb">CAN_FS1R_FSC9</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93162a66091ffd4829ed8265f53fe977">CAN_FS1R_FSC10</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2e0bf399ea9175123c95c7010ef527d">CAN_FS1R_FSC11</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89ea9e9c914052e2aecab16d57f2569d">CAN_FS1R_FSC12</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2df1f2a554fc014529da34620739bc4">CAN_FS1R_FSC13</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga16fa4bf13579d29b57f7602489d043fe">CAN_FFA1R_FFA</link>&#160;&#160;&#160;((uint16_t)0x3FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b1a0f95bac4fed1a801da0cdbf2a833">CAN_FFA1R_FFA0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba35e135e17431de861e57b550421386">CAN_FFA1R_FFA1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b64393197f5cd0bd6e4853828a98065">CAN_FFA1R_FFA2</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga111ce1e4500e2c0f543128dddbe941e9">CAN_FFA1R_FFA3</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a824c777e7fea25f580bc313ed2ece6">CAN_FFA1R_FFA4</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd571c9c746225e9b856ce3a46c3bb2f">CAN_FFA1R_FFA5</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2afec157fe9684f1fa4b4401500f035">CAN_FFA1R_FFA6</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d70e150cfd4866ea6b0a264ad45f51b">CAN_FFA1R_FFA7</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa802583aa70aadeb46366ff98eccaf1">CAN_FFA1R_FFA8</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ee7da4c7e42fa7576d965c4bf94c089">CAN_FFA1R_FFA9</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8ac0384eab9b0cfdb491a960279fc438">CAN_FFA1R_FFA10</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaacd7e79ab503ec5143b5848edac71817">CAN_FFA1R_FFA11</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7873f1526050f5e666c22fb6a7e68b65">CAN_FFA1R_FFA12</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac74339b69a2e6f67df9b6e136089c0ee">CAN_FFA1R_FFA13</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa571445875b08a9514e1d1b410a93ebd">CAN_FA1R_FACT</link>&#160;&#160;&#160;((uint16_t)0x3FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab3ec1e2f9b9ccf2b4869cdf7c7328e60">CAN_FA1R_FACT0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2457026460aecb52dba7ea17237b4dbe">CAN_FA1R_FACT1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66354c26d0252cc86729365b315a69ee">CAN_FA1R_FACT2</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga087dc5f2bdfe084eb98d2a0d06a29f1d">CAN_FA1R_FACT3</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c46367b7e5ea831e34ba4cf824a63da">CAN_FA1R_FACT4</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga548238c7babf34116fdb44b4575e2664">CAN_FA1R_FACT5</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae403370a70f9ea2b6f9b449cafa6a91c">CAN_FA1R_FACT6</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga33e9f4334cf3bf9e7e30d5edf278a02b">CAN_FA1R_FACT7</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ccbdd2932828bfa1d68777cb595f12e">CAN_FA1R_FACT8</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf8e4011791e551feeae33c47ef2b6a6a">CAN_FA1R_FACT9</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19696d8b702b33eafe7f18aa0c6c1955">CAN_FA1R_FACT10</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89e5e3ccd4250ad2360b91ef51248a66">CAN_FA1R_FACT11</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae78ec392640f05b20a7c6877983588ae">CAN_FA1R_FACT12</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa722eeef87f8a3f58ebfcb531645cc05">CAN_FA1R_FACT13</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga38014ea45b62975627f8e222390f6819">CAN_F0R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e01c05df79304035c7aab1c7295bf3f">CAN_F0R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga083282146d4db7f757fef86cf302eded">CAN_F0R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae4a1adc2e4e550a38649a2bfd3662680">CAN_F0R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0bfa15bf30fefb21f351228cde87981">CAN_F0R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5381c154ba89611bf4381657305ecb85">CAN_F0R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae224160853946732608f00ad008a6b1a">CAN_F0R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0c44034b5f42fa8250dbb8e46bc83eb">CAN_F0R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga465e092af3e73882f9eaffad13f36dea">CAN_F0R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad1cb7ff6d513fec365eb5a830c3746f0">CAN_F0R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b8a688856ca6b53417948f79932534d">CAN_F0R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga72b81011a2d626ac398a387c89055935">CAN_F0R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac178a6710aeb6c58f725dd7f00af5d5a">CAN_F0R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8aee1182bef65da056242c4ed49dd0ef">CAN_F0R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe16c95f454da44949977e4225590658">CAN_F0R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb07dca9fddf64a3476f25f227e33e1f">CAN_F0R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf019423a4b07e564dfe917b859e68e80">CAN_F0R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ee508d40637a9d558d2ab85753395bd">CAN_F0R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga827a459cd51a193d571a16e1d38fac22">CAN_F0R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ecfbfd6f5e129d690f1cb62ee344d78">CAN_F0R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a0568e276f245e1f167e673a1f5b92e">CAN_F0R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb71599bae1e35e750524708ac5824f1">CAN_F0R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7589f9a62f9f5406934266820a265f3a">CAN_F0R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a0db2ff3fcf3ecd929d61e548905685">CAN_F0R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2161321c3b0857a9ca07bc45ac9cd1be">CAN_F0R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa85c1d5ccfd6241059822a3aadc1053d">CAN_F0R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d82ba565f065b4dec733d002c02498b">CAN_F0R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga199d63d7155cb5212982d4902e31e70c">CAN_F0R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac82d92ad6fb51b340e8a52da903e1009">CAN_F0R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa0a651933135336bc14baa3e0a56ab1">CAN_F0R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad2a1d8bb83dfcd9f13d25e8ed098b54">CAN_F0R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c9745bc78a65538cbe0fb0d09911554">CAN_F0R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf74bbd84aff2eb3891f6f6d0c418793c">CAN_F1R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa2cb33663f4220e5a0d416cbddcec193">CAN_F1R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga86d75200e9ead1afbe88add086ac4bb4">CAN_F1R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa4dbe3b567fca94f5d5e4c877e0383d4">CAN_F1R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab74c1e5fba0af06b783289d56a8d743a">CAN_F1R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga163dda15630c6f057bac420a8cb393d8">CAN_F1R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd27041e24d500c940abed9aaa53910d">CAN_F1R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaadfffc15f309b85cc3abd7439ea4b8c6">CAN_F1R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf2588b13464de27f12768d33a75d2ba">CAN_F1R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga979839e5c63f94eb294a09b74f5c09bf">CAN_F1R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f049fa606d557a8a468747c6d285357">CAN_F1R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43409866ee9e6ea1712f50679a4bb212">CAN_F1R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f86fb2f2080f513d8392d389cdaa1fd">CAN_F1R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c1b7aeeb196a6564b2b3f049590520e">CAN_F1R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45bad406315318f9cecb0c783ac7218d">CAN_F1R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b105deaf668c0e04950be0de975bcde">CAN_F1R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga84fabcf9736d7ef78587ff63cb6b1373">CAN_F1R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga966d41aca2269fd8cb6830dbbd176140">CAN_F1R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a53cd0cf8722dc63b8ff26d4b0fa0f7">CAN_F1R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3fb64b2b59f73045b3ead12ab1211b4b">CAN_F1R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad558faeeeaf748bdface31d4bd3ed5b6">CAN_F1R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab16bc53f206b1f318e5fe8c248294fec">CAN_F1R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42841c82744146dc70e8e679b5904e02">CAN_F1R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad1f961b642e42faaaf495c9ec099c128">CAN_F1R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96670686c71a15631ec2f772973dd7d5">CAN_F1R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa2d8b1a30c3a6ae1f75369abc445ab7d">CAN_F1R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf027c958889ab93acfb1b86988269874">CAN_F1R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga32400e283bc0037da21f0c913bb860b6">CAN_F1R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb0467d664f27b3ca8ef4ad220593c46">CAN_F1R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c3e3090ab67a54830be208a628efd8f">CAN_F1R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga85034e026be1af5e45e5d15537449e6d">CAN_F1R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ddfc083d58a190057fb67e4eb31136b">CAN_F1R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf17f4c3e553020ee893415796bd29d84">CAN_F2R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae97de172023462e5f40d4b420209809b">CAN_F2R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23008ac61893eb6a65ab9041c53a84ee">CAN_F2R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad559580b386d0c621a6bf7292c706e36">CAN_F2R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e52ca421788d68f3edb9a52434374dd">CAN_F2R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96a97a9711a0a53a7ee18907e95d8887">CAN_F2R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f73f1bd0d3246f27d7a91a620fb3cc7">CAN_F2R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga72bf4a6050af614eb1ac85c76feb95cc">CAN_F2R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad484c083bc2023deda5840facc549908">CAN_F2R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d0e05e4824f05e2cf12b3d0a0b7f319">CAN_F2R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga022da7a86e8174aff1054eb1aef2c73c">CAN_F2R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaedf715fa1ef43c8461408944e4aecec7">CAN_F2R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47960a79c582cbc9bfef85c411a2be94">CAN_F2R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8c6e3cf3a4d1e9d722e820a3a0c1b6a">CAN_F2R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga421a366074fb422686461a92abd1259e">CAN_F2R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga178a0308db954b97818401be1f28a990">CAN_F2R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab60aef7e45f8d12777032321a33cdb38">CAN_F2R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0483dac5b6986246a3ba106fbeb8e3bd">CAN_F2R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga259b472c9c9f158e1701c8b8d5a940b9">CAN_F2R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23db612c79422bee815e437d6aaf5a6c">CAN_F2R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef9a469e877bfa29f4edb66730c43d43">CAN_F2R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4edc4a54cc13f63afe8dbe3aa37776a5">CAN_F2R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga169f5fb3dd35ae2b048c8c05c3e202d7">CAN_F2R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0073b206235b3c33a9b831e5027e3bf0">CAN_F2R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga459caea38417d17c042e52ba38eb3c1b">CAN_F2R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0da8cd8657f6e67f1d86fc9f695bb4e">CAN_F2R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80c9ae7f2eca3db813737c49d49f2b08">CAN_F2R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d6b6c109e359e3d2a07e6626c2b4aff">CAN_F2R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3c4d05997d8930291c8ab2bb19545714">CAN_F2R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5431f98aafd2a7f8158a335d65ebea1">CAN_F2R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad79345a758898023543bd5384be09758">CAN_F2R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaada8442f47c1fffb00c13e404d036122">CAN_F2R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6bc065319a9862c1f5ca7326b790ef53">CAN_F3R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42e636521c72a20aa8380fe4fe150b91">CAN_F3R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga217f5b77e4fefb2d1135187ee2b5bbf2">CAN_F3R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7693dcf6c0011bbeb19e0413a5ce1f56">CAN_F3R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0bffde5d3e1e2e75f4facc98903620f7">CAN_F3R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga30ccdfd3676f314e749cc205ffcfe1cf">CAN_F3R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b2aa80397b4961a33b41303aa348ea1">CAN_F3R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b7072c9b829c7df660eb2dea05ee8d8">CAN_F3R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad016208d1aa9008aaba9a887a1e8b6fa">CAN_F3R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad4f4f0d2b56860e36f7777ab397e8609">CAN_F3R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadcfc2559b456c3af3804a22e0fb5c50d">CAN_F3R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7df8031e3a2f661b45fdbde58a26c6b6">CAN_F3R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d">CAN_F3R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95fc8c778ffa6deac5a202985fdd98ae">CAN_F3R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0c4a4998f2ddc12771da116b1c20d765">CAN_F3R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5fb6157fc48147e6c74ed348d156bfa1">CAN_F3R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaadcf2a14e752519bf8a90129fb9d42b1">CAN_F3R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47c5296c991b481548302478df85e477">CAN_F3R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga657b8cda94fd736a4831ab4086ae746f">CAN_F3R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga435edc4b2055ac2d1c3ce616a9c1b236">CAN_F3R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa508de7087eb832ecaf353a4b6821ef">CAN_F3R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga643ceb9293665b8307e63ae0e1700d91">CAN_F3R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91f5887e884fcf423d680798f4e372bb">CAN_F3R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6adc9c7706f39f7c33760fe6b8c5d17e">CAN_F3R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7581186f0241f6db9f63a0a0db22919">CAN_F3R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43b4c084e802398ad265ceb69cfd7519">CAN_F3R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade732503a8d41e3f1bb338a2a8103bd2">CAN_F3R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7539a7f651425a757a549205544e508c">CAN_F3R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ec25e4ba3ebaf53780e2b8da63e4a3b">CAN_F3R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8268be8b5477f813c165e851acd41a2">CAN_F3R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga494ad7f35d8552b8494379916a987074">CAN_F3R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15bbe0d2d24dc95e10156c2541feb4c4">CAN_F3R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0eb0d4d21c082c8381271ab146431993">CAN_F4R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91922c78bf92f051b8e8abbf9cc1f6e9">CAN_F4R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae56f77f869114e69525353f96004f955">CAN_F4R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga951a8213e55b01ecedcef870c85841e7">CAN_F4R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga453f90cdd0b520b7d65e19af3868d4ec">CAN_F4R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace348ba56c1f9676e5b605a6fe0cd52e">CAN_F4R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae99d36b50a16c38b2006fdba4683ddd9">CAN_F4R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d61ae4af9acc61476493b640cfb4745">CAN_F4R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89ded00ec0b6c0918b019457d6cf43f5">CAN_F4R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac658a1ced873fd9dff54833d8c413536">CAN_F4R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad06bc748776a78f008895be9e0cc7a1d">CAN_F4R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf612f239dcf45bd933136a5c8c5909f9">CAN_F4R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6dc611a52acf6dfa1df7ebf867bc7e2f">CAN_F4R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1736bc2808a37aa82358fe1c36c963a6">CAN_F4R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d7ec466bbf196a41f6da2a7b506675d">CAN_F4R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad30ff7e7b0c0f7e56821ecbcd6fcc23c">CAN_F4R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga199bd29b6f3ff56150a9dcd71c8ea13f">CAN_F4R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga893837534cbc7a043fa995de4619e2da">CAN_F4R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga551e80c41958417cbcf1d0c53e4947a3">CAN_F4R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80d9a946bd39dae4b0a862cf21f262ed">CAN_F4R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5646609987ce174cf3b94bb4538172f4">CAN_F4R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga356faa77de97c61e9b5f6b763173a987">CAN_F4R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac6b246b3df35cc1db06e8c809137562f">CAN_F4R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4882da3ee5be3aed3d5eb46923859674">CAN_F4R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e178aa8c6f98a866aaae511b9da86c8">CAN_F4R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a5ca327060530761d71362d39b2d364">CAN_F4R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeabe4836aed74af4adba72b2c7684a6e">CAN_F4R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa8e7d74919e74723f7df71357cc994a">CAN_F4R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e2b2b9bd5b397e58d57fb379546110b">CAN_F4R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb165ede225dc35a825647e5efcab437">CAN_F4R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7898b1f422424fd7fc0896b908748e7c">CAN_F4R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga92d7e6a44e87911e9cc14f6bff854fa2">CAN_F4R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5cdf98e317662e286ad2a3344ee516df">CAN_F5R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac814c424ed2ccc11645da6e62f3fb81">CAN_F5R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b0af1936dd43bd319614e3298fd28d1">CAN_F5R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga013f84e3f3f0e148d3a9a071ccbf6738">CAN_F5R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7cfc330921811d76ed6476d6935e84e7">CAN_F5R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf9aebaa8e61198240c1564ce73acb1d2">CAN_F5R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadea331fb6273fda80a8f5a3dc8eaf6f4">CAN_F5R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc7dfaacfba6a42a17b16281f690f952">CAN_F5R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba0938e0f55773406fd59c2a0bd7c46e">CAN_F5R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9715c4445159d0068172309092e574e3">CAN_F5R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae7de15e73395473569a447023dae53c4">CAN_F5R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39b60e0befdf681694bc4123b4b7f7bd">CAN_F5R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0bc4598d0d603c802b7140f967d84e5c">CAN_F5R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8b4439ac4bc79ff74d21060ff533b12">CAN_F5R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d117ee64d9c1673f22f12f24bd481a4">CAN_F5R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf761c448bf29c4d93f4c2a75981fa049">CAN_F5R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga87543e5b7c48580ca9925402ab6ca5a7">CAN_F5R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b9c39ec4649cd68a540c88c3c64d506">CAN_F5R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4992301536d388de215273769708b843">CAN_F5R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab21c0b793d7aff03497a95d5c6528ab2">CAN_F5R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1c4c5d06a9da5f853aaede3470b07f4">CAN_F5R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91214f1f7dbb4b75b0c425624640fd76">CAN_F5R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b24151a68c59fe0f3aa15e498fdc739">CAN_F5R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadea89ef2e5c3dafae174b671c8e083d2">CAN_F5R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2acccf9ab5708116cd888f2d65da54cc">CAN_F5R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3c0b9425117a2409b61032a9c746c2b5">CAN_F5R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a0d31d96e75ea32299e78845f584632">CAN_F5R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade5db4ad8b19580b895356fff66bb6be">CAN_F5R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4acec834c3eaf55af5e745d6988ddc1e">CAN_F5R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga923a0086ada8e09a9202338b588f27d1">CAN_F5R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga840d2b3f751753e9d21b2e23506e6995">CAN_F5R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8d28066798958e5730a95353690bcd0">CAN_F5R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb57fe42259bd37deffe11eded640c76">CAN_F6R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1de288e28d5547106645ecc5b0c47f2a">CAN_F6R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa8662caaa28aee37b2689f55400b75c">CAN_F6R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae4ccedde67989fcbaa84cae9cae4b1eb">CAN_F6R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45b063b3c14fd27bd63c03f878ac6cfc">CAN_F6R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga32f8566fab72dec6d52ad7262e67cbcc">CAN_F6R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8636ecdacc3ca05d69e66737b7f2e7cf">CAN_F6R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb555ddab4853625c9b48b24e88d0dd8">CAN_F6R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1e7ca2d014d77152ff0e6bbb8d5fb63">CAN_F6R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe4dc5e57c209eb4d3c5ed94b3a2e897">CAN_F6R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa63ca9ec114f553d68e0b0d38ae57ff0">CAN_F6R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf3394a2675a7cb30556a40cc5b77c08">CAN_F6R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9c9c04edb492e48619de926196ab695">CAN_F6R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga070e91897e07ae11a9d2f60ff31e196a">CAN_F6R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3479321a85f1f55e24a1b56d13226a22">CAN_F6R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a998a2b37fde5207b286a58c115a9e8">CAN_F6R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga891ad3d341cee397d49fc982c509f7d5">CAN_F6R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4a70606f1b07a6bbb5ae4fe8ad374e5">CAN_F6R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1542ea54030e3052c8991b249cd0e504">CAN_F6R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e1a7c680bcfc57c6cc521cbaa0749d6">CAN_F6R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6fba31d938ab3492c8855c26bebfbef2">CAN_F6R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga556f3b08cee839e038109e604e5bba4c">CAN_F6R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdc41162219ed6f5be1b5ae7ba328754">CAN_F6R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89f4fd5c28d2fd7475081b39b2b358c6">CAN_F6R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac5eb9d0f3cad0eeea398f2ba5fd83cf2">CAN_F6R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa3fa46e9d1fafcb3eb1189d6d43692cd">CAN_F6R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9168b4d12ddb654b397ce3ffb66af4c">CAN_F6R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga610fdf301fb1cff5af38f83b4e0c81b1">CAN_F6R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a3e033aae51ff31b75fb801599232f5">CAN_F6R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga868ae6fc3bbe273b44d250791a80df58">CAN_F6R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe08696e215f9e8f1605e60e4817dd8b">CAN_F6R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga69b2dffd9969ff8658b45a7a2bb1c5ee">CAN_F6R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2217bcc5b82de25751d3984884b0e0c1">CAN_F7R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf71cbdd5cbe109fde119adb86d64f0a7">CAN_F7R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0a7a004058a6b10b5cb3374eb82dd1d">CAN_F7R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2224329373b490c8dd4f0c148ef58997">CAN_F7R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3574ea4882319ac08e0df065bdd3566">CAN_F7R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76f63e712a9a57dacab2874dd695254d">CAN_F7R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22d969f17f8a25a63cb056ee2cb622d3">CAN_F7R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae89ec51b51c83c108880e361caf17ac">CAN_F7R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67fca99c67cab6713605e14d96a9df62">CAN_F7R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaacd1ef8f0870bc5a5422a6bedbb61d40">CAN_F7R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf56408d9914f566396d64609830e2d4f">CAN_F7R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65947100832111c7fb427d1982f801eb">CAN_F7R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga175ed9cdbbf756ec76b9c6fb1f69adff">CAN_F7R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91af48b8cd11f119d257311dcf2cc291">CAN_F7R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7108bc449a6e328748dd8d2209b83753">CAN_F7R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc47acac1bb59603f58d9aef661d9334">CAN_F7R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b07b4ebfaac9e60d6042b1bff98ec33">CAN_F7R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3328e95d8ae911adc0e5dd4128f8161">CAN_F7R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga473e4917f35772cd08b06e166d6e475e">CAN_F7R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf40a4dd0979fb7ffba4b4192fe6dde5f">CAN_F7R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5854aa102655334a6242e43c0b25aede">CAN_F7R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga505dbdeaf89d103795046fb689b81664">CAN_F7R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga692f7a0bbc73be14e9d554394dceb176">CAN_F7R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a93f243e7acf3f749f2b6ec8ae7bc5f">CAN_F7R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68815c969c231268a63c8809a55bc866">CAN_F7R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7055881b4a6d9fe51e8dcfb99a546139">CAN_F7R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19ab918d9499635e8199a143833c6fdb">CAN_F7R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8360f2a2ba21a1b2f361d4330026edfd">CAN_F7R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga681e922052442801310265bab7356fc4">CAN_F7R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab12aa3a716a85bf96a1496ecaeae0cec">CAN_F7R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6774583920f7cd42976daa4cf389eff3">CAN_F7R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9990b9fd20bbe0ff114acace0cb47ad7">CAN_F7R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13cd870005a4712c3a8b9675a962c642">CAN_F8R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49082d55960382ded8b2f7235dd3b33d">CAN_F8R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdb99f376b40d3933ce6a28ad31f496a">CAN_F8R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2cd97fc37fa6ffadbb7af4f9ddf1d014">CAN_F8R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5842614b55172086992fc085955168d7">CAN_F8R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga373c77cab88912e816a6e12195bd3205">CAN_F8R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5937607627dd44c4fb79f9063534e2b1">CAN_F8R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b6765194a47f1a6d7dfbf78e0b4139c">CAN_F8R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa79159b413994d12b593cc4f1b23d1fa">CAN_F8R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b959e903cdac33f5da71aa5c7477a0d">CAN_F8R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5de7f304ca7bfcb9e78c9c2d346d300">CAN_F8R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d5a19fa7032ef2b68e2feebd0db15e6">CAN_F8R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga943a685663474ed7aa509eaccbda2ffb">CAN_F8R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga668cb8a75c4166b5287a09ba98c8ec70">CAN_F8R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga84727d6a0fdcb2870529d7a371a0b660">CAN_F8R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9eb9c851eb03c49bc02f686aee490a28">CAN_F8R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4ccc46770c70da8546bbbcf492bcdd95">CAN_F8R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf24b0628e89b2c27cb9e13b0492876eb">CAN_F8R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga36b946c123c3c3f1cdbd1272db24c58b">CAN_F8R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab91129b8b7746111a31a968c1f1a8b19">CAN_F8R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19663b29868ae926896961451768d748">CAN_F8R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19d8c89621a78de5177481d217bb5033">CAN_F8R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab265fadfeb8674b869264ad25bedcac4">CAN_F8R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga102fdb92fecd6aa86e5dbd2fea2b2e79">CAN_F8R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b73f4ab4941e6d920e75f7197ed025b">CAN_F8R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d72a1b4728fa13d4a2a3f7478f8398b">CAN_F8R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5826d272442cf9b69336172a039bc439">CAN_F8R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacdb656881f89c0da122383403a816ce1">CAN_F8R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d8c536aab73553ff1913ba806be351c">CAN_F8R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8fb8328cdbf23c9982b769bd39a24113">CAN_F8R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78861665c78657330f9fcfc17283529f">CAN_F8R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b2fa38175302b2d91f2b45ae16c5db7">CAN_F8R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga930a17d830cb9a95a79531dac2220785">CAN_F9R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8671eac978ebea75e6345adbcdf78026">CAN_F9R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee3585fb5ee4081dffeb2a2dda1ce72f">CAN_F9R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga807e831fafa69e9df65618de855ea186">CAN_F9R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaddce646e28626a508b2f98c4f35148b3">CAN_F9R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ea72662e0243714ace5c0b48e7912f6">CAN_F9R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b08ddbc0bed91c6a1933e6485ded5e2">CAN_F9R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae21fd9c8c790d4bc229c7ccb6d99dd36">CAN_F9R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf1a8f02576caccfddc12f2ead734762">CAN_F9R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80a2594aaa275fd88225927e7115085b">CAN_F9R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3db445a3214057317d84269116c9a3de">CAN_F9R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf09c1d038af593122315a878c15f608">CAN_F9R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12b2a29143ddf47eb1eddf76f9289cb9">CAN_F9R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga691bc907b71c30dffdf246c95240ac9b">CAN_F9R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf8669ceaa46f5aecada88accedfb4dbb">CAN_F9R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga35e8769a1e21c4cf3714667e07201804">CAN_F9R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7060a1863aa5b08ce8469001d46c630">CAN_F9R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf015fb7231bd315f82948019dcfc725">CAN_F9R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga02c06b01abb3414394747a7cf8eac888">CAN_F9R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99a1a20417252e33a4817c0530745239">CAN_F9R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga09c0f503e2ef85b3b6332ccbca7b0251">CAN_F9R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacab12d06dee3d6dad5fd7c56c23c70d1">CAN_F9R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c72a8d17db1de69086f19579b169c04">CAN_F9R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4bb3ba674ec6c82ed108f6c0bfb2f854">CAN_F9R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba13bd7fa1e4c2eaef3de31d933cbc10">CAN_F9R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa72247fe16d8f777c26726063fa43536">CAN_F9R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga32d7c1678449ff8f4e4b6f548ba85be4">CAN_F9R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga678d4a0a39b379db5c2e0285782c686f">CAN_F9R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6033aa5f4d140dc48ddb4a777583163c">CAN_F9R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fda159c684d7361094da1883473b544">CAN_F9R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83cf4080564c51a0123b97840576c0ab">CAN_F9R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga127c155bc5c5236f04cfdcf96ff66cc5">CAN_F9R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d5b5b7bc147da430d9c8fbe03679ca3">CAN_F10R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ed7be0180fd7096f10cfde27261ecc9">CAN_F10R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad099442eb6b71912a81d1f6fccbaec0a">CAN_F10R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4024c53b7b0cec550baed99ae92e3465">CAN_F10R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1859eaac9ae1220c752218e5ad526179">CAN_F10R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5683dc25f0aae9a802a5f57c88bec856">CAN_F10R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae83dd9ce8a2c7917e278ce4755f8f43e">CAN_F10R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93ad070c9f5abca3c9b9095e3a13db9c">CAN_F10R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd32db3ffec3536cd842e17c34c210d9">CAN_F10R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga85673ce7a92ae8ca9a13ed2fb5574a76">CAN_F10R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d525825fe4bfc1d4ffccc21ab89a3fa">CAN_F10R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga33336e283eeee9b77f1f289d77f2304e">CAN_F10R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf74ee01e72b3de69d6e8fcc092f7461">CAN_F10R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8ee416ff22b47bb289bab34afbc74f19">CAN_F10R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97a8d8586c64910b0f6c09fef44c4ea7">CAN_F10R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9e8e43adc56ba1e593b97e062c79075">CAN_F10R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa64a0b16c073b51cb5e90b94c638fd95">CAN_F10R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65f5cc396cfcf3bad71a71326e64f7d9">CAN_F10R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga424940f535aa9a1520e25df53673d01f">CAN_F10R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga166a4035770c58147d583c3dc571d10a">CAN_F10R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga302214ece439e8913b47949bd07d118a">CAN_F10R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9abe6ae1dcb2bd140e7e28d37fd8abb">CAN_F10R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99063956b41c4dcf6c78cc29305b1cd1">CAN_F10R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81ae64786c3a83bdd21cf72c560c7c1e">CAN_F10R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f9083faf8395701c892814694b45d2c">CAN_F10R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaeb6942affe306b407940fdf01534e4a">CAN_F10R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e4ee946a9614316f666852bc266c1f7">CAN_F10R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99153cddc8fc7e846fcc44383936541f">CAN_F10R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e2ba1740577246368e60d94fd3d7c69">CAN_F10R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca062686821fba26a0e5e5b0a6c5b855">CAN_F10R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8981f420ef4c8fe1976a09f27a9c13f1">CAN_F10R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0424bf38917058b166a8bfd861d22b40">CAN_F10R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad059cc9b2fe5634b9330b44c37dadf06">CAN_F11R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad74b116cda63fcd1a662c4de835616e7">CAN_F11R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e05bb0c2a5bdcebb974f7dd409724bc">CAN_F11R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa17242aed4365034dc660ef9e8b9f1bf">CAN_F11R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga450dbed19882423d70ed7606aada2453">CAN_F11R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7ace73f2d3db1e2a1e55257d210fa04">CAN_F11R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1459d395a3b08a948c3f5002e0914516">CAN_F11R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga30fc2236c2a18b7cb6e493fad36d8efe">CAN_F11R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74ab4a6f6b5a751acda410e0c39b87af">CAN_F11R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e69f7001534264fd027371fa188ac52">CAN_F11R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e858dd29f741910c8ed8c512cae81b1">CAN_F11R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6ba167c6cd5bc080065430e24c3a866">CAN_F11R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4629ab1e8632c82f3fb2648a574963b1">CAN_F11R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga833c408a165cc4ac87a242c08d4ba9b9">CAN_F11R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabfecd6bbe1a15cd341942d1840b476cc">CAN_F11R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf50e1747d1d9369b7b22c5d591ae82b9">CAN_F11R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga603d63333a621594a15696cb03f59eeb">CAN_F11R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb361a00177e6aa2ee19aa5a2d1781aa">CAN_F11R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf111110e0f5dbda31962f7732e3480c7">CAN_F11R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabf2c4828b07b2b315d27b382818de285">CAN_F11R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5afa52941bb68a03ec9804b817d5a90e">CAN_F11R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac042471dbcb1a32ce161f38a144ac5aa">CAN_F11R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac46f233c9692cb2a2e246daf6547a38">CAN_F11R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8b379e3832482f2b18f01713d3338d5">CAN_F11R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60eabd8db9ec6b439d60dbc2374ce84d">CAN_F11R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga351a183cfab10d3daab415c85cc16203">CAN_F11R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb854a85c7a575a45cdade37efb4edee">CAN_F11R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga131776c359f81500d3d2a97535d7e718">CAN_F11R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga680d7e4c7ebc431a8c72c00e9f110563">CAN_F11R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c1fa00ee18804c169541d18995dc3c1">CAN_F11R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec35d8d1097816c5ef8e28ff61469669">CAN_F11R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96180b8c64aabd33f016fb97ba152f07">CAN_F11R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaccbe3637fb55f28496ca7f692a69f6ca">CAN_F12R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae625d21947ae82cc3509b06363ad0635">CAN_F12R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9de7cc313f2b6b16a564b13b1bc30157">CAN_F12R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac039cc1ce2281cf10be62cbc44748f5f">CAN_F12R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc3a35b6f6b3a46c176398ec322fd6fb">CAN_F12R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d005c10fe75169336104c3155294000">CAN_F12R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51256bfed734a95da3e7880e279432bf">CAN_F12R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c967f124b03968372d801e1393fa209">CAN_F12R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga592f9953deeb56888144c72060d04e24">CAN_F12R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d1613eac2aaeafda711cf3308ccd44c">CAN_F12R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b8594ab0c5d9124accd2d6ca85cf4bd">CAN_F12R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4025ed76892f23e5a63d0d8ac6a2be5f">CAN_F12R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e2e318cc14828c118bd40d982922e14">CAN_F12R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e0ff698b5e9f3f99a421166611b041d">CAN_F12R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b0666538a7646ddc0fcd882a261f5d9">CAN_F12R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga846d84b3d53e305b093198379f442528">CAN_F12R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7940c0898c2ef1d9f829bf1b6b5fcf3">CAN_F12R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6bdc7bd4dbad1f8e3bb622343bd7c522">CAN_F12R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c870a6fbae41b4f1c6d66ab690789d6">CAN_F12R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga09e179b38460e47b81616c46a5f356f8">CAN_F12R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad42e298d4d97c98cc5149bc552a598fa">CAN_F12R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga318e2a6ae62d5172dcdb45e011d5e0c4">CAN_F12R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga90e95cb0020289335acd5d7f4b62a880">CAN_F12R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e2720e18fdff00c9fb75d5136e485dc">CAN_F12R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae4a87123ae5ff76992162152fbb4c92a">CAN_F12R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9582717e16455f97c7dff65f7beadd6e">CAN_F12R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf15e362beb5a3b733c08c8c2ab81efcb">CAN_F12R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d600a7a39c7069c216db511d3a5d866">CAN_F12R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9a6addc248c6db2118d1ce6e049d331">CAN_F12R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31d3a46845cd9ca6670472aae2aa2ebe">CAN_F12R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa06596dcbb545fbeea2ec20f629d9555">CAN_F12R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac441b11b1be9b3608b9a09c2b8069722">CAN_F12R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa20d063950ad122a1965527a17d93c37">CAN_F13R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf60decd61c8a8dc9e4342de8ad67ea76">CAN_F13R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7863b3af06385d0e9037c57a5d2091e2">CAN_F13R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga043282b30813ce88dbdb320936ff6aca">CAN_F13R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3bbc9e9866f20d9d2f3cea1c6777c673">CAN_F13R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga885b36e017b013ab6deedd91d9ac2c66">CAN_F13R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa389b53582e5cacf326fff4512626d68">CAN_F13R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad09b75feeda08b16962db7da6a32dc9b">CAN_F13R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaba75675c019979882ecd8c6ef82d7a4">CAN_F13R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac579473f666edec0e0fcce278b642a9d">CAN_F13R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14640c225c434428ef1870f462eb9bbd">CAN_F13R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d8c9f5879cc4e31fe2e63f82febbc69">CAN_F13R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e0e3cfe033bb34f62312cfe47d1b84a">CAN_F13R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93d91a28c1ffca3f72f10e0b44040791">CAN_F13R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga355b438a5abccec89e13bdd00206b36f">CAN_F13R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89b23d147d2c040eb2317633b3ef46da">CAN_F13R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81d184cd46306fe24b46087a90e8f8f2">CAN_F13R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga151a0e903046edc92bddcd0ef4a23449">CAN_F13R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e95e6d0d060fb2cfdf31e1b5fdfe3de">CAN_F13R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e0fb1cf032c57f954dd2679a05f8115">CAN_F13R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb775bb1ded6a8f55f2a0849bec2eeac">CAN_F13R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8743dfb60255d98911ea66605efd3b2f">CAN_F13R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga54b067c38f3be3ad6041ea12fec15700">CAN_F13R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00fe1942d9a8767a76f139bd74eafea0">CAN_F13R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05db1c0a2e6e051d616b59f386dc7b1e">CAN_F13R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66dd0da9fd8ef27b30f1ad56a9982caf">CAN_F13R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3b8381bc6ce5ab107cc1a92e565387a">CAN_F13R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91c99de5ae099ecdee50ebd62e552df5">CAN_F13R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83713f9e2c3c90f001ab378d9ca1f488">CAN_F13R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga050fb1e9555d0d24f81682e194677684">CAN_F13R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga761164856a25bc246396c7c82fdeb447">CAN_F13R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a750d71e94876d2f6e73a0e8b7217b2">CAN_F13R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34282ddec559ecea4b613f2430334237">CAN_F0R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f23fc3814e0eb6af35c01e22c5dc6a7">CAN_F0R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82ee32b6ec44d763b4364fa032d3439c">CAN_F0R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7867b1d377088c63cdcc615932101997">CAN_F0R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga37fc5c9115eb669f1ac493b1c7296250">CAN_F0R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae04b27aad09a3027f20a4eb48884c463">CAN_F0R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae58d87c9513c11593041c3d43b955e8b">CAN_F0R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga03a6328d408b8015bb472c76f96a4dd8">CAN_F0R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga92fd1acf48665f966b670a0457456deb">CAN_F0R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa853cff5493c4e857b7bb1ad28678ed4">CAN_F0R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa43bba65dd777c71e07130fde3fa6216">CAN_F0R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9077b9c35c6721d2a0e090a42af0eaaf">CAN_F0R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23af8df7d4e843a6e196b1542421ef45">CAN_F0R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0fe7776af3adce7d203aeb16d55d86d4">CAN_F0R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81168efb90a776e44a96d1fe5e3b88c3">CAN_F0R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9708e7cde70a19e8e8fa33291e1b9d5">CAN_F0R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2f2154c3030cebcfc3f1e4aed74fbf1">CAN_F0R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae87c14b75911aa0a9d0349d02d342711">CAN_F0R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6fd7859cfc05300f68b175f520ddc31e">CAN_F0R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaea36db8fcada46357137efeea256457">CAN_F0R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga57872dcfea1f8a56170640842edf9c1a">CAN_F0R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc01e7f26d0e85da93ca78d0d71a4fed">CAN_F0R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga07d8c3c8c3eb3c97b5979388c548e2fc">CAN_F0R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade31bd75624afeaef9b5ab45a5057db9">CAN_F0R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa78ff8fcfe0f14655aaf94ecc92d7532">CAN_F0R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad577ebd9a8cedd1b8b13d5a41d2fbab">CAN_F0R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab814105bcd2a2c636c26197b21ead2b0">CAN_F0R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea82daeaa71ecddb187613df9517e51c">CAN_F0R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef5036edf5bd310e5e06f3ea5cb818a2">CAN_F0R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0c2db96ddbcfa1b838c283e20ca554b">CAN_F0R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5afb46a2d4ccb3f28e8579b26e2b2e2e">CAN_F0R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ace83e798931f35c123507e1ef59fbb">CAN_F0R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ea3c5d8ab8962d9cd0e2b067167d3d4">CAN_F1R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacfa5449488e7330d8f11f75fcf3e75cd">CAN_F1R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe49a3e224459f1bd9b3279ebfa8803b">CAN_F1R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga77cf2217ec29e2043bada827249dedd5">CAN_F1R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf35643f0148ed0f93e3ba52e95a4cf6b">CAN_F1R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae08798adabd9cc0fb2b07eaff6444878">CAN_F1R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga06659c9a418d7f4a8729d87bc397be23">CAN_F1R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga36bb9ca8dadd6714052f8d31cb01cb7b">CAN_F1R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d400044261146be3deb722d9cf3d5c1">CAN_F1R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab3e5769ea8faaed16c6cb2ce979d28a9">CAN_F1R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga915236a6b5081c2c30bd4d49144bc463">CAN_F1R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabf1aa2e62d4eede199196f81795d309c">CAN_F1R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7db0ae3dcaab35e4c496c8a800b5c994">CAN_F1R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga02cdb71c56a5d9994ecd2dee668c7184">CAN_F1R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac66691ca840db6c861460d311a942a87">CAN_F1R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabcdd57022e26859db1f81f2df08c8725">CAN_F1R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga211795b36769a0b87044f0d82a7a72b1">CAN_F1R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc8c427731f33c76fad0873bb29a4b4c">CAN_F1R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga10a3e6be9968b8007562e7afe6b3b342">CAN_F1R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4aac6ab4bd4cdeecbe621adf1d11b95a">CAN_F1R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga30140ced3da0d0a526c4f4f5881987c1">CAN_F1R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49f36aec2e851ed18c5a382a0708bbcb">CAN_F1R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99ccab06a8a97616a2fc3e026f36351d">CAN_F1R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa408889ff6478d6558d4c53c9114bde">CAN_F1R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga032dd8dc11aa9013cc0e824e31932951">CAN_F1R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76f29020524ec6403a40de4e260a2ea8">CAN_F1R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0bb51cd27fea671be51a59ce7a83008e">CAN_F1R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga085c38b511aa4895b6c939a06070c916">CAN_F1R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe299378c771da8d7d8e72a6f6e41f7f">CAN_F1R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaabc8bef79b09bcfcb0df6ba467ed906b">CAN_F1R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc4aba2c95f27229987d9eb4cda9890c">CAN_F1R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga21cbfc217d67062d265753964c871065">CAN_F1R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga36964e4bf6aa10467b3d95781da56814">CAN_F2R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d0541eb1a4f8ae0afe429ac0757de6a">CAN_F2R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14fd5aff8767df509b396190ddf7fa28">CAN_F2R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7283e2a71983078144fa9a8e5ae563a9">CAN_F2R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeba1324d32b084c477a0ece7b904a4cd">CAN_F2R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a367cf9f2f7e604e9f5e30b5ed30779">CAN_F2R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b92ac9785e2f7c890130e9b7d792c79">CAN_F2R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac969a33d20353d5cd7fb317f5fa71138">CAN_F2R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafeaac84fa5eec0173c531e9940327f86">CAN_F2R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga532413ea309fa031e65397a5b31ac92c">CAN_F2R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga360e02860472400a9000ef2fc8ba7bb1">CAN_F2R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c917a5b5e1a010229caaa5b3a41d7a6">CAN_F2R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0956873246e63b41c0a640bc8d117319">CAN_F2R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53202218de27d073d577c27427fe0cbe">CAN_F2R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga960a1ffd4b153168494d91df69e30742">CAN_F2R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc81e9ab9ab926d1ca30c5b6060a126b">CAN_F2R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5f9a5279398454a3a2493b3e1783f52">CAN_F2R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0275ec7527a223a33289118f9e0a2edd">CAN_F2R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34028a240868ca7dd365ce98e31e84ca">CAN_F2R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga807cfa122b6c74d85fdab233dd9ed502">CAN_F2R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1187f1ab7514c90af34b44eff80858fa">CAN_F2R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacecb18e779a44989b724901f6c2af84f">CAN_F2R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f2a6017895d8d139dcbc3d0e6e69e69">CAN_F2R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaceff2f283cbd4935ec5d45ceaa18efe0">CAN_F2R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3086667a209f91ed6d6b496b83111044">CAN_F2R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba">CAN_F2R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51498379a1e3b81a83bf8d164c4f7e5e">CAN_F2R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1f78e7c530a3ef26d44b9353fa9ee36">CAN_F2R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e30d0e50fca346ca8cb427a6c85f9dc">CAN_F2R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga77586d252cad5a0a866b1d9deb6835ba">CAN_F2R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a10903e507b35b7425b3ae98a8c6800">CAN_F2R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac34bca92730b6f7cd0de8af1a2d0014f">CAN_F2R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga46730b7e64aa771087b6c9d5deb273e1">CAN_F3R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb12b61624912b90382a4ad95281e7f4">CAN_F3R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6621759dddc575c01f5bbaab43d1f04e">CAN_F3R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga29d052fc2597171767d8cf5d72388ad5">CAN_F3R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga731e9949d77054ba176340652083ad46">CAN_F3R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93c52f51fe9eefe7f0cf094522a592b6">CAN_F3R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad675c2d3f72d8bc42e0f3088ddbcc3c9">CAN_F3R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1734cf6a5a72d403cd043eb704246c85">CAN_F3R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97d82554ce38567e44cd87ed99175928">CAN_F3R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga505f85fadba4397e6d9a241bbc9229bc">CAN_F3R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb635843951fb42ffeb776d8564d7e14">CAN_F3R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5db557239646008004286de15847ced4">CAN_F3R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga118b2044dae4c93c66aaa4f28c5b695c">CAN_F3R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8c041a2b8162a8055a1894d0a0b3d682">CAN_F3R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb6e0947fcb7594d12dcbca38d60c9f8">CAN_F3R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1dae8addc6fa59e824e1a67fc8c91ddd">CAN_F3R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga992795c5e0b3b8a8c5d4d6e9eceb7366">CAN_F3R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1637eff70416eb85d5d2a54e1f5d412e">CAN_F3R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7bbfdfa29b84ea60e67d41f775c6ffc6">CAN_F3R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga827747e8cc66e4dcd22498c59e45c776">CAN_F3R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe0bb6919615ec6311e8c39f62bca618">CAN_F3R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3c3e4716d3e52ec99451a942dceb59de">CAN_F3R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaffefb44a948d36dcd94248f63aa68d2b">CAN_F3R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79ce25d44a38f520b4a93384d6f5ac40">CAN_F3R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3fe1ced752dc811f9418181275c8c3fe">CAN_F3R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fb2f469246193f6fc9e4ade42192d28">CAN_F3R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae85be7f7d7a9ddb8a60edb30d2a5727">CAN_F3R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga850c21b26100c68b9cb57608c0249543">CAN_F3R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82ec6ad2ad1b6115496adcb3e66fae25">CAN_F3R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4fa34cc998edfdd1b3db93395ee6500">CAN_F3R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f4fea5ecec28e7f47647067b75cb24e">CAN_F3R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga58a154f4d0cb787f23429b3f7cf70fd6">CAN_F3R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97250d3eed2504846f39c50dce71c9d0">CAN_F4R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga145e11678ee6062df5164894ad8f80b1">CAN_F4R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d19193baf5412ec2e38822d062196b8">CAN_F4R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga94b8b1428b640932aced6446f8b41f83">CAN_F4R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93164ec00412eb5eed168e8a30557f25">CAN_F4R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga04e44c5a14e44c20f3b81044a915db13">CAN_F4R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga37e57dec99c33f462a2dbb6273df2f57">CAN_F4R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6c7d3ec0375e356192583142f7fccca">CAN_F4R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad33f7d788aea161826a86bc2c5567450">CAN_F4R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab998448b0bd20ff6384c26ad9e6baaf">CAN_F4R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8794112fcbb0dca0c7d0316ac8725e8">CAN_F4R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d22e782a9ca087f99ab9f53b2626aed">CAN_F4R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa8d5c2635a62bdfa6e3a5a12b127fc8">CAN_F4R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad491689799985f0c8f17b270cd8873c4">CAN_F4R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab1b80d40d87204de4687735de852f47f">CAN_F4R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0994b341ba8a73b950f01d83d012780d">CAN_F4R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ae8b77d791ba7403618989a77e62922">CAN_F4R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc116988117a7e7fabc722855351d257">CAN_F4R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga07b1fc6ee0dc4cc892d69ed496b59007">CAN_F4R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa58785812f0d3e73a657426b81f0b78b">CAN_F4R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga363da353073d7ee6421cf171688ef52b">CAN_F4R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f22695359aa9a1b07763aef44a9a1c4">CAN_F4R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac0f8c1ef382225198407474f2b7fa073">CAN_F4R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9476c54044db3182ee789e9df1d1aa19">CAN_F4R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga73158a3669d2ef96db84e4f196d040bf">CAN_F4R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17d36fcf8e08c76597a7b2c05e831f98">CAN_F4R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa683635426f418ead45032c25e0179ee">CAN_F4R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23c77145ea84805a785b49c0a7f31774">CAN_F4R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga18492e954ec07174a1b140104062f941">CAN_F4R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf94626a8450c20e241ad6298660ec23">CAN_F4R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d7da9aa234705aff3ddc9845b1589d4">CAN_F4R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga70293ff8a71e353d84a3da134eb427d9">CAN_F4R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17b264aaa84a3c6ab5a35014eb5dfb09">CAN_F5R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa871f5bc692996efc8c1bad1d08b43c5">CAN_F5R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf44a72156023a5889a1c22d77e188e2e">CAN_F5R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d8828885a79299bc65c2011f71240e2">CAN_F5R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadfa978108927c827e3021499a20d0372">CAN_F5R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3b3c48011935170a9bd120b724030fe">CAN_F5R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56cf7f6d0bf48847f3d8f72777774e58">CAN_F5R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2cb8a5551d90c8d79b09b4d82f3f59c2">CAN_F5R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga423b7b77bfd5dd6791f1b1dd16e9807a">CAN_F5R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c50420a128a70341e63ad23b0bedba5">CAN_F5R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga392844657c800d2e16e7916ed5fb9891">CAN_F5R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb35a3bbc447c46929643115490e250d">CAN_F5R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga974bae58f9819eee0377d709c985bcbe">CAN_F5R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2823bb25e138cc52d11b154456947ab7">CAN_F5R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga98cf223bdcc1a106f7573b57f836f9ed">CAN_F5R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26bfd14720495dd180f1524f2fdb3743">CAN_F5R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41b457c721dc855d05b2f353c22a83a7">CAN_F5R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1bc89534aaf3f810a2151b04b0086717">CAN_F5R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga070940536728fad3c0e5336926131b4b">CAN_F5R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaddf2e4aa8107150a86d37ce03a0e1c0e">CAN_F5R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1788704faad47f1d45017df41a35f053">CAN_F5R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11c4aeffb6646643c412e19e6f5cc015">CAN_F5R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef348c2d37f96f5e5324368f90c80d42">CAN_F5R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga398d842cfcb2d441d999e1407fc54f83">CAN_F5R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6575f8d4d154e2e8342b3f88352a9d52">CAN_F5R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9e6ad77b1d8ac7303e920658aceb354">CAN_F5R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga911ade78e30d1a037d35dda5eb7cbd4b">CAN_F5R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49542b9334bc4917e25d6808c78787d1">CAN_F5R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga255da64f4a66ff888f6633d6e51658c6">CAN_F5R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8335d23f9fd156f40dc7fd63ba6783cb">CAN_F5R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf81786b7519b39f705729de2c55e4faa">CAN_F5R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f7122b0ad8cb4fc1797d0dbecbb4a05">CAN_F5R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71ad6452660daed3d6c436533a25efc2">CAN_F6R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9e24abd8d2f0775661415b6565f4f6d">CAN_F6R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6dc3f6ce4dde435743aadbe17cc78b9">CAN_F6R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1f5163490dffe1f4d7c635458359c2f">CAN_F6R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89e9191d214d05f4d90fbcd38daa73e1">CAN_F6R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97d29588281c546d98e09760cc5ef593">CAN_F6R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53f5717aca9932255049b133661765bf">CAN_F6R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ec93958e936379d891bc3450dba3d1d">CAN_F6R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f97c7eb9d6e69d589db38d745ae321c">CAN_F6R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga372ebb5d42d147d41688f7c0fcf467d2">CAN_F6R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47baa2c9c05c7c422a49994b8f80016f">CAN_F6R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55d7665b118e98586c2a9b1900ce7292">CAN_F6R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5095a203d07244e75dd6deca125b4468">CAN_F6R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga533dbb10e8fce9aa6ec23573fb49c339">CAN_F6R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b95be922291e534609302c0c833f1f7">CAN_F6R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17301d50c7b6ad30ffc05ee2c63f6171">CAN_F6R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf23dfb03247544122ed01472b8a31b4d">CAN_F6R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf8d35fbfa677fc446da68f4043b633e">CAN_F6R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c81a1972ec8d87421c6113bb9747c3e">CAN_F6R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11ea1bd4bae8b27a5fd73d210eb83d39">CAN_F6R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c48dcd1ac5e23827813ed695bdff0d1">CAN_F6R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd115d29d9f0a8fddc13a32c013af26b">CAN_F6R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa3f116b2e31dd40bcdd6617fee83907e">CAN_F6R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga090da76d2d9379dbfc54f7c3fcf69fe4">CAN_F6R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9c8a59a8065400f4a75be49a78e2a9e">CAN_F6R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3854a1a11c72e64d3c4722494f463421">CAN_F6R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b5ceb9d7ae0c6e34490b8d8659919c9">CAN_F6R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac01a4accedd624ceccf8f8976a043177">CAN_F6R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc2d754207055a5a87696eb1bb7d8cae">CAN_F6R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga471631ee112af3bde77d848c22d743ef">CAN_F6R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9574ec7dddcea6b80368778c01f62598">CAN_F6R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga64bcb159347ad8e2a2609ce89ed030df">CAN_F6R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec0803330590bf9aba9d09342034b2c1">CAN_F7R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8c633d4cbfdf79f09ae1df5e75c98439">CAN_F7R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31a0c4ece8b73760ad295344b8558ddb">CAN_F7R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe2fc15309540b87538ea3e8460d8d11">CAN_F7R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac81d4c021f4579021ddf9485472a84f5">CAN_F7R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5dd6a00bb403a3e19e66c68f5ee308e2">CAN_F7R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b5eaf37458d0426fd7f847775fd41e9">CAN_F7R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga780440ce173cde12fd117b519419424c">CAN_F7R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99ae0e27d14b42fef4551d83ee88b4ac">CAN_F7R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace90c0624446480421fac233739413dc">CAN_F7R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae60d566699df87580584ed496681562">CAN_F7R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6325b37cc369b92b2334e482dbe3bf06">CAN_F7R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace846d293ac11d535ee2aad17cf099bc">CAN_F7R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91b26397a75fc4c0124e84903d31221e">CAN_F7R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada2e01c05c216ba6ff4756d043297c0e">CAN_F7R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeef08aa6565ff24bd9863b4b8a9c2ff5">CAN_F7R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga16c3ccb033b9541b57c338b9737f18dd">CAN_F7R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad898ca382f57efb1842884d46217245c">CAN_F7R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf419938e132cc1a0bf59a6c058e2c7c5">CAN_F7R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae991abb6f2e64443be7e39633f192aba">CAN_F7R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3738a42e2767c928de21a2f784ce6bce">CAN_F7R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae5cb252582e6b7bd706b37447f71d6cd">CAN_F7R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae616e53b9d961571eea4ff2df31f8399">CAN_F7R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2049c9bb27af3cde01334b1901aa417">CAN_F7R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e69c2fd32e2c523c9e939df825fc605">CAN_F7R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga659cc84b9186e279c37e88b94e1c9829">CAN_F7R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43c9da5ad4c2d261858f73b779cc3dae">CAN_F7R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a1ea8d66ada6cea7268fba151c00d91">CAN_F7R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabbd6032652515423412ad73b8a004bbb">CAN_F7R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a991a0bb5a81748b091d6b96c59fc37">CAN_F7R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaedae5e816af0dd734311bf44be7571f2">CAN_F7R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f88a239b8a39ff3343b1cfe70b06139">CAN_F7R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3cfe399fb494ff6ab1d5b91258c42764">CAN_F8R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ca04b514b4d6a3b19619932513b8953">CAN_F8R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4c3c099bf7db702b7bf5f71cddaaec2">CAN_F8R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1e53037e7f7171d8a7358590f0e7420">CAN_F8R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51e2af45725e06538c4d09ad07296316">CAN_F8R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ee5e9d68190f0d41a5b8603d1933922">CAN_F8R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66c636150cfad43a32652dba3ded8383">CAN_F8R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0fc81a4ee32f76ce3a6fdbb3fc49425c">CAN_F8R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68a36336242e8259c779f1c8f4544737">CAN_F8R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad0014717b3c4c65afb7542308980803d">CAN_F8R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga315a7e30b95c05db01b7f56f4d825e62">CAN_F8R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga353aad2279bf6b72bd861f6c79253635">CAN_F8R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25193c4b44d05db08ba40f0e0f2c45e1">CAN_F8R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4469bfc90525f84d9d04d3a4996997e6">CAN_F8R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b17ebf3dd1e53d8417f955ebcf743b3">CAN_F8R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6db6c2262434fc76213a441d8ce2edf1">CAN_F8R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a1e1e9aa84af36845402d19236c1214">CAN_F8R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0a9ee665444a6b42e98e0f988d1ba7a">CAN_F8R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga16cde37565a3d3ec3a8c41013df6f6f1">CAN_F8R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga57ca000fea3be225ddf5f295437b6e36">CAN_F8R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad60ee9ebdce23be6d2adca113ca918e8">CAN_F8R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae186c9794783eb47b460532801afe43a">CAN_F8R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga106a5e5b8ae8d683fcec85b076688f34">CAN_F8R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1643a77c219a9b2706f438c5123bccc8">CAN_F8R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab21aa6ed09bed09347e07dbcbd0e9e93">CAN_F8R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8267e4cdc484abd75634469f9b255c5">CAN_F8R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga697d286473e81666c91f28e853aab4ad">CAN_F8R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga295c26638700a849ee3c6504caf6ceab">CAN_F8R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f8469008983b405bfc5855258f4f6e6">CAN_F8R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad18d894a75ebe73c0185d905cfb81dbf">CAN_F8R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaccdf92a69572b56641ddd2967c034a7a">CAN_F8R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0636c9c9fd84e5e8d12e78f236f2a56c">CAN_F8R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1209cec0d1199b7f74bb2e2b1cca424">CAN_F9R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fd983be0f74b7f183261f21cd2f6910">CAN_F9R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e363da951c1191e733a8bc603cda3f5">CAN_F9R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabab5a59d405ae1684853988e95ab9844">CAN_F9R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b5b46878001f43618c726b3429e4b50">CAN_F9R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga582895a48cfeb8d7ecf6c9757ba0aa39">CAN_F9R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe18a44ac1a9c4cf2a6e94bb946af17f">CAN_F9R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae497ffa0ef246a52e57a394fa57e616d">CAN_F9R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4eedc431183ceae7240d11afc05bacfa">CAN_F9R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71d1294050a77f52ecd4b00568cd7477">CAN_F9R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5adc0ffeba391461d887f5d176a9b5bd">CAN_F9R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga989f1dea5a35e78b08649ac699955563">CAN_F9R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b71e1b7db02ef8c5853534921b33aee">CAN_F9R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga48cff2713910823bbf9c8aeb399d6695">CAN_F9R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9e0057c4eb0f7238d2ec98ae0702ff3">CAN_F9R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc16f71c9ee3bc56be17f7488c1df807">CAN_F9R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3909a33262113171b7d4dc11fcf8c3b1">CAN_F9R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8cead3f8d10075aa34c9446859356e2d">CAN_F9R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf7730d43a2cf07a1568ed738a4f69692">CAN_F9R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b2f5ba8403cbd679694cf9665e2690f">CAN_F9R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca5a17ed59696ed0572b80767c4bef81">CAN_F9R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac318672024cefb98843d473cbb2d46b2">CAN_F9R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3523d55c8cf0a308fea4837b00f89abb">CAN_F9R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga21d8d812323030dd39f417318c36b8dc">CAN_F9R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga065bba6dde8a5b81b42c2618204bf0be">CAN_F9R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade5290535026c192f7e94a4cb98e48b4">CAN_F9R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac7e7544d60c3084da344ee20ab6a760">CAN_F9R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae965845f1e45d1f45831be60829e63bc">CAN_F9R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga63bbecf009bf6bd61dc9e8fe0603da73">CAN_F9R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga834cf606ef4b69b0c459b8cb9e836a9b">CAN_F9R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c833e07b7a842ba7425291f628c9a11">CAN_F9R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga18ef7c7bae75406a267e6a333c549a9f">CAN_F9R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga616898121d5befed0eb5ab61492872f2">CAN_F10R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa24b6ba1e723098e55e4affc793558c5">CAN_F10R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b7fc9db4e77e216f37bf088d7b7703c">CAN_F10R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2348cdfff622628147e2c1df0a35363c">CAN_F10R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaebde0ea1e0aaf38fdcf1584e9c9b2063">CAN_F10R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b5b32b71c86c6dc7040b3044be61af7">CAN_F10R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9df7daa799c7c73d9a56de5f92285aca">CAN_F10R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed755173b9d4375b40d73cab90396adc">CAN_F10R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a8d08fea6e7307f6d1d602e113a6d27">CAN_F10R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6aecdda55a484aa0e96c89f5d0f42aba">CAN_F10R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4da658bf0a044b327c5efcc592e0ebe1">CAN_F10R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae6ec91db97da763ae1da98ef3a3f7fea">CAN_F10R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62bba82d177602a29448acf481a7f691">CAN_F10R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ce79aa37f7a175695fb910f986b7d81">CAN_F10R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf31488587e33ea32b60a5c21f3e3aff">CAN_F10R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8c7c289c07afb023bb3eedfe4d5a9b1">CAN_F10R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74258ab493246fefc21ddc475dcfda4a">CAN_F10R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabcf9f2daaa27f340a8cd4e64533f5caf">CAN_F10R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b8ad53931f4cb3bebb3f557d8686066">CAN_F10R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9f0b00c508bddf59fd290091e738a340">CAN_F10R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb9db852d4bf1332f748a0cfc0063364">CAN_F10R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga616164fcd20341e4eed5b10a8fd2837c">CAN_F10R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae70893925ea53547e9ce780c0480587b">CAN_F10R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed74e80c74c6c5e12d26abbc0d923787">CAN_F10R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaecb5b90d073107f3c5612379aaffa7ce">CAN_F10R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga678702522f87f63edfcad21194be3c53">CAN_F10R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4523c34e7f333636fade643b895b8f5">CAN_F10R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf0e55fcb496970abe8fea481561f886">CAN_F10R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e4683223d46d60897b2c46b02addec5">CAN_F10R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6df50371abf968f0638faf7e0bf76cc8">CAN_F10R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab294aa73a3fdfc60672b206bd57a1e08">CAN_F10R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2de1906dc4119b37b29bbe25e3e6dbe0">CAN_F10R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacad6560088b586891d446952bbd8fbbe">CAN_F11R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac81bc667cb0c63aa0448f6e0eb1d105d">CAN_F11R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8dab8868637d6d6fb707b6a37a5989b5">CAN_F11R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga559246cfa4658a5adaa282e4a3b35dd5">CAN_F11R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga499aebdfc0c14b9c399698e28fde3e50">CAN_F11R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1613d097fe5b7107ff36f97a9263bd38">CAN_F11R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9db1830185822d66619059a644d86ffe">CAN_F11R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab35bedade0c9f71455abfbbac2edee14">CAN_F11R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac79ac007ffed536eedddffdd2615c5f7">CAN_F11R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5900c2273c405ce35b9bd52b189c102">CAN_F11R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9dad5ea347a6a928997a0a1c149369ce">CAN_F11R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9285109080a523012f27b3bdbabc6949">CAN_F11R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65cdf759738f8b0cb8c4c3231453aad8">CAN_F11R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga24a40efa6debcdcfef0f7ab6d8b3eb04">CAN_F11R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa923634a3432436c4c84e65be1fd39d6">CAN_F11R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65bae4ee01f83fe051acee8ee4c8a10e">CAN_F11R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b6762f3642ce7a06fff58270ac9f53f">CAN_F11R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga69c7d6a41708543278980035b64bd31b">CAN_F11R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88d6d67020cbc5a4d5f0b7c5dc488aa6">CAN_F11R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga07f4a8d606f2063be35b52e1fc5e4b58">CAN_F11R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga58c6e5b0076c31b7bee1c9aea94e11fb">CAN_F11R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93bf815d462dc3a40725f73e107e11f5">CAN_F11R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeebe934727476f5fde11c888c424c417">CAN_F11R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8324877e56a61c15119f2ebf929894cc">CAN_F11R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadfd994c36da11529ac494df973b5759c">CAN_F11R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f3e9d272b625f7d6269057aee5d7761">CAN_F11R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5da4d794a9797d14536197679b7b2b14">CAN_F11R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9b9a815f36e7c2929f4313ca424c83a">CAN_F11R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf162471f4c070d13fa409d44467373fc">CAN_F11R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c301fd37e3fa27d3bd28a1f3f553e77">CAN_F11R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2bdc4ba1d0e44ba4d7a03cfd3197b687">CAN_F11R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6525c1ff364a229c9ea1b353b11be8c3">CAN_F11R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac5fd095552b3108c685514e78e43e52d">CAN_F12R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga450e88e19b2e478e73cbc5eef74a72d2">CAN_F12R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17875db304b98c38e627f7d7db339136">CAN_F12R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2960fee8bc56574e1b51975da7d2f041">CAN_F12R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b3b6f518fae0cb1123aa187138d90b6">CAN_F12R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39cedc414fa80ef987825daf32e11ac4">CAN_F12R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga10aa07474c2e7cf7f2845d0d2b2bd383">CAN_F12R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga227ef5f36f6e03969cd952d62a3bc0a9">CAN_F12R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a946c991cee617b322ff9a372af3512">CAN_F12R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad0ab582743e96fcd36662a9434b875bd">CAN_F12R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga854c2b7108e33d263cc8269648f8bbbe">CAN_F12R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ed3de0039e458bac5530d08c2e9af51">CAN_F12R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadad0db6fe916794156f773e98b524b07">CAN_F12R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7a50bd0de8b4e85d9e90c1f48ef7bc8">CAN_F12R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c5558cc37c62c5570a5e2716e30ed99">CAN_F12R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fa511d56f90a2ee10e44e56e378f7ed">CAN_F12R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga77ae08ea078773a1aecbf74e89dc2a5d">CAN_F12R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a94ac3d4ba5c16a98fc04144ae3bb86">CAN_F12R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9070c9b9eec5dea6b5c4cdbaa1d5918">CAN_F12R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga758cacc8b96577bb3663da1fae36040b">CAN_F12R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80db4704807d6df4aaee2eebfcf5210a">CAN_F12R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3d3fb3a9b4b6b90139024bef933bc3d">CAN_F12R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga24e87973f51235e81195d84f78489cb0">CAN_F12R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e917f2a362569d86a75a34eddce636c">CAN_F12R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad6e5f2c5de8981fbfc152926fc8fb057">CAN_F12R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaad1149501e8f926a247aa532405c0b9">CAN_F12R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53538969afd7e43cc7fed4c400ab6f5a">CAN_F12R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74e04fa5d17a7cc7687c0ca40dd571ce">CAN_F12R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadc1d97354c1649fa5ddc46f4271297d9">CAN_F12R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71b870003e469dcb24979e835a2f81a4">CAN_F12R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2894b732a9683d32620fb90b06ba9f62">CAN_F12R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab11cddebcb4e1ab70b7222a999d0c58a">CAN_F12R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b6865be0c757b49a250a537d73ae85e">CAN_F13R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf18df9b2fd549b8991fdd9f8f94e7cbb">CAN_F13R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga034e8f5b7675ce34eb2792531c7e174d">CAN_F13R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf19767c0892dffb6eff8c5a3b0e254f5">CAN_F13R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad03b0ab4d686a1ad858f1ba4b679fff9">CAN_F13R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e37522978ae2e88c27f5604c5517d42">CAN_F13R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2bf6fff2ca4adf6e093a13b2db77adbb">CAN_F13R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabca970c306c9c9b576ef3424f686f324">CAN_F13R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae44e1d120c773c9dc26f418acf3cb6de">CAN_F13R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga891d1d97e1a57c4cfa1a714b61b083eb">CAN_F13R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb4be9c1da46b251c43c0aafe7b04497">CAN_F13R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47f5215de00574378a489f90eb11eff4">CAN_F13R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3bbd5350aeb18966e2a40e2dc4223e3">CAN_F13R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2d97199e363dd56cd9a455aec75ef1c">CAN_F13R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0731f4e60125130bebf88d33fd4ae3ca">CAN_F13R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1683c0cc3b3143a919f4dd59243eba9f">CAN_F13R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad2ed74a0929c6d397c14f49f114f13bf">CAN_F13R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafde6cdff22bf29d31b5be1b309fe4dde">CAN_F13R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb873fa1c32fbf6c5a2f3be93ba2f2e6">CAN_F13R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf82a4dfd4d3c7a13232479be997ed1f9">CAN_F13R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7bf4384e44f002392339a71bc9c912c">CAN_F13R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7023986be02dd8f736e04e658844061">CAN_F13R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd059121f2a882342a409ebef8a96999">CAN_F13R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ef57f88bf1e6e34b0096013278926c0">CAN_F13R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4847de9f5b54fc5ce00e0fba69564d2d">CAN_F13R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c415fa87c556bd8a4fc0f680d25f160">CAN_F13R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20487222c41a08fe68b9ce58dfd52fff">CAN_F13R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0d5ca021778a6e84fd3c0ad8981255d">CAN_F13R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f0c8c09be20a14f29ab46d53dd712ba">CAN_F13R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26161b84a5fc507f959b620c8e380703">CAN_F13R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e753550a0a8547c7f64346e22925012">CAN_F13R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga305ac04b1c5198a4f82c78c570ce7f97">CAN_F13R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2bf4701d3b15924e657942ce3caa4105">CRC_DR_DR</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9a0feb3cf1d8c5871e663ca4a174cc0">CRC_IDR_IDR</link>&#160;&#160;&#160;((uint8_t)0xFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d57481fb891a0964b40f721354c56d7">CRC_CR_RESET</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_CR_ALGODIR</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_CR_ALGOMODE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000038)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_CR_ALGOMODE_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_CR_ALGOMODE_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_CR_ALGOMODE_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_CR_ALGOMODE_TDES_ECB</emphasis>&#160;&#160;&#160;((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_CR_ALGOMODE_TDES_CBC</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_CR_ALGOMODE_DES_ECB</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_CR_ALGOMODE_DES_CBC</emphasis>&#160;&#160;&#160;((uint32_t)0x00000018)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_CR_ALGOMODE_AES_ECB</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_CR_ALGOMODE_AES_CBC</emphasis>&#160;&#160;&#160;((uint32_t)0x00000028)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_CR_ALGOMODE_AES_CTR</emphasis>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_CR_ALGOMODE_AES_KEY</emphasis>&#160;&#160;&#160;((uint32_t)0x00000038)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_CR_DATATYPE</emphasis>&#160;&#160;&#160;((uint32_t)0x000000C0)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_CR_DATATYPE_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_CR_DATATYPE_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_CR_KEYSIZE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000300)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_CR_KEYSIZE_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_CR_KEYSIZE_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_CR_FFLUSH</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_CR_CRYPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_SR_IFEM</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_SR_IFNF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_SR_OFNE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_SR_OFFU</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_SR_BUSY</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_DMACR_DIEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_DMACR_DOEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_IMSCR_INIM</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_IMSCR_OUTIM</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_RISR_OUTRIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_RISR_INRIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_MISR_INMIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRYP_MISR_OUTMIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd8cedbb3dda03d56ac0ba92d2d9cefd">DAC_CR_EN1</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b1e2b83ae1ab889cb1e34a99746c9d8">DAC_CR_BOFF1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga998aa4fd791ea2f4626df6ddc8fc7109">DAC_CR_TEN1</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf951c1a57a1a19e356df57d908f09c6c">DAC_CR_TSEL1</link>&#160;&#160;&#160;((uint32_t)0x00000038)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8dfa13ec123c583136e24b7890add45b">DAC_CR_TSEL1_0</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga265e32c4fc43310acdf3ebea01376766">DAC_CR_TSEL1_1</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa625d7638422e90a616ac93edd4bf408">DAC_CR_TSEL1_2</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga90491f31219d07175629eecdcdc9271e">DAC_CR_WAVE1</link>&#160;&#160;&#160;((uint32_t)0x000000C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0871e6466e3a7378103c431832ae525a">DAC_CR_WAVE1_0</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga48e167ae02d2ad5bc9fd30c2f8ea5b37">DAC_CR_WAVE1_1</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3bcf611b2f0b975513325895bf16e085">DAC_CR_MAMP1</link>&#160;&#160;&#160;((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4225dcce22b440fcd3a8ad96c5f2baec">DAC_CR_MAMP1_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6cc15817842cb7992d449c448684f68d">DAC_CR_MAMP1_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0fefef1d798a2685b03e44bd9fdac06b">DAC_CR_MAMP1_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdc83b4feb742c632ba66f55d102432b">DAC_CR_MAMP1_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga995c19d8c8de9ee09057ec6151154e17">DAC_CR_DMAEN1</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa65db2420e02fc6813842f57134d898f">DAC_CR_EN2</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd6f660a5f15262beca06b9098a559e9">DAC_CR_BOFF2</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8fc527f6ddb787123da09d2085b772f">DAC_CR_TEN2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga73b4d0ccff78f7c3862903e7b0e66302">DAC_CR_TSEL2</link>&#160;&#160;&#160;((uint32_t)0x00380000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9753b87f31e7106ecf77b2f01a99b237">DAC_CR_TSEL2_0</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac79323a6c81bfa5c8239b23cd3db737a">DAC_CR_TSEL2_1</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ad3da8a9c5fe9566d8ffe38916caaff">DAC_CR_TSEL2_2</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf24e48cf288db4a4643057dd09e3a7b">DAC_CR_WAVE2</link>&#160;&#160;&#160;((uint32_t)0x00C00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55d97d8bcbfdd72d5aeb9e9fbc0d592d">DAC_CR_WAVE2_0</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4798bf254010b442b4ac4288c2f1b65f">DAC_CR_WAVE2_1</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7cf03fe2359cb0f11c33f793c2e92bdd">DAC_CR_MAMP2</link>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8d952192721dbdcea8d707d43096454">DAC_CR_MAMP2_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga860032e8196838cd36a655c1749139d6">DAC_CR_MAMP2_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2147ffa3282e9ff22475e5d6040f269e">DAC_CR_MAMP2_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0fe77a2029873111cbe723a5cba9c57">DAC_CR_MAMP2_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f905c2ac89f976df6c4beffdde58b53">DAC_CR_DMAEN2</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga970ef02dffaceb35ff1dd7aceb67acdd">DAC_SWTRIGR_SWTRIG1</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf0e53585b505d21f5c457476bd5a18f8">DAC_SWTRIGR_SWTRIG2</link>&#160;&#160;&#160;((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5295b5cb7f5d71ed2e8a310deb00013d">DAC_DHR12R1_DACC1DHR</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d34667f8f4b753689c8c936c28471c5">DAC_DHR12L1_DACC1DHR</link>&#160;&#160;&#160;((uint16_t)0xFFF0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1fc9f022fe4a08f67c51646177b26cb">DAC_DHR8R1_DACC1DHR</link>&#160;&#160;&#160;((uint8_t)0xFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7506e369b37d55826042b540b10e44c7">DAC_DHR12R2_DACC2DHR</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f66bd794202221e1a55547673b7abab">DAC_DHR12L2_DACC2DHR</link>&#160;&#160;&#160;((uint16_t)0xFFF0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7da94dc053e6637efb9ccb57b7ae481c">DAC_DHR8R2_DACC2DHR</link>&#160;&#160;&#160;((uint8_t)0xFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca45719f3d365c9495bdcf6364ae59f8">DAC_DHR12RD_DACC1DHR</link>&#160;&#160;&#160;((uint32_t)0x00000FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3edd68db1697af93027e05f6b764c540">DAC_DHR12RD_DACC2DHR</link>&#160;&#160;&#160;((uint32_t)0x0FFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga203db656bfef6fedee17b99fb77b1bdd">DAC_DHR12LD_DACC1DHR</link>&#160;&#160;&#160;((uint32_t)0x0000FFF0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8421d613b182aab8d6c58592bcda6c17">DAC_DHR12LD_DACC2DHR</link>&#160;&#160;&#160;((uint32_t)0xFFF00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9aee01ad181fa5b541864ed62907d70d">DAC_DHR8RD_DACC1DHR</link>&#160;&#160;&#160;((uint16_t)0x00FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae31631eaac76ebecb059918c351ef3c9">DAC_DHR8RD_DACC2DHR</link>&#160;&#160;&#160;((uint16_t)0xFF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b4192938e039dc25a7df8fcc5f3932a">DAC_DOR1_DACC1DOR</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacaaa39c1e82279918918b072fd56db04">DAC_DOR2_DACC2DOR</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d2048d6b521fb0946dc8c4e577a49c0">DAC_SR_DMAUDR1</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf16e48ab85d9261c5b599c56b14aea5d">DAC_SR_DMAUDR2</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_CR_CAPTURE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_CR_CM</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_CR_CROP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_CR_JPEG</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_CR_ESS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_CR_PCKPOL</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_CR_HSPOL</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_CR_VSPOL</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_CR_FCRC_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_CR_FCRC_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_CR_EDM_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_CR_EDM_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_CR_CRE</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_CR_ENABLE</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_SR_HSYNC</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_SR_VSYNC</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_SR_FNE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_RISR_FRAME_RIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_RISR_OVF_RIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_RISR_ERR_RIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_RISR_VSYNC_RIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_RISR_LINE_RIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_IER_FRAME_IE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_IER_OVF_IE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_IER_ERR_IE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_IER_VSYNC_IE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_IER_LINE_IE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_MISR_FRAME_MIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_MISR_OVF_MIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_MISR_ERR_MIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_MISR_VSYNC_MIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_MISR_LINE_MIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_ICR_FRAME_ISC</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_ICR_OVF_ISC</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_ICR_ERR_ISC</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_ICR_VSYNC_ISC</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DCMI_ICR_LINE_ISC</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_CHSEL</emphasis>&#160;&#160;&#160;((uint32_t)0x0E000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_CHSEL_0</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_CHSEL_1</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_CHSEL_2</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_MBURST</emphasis>&#160;&#160;&#160;((uint32_t)0x01800000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_MBURST_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_MBURST_1</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_PBURST</emphasis>&#160;&#160;&#160;((uint32_t)0x00600000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_PBURST_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_PBURST_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_ACK</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_CT</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_DBM</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_PL</emphasis>&#160;&#160;&#160;((uint32_t)0x00030000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_PL_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_PL_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_PINCOS</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_MSIZE</emphasis>&#160;&#160;&#160;((uint32_t)0x00006000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_MSIZE_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_MSIZE_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_PSIZE</emphasis>&#160;&#160;&#160;((uint32_t)0x00001800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_PSIZE_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_PSIZE_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_MINC</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_PINC</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_CIRC</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_DIR</emphasis>&#160;&#160;&#160;((uint32_t)0x000000C0)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_DIR_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_DIR_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_PFCTRL</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_TCIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_HTIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_TEIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_DMEIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxCR_EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxNDT</emphasis>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxNDT_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxNDT_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxNDT_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxNDT_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxNDT_4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxNDT_5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxNDT_6</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxNDT_7</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxNDT_8</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxNDT_9</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxNDT_10</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxNDT_11</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxNDT_12</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxNDT_13</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxNDT_14</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxNDT_15</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxFCR_FEIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxFCR_FS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000038)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxFCR_FS_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxFCR_FS_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxFCR_FS_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxFCR_DMDIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxFCR_FTH</emphasis>&#160;&#160;&#160;((uint32_t)0x00000003)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxFCR_FTH_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_SxFCR_FTH_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LISR_TCIF3</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LISR_HTIF3</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LISR_TEIF3</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LISR_DMEIF3</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LISR_FEIF3</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LISR_TCIF2</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LISR_HTIF2</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LISR_TEIF2</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LISR_DMEIF2</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LISR_FEIF2</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LISR_TCIF1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LISR_HTIF1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LISR_TEIF1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LISR_DMEIF1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LISR_FEIF1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LISR_TCIF0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LISR_HTIF0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LISR_TEIF0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LISR_DMEIF0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LISR_FEIF0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HISR_TCIF7</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HISR_HTIF7</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HISR_TEIF7</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HISR_DMEIF7</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HISR_FEIF7</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HISR_TCIF6</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HISR_HTIF6</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HISR_TEIF6</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HISR_DMEIF6</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HISR_FEIF6</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HISR_TCIF5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HISR_HTIF5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HISR_TEIF5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HISR_DMEIF5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HISR_FEIF5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HISR_TCIF4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HISR_HTIF4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HISR_TEIF4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HISR_DMEIF4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HISR_FEIF4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LIFCR_CTCIF3</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LIFCR_CHTIF3</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LIFCR_CTEIF3</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LIFCR_CDMEIF3</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LIFCR_CFEIF3</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LIFCR_CTCIF2</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LIFCR_CHTIF2</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LIFCR_CTEIF2</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LIFCR_CDMEIF2</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LIFCR_CFEIF2</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LIFCR_CTCIF1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LIFCR_CHTIF1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LIFCR_CTEIF1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LIFCR_CDMEIF1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LIFCR_CFEIF1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LIFCR_CTCIF0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LIFCR_CHTIF0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LIFCR_CTEIF0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LIFCR_CDMEIF0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_LIFCR_CFEIF0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HIFCR_CTCIF7</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HIFCR_CHTIF7</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HIFCR_CTEIF7</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HIFCR_CDMEIF7</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HIFCR_CFEIF7</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HIFCR_CTCIF6</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HIFCR_CHTIF6</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HIFCR_CTEIF6</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HIFCR_CDMEIF6</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HIFCR_CFEIF6</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HIFCR_CTCIF5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HIFCR_CHTIF5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HIFCR_CTEIF5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HIFCR_CDMEIF5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HIFCR_CFEIF5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HIFCR_CTCIF4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HIFCR_CHTIF4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HIFCR_CTEIF4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HIFCR_CDMEIF4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_HIFCR_CFEIF4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad03b2ba6cde99065627fccabd54ac097">EXTI_IMR_MR0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaaf3f9a86c620149893db38c83f8ba58">EXTI_IMR_MR1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71604d1c29973c5e2bf69c8e94e89f67">EXTI_IMR_MR2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5edd42f9b2129c18cfa3c3598dcd1134">EXTI_IMR_MR3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23e920ad334439cd2ad4d683054914e3">EXTI_IMR_MR4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5">EXTI_IMR_MR5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5533c8ec796e3bbc9dc4474376056e06">EXTI_IMR_MR6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab620165d3fea1c564fcf1016805a1a8e">EXTI_IMR_MR7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88e8b274e4398fdcb1c68da2b6320d5b">EXTI_IMR_MR8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4d177dcf33bb9a34f8590ec509746e8">EXTI_IMR_MR9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5fd7db9a1ce82c152ca7bc6fddf31366">EXTI_IMR_MR10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68cfe8fe938fcb0fc6925bf493ccfaa7">EXTI_IMR_MR11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad21caf923d2083fb106852493667c16e">EXTI_IMR_MR12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e1938a063c48d7d6504cb32f7965c0e">EXTI_IMR_MR13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8827cee06670f256bc8f6301bea9cab">EXTI_IMR_MR14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88d9990be7f8f9e530a9f930a365fa44">EXTI_IMR_MR15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7419f78ed9044bdd237b452ef49e1b7f">EXTI_IMR_MR16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4489fa85d1552b8f40faed93483a5d35">EXTI_IMR_MR17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05e16f2cda40cca58a45458cc44d510f">EXTI_IMR_MR18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad47f7a023cbba165dfb95845d3c8c55c">EXTI_IMR_MR19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga515c0dc6d2472e06a89e4bb19725e8f3">EXTI_EMR_MR0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d88e7c10e5985fa425ea7ab4fe4c3e5">EXTI_EMR_MR1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga460d5d4c0b53bcc04d5804e1204ded21">EXTI_EMR_MR2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga73944983ce5a6bde9dc172b4f483898c">EXTI_EMR_MR3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab80f809ead83e747677a31c80c6aae03">EXTI_EMR_MR4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65976f75b703f740dea3562ba3b8db59">EXTI_EMR_MR5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea480bd932cd1fa0904f5eb1caee9a12">EXTI_EMR_MR6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbb27ff8664928994ef96f87052d14be">EXTI_EMR_MR7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4ed4b371da871ffd0cc12ee00147282f">EXTI_EMR_MR8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga109af342179fff1fccfdde582834867a">EXTI_EMR_MR9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf342d34ed1b8e4aa916bf49e30c2a234">EXTI_EMR_MR10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ec516af1de770c82c3c9c458cbc0172">EXTI_EMR_MR11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15732553e5b0de9f58180a0b024d4cad">EXTI_EMR_MR12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fd2ec6472e46869956acb28f5e1b55f">EXTI_EMR_MR13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaecf5890ea71eea034ec1cd9e96284f89">EXTI_EMR_MR14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a7bacc32351a36aefcd5614abc76ae3">EXTI_EMR_MR15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34b1a6934265da759bc061f73d5d1374">EXTI_EMR_MR16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a30aa20cf475eecf7e15171e83035e4">EXTI_EMR_MR17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25eee729b57b4c78a0613c184fc539e5">EXTI_EMR_MR18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaeababa85e5ebe6aa93d011d83fd7994">EXTI_EMR_MR19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb1823a87cd797a6066681a3256cecc6">EXTI_RTSR_TR0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c42cc3763c52d1061b32219fc441566">EXTI_RTSR_TR1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c073b519f09b130e4ab4039823e290c">EXTI_RTSR_TR2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga090f295579a774c215585a55e5066b11">EXTI_RTSR_TR3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabce4722e99e3f44d40bfb6afb63444cc">EXTI_RTSR_TR4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac57b970ebc88f7bb015119ece9dd32de">EXTI_RTSR_TR5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaccc2212ce653d34cf48446ae0a68bed6">EXTI_RTSR_TR6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad380a0bc59524f4a0846a0b91d3c65c1">EXTI_RTSR_TR7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26cd6a5115b0bbe113f39545bff1ee39">EXTI_RTSR_TR8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3127246b2db3571b00c6af2453941d17">EXTI_RTSR_TR9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa29df7ddbd067889992eb60ecddce0e4">EXTI_RTSR_TR10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8cf7a92cdb61b3f8cf6eec9513317ab7">EXTI_RTSR_TR11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0423be12bfb13f34eec9656d6d274e04">EXTI_RTSR_TR12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d5ef451fd76dc0fa9c76d7c520d8f12">EXTI_RTSR_TR13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95b0d883fa0fbc49105bda5596463cda">EXTI_RTSR_TR14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4fe54b09102a18676829c0bafb0aead2">EXTI_RTSR_TR15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8e4fb52990f0fa3fb9bed5b74f1a589">EXTI_RTSR_TR16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad0a8fcb63516a4ed0d91b556f696f806">EXTI_RTSR_TR17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca4223b8c4bc8726ac96ec64837f7b62">EXTI_RTSR_TR18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40a722b0c36e832f619b2136f1510b3e">EXTI_RTSR_TR19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacfb6fa5ae3fcaf08aec6d86c3bfefa4c">EXTI_FTSR_TR0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac287be3bd3bad84aed48603dbe8bd4ed">EXTI_FTSR_TR1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c4503803cbe1933cd35519cfc809041">EXTI_FTSR_TR2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23593d2b8a9ec0147bab28765af30e1f">EXTI_FTSR_TR3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa77211bfa8f4d77cf373296954dad6b2">EXTI_FTSR_TR4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga903f9b080c5971dd5d7935e5b87886e2">EXTI_FTSR_TR5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8527cce22f69e02a08ed67a67f8e5ca">EXTI_FTSR_TR6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf408315e497b902922a9bf40a4c6f567">EXTI_FTSR_TR7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00f1bded4d121e21116627b8e80784fc">EXTI_FTSR_TR8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89f0c4de2b6acb75302d206b697f83ef">EXTI_FTSR_TR9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9a2b80699a213f0d2b03658f21ad643">EXTI_FTSR_TR10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c74d4d520406a14c517784cdd5fc6ef">EXTI_FTSR_TR11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3992511ec1785bdf107873b139d74245">EXTI_FTSR_TR12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0714519a1edcba4695f92f1bba70e825">EXTI_FTSR_TR13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b92577e64a95ef2069f1a56176d35ff">EXTI_FTSR_TR14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a6cc515f13ffe1a3620d06fa08addc7">EXTI_FTSR_TR15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1b4b850094ccc48790a1e4616ceebd2">EXTI_FTSR_TR16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga009e618c9563b3a8dcaec493006115c7">EXTI_FTSR_TR17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga405285cdc474ee20085b17ef1f61517e">EXTI_FTSR_TR18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1277527e2fa727fdec2dcc7a300ea1af">EXTI_FTSR_TR19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa6df16d2e8010a2897888a4acf19cee3">EXTI_SWIER_SWIER0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb0c3fa5a03204d743ae92ff925421ae">EXTI_SWIER_SWIER1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6bea1dbaf71e830dd357135524166f4c">EXTI_SWIER_SWIER2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga37395ac6729647ab5ee1fa4ca086c08a">EXTI_SWIER_SWIER3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab051808f7a1ed9aaf43a3df90fc6a575">EXTI_SWIER_SWIER4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5b4ace22acacac13ce106b2063a3977">EXTI_SWIER_SWIER5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8ad0142288597993852e4cf350f61ed">EXTI_SWIER_SWIER6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabdf8eab3e32cc03ca71f519a9111e28f">EXTI_SWIER_SWIER7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e83a373926804449d500b115e9090ce">EXTI_SWIER_SWIER8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab102aa929ffe463ffe9f2db651704a61">EXTI_SWIER_SWIER9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9d8691936b6cd80ff8e18c0bfe271d7">EXTI_SWIER_SWIER10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ab9fea9935608ec8ee7fb1e1ae049e7">EXTI_SWIER_SWIER11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d67869db50c848f57633ebf00566539">EXTI_SWIER_SWIER12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga930a1d03fe3c32bd65a336ccee418826">EXTI_SWIER_SWIER13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5d645db667cd63d1a9b91963c543a4b">EXTI_SWIER_SWIER14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b9e64d5a1779371fa4678713ab18e08">EXTI_SWIER_SWIER15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55b528743b11f4ab93ae97ee2e639b5b">EXTI_SWIER_SWIER16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0da944251419887af3a87c86080fb455">EXTI_SWIER_SWIER17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab07aefbb7a8a18c9338b49d3b10ff068">EXTI_SWIER_SWIER18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab7c48ac5522385cdb1d7882985f909b">EXTI_SWIER_SWIER19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6da1c8a465606de1f90a74d369fbf25a">EXTI_PR_PR0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b9b5f97edeccf442998a65b19e77f25">EXTI_PR_PR1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga085d2105381752a0aadc9be5a93ea665">EXTI_PR_PR2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga064dab3e0d5689b92125713100555ce0">EXTI_PR_PR3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14f73b3693b3353a006d360cb8fd2ddc">EXTI_PR_PR4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga319e167fa6e112061997d9a8d79f02f8">EXTI_PR_PR5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6f47cd1f602692258985784ed5e8e76">EXTI_PR_PR6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa17ea7e3fb89e98fd6a232f453fcff9e">EXTI_PR_PR7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa82e0dcb4961a32a9b7ebdf30493156d">EXTI_PR_PR8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2fcc64f03d79af531febc077f45c48eb">EXTI_PR_PR9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ef8e9c691b95763007ed228e98fa108">EXTI_PR_PR10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga144f1a41abb7b87a1619c15ba5fb548b">EXTI_PR_PR11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1a68025056b8c84bb13635af5e2a07c">EXTI_PR_PR12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3471c79d5b19813785387504a1a5f0c4">EXTI_PR_PR13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae5396ec2dbbee9d7585224fa12273598">EXTI_PR_PR14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga149f9d9d6c1aab867734b59db1117c41">EXTI_PR_PR15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa47e5b07d5a407198e09f05262f18bba">EXTI_PR_PR16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbc7d82eb61e2adf0a955ef0cc97690f">EXTI_PR_PR17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga541810a93fbf4cdd9b39f2717f37240d">EXTI_PR_PR18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41e43af631a30492e09e5fd5c50f47f5">EXTI_PR_PR19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_ACR_LATENCY</emphasis>&#160;&#160;&#160;((uint32_t)0x00000007)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_ACR_LATENCY_0WS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_ACR_LATENCY_1WS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_ACR_LATENCY_2WS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_ACR_LATENCY_3WS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000003)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_ACR_LATENCY_4WS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_ACR_LATENCY_5WS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000005)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_ACR_LATENCY_6WS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000006)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_ACR_LATENCY_7WS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000007)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_ACR_PRFTEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_ACR_ICEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_ACR_DCEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_ACR_ICRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_ACR_DCRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_ACR_BYTE0_ADDRESS</emphasis>&#160;&#160;&#160;((uint32_t)0x40023C00)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_ACR_BYTE2_ADDRESS</emphasis>&#160;&#160;&#160;((uint32_t)0x40023C03)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_SR_EOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_SR_SOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_SR_WRPERR</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_SR_PGAERR</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_SR_PGPERR</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_SR_PGSERR</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_SR_BSY</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_CR_PG</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_CR_SER</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_CR_MER</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_CR_SNB_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_CR_SNB_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_CR_SNB_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_CR_SNB_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_CR_PSIZE_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_CR_PSIZE_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_CR_STRT</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_CR_EOPIE</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_CR_LOCK</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OPTCR_OPTLOCK</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OPTCR_OPTSTRT</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OPTCR_BOR_LEV_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OPTCR_BOR_LEV_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OPTCR_BOR_LEV</emphasis>&#160;&#160;&#160;((uint32_t)0x0000000C)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OPTCR_WDG_SW</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OPTCR_nRST_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OPTCR_nRST_STDBY</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OPTCR_RDP_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OPTCR_RDP_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OPTCR_RDP_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OPTCR_RDP_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OPTCR_RDP_4</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OPTCR_RDP_5</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OPTCR_RDP_6</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OPTCR_RDP_7</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OPTCR_nWRP_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OPTCR_nWRP_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OPTCR_nWRP_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OPTCR_nWRP_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OPTCR_nWRP_4</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OPTCR_nWRP_5</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OPTCR_nWRP_6</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OPTCR_nWRP_7</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OPTCR_nWRP_8</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OPTCR_nWRP_9</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OPTCR_nWRP_10</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OPTCR_nWRP_11</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad154cab86ce34cebfe1f76e5c2f78e61">FSMC_BCR1_MBKEN</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga28dd9f93d8687cdc08745df9fcc38e89">FSMC_BCR1_MUXEN</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9bab7a47703902d187502ac765ebb05d">FSMC_BCR1_MTYP</link>&#160;&#160;&#160;((uint32_t)0x0000000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga29b921567bd5a422c51f9a0f426ac3f6">FSMC_BCR1_MTYP_0</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3fe2fd14b3c0d88aecfb9cf5b44995a0">FSMC_BCR1_MTYP_1</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa12297787a0580fedbd5244f0caa0a76">FSMC_BCR1_MWID</link>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a6fe3b4b28a31c4bbf26a838695fd0c">FSMC_BCR1_MWID_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65592a6a20efa6aed5b59fe1eba508d8">FSMC_BCR1_MWID_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14aaca2a8bccab73c7726cf73ee9be16">FSMC_BCR1_FACCEN</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga94857a0177ae12f1172da65d8708ae97">FSMC_BCR1_BURSTEN</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga57dbc565fbc7d8ec20fda7ef0da30df4">FSMC_BCR1_WAITPOL</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad215e95feee8339393bd93a2bcea11f1">FSMC_BCR1_WRAPMOD</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga141a337e3f1479e79d62b567ba685bcf">FSMC_BCR1_WAITCFG</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7349a91da7ba38277a068f4e8eea314">FSMC_BCR1_WREN</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe4611a02a4fa635b66d5b5e52328fc5">FSMC_BCR1_WAITEN</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7936ff74a1cfba880a9b5bc943dc8661">FSMC_BCR1_EXTMOD</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5673d96c0fb27c7faed335e05ad41c1">FSMC_BCR1_ASYNCWAIT</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga015672f5aa2132a55e316f5b7a577174">FSMC_BCR1_CBURSTRW</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9c99df3c6cebc68f6695ad7bc13f717">FSMC_BCR2_MBKEN</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9f65c4348ab55c12695730bde8be8986">FSMC_BCR2_MUXEN</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabdf82247710aaeff72fb37113bff3daf">FSMC_BCR2_MTYP</link>&#160;&#160;&#160;((uint32_t)0x0000000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac595e1e3045aad0b379367f47bf10a84">FSMC_BCR2_MTYP_0</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b9e5b00171ea739ba67a627a2484f47">FSMC_BCR2_MTYP_1</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4099746e30f71a98ea71d1048a5d028a">FSMC_BCR2_MWID</link>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8501d3ce728f6a074061294a9e5a54cf">FSMC_BCR2_MWID_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74276c5828d545cf4b2db2d568c60627">FSMC_BCR2_MWID_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a4e1ad30533ab54b45987cab30d51a0">FSMC_BCR2_FACCEN</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d8202b9b40d3912a6294fe2a0e28ebf">FSMC_BCR2_BURSTEN</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0f59e7aa2664f9c767ce22bec369698">FSMC_BCR2_WAITPOL</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e93e4e902a636d4d75a1fd7e884afea">FSMC_BCR2_WRAPMOD</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5141640b4dcb78a524740b681819f9f1">FSMC_BCR2_WAITCFG</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad446f2fcb7909b80a8c1731141be5186">FSMC_BCR2_WREN</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad015d2aa1c58b48681f35a4f92eaf7f7">FSMC_BCR2_WAITEN</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76d3e5d899ba2399d3318da577d58ac6">FSMC_BCR2_EXTMOD</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad45d1b552ba61ccbb1dc4ebfc556285a">FSMC_BCR2_ASYNCWAIT</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae64b1874f1ab83a1d0224cb66e504dff">FSMC_BCR2_CBURSTRW</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d7810ad338086a1ec9b15f339ed6f4d">FSMC_BCR3_MBKEN</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadaae648c8591e7650cba828910638d3d">FSMC_BCR3_MUXEN</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga319fb6069b651eb947b4d0ba3c9f6196">FSMC_BCR3_MTYP</link>&#160;&#160;&#160;((uint32_t)0x0000000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf33b80510e653dd32de2ae1ec1a1dfb5">FSMC_BCR3_MTYP_0</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a038553e3a30df4b6e331cad504069b">FSMC_BCR3_MTYP_1</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51097cfe8d4263a30d292e7e9dc73cd2">FSMC_BCR3_MWID</link>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga373b764c1a4104300eb587aa4510c1f1">FSMC_BCR3_MWID_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43c7292c185269cc11d986f3ae0ceb24">FSMC_BCR3_MWID_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga380c39b95426ac9a18c70e3f56016c81">FSMC_BCR3_FACCEN</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9badf60f5caa010e041d66d40af596a">FSMC_BCR3_BURSTEN</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabbca3d0aa315f3e9bc6bacf244bdb747">FSMC_BCR3_WAITPOL</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44fc6e205695d39b63c0f5b18c3cd214">FSMC_BCR3_WRAPMOD</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab845515c37adae28d0e1452596cca7ea">FSMC_BCR3_WAITCFG</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22c9b0145aa62cafd915a4c7da1931b5">FSMC_BCR3_WREN</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9665b36b791862c464f07ad49dea315c">FSMC_BCR3_WAITEN</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ab23550b17dca7ede57f8b5ef05f2e7">FSMC_BCR3_EXTMOD</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e16fb6b68a8adb7722871ccdd2d9a44">FSMC_BCR3_ASYNCWAIT</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga70c6da37696af84767f82efd0df3a7da">FSMC_BCR3_CBURSTRW</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a1ea2c2967cda7ef1597c4fb1a9dd9a">FSMC_BCR4_MBKEN</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga92d644d34b59762d0b48f7784d3aed4b">FSMC_BCR4_MUXEN</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1f9bf2c236b772e76174aff4388a1b6f">FSMC_BCR4_MTYP</link>&#160;&#160;&#160;((uint32_t)0x0000000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66d358ec27a34fe13131d852b950643e">FSMC_BCR4_MTYP_0</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac5abffefdc124215182346aba701183">FSMC_BCR4_MTYP_1</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c4ce32ca454c42344cfe73f71abd274">FSMC_BCR4_MWID</link>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c8f397cfb1f07421abeaf3060f7a329">FSMC_BCR4_MWID_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5cd3a31190eb0cea8a72b55d8369970">FSMC_BCR4_MWID_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabf769d7958a8c610ccca912600e61f30">FSMC_BCR4_FACCEN</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c6ffdcee5dc3de1402bd8b644d6ecf4">FSMC_BCR4_BURSTEN</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga485976f8857949064d060374031cad3d">FSMC_BCR4_WAITPOL</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa35333cfffc35c7948ee0aa0e5672c3c">FSMC_BCR4_WRAPMOD</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11c35ab0ee9ee23a5352218b4b84a258">FSMC_BCR4_WAITCFG</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf2eef4eb8e6bb99cace5145b6ad09ee">FSMC_BCR4_WREN</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga458727d27c2bc7cede05f6537bfc1bd8">FSMC_BCR4_WAITEN</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6794966a05855913923294f5c2ab69ed">FSMC_BCR4_EXTMOD</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga158eeaca2258bc25beae918d01e01dd8">FSMC_BCR4_ASYNCWAIT</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19293300b8230e38afa1c16c526b3f29">FSMC_BCR4_CBURSTRW</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab457e5d3a33d80db3ad070b1cf57669a">FSMC_BTR1_ADDSET</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae29ca17c63df62cc12c06e6cfa3429e3">FSMC_BTR1_ADDSET_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaefb98ce348ba665f122e44ddc0390b45">FSMC_BTR1_ADDSET_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5e5c5b00c91aca1cc266622d3f30bf0">FSMC_BTR1_ADDSET_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f0105afe671cd62730cf879072c80f3">FSMC_BTR1_ADDSET_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadc4a3860c48a62ff0290622e1937072d">FSMC_BTR1_ADDHLD</link>&#160;&#160;&#160;((uint32_t)0x000000F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga222a16d5a1a8deebaf39a96d94d3c3f0">FSMC_BTR1_ADDHLD_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ad1f9164644c4ff4c6ae5a655478abc">FSMC_BTR1_ADDHLD_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f9d68df0fd84b77342a565e9faad929">FSMC_BTR1_ADDHLD_2</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e88e45163e76f529b5a94937526f45c">FSMC_BTR1_ADDHLD_3</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae39175370a991b500962fd084230e389">FSMC_BTR1_DATAST</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4488a428f33d96263a00a30af42b849b">FSMC_BTR1_DATAST_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad53bd6a1decfafdb420a37453b3b5545">FSMC_BTR1_DATAST_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacce8f6cf5a9ba24943b3e762bde00aee">FSMC_BTR1_DATAST_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99638cc2cbe0dead029c201e5f30c3a8">FSMC_BTR1_DATAST_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ec9346bbaf845f1dffe33c4a625c0ac">FSMC_BTR1_BUSTURN</link>&#160;&#160;&#160;((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c1578a85c4f2cef9e034c7b5da6d454">FSMC_BTR1_BUSTURN_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf873cbfe4827496215eb08bb33ae4784">FSMC_BTR1_BUSTURN_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad768d3ff0a5159e552663c9489b977f6">FSMC_BTR1_BUSTURN_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3ecfd25fb64efb3745ee96b2877a017">FSMC_BTR1_BUSTURN_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac7c4dbd43df84559e30a9c332b265ad5">FSMC_BTR1_CLKDIV</link>&#160;&#160;&#160;((uint32_t)0x00F00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe9c9e09de00afad666ace28c608032f">FSMC_BTR1_CLKDIV_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafffebd7a0cf6e6d80b65804c2c50ce62">FSMC_BTR1_CLKDIV_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43afa754305cc1a7ff3075cdd4309990">FSMC_BTR1_CLKDIV_2</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68a146aec5d723a84945ae6da6c0692f">FSMC_BTR1_CLKDIV_3</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4ef6dcccdb11a1b094966be0c019124b">FSMC_BTR1_DATLAT</link>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae2d832593697ba108d99a97e4fdfd159">FSMC_BTR1_DATLAT_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a7e4efc546c1c9d16c750a4542e1c55">FSMC_BTR1_DATLAT_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22e7d41e0f94ab896c6eea199eb0aef1">FSMC_BTR1_DATLAT_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b42f22fc488e0ed0d06832118773123">FSMC_BTR1_DATLAT_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga027548b6b5971a2c56558932c956fa4c">FSMC_BTR1_ACCMOD</link>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf77aa4936dc4f35d1b426d147c643c80">FSMC_BTR1_ACCMOD_0</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b336cf3ae23cfda19895927b63af558">FSMC_BTR1_ACCMOD_1</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23697810b99730ddf52834a5066c1ba5">FSMC_BTR2_ADDSET</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga827398dc098f2d08bb77a04b2e7d6ba3">FSMC_BTR2_ADDSET_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b40f47f2db0db78de6fe2df58b5d591">FSMC_BTR2_ADDSET_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga558185a28aeedbb098890348a041a74d">FSMC_BTR2_ADDSET_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbd4d42459a990825b61962d9118cd7b">FSMC_BTR2_ADDSET_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac37c974d0260ba1dbd1acaf6fceb425c">FSMC_BTR2_ADDHLD</link>&#160;&#160;&#160;((uint32_t)0x000000F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabbf56fc3a549d1e68d56e1587123bd27">FSMC_BTR2_ADDHLD_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b7d19f02444ce8b3286d44258c6caef">FSMC_BTR2_ADDHLD_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e9433e15e301d5d3f0dd6b73c9db2f7">FSMC_BTR2_ADDHLD_2</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc538e46145ed4947194f3ad63e211b7">FSMC_BTR2_ADDHLD_3</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe1d3fe096ea53ea073b78bd6ddbff58">FSMC_BTR2_DATAST</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa066dab45a22ebd3a7102b92dcd251bd">FSMC_BTR2_DATAST_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68c15ca5fdd13efb5499f0e86bd5bc88">FSMC_BTR2_DATAST_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga36cfe553d431ca6976f0d36c73045836">FSMC_BTR2_DATAST_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga874499b29d2b72a75265f16a2d8ed834">FSMC_BTR2_DATAST_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ae7c94522af51d2f96a0fa715dfa9b0">FSMC_BTR2_BUSTURN</link>&#160;&#160;&#160;((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2617a99e5eab8b31ff168557f93852a3">FSMC_BTR2_BUSTURN_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83871fa5cde9d72ec840d29d43aa2e57">FSMC_BTR2_BUSTURN_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacada2902f8612df1e5ac6e224bcf8d3c">FSMC_BTR2_BUSTURN_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66ad543195f36fdb3efdf7550381f982">FSMC_BTR2_BUSTURN_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga37fdb25c494cf314cb680f84c5e0a503">FSMC_BTR2_CLKDIV</link>&#160;&#160;&#160;((uint32_t)0x00F00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ac8729c8ac330f6ade93a6a15a4ba70">FSMC_BTR2_CLKDIV_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31920e8bf2d83ad3c2849f8e942bb6e4">FSMC_BTR2_CLKDIV_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5ba3172687049c687e3a38ec08d6c5a">FSMC_BTR2_CLKDIV_2</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga453c2a90dc3340596c9d34672cede6a0">FSMC_BTR2_CLKDIV_3</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae3247db1653b31df0c34ab7898400bb5">FSMC_BTR2_DATLAT</link>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0510047c932d2833f6cbe0a4a5d7b9b5">FSMC_BTR2_DATLAT_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e1852b706b3c719c0eab8ef863b39e0">FSMC_BTR2_DATLAT_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ace24f50d1c51c978af55d47c13c0e9">FSMC_BTR2_DATLAT_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99389b63c4dee3c54aa1de36a4119add">FSMC_BTR2_DATLAT_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga07b93600977cde6e31a9464f87606043">FSMC_BTR2_ACCMOD</link>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9383d89d5e557a166f6b8290892b89b3">FSMC_BTR2_ACCMOD_0</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad200e1dc2d1835e3dc0fa8f0483eb2c0">FSMC_BTR2_ACCMOD_1</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3e55daf436a25fadae7384611aa0f89">FSMC_BTR3_ADDSET</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab6a21211dd7a3445e944af0fe1a4b600">FSMC_BTR3_ADDSET_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51c23d36fa8e7e38048d94830bf0f74f">FSMC_BTR3_ADDSET_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93be4171cb7d0b66d8d4d12e61b07b88">FSMC_BTR3_ADDSET_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab01cf0b1c88857669d10fee8d7ba4d85">FSMC_BTR3_ADDSET_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7833ee760b2400e6fb483b1d83cbdff3">FSMC_BTR3_ADDHLD</link>&#160;&#160;&#160;((uint32_t)0x000000F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad417ccae1c4018d0ff5c76c942aeb2ca">FSMC_BTR3_ADDHLD_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60d0ae6af13ef088367cef06c7f207d3">FSMC_BTR3_ADDHLD_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac029aaed48e2a3e2eedf767fe0ce0b92">FSMC_BTR3_ADDHLD_2</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b6aab5907bc42e140ca5a4d60fcd64c">FSMC_BTR3_ADDHLD_3</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e9ac671a510ee06e86c41d7876ffe10">FSMC_BTR3_DATAST</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65fe87d29c1a4ee0b08014ed8e0423e1">FSMC_BTR3_DATAST_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad33e3df5c80255cb5e11ba427e9c224f">FSMC_BTR3_DATAST_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a31f070e41c6785ebc606d4f25d103a">FSMC_BTR3_DATAST_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad220fbd264261a37eac09d4f6c0b79a2">FSMC_BTR3_DATAST_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8a3ad9f940c6942682d8d97b1eb0ca4">FSMC_BTR3_BUSTURN</link>&#160;&#160;&#160;((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga739f2db66e52626aa9a5ee02c11d7a34">FSMC_BTR3_BUSTURN_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e4c4102ea6e6cf2082e78168edfc18e">FSMC_BTR3_BUSTURN_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5eab2601ae3cd040bf44feb3e70c459">FSMC_BTR3_BUSTURN_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf61e23804e0fa3ca45f851ca98de371">FSMC_BTR3_BUSTURN_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47a8d8e279c50995143ecf4124580703">FSMC_BTR3_CLKDIV</link>&#160;&#160;&#160;((uint32_t)0x00F00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd9c93b0ee64856981394a63d6a3a964">FSMC_BTR3_CLKDIV_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga98fa7611b4ae197ab25cdf1cae9f8ee1">FSMC_BTR3_CLKDIV_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf806c044b2a3d1417acc79907dcaef4b">FSMC_BTR3_CLKDIV_2</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa9bf0683d046f9bcfb0d55a065ae69ab">FSMC_BTR3_CLKDIV_3</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa88a80458ddd56b0dfa7cf3599b986dd">FSMC_BTR3_DATLAT</link>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga655083fdb0e563b9a4d6ea589194ba02">FSMC_BTR3_DATLAT_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga486280713c8f07d7033bce4e74825130">FSMC_BTR3_DATLAT_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8314e30c84dccd983de04fdeeb57c360">FSMC_BTR3_DATLAT_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac7e7da5269a2dac164c9d1d01da2bc28">FSMC_BTR3_DATLAT_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56c8f213e437ceed2140f2c16a0416cd">FSMC_BTR3_ACCMOD</link>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d50e71940995d42c5f9fadcb7cd61f2">FSMC_BTR3_ACCMOD_0</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8bbfd5e08b73d1c5de53ee0ff0ddb9a">FSMC_BTR3_ACCMOD_1</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab44cc2146b4cf6bc8f43292512fd8cf8">FSMC_BTR4_ADDSET</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0ee1ab3716b0ab1a4e7b51234af7c63">FSMC_BTR4_ADDSET_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd427c001c5b17a3e083c81f6b228a50">FSMC_BTR4_ADDSET_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae722fdaa69bfb7622aa80c82e3772949">FSMC_BTR4_ADDSET_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f8ab4a1c7fe6e7dc2b093add88c274e">FSMC_BTR4_ADDSET_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e52ae9a5d59507bdf9f4f9da19444ed">FSMC_BTR4_ADDHLD</link>&#160;&#160;&#160;((uint32_t)0x000000F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf6200f13c3eed1e9646750897a987a2">FSMC_BTR4_ADDHLD_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0803bc2ad60138e0eef53a53ca5bf537">FSMC_BTR4_ADDHLD_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga893711250b9d3ea2e5e48ca53d1e0147">FSMC_BTR4_ADDHLD_2</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75c73d4bb0ddcac383ca610a604d95b3">FSMC_BTR4_ADDHLD_3</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c28625ee031527a29f7cb7db1bb97cf">FSMC_BTR4_DATAST</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabdb0212604c6c58c9524adc7931e2897">FSMC_BTR4_DATAST_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2353d753ca5532703b4f822b7d2a7382">FSMC_BTR4_DATAST_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8d82a6f3fcf69d6b96968118db7b8216">FSMC_BTR4_DATAST_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e0860f92bb204c4b5902d3e34b8b30a">FSMC_BTR4_DATAST_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga207a9eedfc1b244c393be3c34ea60a15">FSMC_BTR4_BUSTURN</link>&#160;&#160;&#160;((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4dec1fa50fca6639be7179d445aacfe4">FSMC_BTR4_BUSTURN_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab1db211382068251dc5cfe44a175e639">FSMC_BTR4_BUSTURN_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5391a8c2a1e8cd6abb81fa5b2836464">FSMC_BTR4_BUSTURN_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbfd74790a1e25339151de440e3a93e5">FSMC_BTR4_BUSTURN_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ac39964e3792653e454538407b11504">FSMC_BTR4_CLKDIV</link>&#160;&#160;&#160;((uint32_t)0x00F00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaacee394c98ac568fe1d6df61c887ed53">FSMC_BTR4_CLKDIV_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c7cd1d1a4954d494bd107400925f86f">FSMC_BTR4_CLKDIV_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93b0ab3235ffacca24e6b285460c5dd3">FSMC_BTR4_CLKDIV_2</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga931463443390c5a706303e87a538d1ce">FSMC_BTR4_CLKDIV_3</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa53cb7c299e794915d3aba803374adca">FSMC_BTR4_DATLAT</link>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad2315f17d1cd7dd9da1b0ee2f7e4ea29">FSMC_BTR4_DATLAT_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga808a7d758e6ca75c573d08ee92228745">FSMC_BTR4_DATLAT_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac376a62779292d64bfac24d572b743e9">FSMC_BTR4_DATLAT_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadfc558894dcb263451dbac13f48fffe1">FSMC_BTR4_DATLAT_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabbf731d99007936586f9e15f17c3c771">FSMC_BTR4_ACCMOD</link>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e69759ab89b16573bafd2f6ded95bfb">FSMC_BTR4_ACCMOD_0</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e486b11f6af0f566f8843a5c95c6a6c">FSMC_BTR4_ACCMOD_1</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4aa5ee153cb4bf79f0d4ae2c47f365c4">FSMC_BWTR1_ADDSET</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaacb80aeedb6d0d9cb09e7b4d3ff8b541">FSMC_BWTR1_ADDSET_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20dbbdff1e2f1d57727dabbc4b03c840">FSMC_BWTR1_ADDSET_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga411f0d164c26dda8132ff22856757470">FSMC_BWTR1_ADDSET_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e2bc67999e8d2b63771fa223ffa8e4d">FSMC_BWTR1_ADDSET_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa3d8ff62f87ab6aeb5170dd67de15cf">FSMC_BWTR1_ADDHLD</link>&#160;&#160;&#160;((uint32_t)0x000000F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e24880c23375636d7504d42077a400a">FSMC_BWTR1_ADDHLD_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb90dec93198b1d3077feb5fe508f004">FSMC_BWTR1_ADDHLD_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26ef7d6cd5ec547a349462e4f31963b6">FSMC_BWTR1_ADDHLD_2</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4a961ecd844e14a90d1b2f6c5d59196">FSMC_BWTR1_ADDHLD_3</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee2641a6f415d03df324667662bd3dcf">FSMC_BWTR1_DATAST</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga162800452847dd98d27a4078370518b2">FSMC_BWTR1_DATAST_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga16476bfbbcb9726c1fbc593d3568a514">FSMC_BWTR1_DATAST_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga623de376d9f5189d73068d0865a5049e">FSMC_BWTR1_DATAST_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade0627f53e3df25fdaa973db6159bd70">FSMC_BWTR1_DATAST_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacab3c524b3e47327b24fa560feb93487">FSMC_BWTR1_CLKDIV</link>&#160;&#160;&#160;((uint32_t)0x00F00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa16b4376e693343cf65ab05808398b7f">FSMC_BWTR1_CLKDIV_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga632860254f0019e87c2e73c872d8d0c3">FSMC_BWTR1_CLKDIV_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9debedb9d28dc78574eafc829cde91fe">FSMC_BWTR1_CLKDIV_2</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67c483e37ed994b71337a0e0777c1290">FSMC_BWTR1_CLKDIV_3</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5f05e337758cdb98cfc833e43bd6d674">FSMC_BWTR1_DATLAT</link>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd6a7a7678ef3afbbed587cf318d1540">FSMC_BWTR1_DATLAT_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga515ba99da829728fa7128161786c933d">FSMC_BWTR1_DATLAT_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13d22659082e66df3f0497057cf7dda5">FSMC_BWTR1_DATLAT_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3af303f1131ff3de0894ec908de252c4">FSMC_BWTR1_DATLAT_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa676b8e4f48602c27ea8edab61ce5db0">FSMC_BWTR1_ACCMOD</link>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae87cae14e6bb4403b420fc9e4084d6e2">FSMC_BWTR1_ACCMOD_0</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac0cddde5db2e0bb09f1c8938afd6ac98">FSMC_BWTR1_ACCMOD_1</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b6553bd9ad305aa42341e08b1736260">FSMC_BWTR2_ADDSET</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga593fe1987e8c6052cdb992e629f1d059">FSMC_BWTR2_ADDSET_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6dc23a2314a44b6ad9f293716f0c8a11">FSMC_BWTR2_ADDSET_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e9c799b36f45cad86a3f98d262baa6d">FSMC_BWTR2_ADDSET_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95abc246eb528275d894346c0665e930">FSMC_BWTR2_ADDSET_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae879db1879650f99b1c75635884bda17">FSMC_BWTR2_ADDHLD</link>&#160;&#160;&#160;((uint32_t)0x000000F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5826c5d5c544cd59210c071358fb8e9">FSMC_BWTR2_ADDHLD_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga258acf47f7706a1cd0b0a914e63cbe17">FSMC_BWTR2_ADDHLD_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39f1a9ccc80d1218935936539a000b84">FSMC_BWTR2_ADDHLD_2</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81de376a21fc25a7e1c31db341dfcd3f">FSMC_BWTR2_ADDHLD_3</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab280652524006fbb3820597112136f14">FSMC_BWTR2_DATAST</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78a0f0466162848135313296ebf44890">FSMC_BWTR2_DATAST_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51e43e17e99141c9009c779cc359323a">FSMC_BWTR2_DATAST_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1f8791c2a33f740f905d45e3754e3353">FSMC_BWTR2_DATAST_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a2a5797dd14b5b89581c5fb08872fae">FSMC_BWTR2_DATAST_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf62bb3c772353b551de22915814115b6">FSMC_BWTR2_CLKDIV</link>&#160;&#160;&#160;((uint32_t)0x00F00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d5aaffe4b4c549b247c31dead5585c6">FSMC_BWTR2_CLKDIV_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6caca8a04c9768a84bcd958656ea8209">FSMC_BWTR2_CLKDIV_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae608705cf36abaf22e96e9c4c63d4363">FSMC_BWTR2_CLKDIV_2</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3cb607738f2c3aa4dae4990d0754f73">FSMC_BWTR2_CLKDIV_3</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f04b7ebcecadd4b515cac94159ea8d3">FSMC_BWTR2_DATLAT</link>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac5b453a7316f378f6bf222d5de5b515">FSMC_BWTR2_DATLAT_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f5e6363ecbd1c23b1f49a9cfb3301d2">FSMC_BWTR2_DATLAT_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf028fc0c3148bf9075c09ad311afee65">FSMC_BWTR2_DATLAT_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9984c8161469dd0922de2d8c4cd9dbe5">FSMC_BWTR2_DATLAT_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga320be3e2e266dc25bd02e10787b2ba0d">FSMC_BWTR2_ACCMOD</link>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaabe5419d99a7ad4d4eb761c82077d958">FSMC_BWTR2_ACCMOD_0</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab6cdd284ad94abfef0f24fcb813b4558">FSMC_BWTR2_ACCMOD_1</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga455ba53d0f18173b0694d71757a084ff">FSMC_BWTR3_ADDSET</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9dddd5ba924b56867c9cb39484ef498d">FSMC_BWTR3_ADDSET_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd242d768da1f9ab4304e91e5dabb5a9">FSMC_BWTR3_ADDSET_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef99967dc66814cf5d732365c40daebb">FSMC_BWTR3_ADDSET_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga471ebb2d47fb951340df6ba22b40a788">FSMC_BWTR3_ADDSET_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae3d031a0d71677932a68639ba88bd13e">FSMC_BWTR3_ADDHLD</link>&#160;&#160;&#160;((uint32_t)0x000000F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b3948c407a5a4be6a21cccad0a8d12d">FSMC_BWTR3_ADDHLD_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea21d05228f7771c6306726af5da5a4a">FSMC_BWTR3_ADDHLD_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa574b3a1efe581d195789dcc8bba01f8">FSMC_BWTR3_ADDHLD_2</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae8216cf865785468af58dbce0002a7c">FSMC_BWTR3_ADDHLD_3</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae93d9fee8a67491918526019b439a00f">FSMC_BWTR3_DATAST</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1ec40c6360faeb133cb224a6789bb51">FSMC_BWTR3_DATAST_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacaf23316e44d731620f0cbde29ae9a93">FSMC_BWTR3_DATAST_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31686e755ef0f98078d96c08891cf8f4">FSMC_BWTR3_DATAST_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a291f74abf021a7fe66ce8afd714c39">FSMC_BWTR3_DATAST_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a270daf60bba0a4a9de6607635b0264">FSMC_BWTR3_CLKDIV</link>&#160;&#160;&#160;((uint32_t)0x00F00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab0e2f5c1eb92f5dba7c2d76b6267805a">FSMC_BWTR3_CLKDIV_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad909c7569c4740c823bf4b31f93d4edb">FSMC_BWTR3_CLKDIV_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab17fdae6a3e63acc21280497e0761d15">FSMC_BWTR3_CLKDIV_2</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56fbdeda5582325eb5eea0061209adc9">FSMC_BWTR3_CLKDIV_3</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05b769f726e31038cfa6bf4897453088">FSMC_BWTR3_DATLAT</link>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga900f347cf4b9debe88252ff1d453098e">FSMC_BWTR3_DATLAT_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb44640d0ccf25b8c8ec4b24b3600d26">FSMC_BWTR3_DATLAT_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a6405794f28617802ba7bd3586a5f50">FSMC_BWTR3_DATLAT_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga974cf9ed84e54c78ee995b02cc605706">FSMC_BWTR3_DATLAT_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa32a792c0c93d854a90bfbc36fa1329b">FSMC_BWTR3_ACCMOD</link>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga64d4e414ea73b47e07364e1a121af6a4">FSMC_BWTR3_ACCMOD_0</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada733b2bda718299345fd0191b25b49f">FSMC_BWTR3_ACCMOD_1</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa8c3c14faf87768beced4e297edc7bfd">FSMC_BWTR4_ADDSET</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65ba73495f6192e409cc00f3e26e27e0">FSMC_BWTR4_ADDSET_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3cc9fa3c1ceae0724f5005bb1e101775">FSMC_BWTR4_ADDSET_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad2007941f4869504bfef23edbcc18bfa">FSMC_BWTR4_ADDSET_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabcde23639f64241d95b02f5b950ef3cc">FSMC_BWTR4_ADDSET_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaafe1198e70d843c883260d354b7ce7b5">FSMC_BWTR4_ADDHLD</link>&#160;&#160;&#160;((uint32_t)0x000000F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac62786f538820baa3f0f8edb17ef1b74">FSMC_BWTR4_ADDHLD_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa69aa2d9cafe8f952721c88083c8a94e">FSMC_BWTR4_ADDHLD_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c6d991498c385991b461832fb093399">FSMC_BWTR4_ADDHLD_2</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac744bdeb5b9ae048b1fa1a07ce9ce9d1">FSMC_BWTR4_ADDHLD_3</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6656c89aac87fc226c0e80f8f753abeb">FSMC_BWTR4_DATAST</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5636aaec144530e1c46e819b62c95f09">FSMC_BWTR4_DATAST_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19eb9fccff444a00caf75b9d20a143ed">FSMC_BWTR4_DATAST_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa40f9fa60ddb69fdcdcdface743f2c26">FSMC_BWTR4_DATAST_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa173c5ff9a7d316cd67897f8e36dbf5">FSMC_BWTR4_DATAST_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace3c57c780586c96ef5756d642c3bd01">FSMC_BWTR4_CLKDIV</link>&#160;&#160;&#160;((uint32_t)0x00F00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8eae837a65cdce995c6fc43afd196e76">FSMC_BWTR4_CLKDIV_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga265d50716e1b6ae2395f0da696b4d12a">FSMC_BWTR4_CLKDIV_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga095f121a1739bcc61e40f2fbb5e8b6a0">FSMC_BWTR4_CLKDIV_2</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11d5deb7f2aed21baeb4df3015440bc2">FSMC_BWTR4_CLKDIV_3</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa6f7e16866ecede5f4258c05d95f571b">FSMC_BWTR4_DATLAT</link>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9841723700d2b9611be2e7a7b0f19c33">FSMC_BWTR4_DATLAT_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad628c523ceee80e41c02dd4502baee2c">FSMC_BWTR4_DATLAT_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafee2951c0bea4329727767db1bb96a4f">FSMC_BWTR4_DATLAT_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1020e605f8a52d9fd857d3b91d23bf7a">FSMC_BWTR4_DATLAT_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d13f46a945d5daf6ec339781d3926a9">FSMC_BWTR4_ACCMOD</link>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e30f51c68b4ac4f9efee2cd5a45943c">FSMC_BWTR4_ACCMOD_0</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf7ba26fb09f035addbe1e4c3b0d093c9">FSMC_BWTR4_ACCMOD_1</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26f3ae80c9bbede6929c20004804476d">FSMC_PCR2_PWAITEN</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a2bfd8de14f8c726439ba8f494b38a1">FSMC_PCR2_PBKEN</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga175ab8f61bbc0bb5692fb62691db1ce3">FSMC_PCR2_PTYP</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga656155275dc1c2f690687d07717e017a">FSMC_PCR2_PWID</link>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae36f67be67a473c318fa937246c6de17">FSMC_PCR2_PWID_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6180d3899a37f7e518b1e4b8bf935baa">FSMC_PCR2_PWID_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa528d578aec8bc0f77a2550d4e48438">FSMC_PCR2_ECCEN</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa4f2c6c5ed8cd459a0822c35ea9e6800">FSMC_PCR2_TCLR</link>&#160;&#160;&#160;((uint32_t)0x00001E00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1edc7eec1b5a76a851175e5a7caa6c5c">FSMC_PCR2_TCLR_0</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf8baae9949bd0f294a698721da24808f">FSMC_PCR2_TCLR_1</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga01ba36d067efffcfe5ecea3af1411675">FSMC_PCR2_TCLR_2</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4999b81ed8783cca5f3b25500183ff9a">FSMC_PCR2_TCLR_3</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa6513b62e23afdbadc4b25697378a0f2">FSMC_PCR2_TAR</link>&#160;&#160;&#160;((uint32_t)0x0001E000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd7e456c24f5978e8cb1078c633f0d23">FSMC_PCR2_TAR_0</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f0b2191750ab21af10f009e1a97ca13">FSMC_PCR2_TAR_1</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3de27b9eb559156b7ed87407206b7a17">FSMC_PCR2_TAR_2</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c70f852bb8809e8ea4800a7dd616266">FSMC_PCR2_TAR_3</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2adbc7b4149193452b69bc55a968cd1">FSMC_PCR2_ECCPS</link>&#160;&#160;&#160;((uint32_t)0x000E0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0e06e76b0dd7cc1f6b765b4c3ecfacb">FSMC_PCR2_ECCPS_0</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b947299d05921085b531f12db860f41">FSMC_PCR2_ECCPS_1</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga199db72eae8707aba0b22ff18bd8bcd0">FSMC_PCR2_ECCPS_2</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae3f15324eb8692ddf3f294f358b1d8c">FSMC_PCR3_PWAITEN</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac1334587ebb2f313078aab2c2f76cf7">FSMC_PCR3_PBKEN</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade562589d0572ba223d2f6df265fe5b8">FSMC_PCR3_PTYP</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac6f9b4e4449f105aa9bd3630f0466b9f">FSMC_PCR3_PWID</link>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae07191f4d5e3c3ec38b271b30cd1ee07">FSMC_PCR3_PWID_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa8819a742324c0523f3dc6b8959bcdd5">FSMC_PCR3_PWID_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga723c4c8c3b97cd1ce18c3b5c888e5b4e">FSMC_PCR3_ECCEN</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga478e4371d8baf2a0b2675b3113edb071">FSMC_PCR3_TCLR</link>&#160;&#160;&#160;((uint32_t)0x00001E00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadedb0d10b5b53656dc152b9264faffbd">FSMC_PCR3_TCLR_0</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5536285f03b1732aed999d20c0e25aa">FSMC_PCR3_TCLR_1</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae7d40ba9c0f0da58948ee2cc546b634c">FSMC_PCR3_TCLR_2</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga63f96a640afa85d7521b05458f590a19">FSMC_PCR3_TCLR_3</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga199c4b0e690f0da0de46e372183da642">FSMC_PCR3_TAR</link>&#160;&#160;&#160;((uint32_t)0x0001E000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada0f17bcc683a5a6249348a63004e225">FSMC_PCR3_TAR_0</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad4afb373f6f1cb1bedd653d8ea1dca78">FSMC_PCR3_TAR_1</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga597698c6059f70f61310456e83353738">FSMC_PCR3_TAR_2</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4bd7aaf7ffcad9f4477ac4f2927a0912">FSMC_PCR3_TAR_3</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf8d92853ca6f97f72682c2f53f686998">FSMC_PCR3_ECCPS</link>&#160;&#160;&#160;((uint32_t)0x000E0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga506daa911151e1b9de3ed2b5030d1a5a">FSMC_PCR3_ECCPS_0</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6403c557bd93b5297fa7fbbf8dc49cc9">FSMC_PCR3_ECCPS_1</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf041e921fb9af07e9c709d79bbfaec89">FSMC_PCR3_ECCPS_2</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab07ce7c785eb296a615b2c50415de21b">FSMC_PCR4_PWAITEN</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f4a72bae5da27f8da23c13a54fe9622">FSMC_PCR4_PBKEN</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe2d6f4e9bdef35436d521ebbdca5e40">FSMC_PCR4_PTYP</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9486b2b7346570ecc5715f1d551c168a">FSMC_PCR4_PWID</link>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0995cb320e6293ea435df275ce67359f">FSMC_PCR4_PWID_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b6be32b3844a299a2c92089e81e27e9">FSMC_PCR4_PWID_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga646509f8bebb0d662c730ed4cabe741f">FSMC_PCR4_ECCEN</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c7164974019263cacbc7dda2fc14126">FSMC_PCR4_TCLR</link>&#160;&#160;&#160;((uint32_t)0x00001E00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0dd78ad0c755190a69b37ebac75a11dd">FSMC_PCR4_TCLR_0</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf0ea2e2287999d3c7d6583aab492514d">FSMC_PCR4_TCLR_1</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34dd56ee892fc187e105e4d820ce3b9a">FSMC_PCR4_TCLR_2</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0eb8dc60a469cfa96b3b3b7fad25ac92">FSMC_PCR4_TCLR_3</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0c583f305906f19b15ce3dc177fa21bd">FSMC_PCR4_TAR</link>&#160;&#160;&#160;((uint32_t)0x0001E000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62fe4ede4c658b788596e8ea6f325c9f">FSMC_PCR4_TAR_0</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a9958cbf815ac97c3500a46aaf573f5">FSMC_PCR4_TAR_1</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga669e16ecd48c92f65bd66f2da63fe53f">FSMC_PCR4_TAR_2</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad298ef64d36721696517ed0d4ac12d32">FSMC_PCR4_TAR_3</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2308baba97f307b8beb6239702471038">FSMC_PCR4_ECCPS</link>&#160;&#160;&#160;((uint32_t)0x000E0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76514698225c0734c1e9be46b6dbd298">FSMC_PCR4_ECCPS_0</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c43076003bbf01f95765125e19ab94d">FSMC_PCR4_ECCPS_1</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4ba96304e6618d4eb7672cdc3bd8f01">FSMC_PCR4_ECCPS_2</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19f1b90b2da89b68aa754d0a89d60de9">FSMC_SR2_IRS</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga664d6e1440c12e76dfa34f716af85ed1">FSMC_SR2_ILS</link>&#160;&#160;&#160;((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad6492ad6afe175283d07de38978936dc">FSMC_SR2_IFS</link>&#160;&#160;&#160;((uint8_t)0x04)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3216bd665a118239e6ef0b58ec5e8a8e">FSMC_SR2_IREN</link>&#160;&#160;&#160;((uint8_t)0x08)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e9df0edd35d0ad6a35ff3a3b045b47c">FSMC_SR2_ILEN</link>&#160;&#160;&#160;((uint8_t)0x10)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga755c088c58b27f79108675f56ea9d196">FSMC_SR2_IFEN</link>&#160;&#160;&#160;((uint8_t)0x20)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ae2e544a4a515303f49815cdbd5ebbb">FSMC_SR2_FEMPT</link>&#160;&#160;&#160;((uint8_t)0x40)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad929e4a8c1fdb49ee6f690121336afea">FSMC_SR3_IRS</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9803b4ab5b8cce213a80abc11c751d21">FSMC_SR3_ILS</link>&#160;&#160;&#160;((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafadff6b6f9e6430ada2f56bc9921dd7d">FSMC_SR3_IFS</link>&#160;&#160;&#160;((uint8_t)0x04)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12baad15533ecbc57db95ea4939bc782">FSMC_SR3_IREN</link>&#160;&#160;&#160;((uint8_t)0x08)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga86ac8f1f9f99c81a26fb54b597b57f12">FSMC_SR3_ILEN</link>&#160;&#160;&#160;((uint8_t)0x10)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7355e5368013759dbfabfec8b609ca8">FSMC_SR3_IFEN</link>&#160;&#160;&#160;((uint8_t)0x20)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga230562cf231dc79cd9354933b39ae7de">FSMC_SR3_FEMPT</link>&#160;&#160;&#160;((uint8_t)0x40)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga163f7143d51b516af0d46b142222957f">FSMC_SR4_IRS</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e19feccd1553911d08be673c4af72ad">FSMC_SR4_ILS</link>&#160;&#160;&#160;((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1e7d71b32a0b70d772fbdc85f7053fc">FSMC_SR4_IFS</link>&#160;&#160;&#160;((uint8_t)0x04)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f5f17d22e07bb6674cbd68740b9708a">FSMC_SR4_IREN</link>&#160;&#160;&#160;((uint8_t)0x08)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9b8d7c7b68723a4ef01843d547d95bc">FSMC_SR4_ILEN</link>&#160;&#160;&#160;((uint8_t)0x10)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf97394e42be634cb441204f6bfffb504">FSMC_SR4_IFEN</link>&#160;&#160;&#160;((uint8_t)0x20)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae7081cdf26e75bccfac1b6a29c04124">FSMC_SR4_FEMPT</link>&#160;&#160;&#160;((uint8_t)0x40)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga50a34195ddb7ab7aebc2acac39b27536">FSMC_PMEM2_MEMSET2</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga529858550113070878ce680da0a6bf7d">FSMC_PMEM2_MEMSET2_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga28517c1f5aeded21b3f0326247b0bbe1">FSMC_PMEM2_MEMSET2_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1f59339df091ad8a00d75c32b335b711">FSMC_PMEM2_MEMSET2_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7715c089272c9709e8f94590b46be609">FSMC_PMEM2_MEMSET2_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31a0e44106c1ec87375054be15b1cb84">FSMC_PMEM2_MEMSET2_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga221edf50060c5dad91de3c0b877fdbfc">FSMC_PMEM2_MEMSET2_5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5dc6beefe3ea22a84dbc44fd30843778">FSMC_PMEM2_MEMSET2_6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae14181cbd85100c2b3b104525c42ee6c">FSMC_PMEM2_MEMSET2_7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7affee760cfe5d04a58bda9cd7fc5f72">FSMC_PMEM2_MEMWAIT2</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ee1c7f3347678dff204e6ac8c6eaf4f">FSMC_PMEM2_MEMWAIT2_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56de464fa3f895e75f0ec2ff3f9e1e1e">FSMC_PMEM2_MEMWAIT2_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga922a823292054746923fb13b8f4c1b5c">FSMC_PMEM2_MEMWAIT2_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44f9c0141f457b0ef0ff42c1645d7337">FSMC_PMEM2_MEMWAIT2_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8d15645ffe422f3e35cc03efd93361cb">FSMC_PMEM2_MEMWAIT2_4</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga640d5866b22b11924b7e4c9bfc608624">FSMC_PMEM2_MEMWAIT2_5</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51d69f501306eae03db719cb52065b3c">FSMC_PMEM2_MEMWAIT2_6</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga127b0e01d15f1007cfa67247a99da26f">FSMC_PMEM2_MEMWAIT2_7</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad2c79ef9df8b619e93c15b506f4fd7d">FSMC_PMEM2_MEMHOLD2</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd16a720c69fcac1f6b798cf6f9bbb7e">FSMC_PMEM2_MEMHOLD2_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4630e2bdb842914d0f7b53d4ed610122">FSMC_PMEM2_MEMHOLD2_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf699fd414971d0c52159c21652f5e58">FSMC_PMEM2_MEMHOLD2_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3e1f50389b82f8737a12ef6d1683c4f">FSMC_PMEM2_MEMHOLD2_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00c7b1a8cbcbcbcc0495ebd7c877ca9e">FSMC_PMEM2_MEMHOLD2_4</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9cd7c5637824522c2bd0f2cd165ca218">FSMC_PMEM2_MEMHOLD2_5</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52ee3806d174025ab98d6c9148f17ae2">FSMC_PMEM2_MEMHOLD2_6</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad1afae5788b827aebc3df92c74754b38">FSMC_PMEM2_MEMHOLD2_7</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a7783e155a688bf79e68ebf570421c4">FSMC_PMEM2_MEMHIZ2</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8bb51ecefa94c1ab3b91c7a14705b8c8">FSMC_PMEM2_MEMHIZ2_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c0d8bf861d9918763b7391d4ad287b0">FSMC_PMEM2_MEMHIZ2_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaebd6a4457fa0ac4f1b98fdc58bef9999">FSMC_PMEM2_MEMHIZ2_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaded9a6b1b516fa2595988c84c5465f9b">FSMC_PMEM2_MEMHIZ2_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9b1831fb25422c7a126a7d029223394">FSMC_PMEM2_MEMHIZ2_4</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae828a4dde56e15f78ab156feeb329af9">FSMC_PMEM2_MEMHIZ2_5</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf5464a2e8aeec6eb06c58283168ef97">FSMC_PMEM2_MEMHIZ2_6</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3c5ca1880a516478e1b8f1142066c004">FSMC_PMEM2_MEMHIZ2_7</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf69ac574f9be3c11ada1e2dc4c3abe4f">FSMC_PMEM3_MEMSET3</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee68bc7ff3e4cf11c2ca826541858c6a">FSMC_PMEM3_MEMSET3_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa10132605ec4a4be1ab48ee6b36080e">FSMC_PMEM3_MEMSET3_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd867b06de7c7a49244b6a35570d2cd2">FSMC_PMEM3_MEMSET3_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga292a8826723614aa2504a376f4a2e5d5">FSMC_PMEM3_MEMSET3_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga98703fee6465ba580b052ef76f2c63f2">FSMC_PMEM3_MEMSET3_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaea28a64fc9a7e0df35826b4ec372361">FSMC_PMEM3_MEMSET3_5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea51bbe866574be10bdc1d2d16bb9810">FSMC_PMEM3_MEMSET3_6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga702eeb8c3930ea564af728cc3bb9044b">FSMC_PMEM3_MEMSET3_7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4243cb8b53a10143621872c0d0ed318b">FSMC_PMEM3_MEMWAIT3</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga30d8aad77f584d1c380b6d04d4984ac5">FSMC_PMEM3_MEMWAIT3_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaacf4638838e3cf2dfa076ef795596967">FSMC_PMEM3_MEMWAIT3_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1c65a1027062f3fff04dfdd24c33e64">FSMC_PMEM3_MEMWAIT3_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae23146168ddc8e06defd6e75390dde1d">FSMC_PMEM3_MEMWAIT3_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79640d63c03f94bd4f38859c46bad820">FSMC_PMEM3_MEMWAIT3_4</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8d36841fa1730bbbc825278cffd623f3">FSMC_PMEM3_MEMWAIT3_5</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2bd34f98ee23b7a58ac63cd195c00d70">FSMC_PMEM3_MEMWAIT3_6</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f485579592b7fdf2e480523ee220418">FSMC_PMEM3_MEMWAIT3_7</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8ef1e0f4db1e2792b0939f9058a149b">FSMC_PMEM3_MEMHOLD3</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1abd4698bb45c784b23b8d431eb90f1">FSMC_PMEM3_MEMHOLD3_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a93e71d784bdb1cd115805feac42d6b">FSMC_PMEM3_MEMHOLD3_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20a5443b5236e71b8dfe0620abffbd68">FSMC_PMEM3_MEMHOLD3_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b330eabb266b26cf6aa93b12bfe7b38">FSMC_PMEM3_MEMHOLD3_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac6d1864268bb87124d127d92e8db54dc">FSMC_PMEM3_MEMHOLD3_4</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8968569a91c0b5d6c456074ddfc98aa3">FSMC_PMEM3_MEMHOLD3_5</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf40967f9e19b41e2692b7fe1177b8629">FSMC_PMEM3_MEMHOLD3_6</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf0da29e1e300e47aebb0bd47bf5f0563">FSMC_PMEM3_MEMHOLD3_7</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a77d54c66589f233792d30fc83e7f12">FSMC_PMEM3_MEMHIZ3</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d8453ab8a7488ff13c681154bfd293c">FSMC_PMEM3_MEMHIZ3_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf023951ad4fd31a691cc26fc3c27ec46">FSMC_PMEM3_MEMHIZ3_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf8d790834161e0224c878cd8eab190e">FSMC_PMEM3_MEMHIZ3_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26daeb039123824e2de5fdd64cb3a1ff">FSMC_PMEM3_MEMHIZ3_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd06d96e44933ce665b2af8c2a4098e4">FSMC_PMEM3_MEMHIZ3_4</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef1254b2e2251da2b30aa297d1d0a1f8">FSMC_PMEM3_MEMHIZ3_5</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf33c72c5ab0747d587a801835cf1a897">FSMC_PMEM3_MEMHIZ3_6</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7304d0d28edd32a70be474e656fbf8e">FSMC_PMEM3_MEMHIZ3_7</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b5cb5385ce2cef772ee4493c25617aa">FSMC_PMEM4_MEMSET4</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6df1a1190522593b71da113c7ea8cfab">FSMC_PMEM4_MEMSET4_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6fa76a9c077f40e973df8fe6903c69c4">FSMC_PMEM4_MEMSET4_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga03ddc1ecb61313593976bf70aec06e9f">FSMC_PMEM4_MEMSET4_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4280253a6049c7739c6b70a6d7940998">FSMC_PMEM4_MEMSET4_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga153d7b557dc40b797f93bf5593808279">FSMC_PMEM4_MEMSET4_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc8fc6eadc2e952227c121b6d6114834">FSMC_PMEM4_MEMSET4_5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaecce633b6da6db82000f1d39dc23bb3b">FSMC_PMEM4_MEMSET4_6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga04c68698ff6f47551244ae5a26893059">FSMC_PMEM4_MEMSET4_7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9673f81abf15ad70d09520db9ddfc58d">FSMC_PMEM4_MEMWAIT4</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c88b294c963e5be76da4bf3048af411">FSMC_PMEM4_MEMWAIT4_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga24d45891fa0a503d81f68f62f5fd18e5">FSMC_PMEM4_MEMWAIT4_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1fa35a7722b6339a7cef85b5be2280d">FSMC_PMEM4_MEMWAIT4_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga929f7f1066e3f2d69c72126615d06cb0">FSMC_PMEM4_MEMWAIT4_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5282e3d9205f778b67ef00c27beb2918">FSMC_PMEM4_MEMWAIT4_4</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1eed44a0b89a9f14b08c4ab2578ca5cc">FSMC_PMEM4_MEMWAIT4_5</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2429913d3b7993dfda75413f0a72bf4">FSMC_PMEM4_MEMWAIT4_6</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga247eb296ad16d1c7f2ebea0ca85619f9">FSMC_PMEM4_MEMWAIT4_7</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5028f0c2a642b7faedf602f0b2c0d64c">FSMC_PMEM4_MEMHOLD4</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf07eef15a372886fda3182f49e2e912e">FSMC_PMEM4_MEMHOLD4_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa05a691ca81b6fe6df07adb1c5142597">FSMC_PMEM4_MEMHOLD4_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaafd4f50c33f4ec69e878983fb6065c73">FSMC_PMEM4_MEMHOLD4_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3cf67d6699d41fc042aed2be6d6aef0">FSMC_PMEM4_MEMHOLD4_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga963acb8aef1a1e3f7f369421a3f9bfd9">FSMC_PMEM4_MEMHOLD4_4</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3ca8c6eb5fde2be7d38bde8aedb5522">FSMC_PMEM4_MEMHOLD4_5</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0352f9aa02c4037d690b516d7385d27">FSMC_PMEM4_MEMHOLD4_6</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga880aa86c933687f7565b7ab79776923e">FSMC_PMEM4_MEMHOLD4_7</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b194500112e61e5dd41ded843bb08c6">FSMC_PMEM4_MEMHIZ4</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9298e847d13d24cbe87a3c477af9f02c">FSMC_PMEM4_MEMHIZ4_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga591eb0822bbb91c4ba12f80d35424c4c">FSMC_PMEM4_MEMHIZ4_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6db858408154b3694bb1fdc995f7e069">FSMC_PMEM4_MEMHIZ4_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e38ef7ec628928bea867de00af9b206">FSMC_PMEM4_MEMHIZ4_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81a86c24f41bd5363793953df972d941">FSMC_PMEM4_MEMHIZ4_4</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga08a6ec2df1aa20cfcfacaed7e60417a0">FSMC_PMEM4_MEMHIZ4_5</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga443fff9e0a661cce0d3fe96886eceb0b">FSMC_PMEM4_MEMHIZ4_6</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga90cf92af2475f9f7cadbb9553225260d">FSMC_PMEM4_MEMHIZ4_7</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab6cd1418de73ee3b214be589912e45f">FSMC_PATT2_ATTSET2</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab4718770edfb1b9b96df7410a58f79b">FSMC_PATT2_ATTSET2_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4cde8c8360b22a3fb63615b4274653c9">FSMC_PATT2_ATTSET2_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae80034b8760da9dd1faaf7e326b6002a">FSMC_PATT2_ATTSET2_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11924ff951b3e939d2d20807901a82bf">FSMC_PATT2_ATTSET2_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad1b81efbb998d5e86685075396fd83b0">FSMC_PATT2_ATTSET2_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e89896b03049ad636484b44c7ecd670">FSMC_PATT2_ATTSET2_5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac751391f5acb1f3229ca65a3424d316d">FSMC_PATT2_ATTSET2_6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb0f3115642332e5aef5cfa1b6b719d8">FSMC_PATT2_ATTSET2_7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6fda97184969b04e909ac97d31da48e6">FSMC_PATT2_ATTWAIT2</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf43a2874230fbe9b87f9495a736b9363">FSMC_PATT2_ATTWAIT2_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad30fbb45343ced8deb9bbc062dba46b">FSMC_PATT2_ATTWAIT2_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae78c7794f66cd2063464ab2e6ef2bd07">FSMC_PATT2_ATTWAIT2_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82c2de9009c75560a342122937b25853">FSMC_PATT2_ATTWAIT2_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae80b6a2fc197435f6b50b4ba035fb5fe">FSMC_PATT2_ATTWAIT2_4</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac924773c5fcbee73186600247618d10b">FSMC_PATT2_ATTWAIT2_5</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga70b22c0b9a32e473f0eb56952ba58d95">FSMC_PATT2_ATTWAIT2_6</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ade8feb15ddcef159ccf3ff55fb0c24">FSMC_PATT2_ATTWAIT2_7</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad007c3c6fbef432a5e6bb08bd6e0b1ce">FSMC_PATT2_ATTHOLD2</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b5e19eb38592e84b9c0f3f57df51892">FSMC_PATT2_ATTHOLD2_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13dface112bf1300689a4f00ba31abac">FSMC_PATT2_ATTHOLD2_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea0e1b34ac27f20c85db0f96eaeff994">FSMC_PATT2_ATTHOLD2_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1582860673c5e72f9441095d5af7b8ad">FSMC_PATT2_ATTHOLD2_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacdd679f3b80617291639cafcdd8f77d1">FSMC_PATT2_ATTHOLD2_4</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34e89cd935ec26279bc9876d9dd07b07">FSMC_PATT2_ATTHOLD2_5</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12c42d6d5746ef8d763d36b04f6e4644">FSMC_PATT2_ATTHOLD2_6</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93558ba1372a3709316b4734160b3874">FSMC_PATT2_ATTHOLD2_7</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae2726cd505612675158551fd9eed763f">FSMC_PATT2_ATTHIZ2</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1ff9b8faa8372116ca931826d18a9c7">FSMC_PATT2_ATTHIZ2_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac4081b55783073164985488c9d4d6b8">FSMC_PATT2_ATTHIZ2_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa3cc10b4217452bae11c69ed9f6f1844">FSMC_PATT2_ATTHIZ2_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93e2929a1bcde578f374bbebaa9482d1">FSMC_PATT2_ATTHIZ2_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac536419b5ef258fa3f9140387e2f134f">FSMC_PATT2_ATTHIZ2_4</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5deab3153671ff06832dd651372f9ca7">FSMC_PATT2_ATTHIZ2_5</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga047723a357976aca5bdf6575327986d2">FSMC_PATT2_ATTHIZ2_6</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga859a5af02e12a11e7548085e9e186547">FSMC_PATT2_ATTHIZ2_7</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0487c57e948411f16c3a35927e60dd5">FSMC_PATT3_ATTSET3</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e68a5b1bb5996422eac084d586359d4">FSMC_PATT3_ATTSET3_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d8bd09ad36ab8cae67f87cb930ea428">FSMC_PATT3_ATTSET3_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga29b9389601899ce2731c612ad05d9a96">FSMC_PATT3_ATTSET3_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97893656a7b65ec5420382de0b264a11">FSMC_PATT3_ATTSET3_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a6993a1cc304b9300bdc365c2827d43">FSMC_PATT3_ATTSET3_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8cf65f61ce823183c3866607cab6bd09">FSMC_PATT3_ATTSET3_5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2d5a3dd16094a6279766692694aa16b">FSMC_PATT3_ATTSET3_6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7668853b7956cdb13fd73ed10faf4526">FSMC_PATT3_ATTSET3_7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8aaf4c77a663cab07ac6c365a271599">FSMC_PATT3_ATTWAIT3</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac5c5500a07e7885de5c372c55f147836">FSMC_PATT3_ATTWAIT3_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaddddbd0a403b2aeefcfdb28a7da56bf0">FSMC_PATT3_ATTWAIT3_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac34cbe7e282e1074e6c4b9645e48db2f">FSMC_PATT3_ATTWAIT3_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga771f2a5acde98a9760eb8a1338f416a3">FSMC_PATT3_ATTWAIT3_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1bcc944836a379b2b878d5129ff94ddb">FSMC_PATT3_ATTWAIT3_4</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf722482193ca6a1bf90f17af567e019">FSMC_PATT3_ATTWAIT3_5</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac2cc3ce135f309f7574f0c3d1a0ffe88">FSMC_PATT3_ATTWAIT3_6</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa66342cc1db5dcad99153b5a2f22140e">FSMC_PATT3_ATTWAIT3_7</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab3a2e634d0f5e3c9716c0910e1efda60">FSMC_PATT3_ATTHOLD3</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad34a9f1b84d670c4132c56fa30ca26f0">FSMC_PATT3_ATTHOLD3_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b2ed392d654694fc330c6721bed5728">FSMC_PATT3_ATTHOLD3_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga679d3ea50788981dac810ec62bc372f0">FSMC_PATT3_ATTHOLD3_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75d74cf52f238826e87d3a3c27b52acc">FSMC_PATT3_ATTHOLD3_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa8d656d40279e1655a6682dcc2762e92">FSMC_PATT3_ATTHOLD3_4</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafee75f2fcf37e20e983732f258f85371">FSMC_PATT3_ATTHOLD3_5</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga777b93e1e3c802ede605644d3ff3bba7">FSMC_PATT3_ATTHOLD3_6</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39acada8d54a7a14d3838d042397bd74">FSMC_PATT3_ATTHOLD3_7</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea9d34b131aa7db353eef060ca37788c">FSMC_PATT3_ATTHIZ3</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5bc6736af23f6f033568e0085cd19964">FSMC_PATT3_ATTHIZ3_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41270d0ae8670f39b886b49e47e8195b">FSMC_PATT3_ATTHIZ3_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga988ec453492aafacf205895c5398caf2">FSMC_PATT3_ATTHIZ3_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga48885375147c060687bbccc6a234ce39">FSMC_PATT3_ATTHIZ3_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ea193881223470d7b6a6ca3e3474a84">FSMC_PATT3_ATTHIZ3_4</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ab1f4cb68cfb8717d2b29e3a84987b1">FSMC_PATT3_ATTHIZ3_5</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44fd348b342ec248b821123f3310f475">FSMC_PATT3_ATTHIZ3_6</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ff1a3acc9bbab229000d48845ea1863">FSMC_PATT3_ATTHIZ3_7</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f4d8fb0d47b4a3fddf55c2532dd3159">FSMC_PATT4_ATTSET4</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1dac8bcf03610eb2d43b557f4d81532a">FSMC_PATT4_ATTSET4_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac2576c2a95871cbf9babd0778372571">FSMC_PATT4_ATTSET4_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88e760bbe9714ac07f381de3af0abc36">FSMC_PATT4_ATTSET4_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b472fd4848733a921998f0305b5bc02">FSMC_PATT4_ATTSET4_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae7d0c69190a0d78fedc875c3dc6b9037">FSMC_PATT4_ATTSET4_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga168c6f16be9721a5ea0e31230bd1939b">FSMC_PATT4_ATTSET4_5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga72fe744c036b2acc4fff8733ac48b0ae">FSMC_PATT4_ATTSET4_6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4529b17de7cb4eeeff25496620978adc">FSMC_PATT4_ATTSET4_7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga01edeaedc31867997a188fa89cab2ec0">FSMC_PATT4_ATTWAIT4</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5da7db34cd23f3126f224a0b845a66a8">FSMC_PATT4_ATTWAIT4_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14644aa2ed55afe2094015d74843a994">FSMC_PATT4_ATTWAIT4_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1023d5ae8fab70e7fdfbaff4ed46657">FSMC_PATT4_ATTWAIT4_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga906c9684ffcd8f0f9222cbfd0e21885a">FSMC_PATT4_ATTWAIT4_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8d341a7448f645a2f849e591515f020">FSMC_PATT4_ATTWAIT4_4</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf278272c5fdaa8fa7c84e1c095690632">FSMC_PATT4_ATTWAIT4_5</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3126347e126717a761af0b6e44b9d72d">FSMC_PATT4_ATTWAIT4_6</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34afb78710ca450ac7065f0bc263075c">FSMC_PATT4_ATTWAIT4_7</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0bf06c395d55c775b4fbe202bac517a6">FSMC_PATT4_ATTHOLD4</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5c97b102bd1f2b61dcfb793c0d61d66">FSMC_PATT4_ATTHOLD4_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga738c8d87ebcdff68725a54ff7f39675d">FSMC_PATT4_ATTHOLD4_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d9610198e4710ca394e3aeb32aa229f">FSMC_PATT4_ATTHOLD4_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd14059e9f658f37b3a1f18786395717">FSMC_PATT4_ATTHOLD4_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a39fa40e2d4990097e31b47ad85283a">FSMC_PATT4_ATTHOLD4_4</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga239e412f20305d58416f10a79e253a87">FSMC_PATT4_ATTHOLD4_5</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaff1aac62acdf71077ee4a9e8e9e6d2d6">FSMC_PATT4_ATTHOLD4_6</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga836fd2ad42b0c9f6d0eb651589d04123">FSMC_PATT4_ATTHOLD4_7</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga35948e4e9e5ce9d674e9e70ca2aeafe3">FSMC_PATT4_ATTHIZ4</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b746d7b655f6379af4dd4d5ba842492">FSMC_PATT4_ATTHIZ4_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac2dd87929111fc0c888dd7c311f8eba3">FSMC_PATT4_ATTHIZ4_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga353c0709e22a06998f05b908a597f525">FSMC_PATT4_ATTHIZ4_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa777a5d42ac1e36044d7b18ffdd61a21">FSMC_PATT4_ATTHIZ4_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65c1778d08bfe2a40961f6acf023b9d4">FSMC_PATT4_ATTHIZ4_4</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaadb7001986c9a4c28052b46657ad7a7e">FSMC_PATT4_ATTHIZ4_5</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa11a8d896354bd1c6645ac096db8e065">FSMC_PATT4_ATTHIZ4_6</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a054f48705ec3fef0686c576f414f29">FSMC_PATT4_ATTHIZ4_7</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf14b77f09f496a1325b5384eef54dd4a">FSMC_PIO4_IOSET4</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga29c07a816f3065ae0c9287b6e3e0e967">FSMC_PIO4_IOSET4_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac31898a52e172935f354819c50d3ef8d">FSMC_PIO4_IOSET4_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf35797347825725faef495c676269927">FSMC_PIO4_IOSET4_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae45109e3dcc3c3a15efd13eddffdd8c9">FSMC_PIO4_IOSET4_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga349e3a58f832fbc9de16955521355c29">FSMC_PIO4_IOSET4_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3304545838a6e20742b0203e0cb023a">FSMC_PIO4_IOSET4_5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga800ab779078734ca86eedb6c9e77bc57">FSMC_PIO4_IOSET4_6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e29b066726c486c6503d417d18904b1">FSMC_PIO4_IOSET4_7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga035a0645caab3851714123302dd0af1c">FSMC_PIO4_IOWAIT4</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb868a5bf3d33997c782f296440cabf7">FSMC_PIO4_IOWAIT4_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa48c96fedf31c6ab444828d60e471da">FSMC_PIO4_IOWAIT4_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga342e42235a123ea11544b1a230b07a75">FSMC_PIO4_IOWAIT4_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c012d7c41f51516580766d6ac36d82f">FSMC_PIO4_IOWAIT4_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5331b528505a31a2b39deca7a5ddba02">FSMC_PIO4_IOWAIT4_4</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaabbfbc377efde5170ac484795a0a4215">FSMC_PIO4_IOWAIT4_5</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0be64ff24a6ccb7eef471ad2ad0e283b">FSMC_PIO4_IOWAIT4_6</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e3fc1b8cfa57116c0521cafd7e733cc">FSMC_PIO4_IOWAIT4_7</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab55064df0d9fab8a072da6baa7b85878">FSMC_PIO4_IOHOLD4</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadc1a288b385fcf83bfa95da479d387a4">FSMC_PIO4_IOHOLD4_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga402d7221ee27ce71d1b8bb18539d8307">FSMC_PIO4_IOHOLD4_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga274c5b835ec95c97c4f1c6ebbf72a096">FSMC_PIO4_IOHOLD4_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga519b9b4ae5b136769278eb98eb10c3a6">FSMC_PIO4_IOHOLD4_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2d013be2823d9ea9b81f8f76331c11d">FSMC_PIO4_IOHOLD4_4</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a14c965f1ff993e0976aaefe638e2f6">FSMC_PIO4_IOHOLD4_5</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49411f21445032ad8eaca19e89d204bc">FSMC_PIO4_IOHOLD4_6</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga323dcc3be986d57d14b794cca0038953">FSMC_PIO4_IOHOLD4_7</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4cce93379430df64fd697ad772bc477d">FSMC_PIO4_IOHIZ4</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf3b5c59e3eb4e259ddb722b1e536e5c">FSMC_PIO4_IOHIZ4_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e8c66264d4ec7b69de613cb528cfee2">FSMC_PIO4_IOHIZ4_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab943b8acd274a8892e691ffab36a6a21">FSMC_PIO4_IOHIZ4_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4184c40fd57a850605ac12c73553b6ba">FSMC_PIO4_IOHIZ4_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9f966bdf26f7fa0f52076438219df7ee">FSMC_PIO4_IOHIZ4_4</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ba68883e73a331543a2990a76d1e91a">FSMC_PIO4_IOHIZ4_5</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b2c084a1dfbf7fb7bd922faa48bad8a">FSMC_PIO4_IOHIZ4_6</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc8aef29e6eaecd3ff2c13bae143b8b4">FSMC_PIO4_IOHIZ4_7</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43da355ad2eb7d974488a02921b1b2ba">FSMC_ECCR2_ECC2</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga798b288a17d84edc99ff1f5f81cf70be">FSMC_ECCR3_ECC3</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000003)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER0_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER0_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER1</emphasis>&#160;&#160;&#160;((uint32_t)0x0000000C)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER1_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER1_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER2_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER2_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER3</emphasis>&#160;&#160;&#160;((uint32_t)0x000000C0)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER3_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER3_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000300)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER4_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER4_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000C00)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER5_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER5_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER6</emphasis>&#160;&#160;&#160;((uint32_t)0x00003000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER6_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER6_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER7</emphasis>&#160;&#160;&#160;((uint32_t)0x0000C000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER7_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER7_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER8</emphasis>&#160;&#160;&#160;((uint32_t)0x00030000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER8_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER8_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER9</emphasis>&#160;&#160;&#160;((uint32_t)0x000C0000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER9_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER9_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER10</emphasis>&#160;&#160;&#160;((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER10_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER10_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER11</emphasis>&#160;&#160;&#160;((uint32_t)0x00C00000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER11_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER11_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER12</emphasis>&#160;&#160;&#160;((uint32_t)0x03000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER12_0</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER12_1</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER13</emphasis>&#160;&#160;&#160;((uint32_t)0x0C000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER13_0</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER13_1</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER14</emphasis>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER14_0</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER14_1</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER15</emphasis>&#160;&#160;&#160;((uint32_t)0xC0000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER15_0</emphasis>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_MODER_MODER15_1</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_OT_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_OT_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_OT_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_OT_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_OT_4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_OT_5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_OT_6</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_OT_7</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_OT_8</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_OT_9</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_OT_10</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_OT_11</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_OT_12</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_OT_13</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_OT_14</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_OT_15</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000003)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR0_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR0_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR1</emphasis>&#160;&#160;&#160;((uint32_t)0x0000000C)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR1_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR1_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR2_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR2_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR3</emphasis>&#160;&#160;&#160;((uint32_t)0x000000C0)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR3_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR3_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000300)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR4_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR4_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000C00)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR5_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR5_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR6</emphasis>&#160;&#160;&#160;((uint32_t)0x00003000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR6_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR6_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR7</emphasis>&#160;&#160;&#160;((uint32_t)0x0000C000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR7_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR7_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR8</emphasis>&#160;&#160;&#160;((uint32_t)0x00030000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR8_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR8_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR9</emphasis>&#160;&#160;&#160;((uint32_t)0x000C0000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR9_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR9_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR10</emphasis>&#160;&#160;&#160;((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR10_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR10_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR11</emphasis>&#160;&#160;&#160;((uint32_t)0x00C00000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR11_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR11_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR12</emphasis>&#160;&#160;&#160;((uint32_t)0x03000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR12_0</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR12_1</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR13</emphasis>&#160;&#160;&#160;((uint32_t)0x0C000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR13_0</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR13_1</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR14</emphasis>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR14_0</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR14_1</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR15</emphasis>&#160;&#160;&#160;((uint32_t)0xC0000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR15_0</emphasis>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR15_1</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000003)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR0_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR0_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR1</emphasis>&#160;&#160;&#160;((uint32_t)0x0000000C)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR1_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR1_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR2_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR2_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR3</emphasis>&#160;&#160;&#160;((uint32_t)0x000000C0)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR3_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR3_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000300)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR4_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR4_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000C00)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR5_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR5_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR6</emphasis>&#160;&#160;&#160;((uint32_t)0x00003000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR6_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR6_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR7</emphasis>&#160;&#160;&#160;((uint32_t)0x0000C000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR7_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR7_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR8</emphasis>&#160;&#160;&#160;((uint32_t)0x00030000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR8_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR8_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR9</emphasis>&#160;&#160;&#160;((uint32_t)0x000C0000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR9_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR9_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR10</emphasis>&#160;&#160;&#160;((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR10_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR10_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR11</emphasis>&#160;&#160;&#160;((uint32_t)0x00C00000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR11_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR11_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR12</emphasis>&#160;&#160;&#160;((uint32_t)0x03000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR12_0</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR12_1</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR13</emphasis>&#160;&#160;&#160;((uint32_t)0x0C000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR13_0</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR13_1</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR14</emphasis>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR14_0</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR14_1</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR15</emphasis>&#160;&#160;&#160;((uint32_t)0xC0000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR15_0</emphasis>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_PUPDR_PUPDR15_1</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_IDR_IDR_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_IDR_IDR_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_IDR_IDR_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_IDR_IDR_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_IDR_IDR_4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_IDR_IDR_5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_IDR_IDR_6</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_IDR_IDR_7</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_IDR_IDR_8</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_IDR_IDR_9</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_IDR_IDR_10</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_IDR_IDR_11</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_IDR_IDR_12</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_IDR_IDR_13</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_IDR_IDR_14</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_IDR_IDR_15</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_IDR_0</emphasis>&#160;&#160;&#160;GPIO_IDR_IDR_0</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_IDR_1</emphasis>&#160;&#160;&#160;GPIO_IDR_IDR_1</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_IDR_2</emphasis>&#160;&#160;&#160;GPIO_IDR_IDR_2</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_IDR_3</emphasis>&#160;&#160;&#160;GPIO_IDR_IDR_3</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_IDR_4</emphasis>&#160;&#160;&#160;GPIO_IDR_IDR_4</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_IDR_5</emphasis>&#160;&#160;&#160;GPIO_IDR_IDR_5</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_IDR_6</emphasis>&#160;&#160;&#160;GPIO_IDR_IDR_6</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_IDR_7</emphasis>&#160;&#160;&#160;GPIO_IDR_IDR_7</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_IDR_8</emphasis>&#160;&#160;&#160;GPIO_IDR_IDR_8</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_IDR_9</emphasis>&#160;&#160;&#160;GPIO_IDR_IDR_9</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_IDR_10</emphasis>&#160;&#160;&#160;GPIO_IDR_IDR_10</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_IDR_11</emphasis>&#160;&#160;&#160;GPIO_IDR_IDR_11</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_IDR_12</emphasis>&#160;&#160;&#160;GPIO_IDR_IDR_12</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_IDR_13</emphasis>&#160;&#160;&#160;GPIO_IDR_IDR_13</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_IDR_14</emphasis>&#160;&#160;&#160;GPIO_IDR_IDR_14</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_IDR_15</emphasis>&#160;&#160;&#160;GPIO_IDR_IDR_15</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_ODR_ODR_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_ODR_ODR_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_ODR_ODR_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_ODR_ODR_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_ODR_ODR_4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_ODR_ODR_5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_ODR_ODR_6</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_ODR_ODR_7</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_ODR_ODR_8</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_ODR_ODR_9</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_ODR_ODR_10</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_ODR_ODR_11</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_ODR_ODR_12</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_ODR_ODR_13</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_ODR_ODR_14</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_ODR_ODR_15</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_ODR_0</emphasis>&#160;&#160;&#160;GPIO_ODR_ODR_0</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_ODR_1</emphasis>&#160;&#160;&#160;GPIO_ODR_ODR_1</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_ODR_2</emphasis>&#160;&#160;&#160;GPIO_ODR_ODR_2</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_ODR_3</emphasis>&#160;&#160;&#160;GPIO_ODR_ODR_3</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_ODR_4</emphasis>&#160;&#160;&#160;GPIO_ODR_ODR_4</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_ODR_5</emphasis>&#160;&#160;&#160;GPIO_ODR_ODR_5</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_ODR_6</emphasis>&#160;&#160;&#160;GPIO_ODR_ODR_6</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_ODR_7</emphasis>&#160;&#160;&#160;GPIO_ODR_ODR_7</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_ODR_8</emphasis>&#160;&#160;&#160;GPIO_ODR_ODR_8</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_ODR_9</emphasis>&#160;&#160;&#160;GPIO_ODR_ODR_9</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_ODR_10</emphasis>&#160;&#160;&#160;GPIO_ODR_ODR_10</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_ODR_11</emphasis>&#160;&#160;&#160;GPIO_ODR_ODR_11</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_ODR_12</emphasis>&#160;&#160;&#160;GPIO_ODR_ODR_12</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_ODR_13</emphasis>&#160;&#160;&#160;GPIO_ODR_ODR_13</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_ODR_14</emphasis>&#160;&#160;&#160;GPIO_ODR_ODR_14</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_OTYPER_ODR_15</emphasis>&#160;&#160;&#160;GPIO_ODR_ODR_15</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BS_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BS_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BS_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BS_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BS_4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BS_5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BS_6</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BS_7</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BS_8</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BS_9</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BS_10</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BS_11</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BS_12</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BS_13</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BS_14</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BS_15</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BR_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BR_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BR_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BR_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BR_4</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BR_5</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BR_6</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BR_7</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BR_8</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BR_9</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BR_10</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BR_11</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BR_12</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BR_13</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BR_14</emphasis>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BR_15</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">HASH_CR_INIT</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">HASH_CR_DMAE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">HASH_CR_DATATYPE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">HASH_CR_DATATYPE_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">HASH_CR_DATATYPE_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">HASH_CR_MODE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">HASH_CR_ALGO</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">HASH_CR_NBW</emphasis>&#160;&#160;&#160;((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">HASH_CR_NBW_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">HASH_CR_NBW_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">HASH_CR_NBW_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">HASH_CR_NBW_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">HASH_CR_DINNE</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">HASH_CR_LKEY</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">HASH_STR_NBW</emphasis>&#160;&#160;&#160;((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">HASH_STR_NBW_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">HASH_STR_NBW_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">HASH_STR_NBW_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">HASH_STR_NBW_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">HASH_STR_NBW_4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">HASH_STR_DCAL</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">HASH_IMR_DINIM</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">HASH_IMR_DCIM</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">HASH_SR_DINIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">HASH_SR_DCIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">HASH_SR_DMAS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">HASH_SR_BUSY</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga953b0d38414808db79da116842ed3262">I2C_CR1_PE</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4cfee7b020a49bd037fa7cf27c796abc">I2C_CR1_SMBUS</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga001198ff898802888edf58f56d5371c9">I2C_CR1_SMBTYPE</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4598185d9092edfbf943464bcbb342ac">I2C_CR1_ENARP</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40d2eb849f9d55e6298035b61e84ca42">I2C_CR1_ENPEC</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d8c219193b11f8507d7b85831d14912">I2C_CR1_ENGC</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga197aaca79f64e832af3a0a0864c2a08c">I2C_CR1_NOSTRETCH</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ca7f18dd5bc1130dbefae4ff8736143">I2C_CR1_START</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace70293f3dfa24d448b600fc58e45223">I2C_CR1_STOP</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf933b105259a4bc46a957576adb8d96d">I2C_CR1_ACK</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34721958229a5983f2e95dfeaa8e55c3">I2C_CR1_POS</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab4d0119253d93a106b5ca704e5020c12">I2C_CR1_PEC</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56729ccf93c5d9f5b5b05002e3a2323c">I2C_CR1_ALERT</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8dc661ef13da02e5bcb943f2003d576d">I2C_CR1_SWRST</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga293fbe15ed5fd1fc95915bd6437859e7">I2C_CR2_FREQ</link>&#160;&#160;&#160;((uint16_t)0x003F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga09d944f5260f40a0eb714d41859e0d23">I2C_CR2_FREQ_0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25ab0ef2a7795e3326900b277479d89c">I2C_CR2_FREQ_1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga657af5a02534cc900cbddc260319d845">I2C_CR2_FREQ_2</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga655214f8327fd1322998c9d8bffe308d">I2C_CR2_FREQ_3</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3382a7262743bc824985af7339449386">I2C_CR2_FREQ_4</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3b1a2b777fcf158c9e4264485682a20">I2C_CR2_FREQ_5</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f14ae48e4609c2b3645211234cba974">I2C_CR2_ITERREN</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b1ebaf8173090ec469b055b98e585d2">I2C_CR2_ITEVTEN</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2efbe5d96ed0ce447a45a62e8317a68a">I2C_CR2_ITBUFEN</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb81d5c91486b873bd0bf279a4ffcf69">I2C_CR2_DMAEN</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a0955008cbabbb6b726ba0b4f8da609">I2C_CR2_LAST</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8250616a993a5f2bb04cd0f116005864">I2C_OAR1_ADD1_7</link>&#160;&#160;&#160;((uint16_t)0x00FE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8141dcd63a8429a64d488cc78ef3ec1">I2C_OAR1_ADD8_9</link>&#160;&#160;&#160;((uint16_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b7c20c81f79d17921718412b8fca6d7">I2C_OAR1_ADD0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga499a61f0013c5c6fe38b848901f58769">I2C_OAR1_ADD1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab44a263e36a7f34d922ff124aebd99c3">I2C_OAR1_ADD2</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9584dca3b1b414a63cf7ba75e557155b">I2C_OAR1_ADD3</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga110b915b907f4bf29ff03da1f077bd97">I2C_OAR1_ADD4</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0856dee2657cf0a04d79084da86988ca">I2C_OAR1_ADD5</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5507af6154f60125dadc4654f57776ca">I2C_OAR1_ADD6</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca710515f0aac5abdac02a630e09097c">I2C_OAR1_ADD7</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab945eba8b842a253cc64cce722537264">I2C_OAR1_ADD8</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga10cf2dfc6b1ed55413be06acca413430">I2C_OAR1_ADD9</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d8df80cd27313c896e887aae81fa639">I2C_OAR1_ADDMODE</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab83ed1ee64439cb2734a708445f37e94">I2C_OAR2_ENDUAL</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd3d8fd1de1f16d051efb52dd3d657c4">I2C_OAR2_ADD2</link>&#160;&#160;&#160;((uint8_t)0xFE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac43021a4a7f79672d27c36a469b301d5">I2C_DR_DR</link>&#160;&#160;&#160;((uint8_t)0xFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6935c920da59d755d0cf834548a70ec4">I2C_SR1_SB</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3db361a4d9dd84b187085a11d933b45d">I2C_SR1_ADDR</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb279f85d78cfe5abd3eeb0b40a65ab1">I2C_SR1_BTF</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6faaa55a1e48aa7c1f2b69669901445d">I2C_SR1_ADD10</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaafcea4cdbe2f6da31566c897fa893a7c">I2C_SR1_STOPF</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6ebe33c992611bc2e25bbb01c1441a5">I2C_SR1_RXNE</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdc4da49c163910203255e384591b6f7">I2C_SR1_TXE</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d12990c90ab0757dcfea150ea50b227">I2C_SR1_BERR</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacbc52f6ec6172c71d8b026a22c2f69d2">I2C_SR1_ARLO</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62aa2496d4b3955214a16a7bd998fd88">I2C_SR1_AF</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad42d2435d2e64bf710c701c9b17adfb4">I2C_SR1_OVR</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b2976279024e832e53ad12796a7bb71">I2C_SR1_PECERR</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef3a1e4921d7c509d1b639c67882c4c9">I2C_SR1_TIMEOUT</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8df36c38deb8791d0ac3cb5881298c1c">I2C_SR1_SMBALERT</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75cc361adf0e72e33d6771ebfa17b52d">I2C_SR2_MSL</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b1e75a82da73ae2873cff1cd27c3179">I2C_SR2_BUSY</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga288b20416b42a79e591aa80d9a690fca">I2C_SR2_TRA</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3aeb79cbe04f7ec1e3c2615921c4fab">I2C_SR2_GENCALL</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafcf50334903013177a8c6f4e36b8d6fe">I2C_SR2_SMBDEFAULT</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa07cf3e404f9f57e98d1ba3793079c80">I2C_SR2_SMBHOST</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79a6a21835e06d9bc48009f4269b7798">I2C_SR2_DUALF</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a4fd5d9c9e2593be920d19a5f6ae732">I2C_SR2_PEC</link>&#160;&#160;&#160;((uint16_t)0xFF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de">I2C_CCR_CCR</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga851c8a6b598d54c1a805b1632a4078e5">I2C_CCR_DUTY</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea64e5d7eba609ac9a84964bc0bc2def">I2C_CCR_FS</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaff77a39aba630647af62dc7f1a5dc218">I2C_TRISE_TRISE</link>&#160;&#160;&#160;((uint8_t)0x3F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga957f7d5f8a0ec1a6956a7f05cfbd97c2">IWDG_KR_KEY</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4de39c5672f17d326fceb5adc9adc090">IWDG_PR_PR</link>&#160;&#160;&#160;((uint8_t)0x07)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b727e7882603df1684cbf230520ca76">IWDG_PR_PR_0</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafba2551b90c68d95c736a116224b473e">IWDG_PR_PR_1</link>&#160;&#160;&#160;((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55a1d7fde4e3e724a8644652ba9bb2b9">IWDG_PR_PR_2</link>&#160;&#160;&#160;((uint8_t)0x04)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga87024bbb19f26def4c4c1510b22d3033">IWDG_RLR_RL</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga269bd5618ba773d32275b93be004c554">IWDG_SR_PVU</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadffb8339e556a3b10120b15f0dacc232">IWDG_SR_RVU</link>&#160;&#160;&#160;((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3aeb8d6f2539b0a3a4b851aeba0eea66">PWR_CR_LPDS</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8c8075e98772470804c9e3fe74984115">PWR_CR_PDDS</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3928de64f633b84770b1cfecea702fa7">PWR_CR_CWUF</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab44484cacc35c80cf82eb011d6cbe13a">PWR_CR_CSBF</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05d5c39759e69a294c0ab9bea8f142e5">PWR_CR_PVDE</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac73c24d43953c7598e42acdd4c4e7435">PWR_CR_PLS</link>&#160;&#160;&#160;((uint16_t)0x00E0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacef447510818c468c202e3b4991ea08e">PWR_CR_PLS_0</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafcd19d78943514a2f695a39b45594623">PWR_CR_PLS_1</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a8986ee557f443d4a8eebf68026bd52">PWR_CR_PLS_2</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb6b904b20d7e4fff958c75748861216">PWR_CR_PLS_LEV0</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15b71263f73f0c4e53ca91fc8d096818">PWR_CR_PLS_LEV1</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ea128abc2fc4252b53d09ca2850e69e">PWR_CR_PLS_LEV2</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c1782980a2fb12de80058729a74f174">PWR_CR_PLS_LEV3</link>&#160;&#160;&#160;((uint16_t)0x0060)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0fe79f097ea6c30a4ccf69ed3e177f85">PWR_CR_PLS_LEV4</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga326781d09a07b4d215424fbbae11b7b2">PWR_CR_PLS_LEV5</link>&#160;&#160;&#160;((uint16_t)0x00A0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaff17e9c7fe7d837523b1e9a2f4e9baf">PWR_CR_PLS_LEV6</link>&#160;&#160;&#160;((uint16_t)0x00C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95e3b301b5470ae94d32c53a9fbdfc8b">PWR_CR_PLS_LEV7</link>&#160;&#160;&#160;((uint16_t)0x00E0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5c65ab845794ef48f09faa2ee44f718">PWR_CR_DBP</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc01f8b6d4bd0294f745fde6d8e57002">PWR_CR_FPDS</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">PWR_CR_PMODE</emphasis>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9465bb7ad9ca936688344e2a077539e6">PWR_CSR_WUF</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab4fd42f153660593cad6f4fe22ff76bb">PWR_CSR_SBF</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3535ce181895cc00afeb28dcac68d04c">PWR_CSR_PVDO</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga939410de980c5bc297ff04bcf30875cc">PWR_CSR_BRR</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ac8c15a08bbee754ea720b0d4a4f580">PWR_CSR_EWUP</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f99becaceb185431dbf46fb22718d0a">PWR_CSR_BRE</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4126ed19cce54a5411ff8dd440171695">PWR_CSR_VOSRDY</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">PWR_CSR_REGRDY</emphasis>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga4126ed19cce54a5411ff8dd440171695">PWR_CSR_VOSRDY</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CR_HSION</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CR_HSIRDY</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CR_HSITRIM</emphasis>&#160;&#160;&#160;((uint32_t)0x000000F8)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab999bbbc1d365d0100d34eaa9f426eb">RCC_CR_HSITRIM_0</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga569d6a29d774e0f125b0c2b3671fae3c">RCC_CR_HSITRIM_1</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga10d80d64137e36f5183f6aa7002de6f5">RCC_CR_HSITRIM_2</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe20245d2d971238dba9ee371a299ba9">RCC_CR_HSITRIM_3</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1f9ab2e93a0b9b70d33812bcc5e920c1">RCC_CR_HSITRIM_4</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CR_HSICAL</emphasis>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7daa7754e54d65916ddc54f37274d3a">RCC_CR_HSICAL_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78054087161dee567cadbb4b4b96fb08">RCC_CR_HSICAL_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab0c4bac85beb7de5916897f88150dc3f">RCC_CR_HSICAL_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga03f71cd53f075e9d35fcbfe7ed3f6e12">RCC_CR_HSICAL_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf26eb00e1872a3754f200a3c32019e50">RCC_CR_HSICAL_4</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c5b733061a3c4c6d69a7a15cbcb0b87">RCC_CR_HSICAL_5</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee2d6b30ee4bf41d2b171adf273a6ee7">RCC_CR_HSICAL_6</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab42d5e412867df093ec2ea4b8dc2bf29">RCC_CR_HSICAL_7</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CR_HSEON</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CR_HSERDY</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CR_HSEBYP</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CR_CSSON</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CR_PLLON</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CR_PLLRDY</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CR_PLLI2SON</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CR_PLLI2SRDY</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_PLLCFGR_PLLM</emphasis>&#160;&#160;&#160;((uint32_t)0x0000003F)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_PLLCFGR_PLLM_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_PLLCFGR_PLLM_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_PLLCFGR_PLLM_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_PLLCFGR_PLLM_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_PLLCFGR_PLLM_4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_PLLCFGR_PLLM_5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_PLLCFGR_PLLN</emphasis>&#160;&#160;&#160;((uint32_t)0x00007FC0)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_PLLCFGR_PLLN_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_PLLCFGR_PLLN_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_PLLCFGR_PLLN_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_PLLCFGR_PLLN_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_PLLCFGR_PLLN_4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_PLLCFGR_PLLN_5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_PLLCFGR_PLLN_6</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_PLLCFGR_PLLN_7</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_PLLCFGR_PLLN_8</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_PLLCFGR_PLLP</emphasis>&#160;&#160;&#160;((uint32_t)0x00030000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_PLLCFGR_PLLP_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_PLLCFGR_PLLP_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_PLLCFGR_PLLSRC</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_PLLCFGR_PLLSRC_HSE</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_PLLCFGR_PLLSRC_HSI</emphasis>&#160;&#160;&#160;((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_PLLCFGR_PLLQ</emphasis>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_PLLCFGR_PLLQ_0</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_PLLCFGR_PLLQ_1</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_PLLCFGR_PLLQ_2</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_PLLCFGR_PLLQ_3</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</link>&#160;&#160;&#160;((uint32_t)0x00000003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99f08d86fd41824058a7fdf817f7e2fd">RCC_CFGR_SW_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga72d51cb5d66ee1aa4d2c6f14796a072f">RCC_CFGR_SW_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</link>&#160;&#160;&#160;((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</link>&#160;&#160;&#160;((uint32_t)0x0000000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1eae59112c51def51979e31e8695b39f">RCC_CFGR_SWS_0</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad3a5718999d7259f216137a23c2a379">RCC_CFGR_SWS_1</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</link>&#160;&#160;&#160;((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</link>&#160;&#160;&#160;((uint32_t)0x000000F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88ece6ca270b3ecf6f63bf20893bc172">RCC_CFGR_HPRE_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacbdd3a02814178ba02b8ebbaccd91599">RCC_CFGR_HPRE_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadac734bddb507eed4a62a0af4cef74a3">RCC_CFGR_HPRE_2</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a1180512cc5f3dde7895040a9037286">RCC_CFGR_HPRE_3</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</link>&#160;&#160;&#160;((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</link>&#160;&#160;&#160;((uint32_t)0x00000090)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</link>&#160;&#160;&#160;((uint32_t)0x000000A0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</link>&#160;&#160;&#160;((uint32_t)0x000000B0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</link>&#160;&#160;&#160;((uint32_t)0x000000C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</link>&#160;&#160;&#160;((uint32_t)0x000000D0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</link>&#160;&#160;&#160;((uint32_t)0x000000E0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</link>&#160;&#160;&#160;((uint32_t)0x000000F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</link>&#160;&#160;&#160;((uint32_t)0x00001C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d37c20686faa340a77021117f5908b7">RCC_CFGR_PPRE1_0</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad41049f8a28fdced6bb4d9267845ffa2">RCC_CFGR_PPRE1_1</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5fcb524f6ca203ddff1862c124d4f89f">RCC_CFGR_PPRE1_2</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</link>&#160;&#160;&#160;((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</link>&#160;&#160;&#160;((uint32_t)0x00001400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ddd6d657837e1971bb86e3bf1c15e72">RCC_CFGR_PPRE1_DIV8</link>&#160;&#160;&#160;((uint32_t)0x00001800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c38ba326bde7c7a18c4f7f2aacf823f">RCC_CFGR_PPRE1_DIV16</link>&#160;&#160;&#160;((uint32_t)0x00001C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</link>&#160;&#160;&#160;((uint32_t)0x0000E000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82ca63155494ed59eb5e34bec1e5f4e9">RCC_CFGR_PPRE2_0</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdb19c9e76fe8e8a7c991714c92e937f">RCC_CFGR_PPRE2_1</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9adc802687eab5b6ece99a20793219db">RCC_CFGR_PPRE2_2</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</link>&#160;&#160;&#160;((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99d9c91eaad122460d324a71cc939d1b">RCC_CFGR_PPRE2_DIV2</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4340fc3fc52eca36eb302959fbecb715">RCC_CFGR_PPRE2_DIV4</link>&#160;&#160;&#160;((uint32_t)0x0000A000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga412b382a1134e0ee5614e0f4bcf97552">RCC_CFGR_PPRE2_DIV8</link>&#160;&#160;&#160;((uint32_t)0x0000C000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaece3ee58d4138f7452733bfa1ad37eb9">RCC_CFGR_PPRE2_DIV16</link>&#160;&#160;&#160;((uint32_t)0x0000E000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_RTCPRE</emphasis>&#160;&#160;&#160;((uint32_t)0x001F0000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_RTCPRE_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_RTCPRE_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_RTCPRE_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_RTCPRE_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_MCO1</emphasis>&#160;&#160;&#160;((uint32_t)0x00600000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_MCO1_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_MCO1_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_I2SSRC</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_MCO1PRE</emphasis>&#160;&#160;&#160;((uint32_t)0x07000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_MCO1PRE_0</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_MCO1PRE_1</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_MCO1PRE_2</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_MCO2PRE</emphasis>&#160;&#160;&#160;((uint32_t)0x38000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_MCO2PRE_0</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_MCO2PRE_1</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_MCO2PRE_2</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_MCO2</emphasis>&#160;&#160;&#160;((uint32_t)0xC0000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_MCO2_0</emphasis>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_MCO2_1</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_LSIRDYF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_LSERDYF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_HSIRDYF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_HSERDYF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_PLLRDYF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_PLLI2SRDYF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_CSSF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_LSIRDYIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_LSERDYIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_HSIRDYIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_HSERDYIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_PLLRDYIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_PLLI2SRDYIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_LSIRDYC</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_LSERDYC</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_HSIRDYC</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_HSERDYC</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_PLLRDYC</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_PLLI2SRDYC</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_CSSC</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1RSTR_GPIOARST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1RSTR_GPIOBRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1RSTR_GPIOCRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1RSTR_GPIODRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1RSTR_GPIOERST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1RSTR_GPIOFRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1RSTR_GPIOGRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1RSTR_GPIOHRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1RSTR_GPIOIRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1RSTR_CRCRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1RSTR_DMA1RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1RSTR_DMA2RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1RSTR_ETHMACRST</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1RSTR_OTGHRST</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB2RSTR_DCMIRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB2RSTR_CRYPRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB2RSTR_HSAHRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB2RSTR_RNGRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB2RSTR_OTGFSRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB3RSTR_FSMCRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_TIM2RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_TIM3RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_TIM4RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_TIM5RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_TIM6RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_TIM7RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_TIM12RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_TIM13RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_TIM14RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_WWDGEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_SPI2RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_SPI3RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_USART2RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_USART3RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_UART4RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_UART5RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_I2C1RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_I2C2RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_I2C3RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_CAN1RST</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_CAN2RST</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_PWRRST</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_DACRST</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2RSTR_TIM1RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2RSTR_TIM8RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2RSTR_USART1RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2RSTR_USART6RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2RSTR_ADCRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2RSTR_SDIORST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2RSTR_SPI1RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2RSTR_SYSCFGRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2RSTR_TIM9RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2RSTR_TIM10RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2RSTR_TIM11RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2RSTR_SPI1</emphasis>&#160;&#160;&#160;RCC_APB2RSTR_SPI1RST</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1ENR_GPIOAEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1ENR_GPIOBEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1ENR_GPIOCEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1ENR_GPIODEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1ENR_GPIOEEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1ENR_GPIOFEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1ENR_GPIOGEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1ENR_GPIOHEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1ENR_GPIOIEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1ENR_CRCEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1ENR_BKPSRAMEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1ENR_CCMDATARAMEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1ENR_DMA1EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1ENR_DMA2EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1ENR_ETHMACEN</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1ENR_ETHMACTXEN</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1ENR_ETHMACRXEN</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1ENR_ETHMACPTPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1ENR_OTGHSEN</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1ENR_OTGHSULPIEN</emphasis>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB2ENR_DCMIEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB2ENR_CRYPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB2ENR_HASHEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB2ENR_RNGEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB2ENR_OTGFSEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB3ENR_FSMCEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_TIM2EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_TIM3EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_TIM4EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_TIM5EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_TIM6EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_TIM7EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_TIM12EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_TIM13EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_TIM14EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_WWDGEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_SPI2EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_SPI3EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_USART2EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_USART3EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_UART4EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_UART5EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_I2C1EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_I2C2EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_I2C3EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_CAN1EN</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_CAN2EN</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_PWREN</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_DACEN</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2ENR_TIM1EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2ENR_TIM8EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2ENR_USART1EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2ENR_USART6EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2ENR_ADC1EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2ENR_ADC2EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2ENR_ADC3EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2ENR_SDIOEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2ENR_SPI1EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2ENR_SYSCFGEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2ENR_TIM11EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2ENR_TIM10EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2ENR_TIM9EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1LPENR_GPIOALPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1LPENR_GPIOBLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1LPENR_GPIOCLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1LPENR_GPIODLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1LPENR_GPIOELPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1LPENR_GPIOFLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1LPENR_GPIOGLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1LPENR_GPIOHLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1LPENR_GPIOILPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1LPENR_CRCLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1LPENR_FLITFLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1LPENR_SRAM1LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1LPENR_SRAM2LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1LPENR_BKPSRAMLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1LPENR_DMA1LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1LPENR_DMA2LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1LPENR_ETHMACLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1LPENR_ETHMACTXLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1LPENR_ETHMACRXLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1LPENR_ETHMACPTPLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1LPENR_OTGHSLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB1LPENR_OTGHSULPILPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB2LPENR_DCMILPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB2LPENR_CRYPLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB2LPENR_HASHLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB2LPENR_RNGLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB2LPENR_OTGFSLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHB3LPENR_FSMCLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1LPENR_TIM2LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1LPENR_TIM3LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1LPENR_TIM4LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1LPENR_TIM5LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1LPENR_TIM6LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1LPENR_TIM7LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1LPENR_TIM12LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1LPENR_TIM13LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1LPENR_TIM14LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1LPENR_WWDGLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1LPENR_SPI2LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1LPENR_SPI3LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1LPENR_USART2LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1LPENR_USART3LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1LPENR_UART4LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1LPENR_UART5LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1LPENR_I2C1LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1LPENR_I2C2LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1LPENR_I2C3LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1LPENR_CAN1LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1LPENR_CAN2LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1LPENR_PWRLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1LPENR_DACLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2LPENR_TIM1LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2LPENR_TIM8LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2LPENR_USART1LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2LPENR_USART6LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2LPENR_ADC1LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2LPENR_ADC2PEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2LPENR_ADC3LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2LPENR_SDIOLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2LPENR_SPI1LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2LPENR_SYSCFGLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2LPENR_TIM9LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2LPENR_TIM10LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2LPENR_TIM11LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_BDCR_LSEON</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_BDCR_LSERDY</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_BDCR_LSEBYP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_BDCR_RTCSEL</emphasis>&#160;&#160;&#160;((uint32_t)0x00000300)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_BDCR_RTCSEL_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_BDCR_RTCSEL_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_BDCR_RTCEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_BDCR_BDRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CSR_LSION</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CSR_LSIRDY</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CSR_RMVF</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CSR_BORRSTF</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CSR_PADRSTF</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CSR_PORRSTF</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CSR_SFTRSTF</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CSR_WDGRSTF</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CSR_WWDGRSTF</emphasis>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CSR_LPWRRSTF</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_SSCGR_MODPER</emphasis>&#160;&#160;&#160;((uint32_t)0x00001FFF)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_SSCGR_INCSTEP</emphasis>&#160;&#160;&#160;((uint32_t)0x0FFFE000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_SSCGR_SPREADSEL</emphasis>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_SSCGR_SSCGEN</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_PLLI2SCFGR_PLLI2SN</emphasis>&#160;&#160;&#160;((uint32_t)0x00007FC0)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_PLLI2SCFGR_PLLI2SR</emphasis>&#160;&#160;&#160;((uint32_t)0x70000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RNG_CR_RNGEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RNG_CR_IE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RNG_SR_DRDY</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RNG_SR_CECS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RNG_SR_SECS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RNG_SR_CEIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RNG_SR_SEIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TR_PM</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TR_HT</emphasis>&#160;&#160;&#160;((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TR_HT_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TR_HT_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TR_HU</emphasis>&#160;&#160;&#160;((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TR_HU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TR_HU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TR_HU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TR_HU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TR_MNT</emphasis>&#160;&#160;&#160;((uint32_t)0x00007000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TR_MNT_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TR_MNT_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TR_MNT_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TR_MNU</emphasis>&#160;&#160;&#160;((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TR_MNU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TR_MNU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TR_MNU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TR_MNU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TR_ST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000070)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TR_ST_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TR_ST_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TR_ST_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TR_SU</emphasis>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TR_SU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TR_SU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TR_SU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TR_SU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_DR_YT</emphasis>&#160;&#160;&#160;((uint32_t)0x00F00000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_DR_YT_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_DR_YT_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_DR_YT_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_DR_YT_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_DR_YU</emphasis>&#160;&#160;&#160;((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_DR_YU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_DR_YU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_DR_YU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_DR_YU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_DR_WDU</emphasis>&#160;&#160;&#160;((uint32_t)0x0000E000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_DR_WDU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_DR_WDU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_DR_WDU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_DR_MT</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_DR_MU</emphasis>&#160;&#160;&#160;((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_DR_MU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_DR_MU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_DR_MU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_DR_MU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_DR_DT</emphasis>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_DR_DT_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_DR_DT_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_DR_DU</emphasis>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_DR_DU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_DR_DU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_DR_DU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_DR_DU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CR_COE</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CR_OSEL</emphasis>&#160;&#160;&#160;((uint32_t)0x00600000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CR_OSEL_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CR_OSEL_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CR_POL</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CR_COSEL</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CR_BCK</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CR_SUB1H</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CR_ADD1H</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CR_TSIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CR_WUTIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CR_ALRBIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CR_ALRAIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CR_TSE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CR_WUTE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CR_ALRBE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CR_ALRAE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CR_DCE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CR_FMT</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CR_BYPSHAD</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CR_REFCKON</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CR_TSEDGE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CR_WUCKSEL</emphasis>&#160;&#160;&#160;((uint32_t)0x00000007)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CR_WUCKSEL_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CR_WUCKSEL_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CR_WUCKSEL_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ISR_RECALPF</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ISR_TAMP1F</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ISR_TSOVF</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ISR_TSF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ISR_WUTF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ISR_ALRBF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ISR_ALRAF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ISR_INIT</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ISR_INITF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ISR_RSF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ISR_INITS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ISR_SHPF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ISR_WUTWF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ISR_ALRBWF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ISR_ALRAWF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_PRER_PREDIV_A</emphasis>&#160;&#160;&#160;((uint32_t)0x007F0000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_PRER_PREDIV_S</emphasis>&#160;&#160;&#160;((uint32_t)0x00001FFF)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_WUTR_WUT</emphasis>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CALIBR_DCS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CALIBR_DC</emphasis>&#160;&#160;&#160;((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_MSK4</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_WDSEL</emphasis>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_DT</emphasis>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_DT_0</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_DT_1</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_DU</emphasis>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_DU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_DU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_DU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_DU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_MSK3</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_PM</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_HT</emphasis>&#160;&#160;&#160;((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_HT_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_HT_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_HU</emphasis>&#160;&#160;&#160;((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_HU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_HU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_HU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_HU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_MSK2</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_MNT</emphasis>&#160;&#160;&#160;((uint32_t)0x00007000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_MNT_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_MNT_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_MNT_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_MNU</emphasis>&#160;&#160;&#160;((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_MNU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_MNU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_MNU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_MNU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_MSK1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_ST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000070)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_ST_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_ST_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_ST_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_SU</emphasis>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_SU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_SU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_SU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMAR_SU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_MSK4</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_WDSEL</emphasis>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_DT</emphasis>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_DT_0</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_DT_1</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_DU</emphasis>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_DU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_DU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_DU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_DU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_MSK3</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_PM</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_HT</emphasis>&#160;&#160;&#160;((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_HT_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_HT_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_HU</emphasis>&#160;&#160;&#160;((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_HU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_HU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_HU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_HU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_MSK2</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_MNT</emphasis>&#160;&#160;&#160;((uint32_t)0x00007000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_MNT_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_MNT_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_MNT_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_MNU</emphasis>&#160;&#160;&#160;((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_MNU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_MNU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_MNU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_MNU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_MSK1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_ST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000070)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_ST_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_ST_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_ST_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_SU</emphasis>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_SU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_SU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_SU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBR_SU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_WPR_KEY</emphasis>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_SSR_SS</emphasis>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_SHIFTR_SUBFS</emphasis>&#160;&#160;&#160;((uint32_t)0x00007FFF)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_SHIFTR_ADD1S</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSTR_PM</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSTR_HT</emphasis>&#160;&#160;&#160;((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSTR_HT_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSTR_HT_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSTR_HU</emphasis>&#160;&#160;&#160;((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSTR_HU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSTR_HU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSTR_HU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSTR_HU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSTR_MNT</emphasis>&#160;&#160;&#160;((uint32_t)0x00007000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSTR_MNT_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSTR_MNT_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSTR_MNT_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSTR_MNU</emphasis>&#160;&#160;&#160;((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSTR_MNU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSTR_MNU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSTR_MNU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSTR_MNU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSTR_ST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000070)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSTR_ST_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSTR_ST_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSTR_ST_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSTR_SU</emphasis>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSTR_SU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSTR_SU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSTR_SU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSTR_SU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSDR_WDU</emphasis>&#160;&#160;&#160;((uint32_t)0x0000E000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSDR_WDU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSDR_WDU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSDR_WDU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSDR_MT</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSDR_MU</emphasis>&#160;&#160;&#160;((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSDR_MU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSDR_MU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSDR_MU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSDR_MU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSDR_DT</emphasis>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSDR_DT_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSDR_DT_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSDR_DU</emphasis>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSDR_DU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSDR_DU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSDR_DU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSDR_DU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TSSSR_SS</emphasis>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CALR_CALP</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CALR_CALW8</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CALR_CALW16</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CALR_CALM</emphasis>&#160;&#160;&#160;((uint32_t)0x000001FF)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CALR_CALM_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CALR_CALM_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CALR_CALM_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CALR_CALM_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CALR_CALM_4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CALR_CALM_5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CALR_CALM_6</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CALR_CALM_7</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CALR_CALM_8</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TAFCR_ALARMOUTTYPE</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TAFCR_TSINSEL</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TAFCR_TAMPINSEL</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TAFCR_TAMPPUDIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TAFCR_TAMPPRCH</emphasis>&#160;&#160;&#160;((uint32_t)0x00006000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TAFCR_TAMPPRCH_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TAFCR_TAMPPRCH_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TAFCR_TAMPFLT</emphasis>&#160;&#160;&#160;((uint32_t)0x00001800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TAFCR_TAMPFLT_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TAFCR_TAMPFLT_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TAFCR_TAMPFREQ</emphasis>&#160;&#160;&#160;((uint32_t)0x00000700)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TAFCR_TAMPFREQ_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TAFCR_TAMPFREQ_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TAFCR_TAMPFREQ_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TAFCR_TAMPTS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TAFCR_TAMPIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TAFCR_TAMP1TRG</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_TAFCR_TAMP1E</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMASSR_MASKSS</emphasis>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMASSR_MASKSS_0</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMASSR_MASKSS_1</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMASSR_MASKSS_2</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMASSR_MASKSS_3</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMASSR_SS</emphasis>&#160;&#160;&#160;((uint32_t)0x00007FFF)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBSSR_MASKSS</emphasis>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBSSR_MASKSS_0</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBSSR_MASKSS_1</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBSSR_MASKSS_2</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBSSR_MASKSS_3</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRMBSSR_SS</emphasis>&#160;&#160;&#160;((uint32_t)0x00007FFF)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_BKP0R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_BKP1R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_BKP2R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_BKP3R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_BKP4R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_BKP5R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_BKP6R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_BKP7R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_BKP8R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_BKP9R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_BKP10R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_BKP11R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_BKP12R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_BKP13R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_BKP14R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_BKP15R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_BKP16R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_BKP17R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_BKP18R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_BKP19R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf125c56eeb40163b617c9fb6329da67f">SDIO_POWER_PWRCTRL</link>&#160;&#160;&#160;((uint8_t)0x03)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa82b7689b02f54318d3f629d70b85098">SDIO_POWER_PWRCTRL_0</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd149efb1d6062f37165ac01268a875e">SDIO_POWER_PWRCTRL_1</link>&#160;&#160;&#160;((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga316271d0147b22c6267fc563d4c24424">SDIO_CLKCR_CLKDIV</link>&#160;&#160;&#160;((uint16_t)0x00FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf27847573683f91dbfe387a2571b514f">SDIO_CLKCR_CLKEN</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafbb618f32aef2970fd8b8b285f7b4118">SDIO_CLKCR_PWRSAV</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1f362c1d228156c50639d79b9be99c9b">SDIO_CLKCR_BYPASS</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9d57d7917c39bdc5309506e8c28b7d7">SDIO_CLKCR_WIDBUS</link>&#160;&#160;&#160;((uint16_t)0x1800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab532dbf366c3fb731488017b0a794151">SDIO_CLKCR_WIDBUS_0</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49f3e7998bca487f5354ef6f8dffbb21">SDIO_CLKCR_WIDBUS_1</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad124bd76f6543497c90372e182ec48a2">SDIO_CLKCR_NEGEDGE</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga693d7b533dd5a5a668bc13b4365b18dc">SDIO_CLKCR_HWFC_EN</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d917a4fdc7442e270c2c727df78b819">SDIO_ARG_CMDARG</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf91b593b5681a68db5ff9fd11600c9c8">SDIO_CMD_CMDINDEX</link>&#160;&#160;&#160;((uint16_t)0x003F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d617f0e08d697c3b263e6a79f417d0f">SDIO_CMD_WAITRESP</link>&#160;&#160;&#160;((uint16_t)0x00C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae5797a389fecf611dccd483658b822fa">SDIO_CMD_WAITRESP_0</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f5457b48feda0056466e5c380c44373">SDIO_CMD_WAITRESP_1</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b037f34e297f38d56b14d46d008ef58">SDIO_CMD_WAITINT</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4118c9200bae6732764f6c87a0962a9">SDIO_CMD_WAITPEND</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga982f3fd09ce7e31709e0628b1fae86b8">SDIO_CMD_CPSMEN</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad560080c3e7ab5aeafe151dafcc64368">SDIO_CMD_SDIOSUSPEND</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga905b78ecf464857e6501ef5fd5e6ef1b">SDIO_CMD_ENCMDCOMPL</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a9d5b2366ec7ca38db9d6d9f0f63f81">SDIO_CMD_NIEN</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga87422225274de986e7abe6b2a91a79c5">SDIO_CMD_CEATACMD</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27f9a6cbfd364bbb050b526ebc01d2d7">SDIO_RESPCMD_RESPCMD</link>&#160;&#160;&#160;((uint8_t)0x3F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56a55231f7a91cfd2cefaca0f6135cbc">SDIO_RESP0_CARDSTATUS0</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d20abddfc99835a2954eda5899f6db1">SDIO_RESP1_CARDSTATUS1</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31a482ff36bde1df56ab603c864c4066">SDIO_RESP2_CARDSTATUS2</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1075c96b5818b0500d5cce231ace89cf">SDIO_RESP3_CARDSTATUS3</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga407ab1e46a80426602ab36e86457da26">SDIO_RESP4_CARDSTATUS4</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27e45eea9ce17b7251f10ea763180690">SDIO_DTIMER_DATATIME</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d3b07bca9aec8ef5456ba9b73f13adb">SDIO_DLEN_DATALENGTH</link>&#160;&#160;&#160;((uint32_t)0x01FFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a">SDIO_DCTRL_DTEN</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga801fe27f7175a308d56776db19776c93">SDIO_DCTRL_DTDIR</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa90cd50ae364b992ca8ccab319eb5513">SDIO_DCTRL_DTMODE</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga03a2148910ae02dde7e4cd63e0f5e008">SDIO_DCTRL_DMAEN</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga948072d8a6db53d0c377944523a4b15a">SDIO_DCTRL_DBLOCKSIZE</link>&#160;&#160;&#160;((uint16_t)0x00F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51e2cb99cf325bb32c8910204b1507db">SDIO_DCTRL_DBLOCKSIZE_0</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0add3ad2b72a21e7f8d48da3ea0b3d0f">SDIO_DCTRL_DBLOCKSIZE_1</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93825036eceb86872e2ca179c63163ec">SDIO_DCTRL_DBLOCKSIZE_2</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac2025aa63b595bfccc747b99caec8799">SDIO_DCTRL_DBLOCKSIZE_3</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe9600da3e751118d49ea14ce44e91b9">SDIO_DCTRL_RWSTART</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f1b5b6a32ce712fbb3767090b1b045e">SDIO_DCTRL_RWSTOP</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4bf721a25f656b3de6fa0b0fe32edb6a">SDIO_DCTRL_RWMOD</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa16b4c4037cf974162a591aea753fc21">SDIO_DCTRL_SDIOEN</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f8ab9dfe9d4f809b61fa2b7826adbde">SDIO_DCOUNT_DATACOUNT</link>&#160;&#160;&#160;((uint32_t)0x01FFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad6dbe59c4bdd8b9a12b092cf84a9daef">SDIO_STA_CCRCFAIL</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga554d1f9986bf5c715dd6f27a6493ce31">SDIO_STA_DCRCFAIL</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae72c4f34bb3ccffeef1d7cdcb7415bdc">SDIO_STA_CTIMEOUT</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a2cad7ef3406a46ddba51f7ab5df94b">SDIO_STA_DTIMEOUT</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b9dcdb8b90d8266eb0c5a2be81238aa">SDIO_STA_TXUNDERR</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad4b91289c9f6b773f928706ae8a5ddfc">SDIO_STA_RXOVERR</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga096f11117736a2252f1cd5c4cccdc6e6">SDIO_STA_CMDREND</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa550641dc6aa942e1b524ad0e557a284">SDIO_STA_CMDSENT</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe7e354a903b957943cf5b6bed4cdf6b">SDIO_STA_DATAEND</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a9ef8e72604e9997da23601a2dd84a4">SDIO_STA_STBITERR</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2fabf2c02cba6d4de1e90d8d1dc9793c">SDIO_STA_DBCKEND</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99ccdac7a223635ee5b38a4bae8f30cc">SDIO_STA_CMDACT</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga908feb4957f48390bc2fc0bde47ac784">SDIO_STA_TXACT</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad2f52b50765fa449dcfabc39b099796">SDIO_STA_RXACT</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62b9e38be5956dde69049154facc62fd">SDIO_STA_TXFIFOHE</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7916c47ee972376a0eaee584133ca36d">SDIO_STA_RXFIFOHF</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1497b46f9a906001dabb7d7604f6c05">SDIO_STA_TXFIFOF</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga85f46f873ca5fe91a1e8206d157b9446">SDIO_STA_RXFIFOF</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4624f95c5224c631f99571b5454acd86">SDIO_STA_TXFIFOE</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44bf9f7321d65a3effd2df469a58a464">SDIO_STA_RXFIFOE</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19b374518e813f7a1ac4aec3b24b7517">SDIO_STA_TXDAVL</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadcad9b8c0e3ccba1aa389d7713db6803">SDIO_STA_RXDAVL</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5df3c10c37285faedb2d853aea4e63dc">SDIO_STA_SDIOIT</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d8ef3b4157374fd2b5fc8ed12b77a0c">SDIO_STA_CEATAEND</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44708c45f675cf065f1c7fc9311d6e43">SDIO_ICR_CCRCFAILC</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2cb6cde5f88a5d2b635a830dd401c4e0">SDIO_ICR_DCRCFAILC</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4d128bee8a97ae9971d42f844d2e297">SDIO_ICR_CTIMEOUTC</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadcb64d3d07a5841ee9f18ff6bc75350b">SDIO_ICR_DTIMEOUTC</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9628d77973f35d628924172831b029f8">SDIO_ICR_TXUNDERRC</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2513d040c7695b152b0b423ad6f5c81e">SDIO_ICR_RXOVERRC</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8fb5c67aef48d5ee27b60107d938a58f">SDIO_ICR_CMDRENDC</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa27fe45ef7461caf704186630b26a196">SDIO_ICR_CMDSENTC</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga527e1f9cd295845d5be9975cf26bae7e">SDIO_ICR_DATAENDC</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae614b5ab8a8aecbc3c1ce74645cdc28c">SDIO_ICR_STBITERRC</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadc5518c07e39dc1f91603737d1a7180b">SDIO_ICR_DBCKENDC</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2990db729fb017dfd659dc6cf8823761">SDIO_ICR_SDIOITC</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f1cebd40fd1eafb59635b284c5a3f34">SDIO_ICR_CEATAENDC</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e24d12a6c9af91337cb391d3ba698f3">SDIO_MASK_CCRCFAILIE</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e2e106a1f7792f054c6cc1f60906a09">SDIO_MASK_DCRCFAILIE</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23f5a8c06e289522af0a679b08bdb014">SDIO_MASK_CTIMEOUTIE</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b4cc63338fe72abd76e5b399c47379b">SDIO_MASK_DTIMEOUTIE</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e02e525dc6ca1bb294b174e7391753d">SDIO_MASK_TXUNDERRIE</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39f494cf2a6af6ced9eaeac751ea81e4">SDIO_MASK_RXOVERRIE</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5fdedfc60a2019ff5f64533fcdd0c3f1">SDIO_MASK_CMDRENDIE</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d541aea02974c03bd8a8426125c35ff">SDIO_MASK_CMDSENTIE</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae6398bd3e8312eea3b986ab59b80b466">SDIO_MASK_DATAENDIE</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4194bed51eb4a951a58a5d4062ba978f">SDIO_MASK_STBITERRIE</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga947e5da36c9eeca0b48f3356067dff00">SDIO_MASK_DBCKENDIE</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad63b504f02ea0b1e5ec48962799fde88">SDIO_MASK_CMDACTIE</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9bbfbc3f69ab77171eb1a0058783b1e0">SDIO_MASK_TXACTIE</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9768c39a5d9d3c5519eb522c62a75eae">SDIO_MASK_RXACTIE</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9cf28de8489fee023ea353df0e13fa7">SDIO_MASK_TXFIFOHEIE</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga04d50028fc671494508aecb04e727102">SDIO_MASK_RXFIFOHFIE</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga03a602b975ce16ef03083947aded0172">SDIO_MASK_TXFIFOFIE</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf18c4bdf8fa4ee85596a89de00158fbb">SDIO_MASK_RXFIFOFIE</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11e1d67150fad62dc1ca7783f3a19372">SDIO_MASK_TXFIFOEIE</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbc23fa1c153a9e5216baeef7922e412">SDIO_MASK_RXFIFOEIE</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a1988093a6df087ebb8ff41a51962da">SDIO_MASK_TXDAVLIE</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa9da7d15902e6f94b79968a07250696">SDIO_MASK_RXDAVLIE</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad73b7c7d480d2d71613995cfecc59138">SDIO_MASK_SDIOITIE</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a19dd3039888ebdc40b2406be400749">SDIO_MASK_CEATAENDIE</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa45f5e0a2be89267f79cad57f456f0a2">SDIO_FIFOCNT_FIFOCOUNT</link>&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5fc0d1e12c55398e2881fe917672da25">SDIO_FIFO_FIFODATA</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2616a10f5118cdc68fbdf0582481e124">SPI_CR1_CPOL</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga261af22667719a32b3ce566c1e261936">SPI_CR1_BR</link>&#160;&#160;&#160;((uint16_t)0x0038)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa364b123cf797044094cc229330ce321">SPI_CR1_BR_0</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45e93d18c8966964ed1926d5ca87ef46">SPI_CR1_BR_1</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga28b823d564e9d90150bcc6744b4ed622">SPI_CR1_BR_2</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab929e9d5ddbb66f229c501ab18d0e6e8">SPI_CR1_LSBFIRST</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5f154374b58c0234f82ea326cb303a1e">SPI_CR1_SSI</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ffecf774b84a8cdc11ab1f931791883">SPI_CR1_RXONLY</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ffabea0de695a19198d906bf6a1d9fd">SPI_CR1_DFF</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga57072f13c2e54c12186ae8c5fdecb250">SPI_CR1_CRCNEXT</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf23c590d98279634af05550702a806da">SPI_CR2_RXDMAEN</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3eee671793983a3bd669c9173b2ce210">SPI_CR2_TXDMAEN</link>&#160;&#160;&#160;((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae94612b95395eff626f5f3d7d28352dd">SPI_CR2_SSOE</link>&#160;&#160;&#160;((uint8_t)0x04)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</link>&#160;&#160;&#160;((uint8_t)0x20)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</link>&#160;&#160;&#160;((uint8_t)0x40)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</link>&#160;&#160;&#160;((uint8_t)0x80)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40e14de547aa06864abcd4b0422d8b48">SPI_SR_RXNE</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5bd5d21816947fcb25ccae7d3bf8eb2c">SPI_SR_TXE</link>&#160;&#160;&#160;((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81bd052f0b2e819ddd6bb16c2292a2de">SPI_SR_CHSIDE</link>&#160;&#160;&#160;((uint8_t)0x04)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13d3292e963499c0e9a36869909229e6">SPI_SR_UDR</link>&#160;&#160;&#160;((uint8_t)0x08)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga69e543fa9584fd636032a3ee735f750b">SPI_SR_CRCERR</link>&#160;&#160;&#160;((uint8_t)0x10)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</link>&#160;&#160;&#160;((uint8_t)0x20)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa8d902302c5eb81ce4a57029de281232">SPI_SR_OVR</link>&#160;&#160;&#160;((uint8_t)0x40)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa3498df67729ae048dc5f315ef7c16bf">SPI_SR_BSY</link>&#160;&#160;&#160;((uint8_t)0x80)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa4da7d7f05a28d1aaa52ec557e55e1ad">SPI_DR_DR</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae968658ab837800723eafcc21af10247">SPI_CRCPR_CRCPOLY</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a01a578c2c7bb4e587a8f1610843181">SPI_RXCRCR_RXCRC</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c69dc721e89e40056999b64572dff09">SPI_TXCRCR_TXCRC</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c362b3d703698a7891f032f6b29056f">SPI_I2SCFGR_CHLEN</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc12f9d2003ab169a3f68e9d809f84ae">SPI_I2SCFGR_DATLEN</link>&#160;&#160;&#160;((uint16_t)0x0006)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa20ad624085d2e533eea3662cb03d8fa">SPI_I2SCFGR_DATLEN_0</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf6e940d195fa1633cb1b23414f00412">SPI_I2SCFGR_DATLEN_1</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c5be1f1c8b4689643e04cd5034e7f5f">SPI_I2SCFGR_CKPOL</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a822a80be3a51524b42491248f8031f">SPI_I2SCFGR_I2SSTD</link>&#160;&#160;&#160;((uint16_t)0x0030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafeba0a45703463dfe05334364bdacbe8">SPI_I2SCFGR_I2SSTD_0</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0142a3667f59bce9bae80d31e88a124a">SPI_I2SCFGR_I2SSTD_1</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66a29efc32a31f903e89b7ddcd20857b">SPI_I2SCFGR_PCMSYNC</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf09fd11f6f97000266b30b015bf2cb68">SPI_I2SCFGR_I2SCFG</link>&#160;&#160;&#160;((uint16_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga421c94680ee8a2583419e2b0c89e995e">SPI_I2SCFGR_I2SCFG_0</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80c398b9e79fcc61a497f9d7dd910352">SPI_I2SCFGR_I2SCFG_1</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga30d76c7552c91bbd5cbac70d9c56ebb3">SPI_I2SCFGR_I2SE</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae99763414b3c2f11fcfecb1f93eb6701">SPI_I2SCFGR_I2SMOD</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga406ce88b2580a421f5b28bdbeb303543">SPI_I2SPR_I2SDIV</link>&#160;&#160;&#160;((uint16_t)0x00FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d6d4136a5ae12f9bd5940324282355a">SPI_I2SPR_ODD</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25669c3686c0c577d2d371ac09200ff0">SPI_I2SPR_MCKOE</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3c05039ec67573c00da29f58b914f258">SYSCFG_MEMRMP_MEM_MODE</link>&#160;&#160;&#160;((uint32_t)0x00000003)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SYSCFG_MEMRMP_MEM_MODE_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SYSCFG_MEMRMP_MEM_MODE_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9d8ca35cdab213cb2400c49434de326">SYSCFG_PMC_MII_RMII_SEL</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SYSCFG_PMC_MII_RMII</emphasis>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1gae9d8ca35cdab213cb2400c49434de326">SYSCFG_PMC_MII_RMII_SEL</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75b70d07448c3037234bc2abb8e3d884">SYSCFG_EXTICR1_EXTI0</link>&#160;&#160;&#160;((uint16_t)0x000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7fc84838c77f799cb7e57d6e97c6c16d">SYSCFG_EXTICR1_EXTI1</link>&#160;&#160;&#160;((uint16_t)0x00F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d0a0a6b8223777937d8c9012658d6cd">SYSCFG_EXTICR1_EXTI2</link>&#160;&#160;&#160;((uint16_t)0x0F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3bf2306f79ebb709da5ecf83e59ded4">SYSCFG_EXTICR1_EXTI3</link>&#160;&#160;&#160;((uint16_t)0xF000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6de6aa8e32ae5cd07fd69e42e7226bd1">SYSCFG_EXTICR1_EXTI0_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI0 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf43c9ef6b61e39655cbe969967c79a69">SYSCFG_EXTICR1_EXTI0_PB</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga861a4d7b48ffd93997267baaad12fd51">SYSCFG_EXTICR1_EXTI0_PC</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6439042c8cd14f99fe3813cff47c0ee">SYSCFG_EXTICR1_EXTI0_PD</link>&#160;&#160;&#160;((uint16_t)0x0003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb087e2ded8ac927ee9e1fc0234bfdef">SYSCFG_EXTICR1_EXTI0_PE</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa897f1ac8311e57339eaf7813239eaf4">SYSCFG_EXTICR1_EXTI0_PF</link>&#160;&#160;&#160;((uint16_t)0x0005)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga98b2d929e79e5cc2ee7961a75a0ab094">SYSCFG_EXTICR1_EXTI0_PG</link>&#160;&#160;&#160;((uint16_t)0x0006)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga766d0bf3501e207b0baa066cf756688f">SYSCFG_EXTICR1_EXTI0_PH</link>&#160;&#160;&#160;((uint16_t)0x0007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacfc4b69ff5f5d9b35bf01f26d6aa4e60">SYSCFG_EXTICR1_EXTI0_PI</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4b78c30e4ef4fa441582eb3c102865d">SYSCFG_EXTICR1_EXTI1_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI1 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19a11fce288d19546c76257483e0dcb6">SYSCFG_EXTICR1_EXTI1_PB</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae45a8c814b13fa19f157364dc715c08a">SYSCFG_EXTICR1_EXTI1_PC</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93cb136eaf357affc4a28a8d423cabbb">SYSCFG_EXTICR1_EXTI1_PD</link>&#160;&#160;&#160;((uint16_t)0x0030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f5c3d1e914af78112179a13e9c736d6">SYSCFG_EXTICR1_EXTI1_PE</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43ea410456aa31dfe6ec4889de62428b">SYSCFG_EXTICR1_EXTI1_PF</link>&#160;&#160;&#160;((uint16_t)0x0050)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf9118efcafa89eeada012ff5ab98387d">SYSCFG_EXTICR1_EXTI1_PG</link>&#160;&#160;&#160;((uint16_t)0x0060)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ac69d7f391e837d8e8adce27704d87d">SYSCFG_EXTICR1_EXTI1_PH</link>&#160;&#160;&#160;((uint16_t)0x0070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga010784c7bdee3c742b48c500ee52e223">SYSCFG_EXTICR1_EXTI1_PI</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4096f472e87e021f4d4c94457ddaf5f1">SYSCFG_EXTICR1_EXTI2_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI2 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8cd240d61fd8a9666621f0dee07a08e5">SYSCFG_EXTICR1_EXTI2_PB</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga03ce7faaf56aa9efcc74af65619e275e">SYSCFG_EXTICR1_EXTI2_PC</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc35fcdcc89b487fab2901e1f5a7f41b">SYSCFG_EXTICR1_EXTI2_PD</link>&#160;&#160;&#160;((uint16_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3f2b7465d81745f7a772e7689a29618">SYSCFG_EXTICR1_EXTI2_PE</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab538769f1da056b3f57fb984adeef252">SYSCFG_EXTICR1_EXTI2_PF</link>&#160;&#160;&#160;((uint16_t)0x0500)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe4f5fa56e98b42b64e894f7a9216e05">SYSCFG_EXTICR1_EXTI2_PG</link>&#160;&#160;&#160;((uint16_t)0x0600)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada5ffab92c39cbfc695ce57a4e6177e5">SYSCFG_EXTICR1_EXTI2_PH</link>&#160;&#160;&#160;((uint16_t)0x0700)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00bc1224b7bfd46dcec32676a601de51">SYSCFG_EXTICR1_EXTI2_PI</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45ed24773c389f4477944c2c43d106c0">SYSCFG_EXTICR1_EXTI3_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI3 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga652183838bb096717551bf8a1917c257">SYSCFG_EXTICR1_EXTI3_PB</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb1809e5b8a9ebc4b1cbc8967d985929">SYSCFG_EXTICR1_EXTI3_PC</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga205440ffa174509d57c2b6a1814f8202">SYSCFG_EXTICR1_EXTI3_PD</link>&#160;&#160;&#160;((uint16_t)0x3000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2b33beb6294fd7a257f0f3a36e0dcda">SYSCFG_EXTICR1_EXTI3_PE</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40240ee616b6e06ecd8dabe9d8e56e71">SYSCFG_EXTICR1_EXTI3_PF</link>&#160;&#160;&#160;((uint16_t)0x5000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa73420dbafb7f20f16c350a12b0a0f5">SYSCFG_EXTICR1_EXTI3_PG</link>&#160;&#160;&#160;((uint16_t)0x6000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae49def2961bf528448a4fbb4aa9c9d94">SYSCFG_EXTICR1_EXTI3_PH</link>&#160;&#160;&#160;((uint16_t)0x7000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga337e37f58e8710ea8305a16c08e390b9">SYSCFG_EXTICR1_EXTI3_PI</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad2a57b4872977812e60d521268190e1e">SYSCFG_EXTICR2_EXTI4</link>&#160;&#160;&#160;((uint16_t)0x000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6682a1b97b04c5c33085ffd2827ccd17">SYSCFG_EXTICR2_EXTI5</link>&#160;&#160;&#160;((uint16_t)0x00F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c50caf6019fd7d5038d77e61f57ad7b">SYSCFG_EXTICR2_EXTI6</link>&#160;&#160;&#160;((uint16_t)0x0F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga638ea3bb014752813d064d37b3388950">SYSCFG_EXTICR2_EXTI7</link>&#160;&#160;&#160;((uint16_t)0xF000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51147f1747daf48dbcfad03285ae8889">SYSCFG_EXTICR2_EXTI4_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI4 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga917aeb0df688d6b34785085fc85d9e47">SYSCFG_EXTICR2_EXTI4_PB</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14ac312beeb19d3bb34a552546477613">SYSCFG_EXTICR2_EXTI4_PC</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec62164e18d1b525e8272169b1efe642">SYSCFG_EXTICR2_EXTI4_PD</link>&#160;&#160;&#160;((uint16_t)0x0003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac1d2292b6a856a8a71d82f595b580b9b">SYSCFG_EXTICR2_EXTI4_PE</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0adc3c72bddc65977e3ef56df74ed40e">SYSCFG_EXTICR2_EXTI4_PF</link>&#160;&#160;&#160;((uint16_t)0x0005)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5aad8ed8589e28677332ea0b200617b">SYSCFG_EXTICR2_EXTI4_PG</link>&#160;&#160;&#160;((uint16_t)0x0006)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga339f8994c317190a387a96b857aa79d0">SYSCFG_EXTICR2_EXTI4_PH</link>&#160;&#160;&#160;((uint16_t)0x0007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad36a509bf6deabd5446a07c20964f83">SYSCFG_EXTICR2_EXTI4_PI</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb9581c515a4bdf1ed88fe96d8c24794">SYSCFG_EXTICR2_EXTI5_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI5 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga90a3f610234dfa13f56e72c76a12be74">SYSCFG_EXTICR2_EXTI5_PB</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga33b6bdc1b4bfeda0d4034dc67f1a6046">SYSCFG_EXTICR2_EXTI5_PC</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0eea392f1530c7cb794a63d04e268a70">SYSCFG_EXTICR2_EXTI5_PD</link>&#160;&#160;&#160;((uint16_t)0x0030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a4e6644d0144bfb0f913cf20eaf2f8e">SYSCFG_EXTICR2_EXTI5_PE</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga740e27c5bead2c914a134ac4ed4d05b3">SYSCFG_EXTICR2_EXTI5_PF</link>&#160;&#160;&#160;((uint16_t)0x0050)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d78839e577ab90090abcdcff88e18c8">SYSCFG_EXTICR2_EXTI5_PG</link>&#160;&#160;&#160;((uint16_t)0x0060)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a06842a64138b5010186d980cb594f9">SYSCFG_EXTICR2_EXTI5_PH</link>&#160;&#160;&#160;((uint16_t)0x0070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f3c4ebe4d750f89465acd067ab0ee30">SYSCFG_EXTICR2_EXTI5_PI</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e87c78fb6dfde7c8b7f81fe3b65aae9">SYSCFG_EXTICR2_EXTI6_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI6 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6528de8e4ca8741e86ae254e1d6b2a70">SYSCFG_EXTICR2_EXTI6_PB</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53d8745705d5eb84c70a8554f61d59ac">SYSCFG_EXTICR2_EXTI6_PC</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26c97cdece451441e49120e754020cdc">SYSCFG_EXTICR2_EXTI6_PD</link>&#160;&#160;&#160;((uint16_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga804218f2dd83c72e672143ec4f283ad3">SYSCFG_EXTICR2_EXTI6_PE</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d36de53e52c8a4c7991513fec326df6">SYSCFG_EXTICR2_EXTI6_PF</link>&#160;&#160;&#160;((uint16_t)0x0500)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga278997204184bfe7c951c1da327e6fb5">SYSCFG_EXTICR2_EXTI6_PG</link>&#160;&#160;&#160;((uint16_t)0x0600)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga283486dccd660fbf830e8c44b0161a63">SYSCFG_EXTICR2_EXTI6_PH</link>&#160;&#160;&#160;((uint16_t)0x0700)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4222e7d9ed672ea2de3a038c23f9566b">SYSCFG_EXTICR2_EXTI6_PI</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f1bfd3af524288b6ce54d7f9aef410a">SYSCFG_EXTICR2_EXTI7_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI7 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab18d324986b18858f901febbcc2a57b7">SYSCFG_EXTICR2_EXTI7_PB</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9f53618d9cf13af2b2ecf191da8595a">SYSCFG_EXTICR2_EXTI7_PC</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae38aa3b76227bb8e9d8cedc31c023f63">SYSCFG_EXTICR2_EXTI7_PD</link>&#160;&#160;&#160;((uint16_t)0x3000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga90d097c1b5cbb62dc86327604907dcd4">SYSCFG_EXTICR2_EXTI7_PE</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf2c3a661be3569fffe11515e37de1e4">SYSCFG_EXTICR2_EXTI7_PF</link>&#160;&#160;&#160;((uint16_t)0x5000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga987bc0488e57b14b0a98e4952df2b539">SYSCFG_EXTICR2_EXTI7_PG</link>&#160;&#160;&#160;((uint16_t)0x6000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab0ce56e15f4eb86a3e262deaa845cb99">SYSCFG_EXTICR2_EXTI7_PH</link>&#160;&#160;&#160;((uint16_t)0x7000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae68ca6758cf36232dd5ac63afae97cbc">SYSCFG_EXTICR2_EXTI7_PI</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2a656b18cc728e38acb72cf8d7e7935">SYSCFG_EXTICR3_EXTI8</link>&#160;&#160;&#160;((uint16_t)0x000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga002462e4c233adc6dd502de726994575">SYSCFG_EXTICR3_EXTI9</link>&#160;&#160;&#160;((uint16_t)0x00F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8fc06b17c3b3d393b749bf9924a43a80">SYSCFG_EXTICR3_EXTI10</link>&#160;&#160;&#160;((uint16_t)0x0F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa66cc9a579696c8f5c41f5f138ee1e67">SYSCFG_EXTICR3_EXTI11</link>&#160;&#160;&#160;((uint16_t)0xF000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1c6843a871f1a06ca25c0de50048b10">SYSCFG_EXTICR3_EXTI8_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI8 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4818dc7bffc8dfc2acc48995a62e66c5">SYSCFG_EXTICR3_EXTI8_PB</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba0d34ff57632d7753981404cef548e2">SYSCFG_EXTICR3_EXTI8_PC</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa15260ba354dee354f0a71e7913009c3">SYSCFG_EXTICR3_EXTI8_PD</link>&#160;&#160;&#160;((uint16_t)0x0003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga185287204b8cead31d3760f65c5ca19d">SYSCFG_EXTICR3_EXTI8_PE</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga425e41001af4b205b8fbfba723572a81">SYSCFG_EXTICR3_EXTI8_PF</link>&#160;&#160;&#160;((uint16_t)0x0005)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ecc7a12103b805da045093eb626614d">SYSCFG_EXTICR3_EXTI8_PG</link>&#160;&#160;&#160;((uint16_t)0x0006)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4">SYSCFG_EXTICR3_EXTI8_PH</link>&#160;&#160;&#160;((uint16_t)0x0007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf0b679636c97041f5584012c78f6d7a3">SYSCFG_EXTICR3_EXTI8_PI</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93e284e59c4ff887b2e79851ac0a81c4">SYSCFG_EXTICR3_EXTI9_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI9 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa9271cbc1ed09774a5fef4b379cab260">SYSCFG_EXTICR3_EXTI9_PB</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1cc355176941881870c620c0837cab48">SYSCFG_EXTICR3_EXTI9_PC</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75af3c7a94cfc78361c94b054f9fe064">SYSCFG_EXTICR3_EXTI9_PD</link>&#160;&#160;&#160;((uint16_t)0x0030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafce176ef4b389251dadb98d9f59f8fe6">SYSCFG_EXTICR3_EXTI9_PE</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76ef2422b4d021d0cc038cb6325ed311">SYSCFG_EXTICR3_EXTI9_PF</link>&#160;&#160;&#160;((uint16_t)0x0050)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1b37bf746ccfe0750aebd28cfa52a0c">SYSCFG_EXTICR3_EXTI9_PG</link>&#160;&#160;&#160;((uint16_t)0x0060)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31fdedc4a90328881fe8817f4eef61b2">SYSCFG_EXTICR3_EXTI9_PH</link>&#160;&#160;&#160;((uint16_t)0x0070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8cd8a0da1b9ede601094f6c651a499e4">SYSCFG_EXTICR3_EXTI9_PI</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25acdbb9e916c440c41a060d861130ee">SYSCFG_EXTICR3_EXTI10_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI10 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8d9aec4349bf38a4a9753b267b7de7e">SYSCFG_EXTICR3_EXTI10_PB</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62d2b81d49e30ab4fe96572be5da8484">SYSCFG_EXTICR3_EXTI10_PC</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab3553c540cd836d465824939c2e3b79">SYSCFG_EXTICR3_EXTI10_PD</link>&#160;&#160;&#160;((uint16_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabde568ef1c8f4bfaf18954e8ee0716a9">SYSCFG_EXTICR3_EXTI10_PE</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga09ed841a11367cda67c7a416ed6d9b99">SYSCFG_EXTICR3_EXTI10_PF</link>&#160;&#160;&#160;((uint16_t)0x0500)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6dff840a6986b440e7633a3671ce57cc">SYSCFG_EXTICR3_EXTI10_PG</link>&#160;&#160;&#160;((uint16_t)0x0600)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga791e7d2bd23ae969540e5509c6718255">SYSCFG_EXTICR3_EXTI10_PH</link>&#160;&#160;&#160;((uint16_t)0x0700)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8bee76cf4bed88ff7b51145393b2cd19">SYSCFG_EXTICR3_EXTI10_PI</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ca8a85d4512677eff6ed2aac897a366">SYSCFG_EXTICR3_EXTI11_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI11 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaedb3a8cc6b1763e303986553c0e4e7f8">SYSCFG_EXTICR3_EXTI11_PB</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b01c8ba6cb27899a4f5fa494bf2b3f5">SYSCFG_EXTICR3_EXTI11_PC</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a69d636cda0352da0982c54f582787d">SYSCFG_EXTICR3_EXTI11_PD</link>&#160;&#160;&#160;((uint16_t)0x3000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44affe06868a0490f8d0cbbba51ff412">SYSCFG_EXTICR3_EXTI11_PE</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66fb050835077047b576b3a510700d64">SYSCFG_EXTICR3_EXTI11_PF</link>&#160;&#160;&#160;((uint16_t)0x5000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf7b66390eeb4a8d50ebb7e87e2f281b3">SYSCFG_EXTICR3_EXTI11_PG</link>&#160;&#160;&#160;((uint16_t)0x6000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa58cfe5d03072c259582ba8fefa322bf">SYSCFG_EXTICR3_EXTI11_PH</link>&#160;&#160;&#160;((uint16_t)0x7000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafadb14df8764208abeeaf6197489f1b4">SYSCFG_EXTICR3_EXTI11_PI</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d4b31f4a75d935b6a52afe6a16463d1">SYSCFG_EXTICR4_EXTI12</link>&#160;&#160;&#160;((uint16_t)0x000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f04cda5bfe876431d5ad864302d7fa1">SYSCFG_EXTICR4_EXTI13</link>&#160;&#160;&#160;((uint16_t)0x00F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabde06df3ec6e357374820a5a615991aa">SYSCFG_EXTICR4_EXTI14</link>&#160;&#160;&#160;((uint16_t)0x0F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd325c27cff1ae3de773d5e205a33f4e">SYSCFG_EXTICR4_EXTI15</link>&#160;&#160;&#160;((uint16_t)0xF000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ceaa63866465faa8145ce0c5d9a44d0">SYSCFG_EXTICR4_EXTI12_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI12 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8b00a462533a83c75c588340a2fa710">SYSCFG_EXTICR4_EXTI12_PB</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d27668b1fa6b1accde06aa144faa970">SYSCFG_EXTICR4_EXTI12_PC</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa46ddd43a361d82abcb3cb7779ac74ff">SYSCFG_EXTICR4_EXTI12_PD</link>&#160;&#160;&#160;((uint16_t)0x0003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga102ee111e27fd67228c169836dd0849e">SYSCFG_EXTICR4_EXTI12_PE</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9785209e7e13fcf9c4f82d57bae0837">SYSCFG_EXTICR4_EXTI12_PF</link>&#160;&#160;&#160;((uint16_t)0x0005)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c78af5f130089bec32d6f782288765c">SYSCFG_EXTICR4_EXTI12_PG</link>&#160;&#160;&#160;((uint16_t)0x0006)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6bacbf87e34c3f3af8ad4adf0599ce81">SYSCFG_EXTICR3_EXTI12_PH</link>&#160;&#160;&#160;((uint16_t)0x0007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0514aaa894c9be44ba47c1346756f90b">SYSCFG_EXTICR4_EXTI13_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI13 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34e6776e3ebfecc9e78c5aec77c48eff">SYSCFG_EXTICR4_EXTI13_PB</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c7833d4e3c6b7f3878f62a200a6ab14">SYSCFG_EXTICR4_EXTI13_PC</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabed530f628b3c37281f7a583af1cdb3c">SYSCFG_EXTICR4_EXTI13_PD</link>&#160;&#160;&#160;((uint16_t)0x0030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7dc5424bf39509a989464a81ec0714da">SYSCFG_EXTICR4_EXTI13_PE</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf4c995587d7bae6436e6793b8214627">SYSCFG_EXTICR4_EXTI13_PF</link>&#160;&#160;&#160;((uint16_t)0x0050)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4dedb6adbf49c40e5a15ad2afc471155">SYSCFG_EXTICR4_EXTI13_PG</link>&#160;&#160;&#160;((uint16_t)0x0060)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5088d8b62be3faaf7853907f82ba0084">SYSCFG_EXTICR3_EXTI13_PH</link>&#160;&#160;&#160;((uint16_t)0x0070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ad140a68e3e4e0406a182a504679ea9">SYSCFG_EXTICR4_EXTI14_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI14 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae5c1b8a0f2b4f79bd868bbb2b4eff617">SYSCFG_EXTICR4_EXTI14_PB</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8ca668cdd447acb1740566f46de5eb19">SYSCFG_EXTICR4_EXTI14_PC</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f20b2bfa9dc8b57a987c127c6dfa6fe">SYSCFG_EXTICR4_EXTI14_PD</link>&#160;&#160;&#160;((uint16_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c13c49f6d93865ba05361cd86fddabf">SYSCFG_EXTICR4_EXTI14_PE</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9df1ee6f60db93301acaa9220a591da9">SYSCFG_EXTICR4_EXTI14_PF</link>&#160;&#160;&#160;((uint16_t)0x0500)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8ae4d091bb2c7148188ef430734020a">SYSCFG_EXTICR4_EXTI14_PG</link>&#160;&#160;&#160;((uint16_t)0x0600)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga460355223eb849c797abfaa3dc1c717e">SYSCFG_EXTICR3_EXTI14_PH</link>&#160;&#160;&#160;((uint16_t)0x0700)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae2f28920677dd99f9132ed28f7b1d5e2">SYSCFG_EXTICR4_EXTI15_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI15 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga412f44d6a8f8f60420d7e7f8b5635e09">SYSCFG_EXTICR4_EXTI15_PB</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49778592caef3a176ee82c9b83e25148">SYSCFG_EXTICR4_EXTI15_PC</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac23e07d92a68cf7f8c3e58b479638885">SYSCFG_EXTICR4_EXTI15_PD</link>&#160;&#160;&#160;((uint16_t)0x3000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaefd64bc0ea005d03068f2e9b8f425944">SYSCFG_EXTICR4_EXTI15_PE</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e88d51ebabe9f70e5b7c2ad60899d54">SYSCFG_EXTICR4_EXTI15_PF</link>&#160;&#160;&#160;((uint16_t)0x5000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51d341c45e98ccbd82bf7003bfa56e6b">SYSCFG_EXTICR4_EXTI15_PG</link>&#160;&#160;&#160;((uint16_t)0x6000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga036482d96f0cabeddf2702777058cfc7">SYSCFG_EXTICR3_EXTI15_PH</link>&#160;&#160;&#160;((uint16_t)0x7000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga261292a3a7ca1f767915b2e2ec3a7806">SYSCFG_CMPCR_CMP_PD</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae16bcca9b727e68f11467b6b3dad6215">SYSCFG_CMPCR_READY</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</link>&#160;&#160;&#160;((uint16_t)0x0060)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83ca6f7810aba73dc8c12f22092d97a2">TIM_CR1_CMS_0</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab3ee4adcde3c001d3b97d2eae1730ea9">TIM_CR1_CMS_1</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</link>&#160;&#160;&#160;((uint16_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga458d536d82aa3db7d227b0f00b36808f">TIM_CR1_CKD_0</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">TIM_CR1_CKD_1</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</link>&#160;&#160;&#160;((uint16_t)0x0070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae61f8d54923999fffb6db381e81f2b69">TIM_CR2_OIS1N</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga61467648a433bd887683b9a4760021fa">TIM_CR2_OIS2</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga769146db660b832f3ef26f892b567bd4">TIM_CR2_OIS2N</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad974d7c91edf6f1bd47e892b3b6f7565">TIM_CR2_OIS3</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20fb9b62a7e8d114fbd180abd9f8ceae">TIM_CR2_OIS3N</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad644f2f4b26e46587abedc8d3164e56e">TIM_CR2_OIS4</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</link>&#160;&#160;&#160;((uint16_t)0x0007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d1ebece401aeb12abd466d2eafa78b2">TIM_SMCR_SMS_0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa980a3121ab6cda5a4a42b959da8421e">TIM_SMCR_SMS_1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga63847fc3c71f582403e6301b1229c3ed">TIM_SMCR_SMS_2</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</link>&#160;&#160;&#160;((uint16_t)0x0070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8d1f040f9259acb3c2fba7b0c7eb3d96">TIM_SMCR_TS_0</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb82212fcc89166a43ff97542da9182d">TIM_SMCR_TS_1</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf0dbaf4a2ec8759f283f82a958ef6a8">TIM_SMCR_TS_2</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</link>&#160;&#160;&#160;((uint16_t)0x0F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43745c2894cfc1e5ee619ac85d8d5a62">TIM_SMCR_ETF_0</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga661e6cce23553cf0ad3a60d8573b9a2c">TIM_SMCR_ETF_1</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb5528381fb64ffbcc719de478391ae2">TIM_SMCR_ETF_2</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6082700946fc61a6f9d6209e258fcc14">TIM_SMCR_ETF_3</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</link>&#160;&#160;&#160;((uint16_t)0x3000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00b43cd09557a69ed10471ed76b228d8">TIM_SMCR_ETPS_0</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabf12f04862dbc92ca238d1518b27b16b">TIM_SMCR_ETPS_1</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</link>&#160;&#160;&#160;((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</link>&#160;&#160;&#160;((uint8_t)0x04)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</link>&#160;&#160;&#160;((uint8_t)0x08)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</link>&#160;&#160;&#160;((uint8_t)0x10)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</link>&#160;&#160;&#160;((uint8_t)0x20)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</link>&#160;&#160;&#160;((uint8_t)0x40)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</link>&#160;&#160;&#160;((uint8_t)0x80)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</link>&#160;&#160;&#160;((uint16_t)0x0003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga299207b757f31c9c02471ab5f4f59dbe">TIM_CCMR1_CC1S_1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</link>&#160;&#160;&#160;((uint16_t)0x0070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</link>&#160;&#160;&#160;((uint16_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52bb0e50c11c35dcf42aeff7f1c22874">TIM_CCMR1_CC2S_0</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78303c37fdbe0be80f5fc7d21e9eba45">TIM_CCMR1_CC2S_1</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</link>&#160;&#160;&#160;((uint16_t)0x7000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbb68b91da16ffd509a6c7a2a397083c">TIM_CCMR1_OC2M_0</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaedb673b7e2c016191579de704eb842e4">TIM_CCMR1_OC2M_1</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad039a41e5fe97ddf904a0f9f95eb539e">TIM_CCMR1_OC2M_2</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</link>&#160;&#160;&#160;((uint16_t)0x000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05673358a44aeaa56daefca67341b29d">TIM_CCMR1_IC1PSC_0</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf42b75da9b2f127dca98b6ca616f7add">TIM_CCMR1_IC1PSC_1</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</link>&#160;&#160;&#160;((uint16_t)0x00F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7dde4afee556d2d8d22885f191da65a6">TIM_CCMR1_IC1F_0</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga201491465e6864088210bccb8491be84">TIM_CCMR1_IC1F_1</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabaa55ab1e0109b055cabef579c32d67b">TIM_CCMR1_IC1F_2</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23da95530eb6d6451c7c9e451a580f42">TIM_CCMR1_IC1F_3</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</link>&#160;&#160;&#160;((uint16_t)0x0C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39206b27b5b1c5941b2a14ee8e2f1223">TIM_CCMR1_IC2PSC_0</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae861d74943f3c045421f9fdc8b966841">TIM_CCMR1_IC2PSC_1</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</link>&#160;&#160;&#160;((uint16_t)0xF000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d75acd7072f28844074702683d8493f">TIM_CCMR1_IC2F_0</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40e49318b54b16bda6fd7feea7c9a7dd">TIM_CCMR1_IC2F_1</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga932148c784f5cbee4dfcafcbadaf0107">TIM_CCMR1_IC2F_2</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafece48b6f595ef9717d523fa23cea1e8">TIM_CCMR1_IC2F_3</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</link>&#160;&#160;&#160;((uint16_t)0x0003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68c04aea2e89f1e89bd323d6d6e5e6c0">TIM_CCMR2_CC3S_0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4bed6648aad6e8d16196246b355452dc">TIM_CCMR2_CC3S_1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</link>&#160;&#160;&#160;((uint16_t)0x0070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga899b26ffa9c5f30f143306b8598a537f">TIM_CCMR2_OC3M_0</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91476ae2cc3449facafcad82569e14f8">TIM_CCMR2_OC3M_1</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20394da7afcada6c3fc455b05004cff5">TIM_CCMR2_OC3M_2</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</link>&#160;&#160;&#160;((uint16_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabebaa6bffd90b32563bd0fc1ff4a9499">TIM_CCMR2_CC4S_0</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6386ec77a3a451954325a1512d44f893">TIM_CCMR2_CC4S_1</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</link>&#160;&#160;&#160;((uint16_t)0x7000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad866f52cce9ce32e3c0d181007b82de5">TIM_CCMR2_OC4M_0</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd97b1c86dd4953f3382fea317d165af">TIM_CCMR2_OC4M_1</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga431e5cdc0f3dc02fa5a54aa5193ddbab">TIM_CCMR2_OC4M_2</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</link>&#160;&#160;&#160;((uint16_t)0x000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga588513395cbf8be6f4749c140fbf811c">TIM_CCMR2_IC3PSC_0</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd27b9bdcc161c90dc1712074a66f29d">TIM_CCMR2_IC3PSC_1</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</link>&#160;&#160;&#160;((uint16_t)0x00F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31d5450ebc9ac6ea833a2b341ceea061">TIM_CCMR2_IC3F_0</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26f92a3f831685d6df7ab69e68181849">TIM_CCMR2_IC3F_1</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e7d7a3c2686a6e31adc1adf2ce65df9">TIM_CCMR2_IC3F_2</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9696c3da027f2b292d077f1ab4cdd14b">TIM_CCMR2_IC3F_3</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</link>&#160;&#160;&#160;((uint16_t)0x0C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80f7d206409bc551eab06819e17451e4">TIM_CCMR2_IC4PSC_0</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6690f5e98e02addd5e75643767c6d66">TIM_CCMR2_IC4PSC_1</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad51653fd06a591294d432385e794a19e">TIM_CCMR2_IC4F</link>&#160;&#160;&#160;((uint16_t)0xF000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d5fc8b9a6ea27582cb6c25f9654888c">TIM_CCMR2_IC4F_0</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4dcc1562c0c017493e4ee6b32354e85">TIM_CCMR2_IC4F_1</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b96de7db8b71ac7e414f247b871a53c">TIM_CCMR2_IC4F_2</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25d0f55e5b751f2caed6a943f5682a09">TIM_CCMR2_IC4F_3</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41b88bff3f38cec0617ce66fa5aef260">TIM_CCER_CC4NP</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8bc45c0315de82c1c3a38a243bcd00fc">TIM_CNT_CNT</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaefb85e4000ddab0ada67c5964810da35">TIM_PSC_PSC</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace50256fdecc38f641050a4a3266e4d9">TIM_ARR_ARR</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadcef8f28580e36cdfda3be1f7561afc7">TIM_RCR_REP</link>&#160;&#160;&#160;((uint8_t)0xFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac927cc11eff415210dcf94657d8dfbe0">TIM_CCR1_CCR1</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga751e5efd90bdd1fd5f38609f3f5762ba">TIM_CCR2_CCR2</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e85064d37d387851e95c5c1f35315a1">TIM_CCR3_CCR3</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15c9dd67a6701b5498926ae536773eca">TIM_CCR4_CCR4</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</link>&#160;&#160;&#160;((uint16_t)0x00FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b575cca31b0e22ef1d5b842aa162bfc">TIM_BDTR_DTG_0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f33ae1e9b7847a60032a60d0cc7f81d">TIM_BDTR_DTG_1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f06a132eba960bd6cc972e3580d537c">TIM_BDTR_DTG_2</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae7868643a65285fc7132f040c8950f43">TIM_BDTR_DTG_3</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga503b44e30a5fb77c34630d1faca70213">TIM_BDTR_DTG_4</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83a12ecb0a8dd21bc164d9a345ea564f">TIM_BDTR_DTG_5</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf7d418cbd0db89991522cb6be34a017e">TIM_BDTR_DTG_6</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac945c8bcf5567912a88eb2acee53c45b">TIM_BDTR_DTG_7</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</link>&#160;&#160;&#160;((uint16_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabbd1736c8172e7cd098bb591264b07bf">TIM_BDTR_LOCK_0</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga756df80ff8c34399435f52dca18e6eee">TIM_BDTR_LOCK_1</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</link>&#160;&#160;&#160;((uint16_t)0x001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe1bc4b6dd7265dee2857f23d835b2dc">TIM_DCR_DBA_4</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</link>&#160;&#160;&#160;((uint16_t)0x1F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga607d7b87b1b4bf167aabad36f922a8f9">TIM_DCR_DBL_4</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1afa2fc02bcd75c15122c4eb87d6cf83">TIM_DMAR_DMAB</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2916847c3545c06578d7ba8c381a4c20">TIM_OR_TI4_RMP</link>&#160;&#160;&#160;((uint16_t)0x00C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9aea4f8a0abedbf08bb1e686933c1120">TIM_OR_TI4_RMP_0</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa2a46aa18f15f2074b93233a18e85629">TIM_OR_TI4_RMP_1</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f413eac7f503dfddc9a9914efa555ac">TIM_OR_ITR1_RMP</link>&#160;&#160;&#160;((uint16_t)0x0C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7141f22c81a83134d9bb35cdeca5549">TIM_OR_ITR1_RMP_0</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ba54d02d962d04d2bdf16df11c7ccd0">TIM_OR_ITR1_RMP_1</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac88be3484245af8c1b271ae5c1b97a14">USART_SR_PE</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9eb6fd3f820bd12e0b5a981de1894804">USART_SR_FE</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8938468c5666a8305ade6d80d467c572">USART_SR_NE</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4560fc7a60df4bdf402fc7219ae7b558">USART_SR_ORE</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga336fa8c9965ce18c10972ac80ded611f">USART_SR_IDLE</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0c99e2bb265b3d58a91aca7a93f7836">USART_SR_RXNE</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76229b05ac37a5a688e6ba45851a29f1">USART_SR_TC</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65e9cddf0890113d405342f1d8b5b980">USART_SR_TXE</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b868b59576f42421226d35628c6b628">USART_SR_LBD</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9250ae2793db0541e6c4bb8837424541">USART_SR_CTS</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad84ad1e1d0202b41021e2d6e40486bff">USART_DR_DR</link>&#160;&#160;&#160;((uint16_t)0x01FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9dfae31be4ec2c8a3b0905eff30c7046">USART_BRR_DIV_Fraction</link>&#160;&#160;&#160;((uint16_t)0x000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60cfa3802798306b86231f828ed2e71e">USART_BRR_DIV_Mantissa</link>&#160;&#160;&#160;((uint16_t)0xFFF0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac457c519baa28359ab7959fbe0c5cda1">USART_CR1_SBK</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7d61ab5a4e2beaa3f591c56bd15a27b">USART_CR1_RWU</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5221d09eebd12445a20f221bf98066f8">USART_CR1_IDLEIE</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e159d36ab2c93a2c1942df60e9eebbe">USART_CR1_PS</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60f8fcf084f9a8514efafb617c70b074">USART_CR1_PCE</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad831dfc169fcf14b7284984dbecf322d">USART_CR1_WAKE</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95f0288b9c6aaeca7cb6550a2e6833e2">USART_CR1_M</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2bb650676aaae4a5203f372d497d5947">USART_CR1_UE</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed6caeb0cb48f1a7b34090f31a92a8e2">USART_CR1_OVER8</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ee77fac25142271ad56d49685e518b3">USART_CR2_ADD</link>&#160;&#160;&#160;((uint16_t)0x000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f9bc41700717fd93548e0e95b6072ed">USART_CR2_LBDL</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa02ef5d22553f028ea48e5d9f08192b4">USART_CR2_LBDIE</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a62e93ae7864e89622bdd92508b615e">USART_CR2_LBCL</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga362976ce813e58310399d113d2cf09cb">USART_CR2_CPHA</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafbb4336ac93d94d4e78f9fb7b3a0dc68">USART_CR2_CPOL</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf993e483318ebcecffd18649de766dc6">USART_CR2_STOP</link>&#160;&#160;&#160;((uint16_t)0x3000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee6ee01c6e5325b378b2209ef20d0a61">USART_CR2_STOP_0</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b24d14f0e5d1c76c878b08aad44d02b">USART_CR2_STOP_1</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22af8d399f1adda62e31186f0309af80">USART_CR3_IRLP</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f3b70b2ee9ff0b59e952fd7ab04373c">USART_CR3_NACK</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaff130f15493c765353ec2fd605667c5a">USART_CR3_DMAR</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5bb515d3814d448f84e2c98bf44f3993">USART_CR3_DMAT</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c5d6fcd84a4728cda578a0339b4cac2">USART_CR3_RTSE</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa125f026b1ca2d76eab48b191baed265">USART_CR3_CTSE</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga636d5ec2e9556949fc68d13ad45a1e90">USART_CR3_CTSIE</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a96fb1a7beab602cbc8cb0393593826">USART_CR3_ONEBIT</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0b423f0f4baf7d510ea70477e5c9203">USART_GTPR_PSC</link>&#160;&#160;&#160;((uint16_t)0x00FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c49c90d83a0e3746b56b2a0a3b0ddcb">USART_GTPR_PSC_0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8eab5000ab993991d0da8ffbd386c92b">USART_GTPR_PSC_1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d74604b6e1ab08a45ea4fe6b3f6b5cd">USART_GTPR_PSC_2</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b6b237fcac675f8f047c4ff64248486">USART_GTPR_PSC_3</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad1c0e92df8edb974008b3d37d12f655a">USART_GTPR_PSC_4</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12dda4877432bc181c9684b0830b1b7b">USART_GTPR_PSC_5</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga045e834b03e7a06b2005a13923af424a">USART_GTPR_PSC_6</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3da67d3c9c3abf436098a86477d2dfc">USART_GTPR_PSC_7</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e927fad0bfa430f54007e158e01f43b">USART_GTPR_GT</link>&#160;&#160;&#160;((uint16_t)0xFF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga400774feb33ed7544d57d6a0a76e0f70">WWDG_CR_T</link>&#160;&#160;&#160;((uint8_t)0x7F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d510237467b8e10ca1001574671ad8e">WWDG_CR_T0</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed4b5d3f4d2e0540058fd2253a8feb95">WWDG_CR_T1</link>&#160;&#160;&#160;((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa4e9559da387f10bac2dc8ab0d4f6e6c">WWDG_CR_T2</link>&#160;&#160;&#160;((uint8_t)0x04)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab1e344f4a12c60e57cb643511379b261">WWDG_CR_T3</link>&#160;&#160;&#160;((uint8_t)0x08)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1f89d17eb4b3bb1b67c2b0185061e45">WWDG_CR_T4</link>&#160;&#160;&#160;((uint8_t)0x10)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadc9870e0e3a5c171b9c1db817afcf0ee">WWDG_CR_T5</link>&#160;&#160;&#160;((uint8_t)0x20)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab3a493575c9a7c6006a3af9d13399268">WWDG_CR_T6</link>&#160;&#160;&#160;((uint8_t)0x40)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab647e9997b8b8e67de72af1aaea3f52f">WWDG_CR_WDGA</link>&#160;&#160;&#160;((uint8_t)0x80)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabfbb9991bd6a3699399ca569c71fe8c9">WWDG_CFR_W</link>&#160;&#160;&#160;((uint16_t)0x007F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae37e08098d003f44eb8770a9d9bd40d0">WWDG_CFR_W0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga698b68239773862647ef5f9d963b80c4">WWDG_CFR_W1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga166845425e89d01552bac0baeec686d9">WWDG_CFR_W2</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga344253edc9710aa6db6047b76cce723b">WWDG_CFR_W3</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec3a0817a2dcde78414d02c0cb5d201d">WWDG_CFR_W4</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8032c21626b10fcf5cd8ad36bc051663">WWDG_CFR_W5</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga106cdb96da03ce192628f54cefcbec2f">WWDG_CFR_W6</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga067b1d8238f1d5613481aba71a946638">WWDG_CFR_WDGTB</link>&#160;&#160;&#160;((uint16_t)0x0180)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4858525604534e493b8a09e0b04ace61">WWDG_CFR_WDGTB0</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d53e6fa74c43522ebacd6dd6f450d33">WWDG_CFR_WDGTB1</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga931941dc5d795502371ac5dd8fbac1e9">WWDG_CFR_EWI</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96cf9ddd91b6079c5aceef6f3e857b69">WWDG_SR_EWIF</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_IDCODE_DEV_ID</emphasis>&#160;&#160;&#160;((uint32_t)0x00000FFF)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_IDCODE_REV_ID</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_CR_DBG_SLEEP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_CR_DBG_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_CR_DBG_STANDBY</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_CR_TRACE_IOEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_CR_TRACE_MODE</emphasis>&#160;&#160;&#160;((uint32_t)0x000000C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d41a4027853783633d929a43f8d6d85">DBGMCU_CR_TRACE_MODE_0</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ba3a830051b53d43d850768242c503e">DBGMCU_CR_TRACE_MODE_1</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_TIM2_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_TIM3_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_TIM4_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_TIM5_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_TIM6_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_TIM7_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_TIM12_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_TIM13_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_TIM14_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_RTC_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_WWDG_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_IWDG_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_CAN1_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_CAN2_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_IWDEG_STOP</emphasis>&#160;&#160;&#160;DBGMCU_APB1_FZ_DBG_IWDG_STOP</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_TIM1_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_TIM8_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_TIM9_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_TIM10_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_TIM11_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACCR_WD</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)  /* Watchdog disable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACCR_JD</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)  /* Jabber disable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACCR_IFG</emphasis>&#160;&#160;&#160;((uint32_t)0x000E0000)  /* Inter-frame gap */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACCR_IFG_96Bit</emphasis>&#160;&#160;&#160;((uint32_t)0x00000000)  /* Minimum IFG between frames during transmission is 96Bit */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACCR_IFG_88Bit</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)  /* Minimum IFG between frames during transmission is 88Bit */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACCR_IFG_80Bit</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)  /* Minimum IFG between frames during transmission is 80Bit */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACCR_IFG_72Bit</emphasis>&#160;&#160;&#160;((uint32_t)0x00060000)  /* Minimum IFG between frames during transmission is 72Bit */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACCR_IFG_64Bit</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)  /* Minimum IFG between frames during transmission is 64Bit */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACCR_IFG_56Bit</emphasis>&#160;&#160;&#160;((uint32_t)0x000A0000)  /* Minimum IFG between frames during transmission is 56Bit */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACCR_IFG_48Bit</emphasis>&#160;&#160;&#160;((uint32_t)0x000C0000)  /* Minimum IFG between frames during transmission is 48Bit */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACCR_IFG_40Bit</emphasis>&#160;&#160;&#160;((uint32_t)0x000E0000)  /* Minimum IFG between frames during transmission is 40Bit */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACCR_CSD</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)  /* Carrier sense disable (during transmission) */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACCR_FES</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)  /* Fast ethernet speed */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACCR_ROD</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)  /* Receive own disable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACCR_LM</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)  /* loopback mode */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACCR_DM</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)  /* Duplex mode */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACCR_IPCO</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)  /* IP Checksum offload */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACCR_RD</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)  /* Retry disable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACCR_APCS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)  /* Automatic Pad/CRC stripping */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0fab432a0d01c8c1786b3d48489c0f9">ETH_MACCR_BL</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACCR_BL_10</emphasis>&#160;&#160;&#160;((uint32_t)0x00000000)  /* k = min (n, 10) */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACCR_BL_8</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)  /* k = min (n, 8) */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACCR_BL_4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)  /* k = min (n, 4) */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACCR_BL_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000060)  /* k = min (n, 1) */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACCR_DC</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)  /* Defferal check */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACCR_TE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)  /* Transmitter enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACCR_RE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)  /* Receiver enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACFFR_RA</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)  /* Receive all */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACFFR_HPF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)  /* Hash or perfect filter */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACFFR_SAF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)  /* Source address filter enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACFFR_SAIF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)  /* SA inverse filtering */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACFFR_PCF</emphasis>&#160;&#160;&#160;((uint32_t)0x000000C0)  /* Pass control frames: 3 cases */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACFFR_PCF_BlockAll</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)  /* MAC filters all control frames from reaching the application */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACFFR_PCF_ForwardAll</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)  /* MAC forwards all control frames to application even if they fail the Address Filter */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACFFR_PCF_ForwardPassedAddrFilter</emphasis>&#160;&#160;&#160;((uint32_t)0x000000C0)  /* MAC forwards control frames that pass the Address Filter. */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACFFR_BFD</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Broadcast frame disable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACFFR_PAM</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)  /* Pass all mutlicast */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACFFR_DAIF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)  /* DA Inverse filtering */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACFFR_HM</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)  /* Hash multicast */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACFFR_HU</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)  /* Hash unicast */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACFFR_PM</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)  /* Promiscuous mode */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACHTHR_HTH</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Hash table high */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACHTLR_HTL</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Hash table low */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACMIIAR_PA</emphasis>&#160;&#160;&#160;((uint32_t)0x0000F800)  /* Physical layer address */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACMIIAR_MR</emphasis>&#160;&#160;&#160;((uint32_t)0x000007C0)  /* MII register in the selected PHY */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACMIIAR_CR</emphasis>&#160;&#160;&#160;((uint32_t)0x0000001C)  /* CR clock range: 6 cases */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACMIIAR_CR_Div42</emphasis>&#160;&#160;&#160;((uint32_t)0x00000000)  /* HCLK:60-100 MHz; MDC clock= HCLK/42 */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACMIIAR_CR_Div62</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)  /* HCLK:100-150 MHz; MDC clock= HCLK/62 */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACMIIAR_CR_Div16</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)  /* HCLK:20-35 MHz; MDC clock= HCLK/16 */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACMIIAR_CR_Div26</emphasis>&#160;&#160;&#160;((uint32_t)0x0000000C)  /* HCLK:35-60 MHz; MDC clock= HCLK/26 */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACMIIAR_CR_Div102</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)  /* HCLK:150-168 MHz; MDC clock= HCLK/102 */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACMIIAR_MW</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)  /* MII write */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACMIIAR_MB</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)  /* MII busy */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACMIIDR_MD</emphasis>&#160;&#160;&#160;((uint32_t)0x0000FFFF)  /* MII data: read/write data from/to PHY */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACFCR_PT</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFF0000)  /* Pause time */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACFCR_ZQPD</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)  /* Zero-quanta pause disable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACFCR_PLT</emphasis>&#160;&#160;&#160;((uint32_t)0x00000030)  /* Pause low threshold: 4 cases */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACFCR_PLT_Minus4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000000)  /* Pause time minus 4 slot times */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACFCR_PLT_Minus28</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)  /* Pause time minus 28 slot times */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACFCR_PLT_Minus144</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Pause time minus 144 slot times */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACFCR_PLT_Minus256</emphasis>&#160;&#160;&#160;((uint32_t)0x00000030)  /* Pause time minus 256 slot times */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACFCR_UPFD</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)  /* Unicast pause frame detect */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACFCR_RFCE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)  /* Receive flow control enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACFCR_TFCE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)  /* Transmit flow control enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACFCR_FCBBPA</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)  /* Flow control busy/backpressure activate */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACVLANTR_VLANTC</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)  /* 12-bit VLAN tag comparison */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACVLANTR_VLANTI</emphasis>&#160;&#160;&#160;((uint32_t)0x0000FFFF)  /* VLAN tag identifier (for receive frames) */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACRWUFFR_D</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Wake-up frame filter register data */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACPMTCSR_WFFRPR</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)  /* Wake-Up Frame Filter Register Pointer Reset */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACPMTCSR_GU</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)  /* Global Unicast */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACPMTCSR_WFR</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)  /* Wake-Up Frame Received */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACPMTCSR_MPR</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Magic Packet Received */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACPMTCSR_WFE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)  /* Wake-Up Frame Enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACPMTCSR_MPE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)  /* Magic Packet Enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACPMTCSR_PD</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)  /* Power Down */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACSR_TSTS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)  /* Time stamp trigger status */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACSR_MMCTS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)  /* MMC transmit status */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACSR_MMMCRS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)  /* MMC receive status */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACSR_MMCS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)  /* MMC status */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACSR_PMTS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)  /* PMT status */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACIMR_TSTIM</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)  /* Time stamp trigger interrupt mask */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACIMR_PMTIM</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)  /* PMT interrupt mask */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA0HR_MACA0H</emphasis>&#160;&#160;&#160;((uint32_t)0x0000FFFF)  /* MAC address0 high */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA0LR_MACA0L</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* MAC address0 low */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA1HR_AE</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)  /* Address enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA1HR_SA</emphasis>&#160;&#160;&#160;((uint32_t)0x40000000)  /* Source address */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA1HR_MBC</emphasis>&#160;&#160;&#160;((uint32_t)0x3F000000)  /* Mask byte control: bits to mask for comparison of the MAC Address bytes */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA1HR_MBC_HBits15_8</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)  /* Mask MAC Address high reg bits [15:8] */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA1HR_MBC_HBits7_0</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)  /* Mask MAC Address high reg bits [7:0] */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA1HR_MBC_LBits31_24</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)  /* Mask MAC Address low reg bits [31:24] */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA1HR_MBC_LBits23_16</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)  /* Mask MAC Address low reg bits [23:16] */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA1HR_MBC_LBits15_8</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)  /* Mask MAC Address low reg bits [15:8] */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA1HR_MBC_LBits7_0</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)  /* Mask MAC Address low reg bits [7:0] */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA1HR_MACA1H</emphasis>&#160;&#160;&#160;((uint32_t)0x0000FFFF)  /* MAC address1 high */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA1LR_MACA1L</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* MAC address1 low */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA2HR_AE</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)  /* Address enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA2HR_SA</emphasis>&#160;&#160;&#160;((uint32_t)0x40000000)  /* Source address */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA2HR_MBC</emphasis>&#160;&#160;&#160;((uint32_t)0x3F000000)  /* Mask byte control */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA2HR_MBC_HBits15_8</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)  /* Mask MAC Address high reg bits [15:8] */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA2HR_MBC_HBits7_0</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)  /* Mask MAC Address high reg bits [7:0] */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA2HR_MBC_LBits31_24</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)  /* Mask MAC Address low reg bits [31:24] */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA2HR_MBC_LBits23_16</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)  /* Mask MAC Address low reg bits [23:16] */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA2HR_MBC_LBits15_8</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)  /* Mask MAC Address low reg bits [15:8] */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA2HR_MBC_LBits7_0</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)  /* Mask MAC Address low reg bits [70] */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA2HR_MACA2H</emphasis>&#160;&#160;&#160;((uint32_t)0x0000FFFF)  /* MAC address1 high */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA2LR_MACA2L</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* MAC address2 low */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA3HR_AE</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)  /* Address enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA3HR_SA</emphasis>&#160;&#160;&#160;((uint32_t)0x40000000)  /* Source address */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA3HR_MBC</emphasis>&#160;&#160;&#160;((uint32_t)0x3F000000)  /* Mask byte control */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA3HR_MBC_HBits15_8</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)  /* Mask MAC Address high reg bits [15:8] */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA3HR_MBC_HBits7_0</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)  /* Mask MAC Address high reg bits [7:0] */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA3HR_MBC_LBits31_24</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)  /* Mask MAC Address low reg bits [31:24] */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA3HR_MBC_LBits23_16</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)  /* Mask MAC Address low reg bits [23:16] */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA3HR_MBC_LBits15_8</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)  /* Mask MAC Address low reg bits [15:8] */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA3HR_MBC_LBits7_0</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)  /* Mask MAC Address low reg bits [70] */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA3HR_MACA3H</emphasis>&#160;&#160;&#160;((uint32_t)0x0000FFFF)  /* MAC address3 high */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MACA3LR_MACA3L</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* MAC address3 low */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MMCCR_MCFHP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)  /* MMC counter Full-Half preset */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MMCCR_MCP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)  /* MMC counter preset */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MMCCR_MCF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)  /* MMC Counter Freeze */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MMCCR_ROR</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)  /* Reset on Read */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MMCCR_CSR</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)  /* Counter Stop Rollover */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MMCCR_CR</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)  /* Counters Reset */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MMCRIR_RGUFS</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)  /* Set when Rx good unicast frames counter reaches half the maximum value */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MMCRIR_RFAES</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)  /* Set when Rx alignment error counter reaches half the maximum value */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MMCRIR_RFCES</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Set when Rx crc error counter reaches half the maximum value */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MMCTIR_TGFS</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)  /* Set when Tx good frame count counter reaches half the maximum value */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MMCTIR_TGFMSCS</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)  /* Set when Tx good multi col counter reaches half the maximum value */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MMCTIR_TGFSCS</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)  /* Set when Tx good single col counter reaches half the maximum value */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MMCRIMR_RGUFM</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)  /* Mask the interrupt when Rx good unicast frames counter reaches half the maximum value */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MMCRIMR_RFAEM</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)  /* Mask the interrupt when when Rx alignment error counter reaches half the maximum value */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MMCRIMR_RFCEM</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Mask the interrupt when Rx crc error counter reaches half the maximum value */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MMCTIMR_TGFM</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)  /* Mask the interrupt when Tx good frame count counter reaches half the maximum value */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MMCTIMR_TGFMSCM</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)  /* Mask the interrupt when Tx good multi col counter reaches half the maximum value */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MMCTIMR_TGFSCM</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)  /* Mask the interrupt when Tx good single col counter reaches half the maximum value */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MMCTGFSCCR_TGFSCC</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Number of successfully transmitted frames after a single collision in Half-duplex mode. */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MMCTGFMSCCR_TGFMSCC</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Number of successfully transmitted frames after more than a single collision in Half-duplex mode. */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MMCTGFCR_TGFC</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Number of good frames transmitted. */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MMCRFCECR_RFCEC</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Number of frames received with CRC error. */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MMCRFAECR_RFAEC</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Number of frames received with alignment (dribble) error */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_MMCRGUFCR_RGUFC</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Number of good unicast frames received. */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_PTPTSCR_TSCNT</emphasis>&#160;&#160;&#160;((uint32_t)0x00030000)  /* Time stamp clock node type */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_PTPTSSR_TSSMRME</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)  /* Time stamp snapshot for message relevant to master enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_PTPTSSR_TSSEME</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)  /* Time stamp snapshot for event message enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_PTPTSSR_TSSIPV4FE</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)  /* Time stamp snapshot for IPv4 frames enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_PTPTSSR_TSSIPV6FE</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)  /* Time stamp snapshot for IPv6 frames enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_PTPTSSR_TSSPTPOEFE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)  /* Time stamp snapshot for PTP over ethernet frames enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_PTPTSSR_TSPTPPSV2E</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)  /* Time stamp PTP packet snooping for version2 format enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_PTPTSSR_TSSSR</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)  /* Time stamp Sub-seconds rollover */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_PTPTSSR_TSSARFE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)  /* Time stamp snapshot for all received frames enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_PTPTSCR_TSARU</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Addend register update */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_PTPTSCR_TSITE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)  /* Time stamp interrupt trigger enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_PTPTSCR_TSSTU</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)  /* Time stamp update */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_PTPTSCR_TSSTI</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)  /* Time stamp initialize */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_PTPTSCR_TSFCU</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)  /* Time stamp fine or coarse update */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_PTPTSCR_TSE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)  /* Time stamp enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_PTPSSIR_STSSI</emphasis>&#160;&#160;&#160;((uint32_t)0x000000FF)  /* System time Sub-second increment value */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_PTPTSHR_STS</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* System Time second */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_PTPTSLR_STPNS</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)  /* System Time Positive or negative time */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_PTPTSLR_STSS</emphasis>&#160;&#160;&#160;((uint32_t)0x7FFFFFFF)  /* System Time sub-seconds */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_PTPTSHUR_TSUS</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Time stamp update seconds */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_PTPTSLUR_TSUPNS</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)  /* Time stamp update Positive or negative time */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_PTPTSLUR_TSUSS</emphasis>&#160;&#160;&#160;((uint32_t)0x7FFFFFFF)  /* Time stamp update sub-seconds */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_PTPTSAR_TSA</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Time stamp addend */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_PTPTTHR_TTSH</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Target time stamp high */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_PTPTTLR_TTSL</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Target time stamp low */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_PTPTSSR_TSTTR</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Time stamp target time reached */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_PTPTSSR_TSSO</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)  /* Time stamp seconds overflow */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_AAB</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)  /* Address-Aligned beats */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_FPM</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)  /* 4xPBL mode */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_USP</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)  /* Use separate PBL */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_RDP</emphasis>&#160;&#160;&#160;((uint32_t)0x007E0000)  /* RxDMA PBL */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_RDP_1Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)  /* maximum number of beats to be transferred in one RxDMA transaction is 1 */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_RDP_2Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)  /* maximum number of beats to be transferred in one RxDMA transaction is 2 */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_RDP_4Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)  /* maximum number of beats to be transferred in one RxDMA transaction is 4 */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_RDP_8Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)  /* maximum number of beats to be transferred in one RxDMA transaction is 8 */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_RDP_16Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)  /* maximum number of beats to be transferred in one RxDMA transaction is 16 */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_RDP_32Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)  /* maximum number of beats to be transferred in one RxDMA transaction is 32 */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_RDP_4xPBL_4Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x01020000)  /* maximum number of beats to be transferred in one RxDMA transaction is 4 */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_RDP_4xPBL_8Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x01040000)  /* maximum number of beats to be transferred in one RxDMA transaction is 8 */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_RDP_4xPBL_16Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x01080000)  /* maximum number of beats to be transferred in one RxDMA transaction is 16 */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_RDP_4xPBL_32Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x01100000)  /* maximum number of beats to be transferred in one RxDMA transaction is 32 */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_RDP_4xPBL_64Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x01200000)  /* maximum number of beats to be transferred in one RxDMA transaction is 64 */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_RDP_4xPBL_128Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x01400000)  /* maximum number of beats to be transferred in one RxDMA transaction is 128 */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_FB</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)  /* Fixed Burst */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_RTPR</emphasis>&#160;&#160;&#160;((uint32_t)0x0000C000)  /* Rx Tx priority ratio */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_RTPR_1_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000000)  /* Rx Tx priority ratio */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_RTPR_2_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)  /* Rx Tx priority ratio */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_RTPR_3_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)  /* Rx Tx priority ratio */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_RTPR_4_1</emphasis>&#160;&#160;&#160;((uint32_t)0x0000C000)  /* Rx Tx priority ratio */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_PBL</emphasis>&#160;&#160;&#160;((uint32_t)0x00003F00)  /* Programmable burst length */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_PBL_1Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 1 */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_PBL_2Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 2 */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_PBL_4Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_PBL_8Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_PBL_16Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_PBL_32Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_PBL_4xPBL_4Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x01000100)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_PBL_4xPBL_8Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x01000200)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_PBL_4xPBL_16Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x01000400)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_PBL_4xPBL_32Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x01000800)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_PBL_4xPBL_64Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x01001000)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 64 */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_PBL_4xPBL_128Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x01002000)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 128 */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_EDE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)  /* Enhanced Descriptor Enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_DSL</emphasis>&#160;&#160;&#160;((uint32_t)0x0000007C)  /* Descriptor Skip Length */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_DA</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)  /* DMA arbitration scheme */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMABMR_SR</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)  /* Software reset */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMATPDR_TPD</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Transmit poll demand */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMARPDR_RPD</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Receive poll demand  */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMARDLAR_SRL</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Start of receive list */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMATDLAR_STL</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Start of transmit list */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_TSTS</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)  /* Time-stamp trigger status */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_PMTS</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)  /* PMT status */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_MMCS</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)  /* MMC status */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_EBS</emphasis>&#160;&#160;&#160;((uint32_t)0x03800000)  /* Error bits status */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_EBS_DescAccess</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)  /* Error bits 0-data buffer, 1-desc. access */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_EBS_ReadTransf</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)  /* Error bits 0-write trnsf, 1-read transfr */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_EBS_DataTransfTx</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)  /* Error bits 0-Rx DMA, 1-Tx DMA */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_TPS</emphasis>&#160;&#160;&#160;((uint32_t)0x00700000)  /* Transmit process state */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_TPS_Stopped</emphasis>&#160;&#160;&#160;((uint32_t)0x00000000)  /* Stopped - Reset or Stop Tx Command issued  */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_TPS_Fetching</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)  /* Running - fetching the Tx descriptor */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_TPS_Waiting</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)  /* Running - waiting for status */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_TPS_Reading</emphasis>&#160;&#160;&#160;((uint32_t)0x00300000)  /* Running - reading the data from host memory */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_TPS_Suspended</emphasis>&#160;&#160;&#160;((uint32_t)0x00600000)  /* Suspended - Tx Descriptor unavailabe */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_TPS_Closing</emphasis>&#160;&#160;&#160;((uint32_t)0x00700000)  /* Running - closing Rx descriptor */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_RPS</emphasis>&#160;&#160;&#160;((uint32_t)0x000E0000)  /* Receive process state */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_RPS_Stopped</emphasis>&#160;&#160;&#160;((uint32_t)0x00000000)  /* Stopped - Reset or Stop Rx Command issued */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_RPS_Fetching</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)  /* Running - fetching the Rx descriptor */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_RPS_Waiting</emphasis>&#160;&#160;&#160;((uint32_t)0x00060000)  /* Running - waiting for packet */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_RPS_Suspended</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)  /* Suspended - Rx Descriptor unavailable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_RPS_Closing</emphasis>&#160;&#160;&#160;((uint32_t)0x000A0000)  /* Running - closing descriptor */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_RPS_Queuing</emphasis>&#160;&#160;&#160;((uint32_t)0x000E0000)  /* Running - queuing the recieve frame into host memory */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_NIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)  /* Normal interrupt summary */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_AIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)  /* Abnormal interrupt summary */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_ERS</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)  /* Early receive status */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_FBES</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)  /* Fatal bus error status */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_ETS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)  /* Early transmit status */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_RWTS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)  /* Receive watchdog timeout status */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_RPSS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)  /* Receive process stopped status */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_RBUS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)  /* Receive buffer unavailable status */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_RS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)  /* Receive status */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_TUS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Transmit underflow status */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_ROS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)  /* Receive overflow status */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_TJTS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)  /* Transmit jabber timeout status */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_TBUS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)  /* Transmit buffer unavailable status */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_TPSS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)  /* Transmit process stopped status */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMASR_TS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)  /* Transmit status */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAOMR_DTCEFD</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)  /* Disable Dropping of TCP/IP checksum error frames */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAOMR_RSF</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)  /* Receive store and forward */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAOMR_DFRF</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)  /* Disable flushing of received frames */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAOMR_TSF</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)  /* Transmit store and forward */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAOMR_FTF</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)  /* Flush transmit FIFO */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAOMR_TTC</emphasis>&#160;&#160;&#160;((uint32_t)0x0001C000)  /* Transmit threshold control */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAOMR_TTC_64Bytes</emphasis>&#160;&#160;&#160;((uint32_t)0x00000000)  /* threshold level of the MTL Transmit FIFO is 64 Bytes */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAOMR_TTC_128Bytes</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)  /* threshold level of the MTL Transmit FIFO is 128 Bytes */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAOMR_TTC_192Bytes</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)  /* threshold level of the MTL Transmit FIFO is 192 Bytes */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAOMR_TTC_256Bytes</emphasis>&#160;&#160;&#160;((uint32_t)0x0000C000)  /* threshold level of the MTL Transmit FIFO is 256 Bytes */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAOMR_TTC_40Bytes</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)  /* threshold level of the MTL Transmit FIFO is 40 Bytes */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAOMR_TTC_32Bytes</emphasis>&#160;&#160;&#160;((uint32_t)0x00014000)  /* threshold level of the MTL Transmit FIFO is 32 Bytes */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAOMR_TTC_24Bytes</emphasis>&#160;&#160;&#160;((uint32_t)0x00018000)  /* threshold level of the MTL Transmit FIFO is 24 Bytes */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAOMR_TTC_16Bytes</emphasis>&#160;&#160;&#160;((uint32_t)0x0001C000)  /* threshold level of the MTL Transmit FIFO is 16 Bytes */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAOMR_ST</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)  /* Start/stop transmission command */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAOMR_FEF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)  /* Forward error frames */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAOMR_FUGF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)  /* Forward undersized good frames */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAOMR_RTC</emphasis>&#160;&#160;&#160;((uint32_t)0x00000018)  /* receive threshold control */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAOMR_RTC_64Bytes</emphasis>&#160;&#160;&#160;((uint32_t)0x00000000)  /* threshold level of the MTL Receive FIFO is 64 Bytes */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAOMR_RTC_32Bytes</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)  /* threshold level of the MTL Receive FIFO is 32 Bytes */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAOMR_RTC_96Bytes</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)  /* threshold level of the MTL Receive FIFO is 96 Bytes */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAOMR_RTC_128Bytes</emphasis>&#160;&#160;&#160;((uint32_t)0x00000018)  /* threshold level of the MTL Receive FIFO is 128 Bytes */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAOMR_OSF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)  /* operate on second frame */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAOMR_SR</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)  /* Start/stop receive */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAIER_NISE</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)  /* Normal interrupt summary enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAIER_AISE</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)  /* Abnormal interrupt summary enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAIER_ERIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)  /* Early receive interrupt enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAIER_FBEIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)  /* Fatal bus error interrupt enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAIER_ETIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)  /* Early transmit interrupt enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAIER_RWTIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)  /* Receive watchdog timeout interrupt enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAIER_RPSIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)  /* Receive process stopped interrupt enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAIER_RBUIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)  /* Receive buffer unavailable interrupt enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAIER_RIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)  /* Receive interrupt enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAIER_TUIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Transmit Underflow interrupt enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAIER_ROIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)  /* Receive Overflow interrupt enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAIER_TJTIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)  /* Transmit jabber timeout interrupt enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAIER_TBUIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)  /* Transmit buffer unavailable interrupt enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAIER_TPSIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)  /* Transmit process stopped interrupt enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAIER_TIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)  /* Transmit interrupt enable */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAMFBOCR_OFOC</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)  /* Overflow bit for FIFO overflow counter */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAMFBOCR_MFA</emphasis>&#160;&#160;&#160;((uint32_t)0x0FFE0000)  /* Number of frames missed by the application */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAMFBOCR_OMFC</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)  /* Overflow bit for missed frame counter */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMAMFBOCR_MFC</emphasis>&#160;&#160;&#160;((uint32_t)0x0000FFFF)  /* Number of frames missed by the controller */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMACHTDR_HTDAP</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Host transmit descriptor address pointer */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMACHRDR_HRDAP</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Host receive descriptor address pointer */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMACHTBAR_HTBAP</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Host transmit buffer address pointer */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ETH_DMACHRBAR_HRBAP</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Host receive buffer address pointer */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SET_BIT</emphasis>(REG,  BIT)&#160;&#160;&#160;((REG) |= (BIT))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CLEAR_BIT</emphasis>(REG,  BIT)&#160;&#160;&#160;((REG) &amp;= ~(BIT))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">READ_BIT</emphasis>(REG,  BIT)&#160;&#160;&#160;((REG) &amp; (BIT))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CLEAR_REG</emphasis>(REG)&#160;&#160;&#160;((REG) = (0x0))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">WRITE_REG</emphasis>(REG,  VAL)&#160;&#160;&#160;((REG) = (VAL))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">READ_REG</emphasis>(REG)&#160;&#160;&#160;((REG))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">MODIFY_REG</emphasis>(REG,  CLEARMASK,  SETMASK)&#160;&#160;&#160;WRITE_REG((REG), (((READ_REG(REG)) &amp; (~(CLEARMASK))) | (SETMASK)))</para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Typedefs    </title>
        <itemizedlist>
            <listitem><para>typedef enum <link linkend="_group___configuration__section__for___c_m_s_i_s_1ga666eb0caeb12ec0e281415592ae89083">IRQn</link> <emphasis role="strong">IRQn_Type</emphasis></para>

<para>STM32F4XX Interrupt Number Definition, according to the selected device in <link linkend="_group___library__configuration__section">Library_configuration_section</link>. </para>
</listitem>
            <listitem><para>typedef int32_t <link linkend="_group___exported__types_1gae9b1af5c037e57a98884758875d3a7c4">s32</link></para>
</listitem>
            <listitem><para>typedef int16_t <emphasis role="strong">s16</emphasis></para>
</listitem>
            <listitem><para>typedef int8_t <emphasis role="strong">s8</emphasis></para>
</listitem>
            <listitem><para>typedef const int32_t <link linkend="_group___exported__types_1gad97679599f3791409523fdb1c6156a28">sc32</link></para>
</listitem>
            <listitem><para>typedef const int16_t <link linkend="_group___exported__types_1ga66ab742a0751bb4e7661b8e874f2ddda">sc16</link></para>
</listitem>
            <listitem><para>typedef const int8_t <link linkend="_group___exported__types_1ga30e6c0f6718e1b6d26dc9d94ddcf9d11">sc8</link></para>
</listitem>
            <listitem><para>typedef <link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> int32_t <emphasis role="strong">vs32</emphasis></para>
</listitem>
            <listitem><para>typedef <link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> int16_t <emphasis role="strong">vs16</emphasis></para>
</listitem>
            <listitem><para>typedef <link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> int8_t <emphasis role="strong">vs8</emphasis></para>
</listitem>
            <listitem><para>typedef <link linkend="_group___c_m_s_i_s__core__definitions_1gaf63697ed9952cc71e1225efe205f6cd3">__I</link> int32_t <link linkend="_group___exported__types_1gaec1d22666cf030b79051e5daa372fbc8">vsc32</link></para>
</listitem>
            <listitem><para>typedef <link linkend="_group___c_m_s_i_s__core__definitions_1gaf63697ed9952cc71e1225efe205f6cd3">__I</link> int16_t <link linkend="_group___exported__types_1ga369ae0177b957e5afa7c1e62312f97c3">vsc16</link></para>
</listitem>
            <listitem><para>typedef <link linkend="_group___c_m_s_i_s__core__definitions_1gaf63697ed9952cc71e1225efe205f6cd3">__I</link> int8_t <link linkend="_group___exported__types_1ga47463bcded079ac61d5da46aff497803">vsc8</link></para>
</listitem>
            <listitem><para>typedef uint32_t <emphasis role="strong">u32</emphasis></para>
</listitem>
            <listitem><para>typedef uint16_t <emphasis role="strong">u16</emphasis></para>
</listitem>
            <listitem><para>typedef uint8_t <emphasis role="strong">u8</emphasis></para>
</listitem>
            <listitem><para>typedef const uint32_t <link linkend="_group___exported__types_1ga5b628e6a05856ff67e535fa391a57683">uc32</link></para>
</listitem>
            <listitem><para>typedef const uint16_t <link linkend="_group___exported__types_1gabc715ea3779494b5a4f53173a397f7cb">uc16</link></para>
</listitem>
            <listitem><para>typedef const uint8_t <link linkend="_group___exported__types_1gac74022c74a461f810e0d4fdc9bfea480">uc8</link></para>
</listitem>
            <listitem><para>typedef <link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <emphasis role="strong">vu32</emphasis></para>
</listitem>
            <listitem><para>typedef <link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint16_t <emphasis role="strong">vu16</emphasis></para>
</listitem>
            <listitem><para>typedef <link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint8_t <emphasis role="strong">vu8</emphasis></para>
</listitem>
            <listitem><para>typedef <link linkend="_group___c_m_s_i_s__core__definitions_1gaf63697ed9952cc71e1225efe205f6cd3">__I</link> uint32_t <link linkend="_group___exported__types_1ga2e08e321a35a55e72c5b3a507e76371f">vuc32</link></para>
</listitem>
            <listitem><para>typedef <link linkend="_group___c_m_s_i_s__core__definitions_1gaf63697ed9952cc71e1225efe205f6cd3">__I</link> uint16_t <link linkend="_group___exported__types_1ga7f6037565f0caa27727c8b871daf0d56">vuc16</link></para>
</listitem>
            <listitem><para>typedef <link linkend="_group___c_m_s_i_s__core__definitions_1gaf63697ed9952cc71e1225efe205f6cd3">__I</link> uint8_t <link linkend="_group___exported__types_1gab0ec90ac9b2c5864755998c8d37c264a">vuc8</link></para>
</listitem>
            <listitem><para>typedef enum FlagStatus <emphasis role="strong">ITStatus</emphasis></para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Enumerations    </title>
        <itemizedlist>
            <listitem><para>enum <link linkend="_group___configuration__section__for___c_m_s_i_s_1ga666eb0caeb12ec0e281415592ae89083">IRQn</link> { <?linebreak?><link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</link> = -14
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</link> = -12
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</link> = -11
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</link> = -10
, <?linebreak?><link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</link> = -5
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</link> = -4
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</link> = -2
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</link> = -1
, <?linebreak?><link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</link> = 0
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</link> = 1
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</link> = 2
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</link> = 3
, <?linebreak?><link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</link> = 4
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77">RCC_IRQn</link> = 5
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</link> = 6
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</link> = 7
, <?linebreak?><link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</link> = 8
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602">EXTI3_IRQn</link> = 9
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</link> = 10
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</link> = 11
, <?linebreak?><link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</link> = 12
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</link> = 13
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</link> = 14
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</link> = 15
, <?linebreak?><link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</link> = 16
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</link> = 17
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3">ADC_IRQn</link> = 18
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</link> = 19
, <?linebreak?><link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</link> = 20
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</link> = 21
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</link> = 22
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</link> = 23
, <?linebreak?><link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</link> = 24
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</link> = 25
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</link> = 26
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</link> = 27
, <?linebreak?><link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</link> = 28
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</link> = 29
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</link> = 30
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</link> = 31
, <?linebreak?><link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</link> = 32
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</link> = 33
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</link> = 34
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</link> = 35
, <?linebreak?><link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</link> = 36
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</link> = 37
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</link> = 38
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</link> = 39
, <?linebreak?><link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</link> = 40
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</link> = 41
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</link> = 42
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</link> = 43
, <?linebreak?><link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</link> = 44
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</link> = 45
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</link> = 46
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</link> = 47
, <?linebreak?><link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a70450df88125476d5771f2ff3f562536">FSMC_IRQn</link> = 48
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</link> = 49
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</link> = 50
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</link> = 51
, <?linebreak?><link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</link> = 52
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</link> = 53
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</link> = 54
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</link> = 55
, <?linebreak?><link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</link> = 56
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</link> = 57
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</link> = 58
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</link> = 59
, <?linebreak?><link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</link> = 60
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083ad71328dd95461b7c55b568cf25966f6a">ETH_IRQn</link> = 61
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a0485578005e12c2e2c0fb253a844ec6f">ETH_WKUP_IRQn</link> = 62
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</link> = 63
, <?linebreak?><link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</link> = 64
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</link> = 65
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</link> = 66
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</link> = 67
, <?linebreak?><link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</link> = 68
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</link> = 69
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</link> = 70
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</link> = 71
, <?linebreak?><link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</link> = 72
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</link> = 73
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a60b6cc4b6dbeca39e29a475d26c9e080">OTG_HS_EP1_OUT_IRQn</link> = 74
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a1b040a7f76278a73cf5ea4c51f1be047">OTG_HS_EP1_IN_IRQn</link> = 75
, <?linebreak?><link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a9e5c9d81dd3985a88094f8158c0f0267">OTG_HS_WKUP_IRQn</link> = 76
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083aad2d5e47d27fe3a02f7059b20bb729c0">OTG_HS_IRQn</link> = 77
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083ace3c0fc2c4d05a7c02e3c987da5bc8e8">DCMI_IRQn</link> = 78
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a70c9645bf48ca539510cc8f7d974f017">CRYP_IRQn</link> = 79
, <?linebreak?><link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a86a161642b54055f9bbea3937e6352de">HASH_RNG_IRQn</link> = 80
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</link> = 81
 }</para>

<para>STM32F4XX Interrupt Number Definition, according to the selected device in <link linkend="_group___library__configuration__section">Library_configuration_section</link>. </para>
</listitem>
            <listitem><para><anchor xml:id="_group___exported__types_1ga89136caac2e14c55151f527ac02daaff"/>enum <emphasis role="strong">FlagStatus</emphasis> { <emphasis role="strong">RESET</emphasis> = 0
, <emphasis role="strong">SET</emphasis> = !RESET
 }</para>
</listitem>
            <listitem><para><anchor xml:id="_group___exported__types_1gac9a7e9a35d2513ec15c3b537aaa4fba1"/>enum <emphasis role="strong">FunctionalState</emphasis> { <emphasis role="strong">DISABLE</emphasis> = 0
, <emphasis role="strong">ENABLE</emphasis> = !DISABLE
 }</para>
</listitem>
            <listitem><para><anchor xml:id="_group___exported__types_1ga8333b96c67f83cba354b3407fcbb6ee8"/>enum <emphasis role="strong">ErrorStatus</emphasis> { <emphasis role="strong">ERROR</emphasis> = 0
, <emphasis role="strong">SUCCESS</emphasis> = !ERROR
 }</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>CMSIS Cortex-M4 Device Peripheral Access Layer Header File. This file contains all the peripheral register&apos;s definitions, bits definitions and memory mapping for STM32F4xx devices. </para>

<para><formalpara><title>Author</title>

<para>MCD Application Team </para>
</formalpara>
<formalpara><title>Version</title>

<para>V1.0.0 </para>
</formalpara>
<formalpara><title>Date</title>

<para>30-September-2011 </para>
</formalpara>
The file is the unique include file that the application programmer is using in the C source code, usually in <link linkend="_main_8c">main.c</link>. This file contains:<itemizedlist>
<listitem>
<para>Configuration section that allows to select:<itemizedlist>
<listitem>
<para>The device used in the target application</para>
</listitem><listitem>
<para>To use or not the peripherals drivers in application code(i.e. code will be based on direct access to peripherals registers rather than drivers API), this option is controlled by &quot;#define USE_STDPERIPH_DRIVER&quot;</para>
</listitem><listitem>
<para>To change few application-specific parameters such as the HSE crystal frequency</para>
</listitem></itemizedlist>
</para>
</listitem><listitem>
<para>Data structures and the address mapping for all peripherals</para>
</listitem><listitem>
<para>Peripheral&apos;s registers declarations and bits definition</para>
</listitem><listitem>
<para>Macros to access peripherals registers hardware</para>
</listitem></itemizedlist>
</para>

<para><caution><title>Attention</title>

<para></para>
</caution>
THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.</para>

<para><formalpara><title><informaltable frame='none'><tgroup cols='1'><colspec align='center'/><tbody><row><entry align='center'>&#169; COPYRIGHT 2011 STMicroelectronics</entry></row></tbody></tgroup></informaltable></title></formalpara>
</para>
</section>
</section>
