Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Thu Feb  1 19:31:33 2024
| Host         : BiagioSalzillo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cronometro_on_board_timing_summary_routed.rpt -pb cronometro_on_board_timing_summary_routed.pb -rpx cronometro_on_board_timing_summary_routed.rpx -warn_on_violation
| Design       : cronometro_on_board
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: display/clk_filter/clk_out_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sys/UC/FSM_sequential_sc_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sys/UC/FSM_sequential_sc_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sys/UC/FSM_sequential_sc_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.205        0.000                      0                  859        0.168        0.000                      0                  859        4.500        0.000                       0                   363  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.205        0.000                      0                  832        0.168        0.000                      0                  832        4.500        0.000                       0                   363  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              1.462        0.000                      0                   27        6.017        0.000                      0                   27  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 sys/UC/FSM_sequential_sc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/memoria/mem_reg[3][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.233ns  (logic 0.702ns (21.716%)  route 2.531ns (78.284%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 10.309 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.706    10.309    sys/UC/clk_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  sys/UC/FSM_sequential_sc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.459    10.768 r  sys/UC/FSM_sequential_sc_reg[0]/Q
                         net (fo=20, routed)          1.069    11.836    sys/UC/sc[0]
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.960 r  sys/UC/mem[0][21]_i_3/O
                         net (fo=4, routed)           0.637    12.598    sys/UO/contatore_salva/mem_reg[0][21]
    SLICE_X7Y74          LUT4 (Prop_lut4_I0_O)        0.119    12.717 r  sys/UO/contatore_salva/mem[3][21]_i_1/O
                         net (fo=20, routed)          0.825    13.541    sys/UO/memoria/mem_reg[3][21]_0[0]
    SLICE_X11Y72         FDRE                                         r  sys/UO/memoria/mem_reg[3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.513    14.936    sys/UO/memoria/clk_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  sys/UO/memoria/mem_reg[3][0]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X11Y72         FDRE (Setup_fdre_C_CE)      -0.413    14.746    sys/UO/memoria/mem_reg[3][0]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                         -13.541    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 sys/UC/FSM_sequential_sc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/memoria/mem_reg[3][16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.233ns  (logic 0.702ns (21.716%)  route 2.531ns (78.284%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 10.309 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.706    10.309    sys/UC/clk_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  sys/UC/FSM_sequential_sc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.459    10.768 r  sys/UC/FSM_sequential_sc_reg[0]/Q
                         net (fo=20, routed)          1.069    11.836    sys/UC/sc[0]
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.960 r  sys/UC/mem[0][21]_i_3/O
                         net (fo=4, routed)           0.637    12.598    sys/UO/contatore_salva/mem_reg[0][21]
    SLICE_X7Y74          LUT4 (Prop_lut4_I0_O)        0.119    12.717 r  sys/UO/contatore_salva/mem[3][21]_i_1/O
                         net (fo=20, routed)          0.825    13.541    sys/UO/memoria/mem_reg[3][21]_0[0]
    SLICE_X11Y72         FDRE                                         r  sys/UO/memoria/mem_reg[3][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.513    14.936    sys/UO/memoria/clk_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  sys/UO/memoria/mem_reg[3][16]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X11Y72         FDRE (Setup_fdre_C_CE)      -0.413    14.746    sys/UO/memoria/mem_reg[3][16]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                         -13.541    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 sys/UC/FSM_sequential_sc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/memoria/mem_reg[3][17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.233ns  (logic 0.702ns (21.716%)  route 2.531ns (78.284%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 10.309 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.706    10.309    sys/UC/clk_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  sys/UC/FSM_sequential_sc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.459    10.768 r  sys/UC/FSM_sequential_sc_reg[0]/Q
                         net (fo=20, routed)          1.069    11.836    sys/UC/sc[0]
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.960 r  sys/UC/mem[0][21]_i_3/O
                         net (fo=4, routed)           0.637    12.598    sys/UO/contatore_salva/mem_reg[0][21]
    SLICE_X7Y74          LUT4 (Prop_lut4_I0_O)        0.119    12.717 r  sys/UO/contatore_salva/mem[3][21]_i_1/O
                         net (fo=20, routed)          0.825    13.541    sys/UO/memoria/mem_reg[3][21]_0[0]
    SLICE_X11Y72         FDRE                                         r  sys/UO/memoria/mem_reg[3][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.513    14.936    sys/UO/memoria/clk_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  sys/UO/memoria/mem_reg[3][17]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X11Y72         FDRE (Setup_fdre_C_CE)      -0.413    14.746    sys/UO/memoria/mem_reg[3][17]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                         -13.541    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 sys/UC/FSM_sequential_sc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/memoria/mem_reg[3][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.233ns  (logic 0.702ns (21.716%)  route 2.531ns (78.284%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 10.309 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.706    10.309    sys/UC/clk_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  sys/UC/FSM_sequential_sc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.459    10.768 r  sys/UC/FSM_sequential_sc_reg[0]/Q
                         net (fo=20, routed)          1.069    11.836    sys/UC/sc[0]
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.960 r  sys/UC/mem[0][21]_i_3/O
                         net (fo=4, routed)           0.637    12.598    sys/UO/contatore_salva/mem_reg[0][21]
    SLICE_X7Y74          LUT4 (Prop_lut4_I0_O)        0.119    12.717 r  sys/UO/contatore_salva/mem[3][21]_i_1/O
                         net (fo=20, routed)          0.825    13.541    sys/UO/memoria/mem_reg[3][21]_0[0]
    SLICE_X11Y72         FDRE                                         r  sys/UO/memoria/mem_reg[3][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.513    14.936    sys/UO/memoria/clk_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  sys/UO/memoria/mem_reg[3][2]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X11Y72         FDRE (Setup_fdre_C_CE)      -0.413    14.746    sys/UO/memoria/mem_reg[3][2]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                         -13.541    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 sys/UC/FSM_sequential_sc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/memoria/mem_reg[3][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.233ns  (logic 0.702ns (21.716%)  route 2.531ns (78.284%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 10.309 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.706    10.309    sys/UC/clk_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  sys/UC/FSM_sequential_sc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.459    10.768 r  sys/UC/FSM_sequential_sc_reg[0]/Q
                         net (fo=20, routed)          1.069    11.836    sys/UC/sc[0]
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.960 r  sys/UC/mem[0][21]_i_3/O
                         net (fo=4, routed)           0.637    12.598    sys/UO/contatore_salva/mem_reg[0][21]
    SLICE_X7Y74          LUT4 (Prop_lut4_I0_O)        0.119    12.717 r  sys/UO/contatore_salva/mem[3][21]_i_1/O
                         net (fo=20, routed)          0.825    13.541    sys/UO/memoria/mem_reg[3][21]_0[0]
    SLICE_X11Y72         FDRE                                         r  sys/UO/memoria/mem_reg[3][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.513    14.936    sys/UO/memoria/clk_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  sys/UO/memoria/mem_reg[3][3]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X11Y72         FDRE (Setup_fdre_C_CE)      -0.413    14.746    sys/UO/memoria/mem_reg[3][3]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                         -13.541    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 sys/UC/FSM_sequential_sc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/memoria/mem_reg[3][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.233ns  (logic 0.702ns (21.716%)  route 2.531ns (78.284%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 10.309 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.706    10.309    sys/UC/clk_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  sys/UC/FSM_sequential_sc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.459    10.768 r  sys/UC/FSM_sequential_sc_reg[0]/Q
                         net (fo=20, routed)          1.069    11.836    sys/UC/sc[0]
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.960 r  sys/UC/mem[0][21]_i_3/O
                         net (fo=4, routed)           0.637    12.598    sys/UO/contatore_salva/mem_reg[0][21]
    SLICE_X7Y74          LUT4 (Prop_lut4_I0_O)        0.119    12.717 r  sys/UO/contatore_salva/mem[3][21]_i_1/O
                         net (fo=20, routed)          0.825    13.541    sys/UO/memoria/mem_reg[3][21]_0[0]
    SLICE_X11Y72         FDRE                                         r  sys/UO/memoria/mem_reg[3][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.513    14.936    sys/UO/memoria/clk_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  sys/UO/memoria/mem_reg[3][4]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X11Y72         FDRE (Setup_fdre_C_CE)      -0.413    14.746    sys/UO/memoria/mem_reg[3][4]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                         -13.541    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 sys/UC/FSM_sequential_sc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/memoria/mem_reg[3][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.233ns  (logic 0.702ns (21.716%)  route 2.531ns (78.284%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 10.309 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.706    10.309    sys/UC/clk_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  sys/UC/FSM_sequential_sc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.459    10.768 r  sys/UC/FSM_sequential_sc_reg[0]/Q
                         net (fo=20, routed)          1.069    11.836    sys/UC/sc[0]
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.960 r  sys/UC/mem[0][21]_i_3/O
                         net (fo=4, routed)           0.637    12.598    sys/UO/contatore_salva/mem_reg[0][21]
    SLICE_X7Y74          LUT4 (Prop_lut4_I0_O)        0.119    12.717 r  sys/UO/contatore_salva/mem[3][21]_i_1/O
                         net (fo=20, routed)          0.825    13.541    sys/UO/memoria/mem_reg[3][21]_0[0]
    SLICE_X11Y72         FDRE                                         r  sys/UO/memoria/mem_reg[3][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.513    14.936    sys/UO/memoria/clk_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  sys/UO/memoria/mem_reg[3][5]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X11Y72         FDRE (Setup_fdre_C_CE)      -0.413    14.746    sys/UO/memoria/mem_reg[3][5]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                         -13.541    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 sys/UC/FSM_sequential_sc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/memoria/mem_reg[3][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.233ns  (logic 0.702ns (21.716%)  route 2.531ns (78.284%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 10.309 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.706    10.309    sys/UC/clk_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  sys/UC/FSM_sequential_sc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.459    10.768 r  sys/UC/FSM_sequential_sc_reg[0]/Q
                         net (fo=20, routed)          1.069    11.836    sys/UC/sc[0]
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.960 r  sys/UC/mem[0][21]_i_3/O
                         net (fo=4, routed)           0.637    12.598    sys/UO/contatore_salva/mem_reg[0][21]
    SLICE_X7Y74          LUT4 (Prop_lut4_I0_O)        0.119    12.717 r  sys/UO/contatore_salva/mem[3][21]_i_1/O
                         net (fo=20, routed)          0.825    13.541    sys/UO/memoria/mem_reg[3][21]_0[0]
    SLICE_X11Y72         FDRE                                         r  sys/UO/memoria/mem_reg[3][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.513    14.936    sys/UO/memoria/clk_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  sys/UO/memoria/mem_reg[3][6]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X11Y72         FDRE (Setup_fdre_C_CE)      -0.413    14.746    sys/UO/memoria/mem_reg[3][6]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                         -13.541    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 sys/UC/FSM_sequential_sc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/memoria/mem_reg[1][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.227ns  (logic 0.701ns (21.725%)  route 2.526ns (78.275%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 10.309 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.706    10.309    sys/UC/clk_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  sys/UC/FSM_sequential_sc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.459    10.768 r  sys/UC/FSM_sequential_sc_reg[0]/Q
                         net (fo=20, routed)          1.069    11.836    sys/UC/sc[0]
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.960 r  sys/UC/mem[0][21]_i_3/O
                         net (fo=4, routed)           0.633    12.594    sys/UO/contatore_salva/mem_reg[0][21]
    SLICE_X7Y74          LUT4 (Prop_lut4_I0_O)        0.118    12.712 r  sys/UO/contatore_salva/mem[1][21]_i_1/O
                         net (fo=20, routed)          0.824    13.535    sys/UO/memoria/mem_reg[1][21]_0[0]
    SLICE_X11Y71         FDRE                                         r  sys/UO/memoria/mem_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.515    14.938    sys/UO/memoria/clk_IBUF_BUFG
    SLICE_X11Y71         FDRE                                         r  sys/UO/memoria/mem_reg[1][0]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X11Y71         FDRE (Setup_fdre_C_CE)      -0.407    14.754    sys/UO/memoria/mem_reg[1][0]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -13.535    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 sys/UC/FSM_sequential_sc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/memoria/mem_reg[1][16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.227ns  (logic 0.701ns (21.725%)  route 2.526ns (78.275%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 10.309 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.706    10.309    sys/UC/clk_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  sys/UC/FSM_sequential_sc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.459    10.768 r  sys/UC/FSM_sequential_sc_reg[0]/Q
                         net (fo=20, routed)          1.069    11.836    sys/UC/sc[0]
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.960 r  sys/UC/mem[0][21]_i_3/O
                         net (fo=4, routed)           0.633    12.594    sys/UO/contatore_salva/mem_reg[0][21]
    SLICE_X7Y74          LUT4 (Prop_lut4_I0_O)        0.118    12.712 r  sys/UO/contatore_salva/mem[1][21]_i_1/O
                         net (fo=20, routed)          0.824    13.535    sys/UO/memoria/mem_reg[1][21]_0[0]
    SLICE_X11Y71         FDRE                                         r  sys/UO/memoria/mem_reg[1][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.515    14.938    sys/UO/memoria/clk_IBUF_BUFG
    SLICE_X11Y71         FDRE                                         r  sys/UO/memoria/mem_reg[1][16]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X11Y71         FDRE (Setup_fdre_C_CE)      -0.407    14.754    sys/UO/memoria/mem_reg[1][16]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -13.535    
  -------------------------------------------------------------------
                         slack                                  1.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 sys/UO/memoria/mem_reg[3][16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/memoria/data_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.261ns (82.830%)  route 0.054ns (17.170%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.565     1.484    sys/UO/memoria/clk_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  sys/UO/memoria/mem_reg[3][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  sys/UO/memoria/mem_reg[3][16]/Q
                         net (fo=1, routed)           0.054     1.679    sys/UO/memoria/mem_reg[3][16]
    SLICE_X10Y72         LUT6 (Prop_lut6_I3_O)        0.045     1.724 r  sys/UO/memoria/data_out[16]_i_3/O
                         net (fo=1, routed)           0.000     1.724    sys/UO/memoria/data_out[16]_i_3_n_0
    SLICE_X10Y72         MUXF7 (Prop_muxf7_I1_O)      0.075     1.799 r  sys/UO/memoria/data_out_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     1.799    sys/UO/memoria/mem[0]_3[16]
    SLICE_X10Y72         FDRE                                         r  sys/UO/memoria/data_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.833     1.998    sys/UO/memoria/clk_IBUF_BUFG
    SLICE_X10Y72         FDRE                                         r  sys/UO/memoria/data_out_reg[16]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X10Y72         FDRE (Hold_fdre_C_D)         0.134     1.631    sys/UO/memoria/data_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 sys/UO/memoria/mem_reg[2][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/memoria/data_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.250ns (74.161%)  route 0.087ns (25.839%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.591     1.510    sys/UO/memoria/clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  sys/UO/memoria/mem_reg[2][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sys/UO/memoria/mem_reg[2][14]/Q
                         net (fo=1, routed)           0.087     1.738    sys/UO/memoria/mem_reg[2][14]
    SLICE_X2Y74          LUT6 (Prop_lut6_I5_O)        0.045     1.783 r  sys/UO/memoria/data_out[14]_i_3/O
                         net (fo=1, routed)           0.000     1.783    sys/UO/memoria/data_out[14]_i_3_n_0
    SLICE_X2Y74          MUXF7 (Prop_muxf7_I1_O)      0.064     1.847 r  sys/UO/memoria/data_out_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.847    sys/UO/memoria/mem[0]_3[14]
    SLICE_X2Y74          FDRE                                         r  sys/UO/memoria/data_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.861     2.026    sys/UO/memoria/clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  sys/UO/memoria/data_out_reg[14]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y74          FDRE (Hold_fdre_C_D)         0.134     1.657    sys/UO/memoria/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 sys/UO/memoria/mem_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/memoria/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.250ns (74.161%)  route 0.087ns (25.839%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.565     1.484    sys/UO/memoria/clk_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  sys/UO/memoria/mem_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  sys/UO/memoria/mem_reg[3][0]/Q
                         net (fo=1, routed)           0.087     1.712    sys/UO/memoria/mem_reg[3][0]
    SLICE_X10Y72         LUT6 (Prop_lut6_I3_O)        0.045     1.757 r  sys/UO/memoria/data_out[0]_i_3/O
                         net (fo=1, routed)           0.000     1.757    sys/UO/memoria/data_out[0]_i_3_n_0
    SLICE_X10Y72         MUXF7 (Prop_muxf7_I1_O)      0.064     1.821 r  sys/UO/memoria/data_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.821    sys/UO/memoria/mem[0]_3[0]
    SLICE_X10Y72         FDRE                                         r  sys/UO/memoria/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.833     1.998    sys/UO/memoria/clk_IBUF_BUFG
    SLICE_X10Y72         FDRE                                         r  sys/UO/memoria/data_out_reg[0]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X10Y72         FDRE (Hold_fdre_C_D)         0.134     1.631    sys/UO/memoria/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 sys/UO/memoria/mem_reg[5][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/memoria/data_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.248ns (68.403%)  route 0.115ns (31.597%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.593     1.512    sys/UO/memoria/clk_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  sys/UO/memoria/mem_reg[5][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  sys/UO/memoria/mem_reg[5][11]/Q
                         net (fo=1, routed)           0.115     1.768    sys/UO/memoria/mem_reg[5][11]
    SLICE_X2Y71          LUT6 (Prop_lut6_I0_O)        0.045     1.813 r  sys/UO/memoria/data_out[11]_i_2/O
                         net (fo=1, routed)           0.000     1.813    sys/UO/memoria/data_out[11]_i_2_n_0
    SLICE_X2Y71          MUXF7 (Prop_muxf7_I0_O)      0.062     1.875 r  sys/UO/memoria/data_out_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.875    sys/UO/memoria/mem[0]_3[11]
    SLICE_X2Y71          FDRE                                         r  sys/UO/memoria/data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.865     2.030    sys/UO/memoria/clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  sys/UO/memoria/data_out_reg[11]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.134     1.684    sys/UO/memoria/data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 sys/UO/memoria/mem_reg[7][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/memoria/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.248ns (68.564%)  route 0.114ns (31.436%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.566     1.485    sys/UO/memoria/clk_IBUF_BUFG
    SLICE_X11Y70         FDRE                                         r  sys/UO/memoria/mem_reg[7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  sys/UO/memoria/mem_reg[7][4]/Q
                         net (fo=1, routed)           0.114     1.740    sys/UO/memoria/mem_reg[7][4]
    SLICE_X8Y70          LUT6 (Prop_lut6_I3_O)        0.045     1.785 r  sys/UO/memoria/data_out[4]_i_2/O
                         net (fo=1, routed)           0.000     1.785    sys/UO/memoria/data_out[4]_i_2_n_0
    SLICE_X8Y70          MUXF7 (Prop_muxf7_I0_O)      0.062     1.847 r  sys/UO/memoria/data_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.847    sys/UO/memoria/mem[0]_3[4]
    SLICE_X8Y70          FDRE                                         r  sys/UO/memoria/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.835     2.000    sys/UO/memoria/clk_IBUF_BUFG
    SLICE_X8Y70          FDRE                                         r  sys/UO/memoria/data_out_reg[4]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X8Y70          FDRE (Hold_fdre_C_D)         0.134     1.654    sys/UO/memoria/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sys/UO/memoria/mem_reg[7][19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/memoria/data_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.257ns (81.205%)  route 0.059ns (18.795%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.594     1.513    sys/UO/memoria/clk_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  sys/UO/memoria/mem_reg[7][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  sys/UO/memoria/mem_reg[7][19]/Q
                         net (fo=1, routed)           0.059     1.714    sys/UO/memoria/mem_reg[7][19]
    SLICE_X4Y70          LUT6 (Prop_lut6_I3_O)        0.045     1.759 r  sys/UO/memoria/data_out[19]_i_2/O
                         net (fo=1, routed)           0.000     1.759    sys/UO/memoria/data_out[19]_i_2_n_0
    SLICE_X4Y70          MUXF7 (Prop_muxf7_I0_O)      0.071     1.830 r  sys/UO/memoria/data_out_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     1.830    sys/UO/memoria/mem[0]_3[19]
    SLICE_X4Y70          FDRE                                         r  sys/UO/memoria/data_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.863     2.028    sys/UO/memoria/clk_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  sys/UO/memoria/data_out_reg[19]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X4Y70          FDRE (Hold_fdre_C_D)         0.105     1.631    sys/UO/memoria/data_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 sys/UO/cronometro/min/TY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/memoria/mem_reg[5][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.833%)  route 0.148ns (51.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.591     1.510    sys/UO/cronometro/min/clk_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  sys/UO/cronometro/min/TY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sys/UO/cronometro/min/TY_reg[0]/Q
                         net (fo=14, routed)          0.148     1.799    sys/UO/memoria/D[7]
    SLICE_X5Y75          FDRE                                         r  sys/UO/memoria/mem_reg[5][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.858     2.023    sys/UO/memoria/clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  sys/UO/memoria/mem_reg[5][8]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X5Y75          FDRE (Hold_fdre_C_D)         0.072     1.594    sys/UO/memoria/mem_reg[5][8]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 sys/UO/memoria/mem_reg[7][17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/memoria/data_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.248ns (69.240%)  route 0.110ns (30.760%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.566     1.485    sys/UO/memoria/clk_IBUF_BUFG
    SLICE_X11Y70         FDRE                                         r  sys/UO/memoria/mem_reg[7][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  sys/UO/memoria/mem_reg[7][17]/Q
                         net (fo=1, routed)           0.110     1.737    sys/UO/memoria/mem_reg[7][17]
    SLICE_X10Y69         LUT6 (Prop_lut6_I3_O)        0.045     1.782 r  sys/UO/memoria/data_out[17]_i_2/O
                         net (fo=1, routed)           0.000     1.782    sys/UO/memoria/data_out[17]_i_2_n_0
    SLICE_X10Y69         MUXF7 (Prop_muxf7_I0_O)      0.062     1.844 r  sys/UO/memoria/data_out_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     1.844    sys/UO/memoria/mem[0]_3[17]
    SLICE_X10Y69         FDRE                                         r  sys/UO/memoria/data_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.836     2.001    sys/UO/memoria/clk_IBUF_BUFG
    SLICE_X10Y69         FDRE                                         r  sys/UO/memoria/data_out_reg[17]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X10Y69         FDRE (Hold_fdre_C_D)         0.134     1.634    sys/UO/memoria/data_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 sys/UO/memoria/mem_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/memoria/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.259ns (70.925%)  route 0.106ns (29.075%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.562     1.481    sys/UO/memoria/clk_IBUF_BUFG
    SLICE_X11Y74         FDRE                                         r  sys/UO/memoria/mem_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  sys/UO/memoria/mem_reg[6][6]/Q
                         net (fo=1, routed)           0.106     1.729    sys/UO/memoria/mem_reg[6][6]
    SLICE_X10Y73         LUT6 (Prop_lut6_I5_O)        0.045     1.774 r  sys/UO/memoria/data_out[6]_i_2/O
                         net (fo=1, routed)           0.000     1.774    sys/UO/memoria/data_out[6]_i_2_n_0
    SLICE_X10Y73         MUXF7 (Prop_muxf7_I0_O)      0.073     1.847 r  sys/UO/memoria/data_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.847    sys/UO/memoria/mem[0]_3[6]
    SLICE_X10Y73         FDRE                                         r  sys/UO/memoria/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.831     1.996    sys/UO/memoria/clk_IBUF_BUFG
    SLICE_X10Y73         FDRE                                         r  sys/UO/memoria/data_out_reg[6]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X10Y73         FDRE (Hold_fdre_C_D)         0.134     1.629    sys/UO/memoria/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 sys/UO/cronometro/ore/TY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/cronometro/ore/TY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.409%)  route 0.127ns (40.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.591     1.510    sys/UO/cronometro/ore/clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  sys/UO/cronometro/ore/TY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sys/UO/cronometro/ore/TY_reg[3]/Q
                         net (fo=7, routed)           0.127     1.778    sys/UO/cronometro/ore/TY_reg_n_0_[3]
    SLICE_X7Y73          LUT5 (Prop_lut5_I4_O)        0.045     1.823 r  sys/UO/cronometro/ore/TY[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.823    sys/UO/cronometro/ore/TY[3]_i_1__1_n_0
    SLICE_X7Y73          FDRE                                         r  sys/UO/cronometro/ore/TY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.859     2.024    sys/UO/cronometro/ore/clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  sys/UO/cronometro/ore/TY_reg[3]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X7Y73          FDRE (Hold_fdre_C_D)         0.092     1.602    sys/UO/cronometro/ore/TY_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y79     button_salva/btn_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y78     button_salva/cleared_btn_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y80     button_salva/count_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y77     button_set/btn_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y77     button_set/cleared_btn_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y79    button_set/count_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y80    button_set/count_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y80    button_set/count_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y86     button_visualizza/btn_state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     sys/UO/memoria/mem_reg[6][8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     sys/UO/memoria/mem_reg[6][9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     sys/UO/memoria/mem_reg[7][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     sys/UO/memoria/mem_reg[7][11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     sys/UO/memoria/mem_reg[7][12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     sys/UO/memoria/mem_reg[7][13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     sys/UO/memoria/mem_reg[7][14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     sys/UO/cronometro/bdt/counter0/y_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     sys/UO/cronometro/bdt/counter0/y_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     sys/UO/cronometro/bdt/counter0/y_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y82    button_set/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y82    button_set/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y82     button_set/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     button_visualizza/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     button_visualizza/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     sys/UC/FSM_sequential_sc_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     sys/UC/FSM_sequential_sc_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     button_salva/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     button_salva/count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     button_salva/count_reg[23]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.462ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 sys/UC/FSM_sequential_sc_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/cronometro/bdt/counter0/y_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.164ns  (logic 0.583ns (18.427%)  route 2.581ns (81.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.707    10.310    sys/UC/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  sys/UC/FSM_sequential_sc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.459    10.769 r  sys/UC/FSM_sequential_sc_reg[1]/Q
                         net (fo=20, routed)          1.415    12.183    sys/UC/sc[1]
    SLICE_X8Y73          LUT3 (Prop_lut3_I0_O)        0.124    12.307 f  sys/UC/TY[5]_i_1__0/O
                         net (fo=210, routed)         1.166    13.474    sys/UO/cronometro/bdt/counter0/SR[0]
    SLICE_X6Y78          FDCE                                         f  sys/UO/cronometro/bdt/counter0/y_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.591    15.014    sys/UO/cronometro/bdt/counter0/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  sys/UO/cronometro/bdt/counter0/y_reg[24]/C
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X6Y78          FDCE (Recov_fdce_C_CLR)     -0.319    14.935    sys/UO/cronometro/bdt/counter0/y_reg[24]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -13.474    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 sys/UC/FSM_sequential_sc_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/cronometro/bdt/counter0/y_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.164ns  (logic 0.583ns (18.427%)  route 2.581ns (81.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.707    10.310    sys/UC/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  sys/UC/FSM_sequential_sc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.459    10.769 r  sys/UC/FSM_sequential_sc_reg[1]/Q
                         net (fo=20, routed)          1.415    12.183    sys/UC/sc[1]
    SLICE_X8Y73          LUT3 (Prop_lut3_I0_O)        0.124    12.307 f  sys/UC/TY[5]_i_1__0/O
                         net (fo=210, routed)         1.166    13.474    sys/UO/cronometro/bdt/counter0/SR[0]
    SLICE_X6Y78          FDCE                                         f  sys/UO/cronometro/bdt/counter0/y_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.591    15.014    sys/UO/cronometro/bdt/counter0/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  sys/UO/cronometro/bdt/counter0/y_reg[25]/C
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X6Y78          FDCE (Recov_fdce_C_CLR)     -0.319    14.935    sys/UO/cronometro/bdt/counter0/y_reg[25]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -13.474    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 sys/UC/FSM_sequential_sc_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/cronometro/bdt/counter0/y_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.164ns  (logic 0.583ns (18.427%)  route 2.581ns (81.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.707    10.310    sys/UC/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  sys/UC/FSM_sequential_sc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.459    10.769 r  sys/UC/FSM_sequential_sc_reg[1]/Q
                         net (fo=20, routed)          1.415    12.183    sys/UC/sc[1]
    SLICE_X8Y73          LUT3 (Prop_lut3_I0_O)        0.124    12.307 f  sys/UC/TY[5]_i_1__0/O
                         net (fo=210, routed)         1.166    13.474    sys/UO/cronometro/bdt/counter0/SR[0]
    SLICE_X6Y78          FDCE                                         f  sys/UO/cronometro/bdt/counter0/y_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.591    15.014    sys/UO/cronometro/bdt/counter0/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  sys/UO/cronometro/bdt/counter0/y_reg[26]/C
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X6Y78          FDCE (Recov_fdce_C_CLR)     -0.319    14.935    sys/UO/cronometro/bdt/counter0/y_reg[26]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -13.474    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 sys/UC/FSM_sequential_sc_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/cronometro/bdt/counter0/y_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.022ns  (logic 0.583ns (19.292%)  route 2.439ns (80.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.707    10.310    sys/UC/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  sys/UC/FSM_sequential_sc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.459    10.769 r  sys/UC/FSM_sequential_sc_reg[1]/Q
                         net (fo=20, routed)          1.415    12.183    sys/UC/sc[1]
    SLICE_X8Y73          LUT3 (Prop_lut3_I0_O)        0.124    12.307 f  sys/UC/TY[5]_i_1__0/O
                         net (fo=210, routed)         1.024    13.332    sys/UO/cronometro/bdt/counter0/SR[0]
    SLICE_X6Y77          FDCE                                         f  sys/UO/cronometro/bdt/counter0/y_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.589    15.012    sys/UO/cronometro/bdt/counter0/clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  sys/UO/cronometro/bdt/counter0/y_reg[20]/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X6Y77          FDCE (Recov_fdce_C_CLR)     -0.319    14.933    sys/UO/cronometro/bdt/counter0/y_reg[20]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                         -13.332    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 sys/UC/FSM_sequential_sc_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/cronometro/bdt/counter0/y_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.022ns  (logic 0.583ns (19.292%)  route 2.439ns (80.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.707    10.310    sys/UC/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  sys/UC/FSM_sequential_sc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.459    10.769 r  sys/UC/FSM_sequential_sc_reg[1]/Q
                         net (fo=20, routed)          1.415    12.183    sys/UC/sc[1]
    SLICE_X8Y73          LUT3 (Prop_lut3_I0_O)        0.124    12.307 f  sys/UC/TY[5]_i_1__0/O
                         net (fo=210, routed)         1.024    13.332    sys/UO/cronometro/bdt/counter0/SR[0]
    SLICE_X6Y77          FDCE                                         f  sys/UO/cronometro/bdt/counter0/y_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.589    15.012    sys/UO/cronometro/bdt/counter0/clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  sys/UO/cronometro/bdt/counter0/y_reg[21]/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X6Y77          FDCE (Recov_fdce_C_CLR)     -0.319    14.933    sys/UO/cronometro/bdt/counter0/y_reg[21]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                         -13.332    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 sys/UC/FSM_sequential_sc_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/cronometro/bdt/counter0/y_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.022ns  (logic 0.583ns (19.292%)  route 2.439ns (80.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.707    10.310    sys/UC/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  sys/UC/FSM_sequential_sc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.459    10.769 r  sys/UC/FSM_sequential_sc_reg[1]/Q
                         net (fo=20, routed)          1.415    12.183    sys/UC/sc[1]
    SLICE_X8Y73          LUT3 (Prop_lut3_I0_O)        0.124    12.307 f  sys/UC/TY[5]_i_1__0/O
                         net (fo=210, routed)         1.024    13.332    sys/UO/cronometro/bdt/counter0/SR[0]
    SLICE_X6Y77          FDCE                                         f  sys/UO/cronometro/bdt/counter0/y_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.589    15.012    sys/UO/cronometro/bdt/counter0/clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  sys/UO/cronometro/bdt/counter0/y_reg[22]/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X6Y77          FDCE (Recov_fdce_C_CLR)     -0.319    14.933    sys/UO/cronometro/bdt/counter0/y_reg[22]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                         -13.332    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 sys/UC/FSM_sequential_sc_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/cronometro/bdt/counter0/y_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.022ns  (logic 0.583ns (19.292%)  route 2.439ns (80.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.707    10.310    sys/UC/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  sys/UC/FSM_sequential_sc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.459    10.769 r  sys/UC/FSM_sequential_sc_reg[1]/Q
                         net (fo=20, routed)          1.415    12.183    sys/UC/sc[1]
    SLICE_X8Y73          LUT3 (Prop_lut3_I0_O)        0.124    12.307 f  sys/UC/TY[5]_i_1__0/O
                         net (fo=210, routed)         1.024    13.332    sys/UO/cronometro/bdt/counter0/SR[0]
    SLICE_X6Y77          FDCE                                         f  sys/UO/cronometro/bdt/counter0/y_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.589    15.012    sys/UO/cronometro/bdt/counter0/clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  sys/UO/cronometro/bdt/counter0/y_reg[23]/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X6Y77          FDCE (Recov_fdce_C_CLR)     -0.319    14.933    sys/UO/cronometro/bdt/counter0/y_reg[23]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                         -13.332    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 sys/UC/FSM_sequential_sc_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/cronometro/bdt/counter0/y_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.989ns  (logic 0.583ns (19.506%)  route 2.406ns (80.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.707    10.310    sys/UC/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  sys/UC/FSM_sequential_sc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.459    10.769 r  sys/UC/FSM_sequential_sc_reg[1]/Q
                         net (fo=20, routed)          1.415    12.183    sys/UC/sc[1]
    SLICE_X8Y73          LUT3 (Prop_lut3_I0_O)        0.124    12.307 f  sys/UC/TY[5]_i_1__0/O
                         net (fo=210, routed)         0.991    13.298    sys/UO/cronometro/bdt/counter0/SR[0]
    SLICE_X6Y76          FDCE                                         f  sys/UO/cronometro/bdt/counter0/y_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.588    15.011    sys/UO/cronometro/bdt/counter0/clk_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  sys/UO/cronometro/bdt/counter0/y_reg[16]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X6Y76          FDCE (Recov_fdce_C_CLR)     -0.319    14.932    sys/UO/cronometro/bdt/counter0/y_reg[16]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                         -13.298    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 sys/UC/FSM_sequential_sc_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/cronometro/bdt/counter0/y_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.989ns  (logic 0.583ns (19.506%)  route 2.406ns (80.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.707    10.310    sys/UC/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  sys/UC/FSM_sequential_sc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.459    10.769 r  sys/UC/FSM_sequential_sc_reg[1]/Q
                         net (fo=20, routed)          1.415    12.183    sys/UC/sc[1]
    SLICE_X8Y73          LUT3 (Prop_lut3_I0_O)        0.124    12.307 f  sys/UC/TY[5]_i_1__0/O
                         net (fo=210, routed)         0.991    13.298    sys/UO/cronometro/bdt/counter0/SR[0]
    SLICE_X6Y76          FDCE                                         f  sys/UO/cronometro/bdt/counter0/y_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.588    15.011    sys/UO/cronometro/bdt/counter0/clk_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  sys/UO/cronometro/bdt/counter0/y_reg[17]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X6Y76          FDCE (Recov_fdce_C_CLR)     -0.319    14.932    sys/UO/cronometro/bdt/counter0/y_reg[17]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                         -13.298    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 sys/UC/FSM_sequential_sc_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/cronometro/bdt/counter0/y_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.989ns  (logic 0.583ns (19.506%)  route 2.406ns (80.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.707    10.310    sys/UC/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  sys/UC/FSM_sequential_sc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.459    10.769 r  sys/UC/FSM_sequential_sc_reg[1]/Q
                         net (fo=20, routed)          1.415    12.183    sys/UC/sc[1]
    SLICE_X8Y73          LUT3 (Prop_lut3_I0_O)        0.124    12.307 f  sys/UC/TY[5]_i_1__0/O
                         net (fo=210, routed)         0.991    13.298    sys/UO/cronometro/bdt/counter0/SR[0]
    SLICE_X6Y76          FDCE                                         f  sys/UO/cronometro/bdt/counter0/y_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.588    15.011    sys/UO/cronometro/bdt/counter0/clk_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  sys/UO/cronometro/bdt/counter0/y_reg[18]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X6Y76          FDCE (Recov_fdce_C_CLR)     -0.319    14.932    sys/UO/cronometro/bdt/counter0/y_reg[18]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                         -13.298    
  -------------------------------------------------------------------
                         slack                                  1.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.017ns  (arrival time - required time)
  Source:                 sys/UC/FSM_sequential_sc_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/cronometro/bdt/counter0/y_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.019ns  (logic 0.191ns (18.735%)  route 0.828ns (81.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns = ( 6.510 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.591     6.510    sys/UC/clk_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  sys/UC/FSM_sequential_sc_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.146     6.656 r  sys/UC/FSM_sequential_sc_reg[2]/Q
                         net (fo=19, routed)          0.445     7.101    sys/UC/sc[2]
    SLICE_X8Y73          LUT3 (Prop_lut3_I1_O)        0.045     7.146 f  sys/UC/TY[5]_i_1__0/O
                         net (fo=210, routed)         0.383     7.530    sys/UO/cronometro/bdt/counter0/SR[0]
    SLICE_X6Y73          FDCE                                         f  sys/UO/cronometro/bdt/counter0/y_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.859     2.024    sys/UO/cronometro/bdt/counter0/clk_IBUF_BUFG
    SLICE_X6Y73          FDCE                                         r  sys/UO/cronometro/bdt/counter0/y_reg[4]/C
                         clock pessimism             -0.479     1.544    
                         clock uncertainty            0.035     1.580    
    SLICE_X6Y73          FDCE (Remov_fdce_C_CLR)     -0.067     1.513    sys/UO/cronometro/bdt/counter0/y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           7.530    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.017ns  (arrival time - required time)
  Source:                 sys/UC/FSM_sequential_sc_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/cronometro/bdt/counter0/y_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.019ns  (logic 0.191ns (18.735%)  route 0.828ns (81.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns = ( 6.510 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.591     6.510    sys/UC/clk_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  sys/UC/FSM_sequential_sc_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.146     6.656 r  sys/UC/FSM_sequential_sc_reg[2]/Q
                         net (fo=19, routed)          0.445     7.101    sys/UC/sc[2]
    SLICE_X8Y73          LUT3 (Prop_lut3_I1_O)        0.045     7.146 f  sys/UC/TY[5]_i_1__0/O
                         net (fo=210, routed)         0.383     7.530    sys/UO/cronometro/bdt/counter0/SR[0]
    SLICE_X6Y73          FDCE                                         f  sys/UO/cronometro/bdt/counter0/y_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.859     2.024    sys/UO/cronometro/bdt/counter0/clk_IBUF_BUFG
    SLICE_X6Y73          FDCE                                         r  sys/UO/cronometro/bdt/counter0/y_reg[5]/C
                         clock pessimism             -0.479     1.544    
                         clock uncertainty            0.035     1.580    
    SLICE_X6Y73          FDCE (Remov_fdce_C_CLR)     -0.067     1.513    sys/UO/cronometro/bdt/counter0/y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           7.530    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.017ns  (arrival time - required time)
  Source:                 sys/UC/FSM_sequential_sc_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/cronometro/bdt/counter0/y_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.019ns  (logic 0.191ns (18.735%)  route 0.828ns (81.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns = ( 6.510 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.591     6.510    sys/UC/clk_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  sys/UC/FSM_sequential_sc_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.146     6.656 r  sys/UC/FSM_sequential_sc_reg[2]/Q
                         net (fo=19, routed)          0.445     7.101    sys/UC/sc[2]
    SLICE_X8Y73          LUT3 (Prop_lut3_I1_O)        0.045     7.146 f  sys/UC/TY[5]_i_1__0/O
                         net (fo=210, routed)         0.383     7.530    sys/UO/cronometro/bdt/counter0/SR[0]
    SLICE_X6Y73          FDCE                                         f  sys/UO/cronometro/bdt/counter0/y_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.859     2.024    sys/UO/cronometro/bdt/counter0/clk_IBUF_BUFG
    SLICE_X6Y73          FDCE                                         r  sys/UO/cronometro/bdt/counter0/y_reg[6]/C
                         clock pessimism             -0.479     1.544    
                         clock uncertainty            0.035     1.580    
    SLICE_X6Y73          FDCE (Remov_fdce_C_CLR)     -0.067     1.513    sys/UO/cronometro/bdt/counter0/y_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           7.530    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.017ns  (arrival time - required time)
  Source:                 sys/UC/FSM_sequential_sc_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/cronometro/bdt/counter0/y_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.019ns  (logic 0.191ns (18.735%)  route 0.828ns (81.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns = ( 6.510 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.591     6.510    sys/UC/clk_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  sys/UC/FSM_sequential_sc_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.146     6.656 r  sys/UC/FSM_sequential_sc_reg[2]/Q
                         net (fo=19, routed)          0.445     7.101    sys/UC/sc[2]
    SLICE_X8Y73          LUT3 (Prop_lut3_I1_O)        0.045     7.146 f  sys/UC/TY[5]_i_1__0/O
                         net (fo=210, routed)         0.383     7.530    sys/UO/cronometro/bdt/counter0/SR[0]
    SLICE_X6Y73          FDCE                                         f  sys/UO/cronometro/bdt/counter0/y_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.859     2.024    sys/UO/cronometro/bdt/counter0/clk_IBUF_BUFG
    SLICE_X6Y73          FDCE                                         r  sys/UO/cronometro/bdt/counter0/y_reg[7]/C
                         clock pessimism             -0.479     1.544    
                         clock uncertainty            0.035     1.580    
    SLICE_X6Y73          FDCE (Remov_fdce_C_CLR)     -0.067     1.513    sys/UO/cronometro/bdt/counter0/y_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           7.530    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.052ns  (arrival time - required time)
  Source:                 sys/UC/FSM_sequential_sc_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/cronometro/bdt/counter0/y_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.053ns  (logic 0.191ns (18.132%)  route 0.862ns (81.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns = ( 6.510 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.591     6.510    sys/UC/clk_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  sys/UC/FSM_sequential_sc_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.146     6.656 r  sys/UC/FSM_sequential_sc_reg[2]/Q
                         net (fo=19, routed)          0.445     7.101    sys/UC/sc[2]
    SLICE_X8Y73          LUT3 (Prop_lut3_I1_O)        0.045     7.146 f  sys/UC/TY[5]_i_1__0/O
                         net (fo=210, routed)         0.417     7.564    sys/UO/cronometro/bdt/counter0/SR[0]
    SLICE_X6Y74          FDCE                                         f  sys/UO/cronometro/bdt/counter0/y_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.858     2.023    sys/UO/cronometro/bdt/counter0/clk_IBUF_BUFG
    SLICE_X6Y74          FDCE                                         r  sys/UO/cronometro/bdt/counter0/y_reg[10]/C
                         clock pessimism             -0.479     1.543    
                         clock uncertainty            0.035     1.579    
    SLICE_X6Y74          FDCE (Remov_fdce_C_CLR)     -0.067     1.512    sys/UO/cronometro/bdt/counter0/y_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           7.564    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.052ns  (arrival time - required time)
  Source:                 sys/UC/FSM_sequential_sc_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/cronometro/bdt/counter0/y_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.053ns  (logic 0.191ns (18.132%)  route 0.862ns (81.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns = ( 6.510 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.591     6.510    sys/UC/clk_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  sys/UC/FSM_sequential_sc_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.146     6.656 r  sys/UC/FSM_sequential_sc_reg[2]/Q
                         net (fo=19, routed)          0.445     7.101    sys/UC/sc[2]
    SLICE_X8Y73          LUT3 (Prop_lut3_I1_O)        0.045     7.146 f  sys/UC/TY[5]_i_1__0/O
                         net (fo=210, routed)         0.417     7.564    sys/UO/cronometro/bdt/counter0/SR[0]
    SLICE_X6Y74          FDCE                                         f  sys/UO/cronometro/bdt/counter0/y_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.858     2.023    sys/UO/cronometro/bdt/counter0/clk_IBUF_BUFG
    SLICE_X6Y74          FDCE                                         r  sys/UO/cronometro/bdt/counter0/y_reg[11]/C
                         clock pessimism             -0.479     1.543    
                         clock uncertainty            0.035     1.579    
    SLICE_X6Y74          FDCE (Remov_fdce_C_CLR)     -0.067     1.512    sys/UO/cronometro/bdt/counter0/y_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           7.564    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.052ns  (arrival time - required time)
  Source:                 sys/UC/FSM_sequential_sc_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/cronometro/bdt/counter0/y_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.053ns  (logic 0.191ns (18.132%)  route 0.862ns (81.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns = ( 6.510 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.591     6.510    sys/UC/clk_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  sys/UC/FSM_sequential_sc_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.146     6.656 r  sys/UC/FSM_sequential_sc_reg[2]/Q
                         net (fo=19, routed)          0.445     7.101    sys/UC/sc[2]
    SLICE_X8Y73          LUT3 (Prop_lut3_I1_O)        0.045     7.146 f  sys/UC/TY[5]_i_1__0/O
                         net (fo=210, routed)         0.417     7.564    sys/UO/cronometro/bdt/counter0/SR[0]
    SLICE_X6Y74          FDCE                                         f  sys/UO/cronometro/bdt/counter0/y_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.858     2.023    sys/UO/cronometro/bdt/counter0/clk_IBUF_BUFG
    SLICE_X6Y74          FDCE                                         r  sys/UO/cronometro/bdt/counter0/y_reg[8]/C
                         clock pessimism             -0.479     1.543    
                         clock uncertainty            0.035     1.579    
    SLICE_X6Y74          FDCE (Remov_fdce_C_CLR)     -0.067     1.512    sys/UO/cronometro/bdt/counter0/y_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           7.564    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.052ns  (arrival time - required time)
  Source:                 sys/UC/FSM_sequential_sc_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/cronometro/bdt/counter0/y_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.053ns  (logic 0.191ns (18.132%)  route 0.862ns (81.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns = ( 6.510 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.591     6.510    sys/UC/clk_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  sys/UC/FSM_sequential_sc_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.146     6.656 r  sys/UC/FSM_sequential_sc_reg[2]/Q
                         net (fo=19, routed)          0.445     7.101    sys/UC/sc[2]
    SLICE_X8Y73          LUT3 (Prop_lut3_I1_O)        0.045     7.146 f  sys/UC/TY[5]_i_1__0/O
                         net (fo=210, routed)         0.417     7.564    sys/UO/cronometro/bdt/counter0/SR[0]
    SLICE_X6Y74          FDCE                                         f  sys/UO/cronometro/bdt/counter0/y_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.858     2.023    sys/UO/cronometro/bdt/counter0/clk_IBUF_BUFG
    SLICE_X6Y74          FDCE                                         r  sys/UO/cronometro/bdt/counter0/y_reg[9]/C
                         clock pessimism             -0.479     1.543    
                         clock uncertainty            0.035     1.579    
    SLICE_X6Y74          FDCE (Remov_fdce_C_CLR)     -0.067     1.512    sys/UO/cronometro/bdt/counter0/y_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           7.564    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.077ns  (arrival time - required time)
  Source:                 sys/UC/FSM_sequential_sc_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/cronometro/bdt/counter0/y_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.081ns  (logic 0.191ns (17.664%)  route 0.890ns (82.336%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns = ( 6.510 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.591     6.510    sys/UC/clk_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  sys/UC/FSM_sequential_sc_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.146     6.656 r  sys/UC/FSM_sequential_sc_reg[2]/Q
                         net (fo=19, routed)          0.445     7.101    sys/UC/sc[2]
    SLICE_X8Y73          LUT3 (Prop_lut3_I1_O)        0.045     7.146 f  sys/UC/TY[5]_i_1__0/O
                         net (fo=210, routed)         0.445     7.592    sys/UO/cronometro/bdt/counter0/SR[0]
    SLICE_X6Y72          FDCE                                         f  sys/UO/cronometro/bdt/counter0/y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.861     2.026    sys/UO/cronometro/bdt/counter0/clk_IBUF_BUFG
    SLICE_X6Y72          FDCE                                         r  sys/UO/cronometro/bdt/counter0/y_reg[0]/C
                         clock pessimism             -0.479     1.546    
                         clock uncertainty            0.035     1.582    
    SLICE_X6Y72          FDCE (Remov_fdce_C_CLR)     -0.067     1.515    sys/UO/cronometro/bdt/counter0/y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           7.592    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.077ns  (arrival time - required time)
  Source:                 sys/UC/FSM_sequential_sc_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/UO/cronometro/bdt/counter0/y_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.081ns  (logic 0.191ns (17.664%)  route 0.890ns (82.336%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns = ( 6.510 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.591     6.510    sys/UC/clk_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  sys/UC/FSM_sequential_sc_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.146     6.656 r  sys/UC/FSM_sequential_sc_reg[2]/Q
                         net (fo=19, routed)          0.445     7.101    sys/UC/sc[2]
    SLICE_X8Y73          LUT3 (Prop_lut3_I1_O)        0.045     7.146 f  sys/UC/TY[5]_i_1__0/O
                         net (fo=210, routed)         0.445     7.592    sys/UO/cronometro/bdt/counter0/SR[0]
    SLICE_X6Y72          FDCE                                         f  sys/UO/cronometro/bdt/counter0/y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.861     2.026    sys/UO/cronometro/bdt/counter0/clk_IBUF_BUFG
    SLICE_X6Y72          FDCE                                         r  sys/UO/cronometro/bdt/counter0/y_reg[1]/C
                         clock pessimism             -0.479     1.546    
                         clock uncertainty            0.035     1.582    
    SLICE_X6Y72          FDCE (Remov_fdce_C_CLR)     -0.067     1.515    sys/UO/cronometro/bdt/counter0/y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           7.592    
  -------------------------------------------------------------------
                         slack                                  6.077    





