{"Source Block": ["oh/elink/dv/dv_elink.v@141:151@HdlIdDef", "   wire\t\t\tm_axi_rlast;\t\t// From elink2 of axi_elink.v\n   wire\t\t\tm_axi_rready;\t\t// From tx_emaxi of emaxi.v\n   wire [1:0]\t\tm_axi_rresp;\t\t// From elink2 of axi_elink.v\n   wire\t\t\tm_axi_rvalid;\t\t// From elink2 of axi_elink.v\n   wire [63:0]\t\tm_axi_wdata;\t\t// From tx_emaxi of emaxi.v\n   wire [IDW-1:0]\tm_axi_wid;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wlast;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wready;\t\t// From elink2 of axi_elink.v\n   wire [7:0]\t\tm_axi_wstrb;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wvalid;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\trxo_rd_wait_n;\t\t// From elink2 of axi_elink.v\n"], "Clone Blocks": [["oh/elink/dv/dv_elink.v@143:153", "   wire [1:0]\t\tm_axi_rresp;\t\t// From elink2 of axi_elink.v\n   wire\t\t\tm_axi_rvalid;\t\t// From elink2 of axi_elink.v\n   wire [63:0]\t\tm_axi_wdata;\t\t// From tx_emaxi of emaxi.v\n   wire [IDW-1:0]\tm_axi_wid;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wlast;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wready;\t\t// From elink2 of axi_elink.v\n   wire [7:0]\t\tm_axi_wstrb;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wvalid;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\trxo_rd_wait_n;\t\t// From elink2 of axi_elink.v\n   wire\t\t\trxo_rd_wait_p;\t\t// From elink2 of axi_elink.v\n   wire\t\t\trxo_wr_wait_n;\t\t// From elink2 of axi_elink.v\n"], ["oh/elink/dv/dv_elink.v@134:144", "   wire\t\t\tm_axi_awvalid;\t\t// From tx_emaxi of emaxi.v\n   wire [S_IDW-1:0]\tm_axi_bid;\t\t// From elink2 of axi_elink.v\n   wire\t\t\tm_axi_bready;\t\t// From tx_emaxi of emaxi.v\n   wire [1:0]\t\tm_axi_bresp;\t\t// From elink2 of axi_elink.v\n   wire\t\t\tm_axi_bvalid;\t\t// From elink2 of axi_elink.v\n   wire [31:0]\t\tm_axi_rdata;\t\t// From elink2 of axi_elink.v\n   wire [S_IDW-1:0]\tm_axi_rid;\t\t// From elink2 of axi_elink.v\n   wire\t\t\tm_axi_rlast;\t\t// From elink2 of axi_elink.v\n   wire\t\t\tm_axi_rready;\t\t// From tx_emaxi of emaxi.v\n   wire [1:0]\t\tm_axi_rresp;\t\t// From elink2 of axi_elink.v\n   wire\t\t\tm_axi_rvalid;\t\t// From elink2 of axi_elink.v\n"], ["oh/elink/dv/dv_elink.v@136:146", "   wire\t\t\tm_axi_bready;\t\t// From tx_emaxi of emaxi.v\n   wire [1:0]\t\tm_axi_bresp;\t\t// From elink2 of axi_elink.v\n   wire\t\t\tm_axi_bvalid;\t\t// From elink2 of axi_elink.v\n   wire [31:0]\t\tm_axi_rdata;\t\t// From elink2 of axi_elink.v\n   wire [S_IDW-1:0]\tm_axi_rid;\t\t// From elink2 of axi_elink.v\n   wire\t\t\tm_axi_rlast;\t\t// From elink2 of axi_elink.v\n   wire\t\t\tm_axi_rready;\t\t// From tx_emaxi of emaxi.v\n   wire [1:0]\t\tm_axi_rresp;\t\t// From elink2 of axi_elink.v\n   wire\t\t\tm_axi_rvalid;\t\t// From elink2 of axi_elink.v\n   wire [63:0]\t\tm_axi_wdata;\t\t// From tx_emaxi of emaxi.v\n   wire [IDW-1:0]\tm_axi_wid;\t\t// From tx_emaxi of emaxi.v\n"], ["oh/elink/dv/dv_elink.v@138:148", "   wire\t\t\tm_axi_bvalid;\t\t// From elink2 of axi_elink.v\n   wire [31:0]\t\tm_axi_rdata;\t\t// From elink2 of axi_elink.v\n   wire [S_IDW-1:0]\tm_axi_rid;\t\t// From elink2 of axi_elink.v\n   wire\t\t\tm_axi_rlast;\t\t// From elink2 of axi_elink.v\n   wire\t\t\tm_axi_rready;\t\t// From tx_emaxi of emaxi.v\n   wire [1:0]\t\tm_axi_rresp;\t\t// From elink2 of axi_elink.v\n   wire\t\t\tm_axi_rvalid;\t\t// From elink2 of axi_elink.v\n   wire [63:0]\t\tm_axi_wdata;\t\t// From tx_emaxi of emaxi.v\n   wire [IDW-1:0]\tm_axi_wid;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wlast;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wready;\t\t// From elink2 of axi_elink.v\n"], ["oh/elink/dv/dv_elink.v@184:194", "   wire\t\t\ts_axi_rready;\t\t// From elink2 of axi_elink.v\n   wire [1:0]\t\ts_axi_rresp;\t\t// From rx_esaxi of esaxi.v\n   wire\t\t\ts_axi_rvalid;\t\t// From rx_esaxi of esaxi.v\n   wire [63:0]\t\ts_axi_wdata;\t\t// From elink2 of axi_elink.v\n   wire [M_IDW-1:0]\ts_axi_wid;\t\t// From elink2 of axi_elink.v\n   wire\t\t\ts_axi_wlast;\t\t// From elink2 of axi_elink.v\n   wire\t\t\ts_axi_wready;\t\t// From rx_esaxi of esaxi.v\n   wire [7:0]\t\ts_axi_wstrb;\t\t// From elink2 of axi_elink.v\n   wire\t\t\ts_axi_wvalid;\t\t// From elink2 of axi_elink.v\n   wire [7:0]\t\ttxo_data_n;\t\t// From elink2 of axi_elink.v\n   wire [7:0]\t\ttxo_data_p;\t\t// From elink2 of axi_elink.v\n"], ["oh/elink/dv/dv_elink.v@137:147", "   wire [1:0]\t\tm_axi_bresp;\t\t// From elink2 of axi_elink.v\n   wire\t\t\tm_axi_bvalid;\t\t// From elink2 of axi_elink.v\n   wire [31:0]\t\tm_axi_rdata;\t\t// From elink2 of axi_elink.v\n   wire [S_IDW-1:0]\tm_axi_rid;\t\t// From elink2 of axi_elink.v\n   wire\t\t\tm_axi_rlast;\t\t// From elink2 of axi_elink.v\n   wire\t\t\tm_axi_rready;\t\t// From tx_emaxi of emaxi.v\n   wire [1:0]\t\tm_axi_rresp;\t\t// From elink2 of axi_elink.v\n   wire\t\t\tm_axi_rvalid;\t\t// From elink2 of axi_elink.v\n   wire [63:0]\t\tm_axi_wdata;\t\t// From tx_emaxi of emaxi.v\n   wire [IDW-1:0]\tm_axi_wid;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wlast;\t\t// From tx_emaxi of emaxi.v\n"], ["oh/elink/dv/dv_elink.v@135:145", "   wire [S_IDW-1:0]\tm_axi_bid;\t\t// From elink2 of axi_elink.v\n   wire\t\t\tm_axi_bready;\t\t// From tx_emaxi of emaxi.v\n   wire [1:0]\t\tm_axi_bresp;\t\t// From elink2 of axi_elink.v\n   wire\t\t\tm_axi_bvalid;\t\t// From elink2 of axi_elink.v\n   wire [31:0]\t\tm_axi_rdata;\t\t// From elink2 of axi_elink.v\n   wire [S_IDW-1:0]\tm_axi_rid;\t\t// From elink2 of axi_elink.v\n   wire\t\t\tm_axi_rlast;\t\t// From elink2 of axi_elink.v\n   wire\t\t\tm_axi_rready;\t\t// From tx_emaxi of emaxi.v\n   wire [1:0]\t\tm_axi_rresp;\t\t// From elink2 of axi_elink.v\n   wire\t\t\tm_axi_rvalid;\t\t// From elink2 of axi_elink.v\n   wire [63:0]\t\tm_axi_wdata;\t\t// From tx_emaxi of emaxi.v\n"], ["oh/elink/dv/dv_elink_system.v@79:89", "   wire\t\t\tdv_axi_rlast;\t\t// From elink of elink.v\n   wire\t\t\tdv_axi_rready;\t\t// From dv_emaxi of emaxi.v\n   wire [1:0]\t\tdv_axi_rresp;\t\t// From elink of elink.v\n   wire\t\t\tdv_axi_rvalid;\t\t// From elink of elink.v\n   wire [63:0]\t\tdv_axi_wdata;\t\t// From dv_emaxi of emaxi.v\n   wire [IDW-1:0]\tdv_axi_wid;\t\t// From dv_emaxi of emaxi.v\n   wire\t\t\tdv_axi_wlast;\t\t// From dv_emaxi of emaxi.v\n   wire\t\t\tdv_axi_wready;\t\t// From elink of elink.v\n   wire [7:0]\t\tdv_axi_wstrb;\t\t// From dv_emaxi of emaxi.v\n   wire\t\t\tdv_axi_wvalid;\t\t// From dv_emaxi of emaxi.v\n   wire [31:0]\t\telink_axi_araddr;\t// From elink of elink.v\n"], ["oh/elink/dv/dv_elink_system.v@77:87", "   wire\t\t\tdv_axi_bvalid;\t\t// From elink of elink.v\n   wire [IDW-1:0]\tdv_axi_rid;\t\t// From elink of elink.v\n   wire\t\t\tdv_axi_rlast;\t\t// From elink of elink.v\n   wire\t\t\tdv_axi_rready;\t\t// From dv_emaxi of emaxi.v\n   wire [1:0]\t\tdv_axi_rresp;\t\t// From elink of elink.v\n   wire\t\t\tdv_axi_rvalid;\t\t// From elink of elink.v\n   wire [63:0]\t\tdv_axi_wdata;\t\t// From dv_emaxi of emaxi.v\n   wire [IDW-1:0]\tdv_axi_wid;\t\t// From dv_emaxi of emaxi.v\n   wire\t\t\tdv_axi_wlast;\t\t// From dv_emaxi of emaxi.v\n   wire\t\t\tdv_axi_wready;\t\t// From elink of elink.v\n   wire [7:0]\t\tdv_axi_wstrb;\t\t// From dv_emaxi of emaxi.v\n"], ["oh/elink/dv/dv_elink.v@139:149", "   wire [31:0]\t\tm_axi_rdata;\t\t// From elink2 of axi_elink.v\n   wire [S_IDW-1:0]\tm_axi_rid;\t\t// From elink2 of axi_elink.v\n   wire\t\t\tm_axi_rlast;\t\t// From elink2 of axi_elink.v\n   wire\t\t\tm_axi_rready;\t\t// From tx_emaxi of emaxi.v\n   wire [1:0]\t\tm_axi_rresp;\t\t// From elink2 of axi_elink.v\n   wire\t\t\tm_axi_rvalid;\t\t// From elink2 of axi_elink.v\n   wire [63:0]\t\tm_axi_wdata;\t\t// From tx_emaxi of emaxi.v\n   wire [IDW-1:0]\tm_axi_wid;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wlast;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wready;\t\t// From elink2 of axi_elink.v\n   wire [7:0]\t\tm_axi_wstrb;\t\t// From tx_emaxi of emaxi.v\n"], ["oh/elink/dv/dv_elink.v@144:154", "   wire\t\t\tm_axi_rvalid;\t\t// From elink2 of axi_elink.v\n   wire [63:0]\t\tm_axi_wdata;\t\t// From tx_emaxi of emaxi.v\n   wire [IDW-1:0]\tm_axi_wid;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wlast;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wready;\t\t// From elink2 of axi_elink.v\n   wire [7:0]\t\tm_axi_wstrb;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wvalid;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\trxo_rd_wait_n;\t\t// From elink2 of axi_elink.v\n   wire\t\t\trxo_rd_wait_p;\t\t// From elink2 of axi_elink.v\n   wire\t\t\trxo_wr_wait_n;\t\t// From elink2 of axi_elink.v\n   wire\t\t\trxo_wr_wait_p;\t\t// From elink2 of axi_elink.v\n"], ["oh/elink/dv/dv_elink.v@145:155", "   wire [63:0]\t\tm_axi_wdata;\t\t// From tx_emaxi of emaxi.v\n   wire [IDW-1:0]\tm_axi_wid;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wlast;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wready;\t\t// From elink2 of axi_elink.v\n   wire [7:0]\t\tm_axi_wstrb;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wvalid;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\trxo_rd_wait_n;\t\t// From elink2 of axi_elink.v\n   wire\t\t\trxo_rd_wait_p;\t\t// From elink2 of axi_elink.v\n   wire\t\t\trxo_wr_wait_n;\t\t// From elink2 of axi_elink.v\n   wire\t\t\trxo_wr_wait_p;\t\t// From elink2 of axi_elink.v\n   wire [31:0]\t\ts_axi_araddr;\t\t// From elink2 of axi_elink.v\n"], ["oh/elink/dv/dv_elink.v@142:152", "   wire\t\t\tm_axi_rready;\t\t// From tx_emaxi of emaxi.v\n   wire [1:0]\t\tm_axi_rresp;\t\t// From elink2 of axi_elink.v\n   wire\t\t\tm_axi_rvalid;\t\t// From elink2 of axi_elink.v\n   wire [63:0]\t\tm_axi_wdata;\t\t// From tx_emaxi of emaxi.v\n   wire [IDW-1:0]\tm_axi_wid;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wlast;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wready;\t\t// From elink2 of axi_elink.v\n   wire [7:0]\t\tm_axi_wstrb;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wvalid;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\trxo_rd_wait_n;\t\t// From elink2 of axi_elink.v\n   wire\t\t\trxo_rd_wait_p;\t\t// From elink2 of axi_elink.v\n"], ["oh/elink/dv/dv_elink.v@182:192", "   wire [IDW-1:0]\ts_axi_rid;\t\t// From rx_esaxi of esaxi.v\n   wire\t\t\ts_axi_rlast;\t\t// From rx_esaxi of esaxi.v\n   wire\t\t\ts_axi_rready;\t\t// From elink2 of axi_elink.v\n   wire [1:0]\t\ts_axi_rresp;\t\t// From rx_esaxi of esaxi.v\n   wire\t\t\ts_axi_rvalid;\t\t// From rx_esaxi of esaxi.v\n   wire [63:0]\t\ts_axi_wdata;\t\t// From elink2 of axi_elink.v\n   wire [M_IDW-1:0]\ts_axi_wid;\t\t// From elink2 of axi_elink.v\n   wire\t\t\ts_axi_wlast;\t\t// From elink2 of axi_elink.v\n   wire\t\t\ts_axi_wready;\t\t// From rx_esaxi of esaxi.v\n   wire [7:0]\t\ts_axi_wstrb;\t\t// From elink2 of axi_elink.v\n   wire\t\t\ts_axi_wvalid;\t\t// From elink2 of axi_elink.v\n"], ["oh/elink/dv/dv_elink.v@140:150", "   wire [S_IDW-1:0]\tm_axi_rid;\t\t// From elink2 of axi_elink.v\n   wire\t\t\tm_axi_rlast;\t\t// From elink2 of axi_elink.v\n   wire\t\t\tm_axi_rready;\t\t// From tx_emaxi of emaxi.v\n   wire [1:0]\t\tm_axi_rresp;\t\t// From elink2 of axi_elink.v\n   wire\t\t\tm_axi_rvalid;\t\t// From elink2 of axi_elink.v\n   wire [63:0]\t\tm_axi_wdata;\t\t// From tx_emaxi of emaxi.v\n   wire [IDW-1:0]\tm_axi_wid;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wlast;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wready;\t\t// From elink2 of axi_elink.v\n   wire [7:0]\t\tm_axi_wstrb;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wvalid;\t\t// From tx_emaxi of emaxi.v\n"], ["oh/elink/dv/dv_elink_system.v@78:88", "   wire [IDW-1:0]\tdv_axi_rid;\t\t// From elink of elink.v\n   wire\t\t\tdv_axi_rlast;\t\t// From elink of elink.v\n   wire\t\t\tdv_axi_rready;\t\t// From dv_emaxi of emaxi.v\n   wire [1:0]\t\tdv_axi_rresp;\t\t// From elink of elink.v\n   wire\t\t\tdv_axi_rvalid;\t\t// From elink of elink.v\n   wire [63:0]\t\tdv_axi_wdata;\t\t// From dv_emaxi of emaxi.v\n   wire [IDW-1:0]\tdv_axi_wid;\t\t// From dv_emaxi of emaxi.v\n   wire\t\t\tdv_axi_wlast;\t\t// From dv_emaxi of emaxi.v\n   wire\t\t\tdv_axi_wready;\t\t// From elink of elink.v\n   wire [7:0]\t\tdv_axi_wstrb;\t\t// From dv_emaxi of emaxi.v\n   wire\t\t\tdv_axi_wvalid;\t\t// From dv_emaxi of emaxi.v\n"], ["oh/elink/dv/dv_elink.v@181:191", "   wire [31:0]\t\ts_axi_rdata;\t\t// From rx_esaxi of esaxi.v\n   wire [IDW-1:0]\ts_axi_rid;\t\t// From rx_esaxi of esaxi.v\n   wire\t\t\ts_axi_rlast;\t\t// From rx_esaxi of esaxi.v\n   wire\t\t\ts_axi_rready;\t\t// From elink2 of axi_elink.v\n   wire [1:0]\t\ts_axi_rresp;\t\t// From rx_esaxi of esaxi.v\n   wire\t\t\ts_axi_rvalid;\t\t// From rx_esaxi of esaxi.v\n   wire [63:0]\t\ts_axi_wdata;\t\t// From elink2 of axi_elink.v\n   wire [M_IDW-1:0]\ts_axi_wid;\t\t// From elink2 of axi_elink.v\n   wire\t\t\ts_axi_wlast;\t\t// From elink2 of axi_elink.v\n   wire\t\t\ts_axi_wready;\t\t// From rx_esaxi of esaxi.v\n   wire [7:0]\t\ts_axi_wstrb;\t\t// From elink2 of axi_elink.v\n"], ["oh/elink/dv/dv_elink.v@183:193", "   wire\t\t\ts_axi_rlast;\t\t// From rx_esaxi of esaxi.v\n   wire\t\t\ts_axi_rready;\t\t// From elink2 of axi_elink.v\n   wire [1:0]\t\ts_axi_rresp;\t\t// From rx_esaxi of esaxi.v\n   wire\t\t\ts_axi_rvalid;\t\t// From rx_esaxi of esaxi.v\n   wire [63:0]\t\ts_axi_wdata;\t\t// From elink2 of axi_elink.v\n   wire [M_IDW-1:0]\ts_axi_wid;\t\t// From elink2 of axi_elink.v\n   wire\t\t\ts_axi_wlast;\t\t// From elink2 of axi_elink.v\n   wire\t\t\ts_axi_wready;\t\t// From rx_esaxi of esaxi.v\n   wire [7:0]\t\ts_axi_wstrb;\t\t// From elink2 of axi_elink.v\n   wire\t\t\ts_axi_wvalid;\t\t// From elink2 of axi_elink.v\n   wire [7:0]\t\ttxo_data_n;\t\t// From elink2 of axi_elink.v\n"], ["oh/elink/dv/dv_elink.v@146:156", "   wire [IDW-1:0]\tm_axi_wid;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wlast;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wready;\t\t// From elink2 of axi_elink.v\n   wire [7:0]\t\tm_axi_wstrb;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wvalid;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\trxo_rd_wait_n;\t\t// From elink2 of axi_elink.v\n   wire\t\t\trxo_rd_wait_p;\t\t// From elink2 of axi_elink.v\n   wire\t\t\trxo_wr_wait_n;\t\t// From elink2 of axi_elink.v\n   wire\t\t\trxo_wr_wait_p;\t\t// From elink2 of axi_elink.v\n   wire [31:0]\t\ts_axi_araddr;\t\t// From elink2 of axi_elink.v\n   wire [1:0]\t\ts_axi_arburst;\t\t// From elink2 of axi_elink.v\n"]], "Diff Content": {"Delete": [[146, "   wire [IDW-1:0]\tm_axi_wid;\t\t// From tx_emaxi of emaxi.v\n"]], "Add": [[146, "   wire [M_IDW-1:0]\tm_axi_wid;\t\t// From tx_emaxi of emaxi.v\n"]]}}