# RISC-V Emulator in Python

<img width="820" height="515" alt="image" src="https://github.com/user-attachments/assets/97f94a47-9ca7-4557-9211-1e581e62a62d" />



A lightweight RISC-V emulator written in Python for educational and prototyping purposes. This emulator focuses on simplicity and clarity, making it ideal for understanding the RISC-V architecture and instruction set.

---

## Features

- Supports core RV32I integer instruction set
- Easy-to-understand modular Python code
- Step-by-step instruction execution
- Instruction tracing and debug mode

---

## Requirements

- Python 3.7 or higher

## Instructions

Implements a subset of the RV32I base instruction set:

R-Type: ADD, SUB, AND, OR

I-Type: LW 

S-Type: SW





