+ body
+ cd and.out
++ basename and.aig
+ fn=and.aig
++ basename and
+ bn=and
+ rm -f and_ref.fir
+ [[ aig == \v ]]
+ /home/rock/ws/version/github/aman_goel/yosys/tests/tools/../../yosys -f 'aiger ' -b verilog -o and_ref.v ../and.aig

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2018  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.8+316 (git sha1 57c2763f, clang 4.0.1-6 -fPIC -Os)


-- Parsing `../and.aig' using frontend `aiger ' --

1. Executing AIGER frontend.
M=3 I=2 L=0 O=1 A=1 B=0 C=0 J=0 F=0
Creating \n1
Creating \n2
6 is an output
Creating \n3
6 4 2 is an AND

-- Writing to `and_ref.v' using backend `verilog' --

2. Executing Verilog backend.
Dumping module `\../and.aig'.

End of script. Logfile hash: c47c6f50c9
CPU: user 0.00s system 0.00s, MEM: 41.20 MB total, 6.65 MB resident
Yosys 0.8+316 (git sha1 57c2763f, clang 4.0.1-6 -fPIC -Os)
Time spent: 81% 1x write_verilog (0 sec), 18% 1x read_aiger (0 sec)
+ frontend=verilog
+ '[' '!' -f ../and_tb.v ']'
+ /home/rock/ws/version/github/aman_goel/yosys/tests/tools/../../yosys -f 'verilog ' -b 'test_autotb ' -o and_tb.v and_ref.v

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2018  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.8+316 (git sha1 57c2763f, clang 4.0.1-6 -fPIC -Os)


-- Parsing `and_ref.v' using frontend `verilog ' --

1. Executing Verilog-2005 frontend.
Parsing Verilog input from `and_ref.v' to AST representation.
Generating RTLIL representation for module `\../and.aig'.
Successfully finished Verilog frontend.

-- Writing to `and_tb.v' using backend `test_autotb ' --

2. Executing TEST_AUTOTB backend (auto-generate pseudo-random test benches).
Generating test bench for module `\../and.aig'.

End of script. Logfile hash: b752f9f4f0
CPU: user 0.00s system 0.00s, MEM: 41.20 MB total, 6.80 MB resident
Yosys 0.8+316 (git sha1 57c2763f, clang 4.0.1-6 -fPIC -Os)
Time spent: 70% 1x read_verilog (0 sec), 29% 1x test_autotb (0 sec)
+ false
+ compile_and_run and_tb_ref and_out_ref and_tb.v and_ref.v /home/rock/ws/version/github/aman_goel/yosys/tests/tools/../../techlibs/common/simlib.v
+ exe=and_tb_ref
+ output=and_out_ref
+ shift 2
+ false
+ false
+ iverilog '-Doutfile="and_out_ref"' -s testbench -o and_tb_ref and_tb.v and_ref.v /home/rock/ws/version/github/aman_goel/yosys/tests/tools/../../techlibs/common/simlib.v
+ vvp -n and_tb_ref
+ false
+ test_count=0
+ '[' verilog = verific -o verilog = verific_gates ']'
+ '[' -n '' ']'
+ '[' -n '' ']'
+ '[' verilog = verific ']'
+ '[' verilog = verific_gates ']'
+ test_passes -f 'verilog ' -p 'hierarchy; proc; opt; memory; opt; fsm; opt -full -fine' and_ref.v
+ /home/rock/ws/version/github/aman_goel/yosys/tests/tools/../../yosys -b 'verilog -noattr -noexpr -siminit' -o and_syn0.v -f 'verilog ' -p 'hierarchy; proc; opt; memory; opt; fsm; opt -full -fine' and_ref.v

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2018  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.8+316 (git sha1 57c2763f, clang 4.0.1-6 -fPIC -Os)


-- Parsing `and_ref.v' using frontend `verilog ' --

1. Executing Verilog-2005 frontend.
Parsing Verilog input from `and_ref.v' to AST representation.
Generating RTLIL representation for module `\../and.aig'.
Successfully finished Verilog frontend.

-- Running command `hierarchy; proc; opt; memory; opt; fsm; opt -full -fine' --

2. Executing HIERARCHY pass (managing design hierarchy).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_INIT pass (extract init attributes).

3.4. Executing PROC_ARST pass (detect async resets in processes).

3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.6. Executing PROC_DLATCH pass (convert process syncs to latches).

3.7. Executing PROC_DFF pass (convert process syncs to FFs).

3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\../and.aig'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \../and.aig..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \../and.aig.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\../and.aig'.
Removed a total of 0 cells.

4.6. Executing OPT_RMDFF pass (remove dff with constant values).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \../and.aig..
  removed 1 unused temporary wires.
Removed 0 unused cells and 1 unused wires.

4.8. Executing OPT_EXPR pass (perform const folding).

4.9. Finished OPT passes. (There is nothing left to do.)

5. Executing MEMORY pass.

5.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

5.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \../and.aig..
Removed 0 unused cells and 1 unused wires.

5.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \../and.aig..
Removed 0 unused cells and 1 unused wires.

5.5. Executing MEMORY_COLLECT pass (generating $mem cells).

5.6. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

6. Executing OPT pass (performing simple optimizations).

6.1. Executing OPT_EXPR pass (perform const folding).

6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\../and.aig'.
Removed a total of 0 cells.

6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \../and.aig..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \../and.aig.
Performed a total of 0 changes.

6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\../and.aig'.
Removed a total of 0 cells.

6.6. Executing OPT_RMDFF pass (remove dff with constant values).

6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \../and.aig..
Removed 0 unused cells and 1 unused wires.

6.8. Executing OPT_EXPR pass (perform const folding).

6.9. Finished OPT passes. (There is nothing left to do.)

7. Executing FSM pass (extract and optimize FSM).

7.1. Executing FSM_DETECT pass (finding FSMs in design).

7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \../and.aig..
Removed 0 unused cells and 1 unused wires.

7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\../and.aig'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \../and.aig..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \../and.aig.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\../and.aig'.
Removed a total of 0 cells.

8.6. Executing OPT_RMDFF pass (remove dff with constant values).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \../and.aig..
Removed 0 unused cells and 1 unused wires.

8.8. Executing OPT_EXPR pass (perform const folding).

8.9. Finished OPT passes. (There is nothing left to do.)

-- Writing to `and_syn0.v' using backend `verilog -noattr -noexpr -siminit' --

9. Executing Verilog backend.
Dumping module `\../and.aig'.

End of script. Logfile hash: 6c2cd9c67d
CPU: user 0.01s system 0.00s, MEM: 41.31 MB total, 8.71 MB resident
Yosys 0.8+316 (git sha1 57c2763f, clang 4.0.1-6 -fPIC -Os)
Time spent: 28% 6x opt_expr (0 sec), 23% 6x opt_clean (0 sec), ...
+ compile_and_run and_tb_syn0 and_out_syn0 and_tb.v and_syn0.v /home/rock/ws/version/github/aman_goel/yosys/tests/tools/../../techlibs/common/simlib.v /home/rock/ws/version/github/aman_goel/yosys/tests/tools/../../techlibs/common/simcells.v
+ exe=and_tb_syn0
+ output=and_out_syn0
+ shift 2
+ false
+ false
+ iverilog '-Doutfile="and_out_syn0"' -s testbench -o and_tb_syn0 and_tb.v and_syn0.v /home/rock/ws/version/github/aman_goel/yosys/tests/tools/../../techlibs/common/simlib.v /home/rock/ws/version/github/aman_goel/yosys/tests/tools/../../techlibs/common/simcells.v
+ vvp -n and_tb_syn0
+ false
+ /home/rock/ws/version/github/aman_goel/yosys/tests/tools/cmp_tbdata and_out_ref and_out_syn0
+ test_count=1
+ test_passes -f 'verilog ' -p 'hierarchy; synth -run coarse; techmap; opt; abc -dff' and_ref.v
+ /home/rock/ws/version/github/aman_goel/yosys/tests/tools/../../yosys -b 'verilog -noattr -noexpr -siminit' -o and_syn1.v -f 'verilog ' -p 'hierarchy; synth -run coarse; techmap; opt; abc -dff' and_ref.v

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2018  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.8+316 (git sha1 57c2763f, clang 4.0.1-6 -fPIC -Os)


-- Parsing `and_ref.v' using frontend `verilog ' --

1. Executing Verilog-2005 frontend.
Parsing Verilog input from `and_ref.v' to AST representation.
Generating RTLIL representation for module `\../and.aig'.
Successfully finished Verilog frontend.

-- Running command `hierarchy; synth -run coarse; techmap; opt; abc -dff' --

2. Executing HIERARCHY pass (managing design hierarchy).

3. Executing SYNTH pass.

3.1. Executing PROC pass (convert processes to netlists).

3.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.1.3. Executing PROC_INIT pass (extract init attributes).

3.1.4. Executing PROC_ARST pass (detect async resets in processes).

3.1.5. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.1.6. Executing PROC_DLATCH pass (convert process syncs to latches).

3.1.7. Executing PROC_DFF pass (convert process syncs to FFs).

3.1.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing OPT_EXPR pass (perform const folding).

3.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \../and.aig..
  removed 1 unused temporary wires.
Removed 0 unused cells and 1 unused wires.

3.4. Executing CHECK pass (checking for obvious problems).
checking module ../and.aig..
found and reported 0 problems.

3.5. Executing OPT pass (performing simple optimizations).

3.5.1. Executing OPT_EXPR pass (perform const folding).

3.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\../and.aig'.
Removed a total of 0 cells.

3.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \../and.aig..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \../and.aig.
Performed a total of 0 changes.

3.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\../and.aig'.
Removed a total of 0 cells.

3.5.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \../and.aig..
Removed 0 unused cells and 1 unused wires.

3.5.8. Executing OPT_EXPR pass (perform const folding).

3.5.9. Finished OPT passes. (There is nothing left to do.)

3.6. Executing WREDUCE pass (reducing word size of cells).

3.7. Executing TECHMAP pass (map to technology primitives).

3.7.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/home/rock/ws/version/github/aman_goel/yosys/share/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.
No more expansions possible.

3.8. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ../and.aig:
  created 0 $alu and 0 $macc cells.

3.9. Executing SHARE pass (SAT-based resource sharing).

3.10. Executing OPT pass (performing simple optimizations).

3.10.1. Executing OPT_EXPR pass (perform const folding).

3.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\../and.aig'.
Removed a total of 0 cells.

3.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \../and.aig..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \../and.aig.
Performed a total of 0 changes.

3.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\../and.aig'.
Removed a total of 0 cells.

3.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \../and.aig..
Removed 0 unused cells and 1 unused wires.

3.10.8. Executing OPT_EXPR pass (perform const folding).

3.10.9. Finished OPT passes. (There is nothing left to do.)

3.11. Executing FSM pass (extract and optimize FSM).

3.11.1. Executing FSM_DETECT pass (finding FSMs in design).

3.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \../and.aig..
Removed 0 unused cells and 1 unused wires.

3.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.12. Executing OPT pass (performing simple optimizations).

3.12.1. Executing OPT_EXPR pass (perform const folding).

3.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\../and.aig'.
Removed a total of 0 cells.

3.12.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \../and.aig..
Removed 0 unused cells and 1 unused wires.

3.12.5. Finished fast OPT passes.

3.13. Executing MEMORY pass.

3.13.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

3.13.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \../and.aig..
Removed 0 unused cells and 1 unused wires.

3.13.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \../and.aig..
Removed 0 unused cells and 1 unused wires.

3.13.5. Executing MEMORY_COLLECT pass (generating $mem cells).

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \../and.aig..
Removed 0 unused cells and 1 unused wires.

4. Executing TECHMAP pass (map to technology primitives).

4.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.
Mapping ../and.aig.$and$and_ref.v:7$1 ($and) with simplemap.
No more expansions possible.

5. Executing OPT pass (performing simple optimizations).

5.1. Executing OPT_EXPR pass (perform const folding).

5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\../and.aig'.
Removed a total of 0 cells.

5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \../and.aig..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \../and.aig.
Performed a total of 0 changes.

5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\../and.aig'.
Removed a total of 0 cells.

5.6. Executing OPT_RMDFF pass (remove dff with constant values).

5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \../and.aig..
Removed 0 unused cells and 1 unused wires.

5.8. Executing OPT_EXPR pass (perform const folding).

5.9. Finished OPT passes. (There is nothing left to do.)

6. Executing ABC pass (technology mapping using ABC).

6.1. Summary of detected clock domains:
  1 cells in clk={ }, en={ }

6.2. Extracting gate netlist of module `\../and.aig' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.

6.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.2.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        1
Removing temp directory.

-- Writing to `and_syn1.v' using backend `verilog -noattr -noexpr -siminit' --

7. Executing Verilog backend.
Dumping module `\../and.aig'.

End of script. Logfile hash: ebec8d5b44
CPU: user 0.02s system 0.01s, MEM: 42.22 MB total, 10.27 MB resident
Yosys 0.8+316 (git sha1 57c2763f, clang 4.0.1-6 -fPIC -Os)
Time spent: 40% 3x read_verilog (0 sec), 14% 9x opt_clean (0 sec), ...
+ compile_and_run and_tb_syn1 and_out_syn1 and_tb.v and_syn1.v /home/rock/ws/version/github/aman_goel/yosys/tests/tools/../../techlibs/common/simlib.v /home/rock/ws/version/github/aman_goel/yosys/tests/tools/../../techlibs/common/simcells.v
+ exe=and_tb_syn1
+ output=and_out_syn1
+ shift 2
+ false
+ false
+ iverilog '-Doutfile="and_out_syn1"' -s testbench -o and_tb_syn1 and_tb.v and_syn1.v /home/rock/ws/version/github/aman_goel/yosys/tests/tools/../../techlibs/common/simlib.v /home/rock/ws/version/github/aman_goel/yosys/tests/tools/../../techlibs/common/simcells.v
+ vvp -n and_tb_syn1
+ false
+ /home/rock/ws/version/github/aman_goel/yosys/tests/tools/cmp_tbdata and_out_ref and_out_syn1
+ test_count=2
+ '[' -n '' ']'
+ touch ../and.log
