<html><body><samp><pre>
<!@TC:1684935864>
#Build: Synplify Pro I-2014.03LC , Build 063R, May 27 2014
#install: D:\ispLEVER_Classic2_1\synpbase
#OS: Windows 7 6.2
#Hostname: LAPTOP-SCOTTCHE

#Implementation: isp_lab9

<a name=compilerReport1>$ Start of Compile</a>
#Wed May 24 21:44:24 2023

Synopsys Verilog Compiler, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1684935864> | Running in 64-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\umr_capim.v"
@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\scemi_objects.v"
@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\scemi_pipes.svh"
@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\hypermods.v"
@I::"D:\ispLEVER_Classic2_1\ispcpld\..\cae_library\synthesis\verilog\mach.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\isp_lab9.h"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\sender.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\receiver.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\ledscan_n.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\width_trans.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\controller.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\counter_n.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\debouncer.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\clk_gen.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\toplevel.v"
Verilog syntax check successful!
File D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\toplevel.v changed - recompiling
Selecting top level module toplevel
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\counter_n.v:18:7:18:16:@N:CG364:@XP_MSG">counter_n.v(18)</a><!@TM:1684935864> | Synthesizing module counter_n

	n=32'b00000000000000000001011101110000
	counter_bits=32'b00000000000000000000000000001101
   Generated name = counter_n_6000s_13s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\counter_n.v:34:22:34:23:@N:CG179:@XP_MSG">counter_n.v(34)</a><!@TM:1684935864> | Removing redundant assignment
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\counter_n.v:18:7:18:16:@N:CG364:@XP_MSG">counter_n.v(18)</a><!@TM:1684935864> | Synthesizing module counter_n

	n=32'b00000000000000000000001001110001
	counter_bits=32'b00000000000000000000000000001010
   Generated name = counter_n_625s_10s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\counter_n.v:18:7:18:16:@N:CG364:@XP_MSG">counter_n.v(18)</a><!@TM:1684935864> | Synthesizing module counter_n

	n=32'b00000000000000000000000000100111
	counter_bits=32'b00000000000000000000000000000110
   Generated name = counter_n_39s_6s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\clk_gen.v:1:7:1:14:@N:CG364:@XP_MSG">clk_gen.v(1)</a><!@TM:1684935864> | Synthesizing module clk_gen

	LEDnum=32'b00000000000000000000000000000010
	sim=32'b00000000000000000000000000000000
   Generated name = clk_gen_2s_0s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\counter_n.v:18:7:18:16:@N:CG364:@XP_MSG">counter_n.v(18)</a><!@TM:1684935864> | Synthesizing module counter_n

	n=32'b00000000000000000000000000011110
	counter_bits=32'b00000000000000000000000000000101
   Generated name = counter_n_30s_5s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\controller.v:1:7:1:17:@N:CG364:@XP_MSG">controller.v(1)</a><!@TM:1684935864> | Synthesizing module controller

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\width_trans.v:5:7:5:18:@N:CG364:@XP_MSG">width_trans.v(5)</a><!@TM:1684935864> | Synthesizing module width_trans

	width=32'b00000000000000000000000000000001
   Generated name = width_trans_1s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\debouncer.v:1:7:1:16:@N:CG364:@XP_MSG">debouncer.v(1)</a><!@TM:1684935864> | Synthesizing module debouncer

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\ledscan_n.v:5:7:5:14:@N:CG364:@XP_MSG">ledscan_n.v(5)</a><!@TM:1684935864> | Synthesizing module LEDscan

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\receiver.v:1:7:1:15:@N:CG364:@XP_MSG">receiver.v(1)</a><!@TM:1684935864> | Synthesizing module receiver

<font color=#A52A2A>@W:<a href="@W:CS142:@XP_HELP">CS142</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\receiver.v:1:33:1:38:@W:CS142:@XP_MSG">receiver.v(1)</a><!@TM:1684935864> | Range of port Data1 in port declaration and body are different.</font>
<font color=#A52A2A>@W:<a href="@W:CS142:@XP_HELP">CS142</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\receiver.v:1:39:1:44:@W:CS142:@XP_MSG">receiver.v(1)</a><!@TM:1684935864> | Range of port Data2 in port declaration and body are different.</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\receiver.v:23:0:23:6:@A:CL282:@XP_MSG">receiver.v(23)</a><!@TM:1684935864> | Feedback mux created for signal Rx_Data[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\sender.v:1:7:1:13:@N:CG364:@XP_MSG">sender.v(1)</a><!@TM:1684935864> | Synthesizing module sender

<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\sender.v:36:0:36:6:@W:CL208:@XP_MSG">sender.v(36)</a><!@TM:1684935864> | All reachable assignments to bit 0 of Send_data[9:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\sender.v:36:0:36:6:@W:CL208:@XP_MSG">sender.v(36)</a><!@TM:1684935864> | All reachable assignments to bit 1 of Send_data[9:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\sender.v:36:0:36:6:@W:CL208:@XP_MSG">sender.v(36)</a><!@TM:1684935864> | All reachable assignments to bit 4 of Send_data[9:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\sender.v:36:0:36:6:@W:CL208:@XP_MSG">sender.v(36)</a><!@TM:1684935864> | All reachable assignments to bit 6 of Send_data[9:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\sender.v:36:0:36:6:@W:CL208:@XP_MSG">sender.v(36)</a><!@TM:1684935864> | All reachable assignments to bit 8 of Send_data[9:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\sender.v:36:0:36:6:@W:CL208:@XP_MSG">sender.v(36)</a><!@TM:1684935864> | All reachable assignments to bit 9 of Send_data[9:0] assign 1, register removed by optimization.</font>
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\sender.v:36:0:36:6:@N:CL177:@XP_MSG">sender.v(36)</a><!@TM:1684935864> | Sharing sequential element Send_en.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\sender.v:36:0:36:6:@N:CL177:@XP_MSG">sender.v(36)</a><!@TM:1684935864> | Sharing sequential element Send_data.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\sender.v:36:0:36:6:@W:CL279:@XP_MSG">sender.v(36)</a><!@TM:1684935864> | Pruning register bits 7 to 5 of Send_data[7:4] </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\toplevel.v:1:7:1:15:@N:CG364:@XP_MSG">toplevel.v(1)</a><!@TM:1684935864> | Synthesizing module toplevel

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\controller.v:12:4:12:10:@N:CL201:@XP_MSG">controller.v(12)</a><!@TM:1684935864> | Trying to extract state machine for register state
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
<font color=#A52A2A>@W:<a href="@W:CL249:@XP_HELP">CL249</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\controller.v:12:4:12:10:@W:CL249:@XP_MSG">controller.v(12)</a><!@TM:1684935864> | Initial value is not supported on state machine state</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\clk_gen.v:17:0:17:6:@W:CL189:@XP_MSG">clk_gen.v(17)</a><!@TM:1684935864> | Register bit scancnt[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\clk_gen.v:17:0:17:6:@W:CL260:@XP_MSG">clk_gen.v(17)</a><!@TM:1684935864> | Pruning register bit 1 of scancnt[1:0] </font>

@END

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 24 21:44:24 2023

###########################################################]
Synopsys Netlist Linker, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1684935865> | Running in 64-bit mode 
File D:\myducuments\_junior_1\electricsystemdesign\isp_lab9\synwork\toplevel_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 24 21:44:25 2023

###########################################################]
Map & Optimize Report

<a name=mapperReport2>Synopsys CPLD Technology Mapper, Version maplat, Build 923R, Built May  6 2014</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03LC 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1684935865> | Running in 64-bit mode. 
@N: : <a href="d:\myducuments\_junior_1\electricsystemdesign\isp_lab9\counter_n.v:27:4:27:10:@N::@XP_MSG">counter_n.v(27)</a><!@TM:1684935865> | Found counter in view:work.counter_n_6000s_13s(verilog) inst q[13:1]
@N: : <a href="d:\myducuments\_junior_1\electricsystemdesign\isp_lab9\counter_n.v:27:4:27:10:@N::@XP_MSG">counter_n.v(27)</a><!@TM:1684935865> | Found counter in view:work.counter_n_625s_10s(verilog) inst q[10:1]
@N: : <a href="d:\myducuments\_junior_1\electricsystemdesign\isp_lab9\counter_n.v:27:4:27:10:@N::@XP_MSG">counter_n.v(27)</a><!@TM:1684935865> | Found counter in view:work.counter_n_39s_6s(verilog) inst q[6:1]
@N: : <a href="d:\myducuments\_junior_1\electricsystemdesign\isp_lab9\counter_n.v:27:4:27:10:@N::@XP_MSG">counter_n.v(27)</a><!@TM:1684935865> | Found counter in view:work.counter_n_30s_5s(verilog) inst q[5:1]
Encoding state machine state[3:0] (view:work.controller(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="d:\myducuments\_junior_1\electricsystemdesign\isp_lab9\controller.v:12:4:12:10:@N:MO225:@XP_MSG">controller.v(12)</a><!@TM:1684935865> | No possible illegal states for state machine state[3:0],safe FSM implementation is disabled
---------------------------------------
<a name=resourceUsage3>Resource Usage Report</a>

Simple gate primitives:
DFFC            42 uses
DFF             14 uses
DFFRH           21 uses
DFFCRH          1 use
DFFSH           2 uses
IBUF            4 uses
OBUF            12 uses
AND2            353 uses
INV             194 uses
XOR2            25 uses
OR2             2 uses


@N:<a href="@N:FC100:@XP_HELP">FC100</a> : <!@TM:1684935865> | Timing Report not generated for this device, please use place and route tools for timing analysis. 
I-2014.03LC 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 40MB peak: 106MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 24 21:44:25 2023

###########################################################]

</pre></samp></body></html>
