Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Apr 13 21:04:08 2019
| Host         : Lenovo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   451 |
| Unused register locations in slices containing registers |  1212 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           31 |
|      2 |           16 |
|      3 |           11 |
|      4 |           75 |
|      5 |           13 |
|      6 |           18 |
|      7 |           16 |
|      8 |           27 |
|      9 |            7 |
|     10 |           22 |
|     11 |            4 |
|     12 |            6 |
|     13 |            3 |
|     14 |            3 |
|     15 |            8 |
|    16+ |          191 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3568 |          971 |
| No           | No                    | Yes                    |             157 |           47 |
| No           | Yes                   | No                     |            1287 |          478 |
| Yes          | No                    | No                     |            2440 |          674 |
| Yes          | No                    | Yes                    |             137 |           39 |
| Yes          | Yes                   | No                     |            1543 |          469 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                          |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  EOC_IBUF                                                      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                             | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |
|  design_1_i/FPGA_ADC_interface_0/inst/CLK_4MHZ                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/FPGA_ADC_interface_0/inst/CLK_4MHZ                 |                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                               | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                             | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                             | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                               | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                        | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                                                                                                |                1 |              1 |
|  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                          |                1 |              1 |
|  design_1_i/FPGA_ADC_interface_0/inst/CLK_2MHZ_reg_0           | design_1_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                               | design_1_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |
|  design_1_i/FPGA_ADC_interface_0/inst/CLK_2MHZ_reg_0           | design_1_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                             | design_1_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |
|  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                          |                1 |              1 |
|  design_1_i/FPGA_ADC_interface_0/inst/CLK_2MHZ_reg_0           | design_1_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                             | design_1_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                             |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                             | design_1_i/ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                               | design_1_i/ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                          |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
| ~design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0               |                                                                                                                                                                                                                                                          | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                             | design_1_i/ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |
| ~design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                        | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                             | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                               |                1 |              2 |
|  design_1_i/FPGA_ADC_interface_0/inst/CLK_2MHZ_reg_0           |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                               |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
| ~design_1_i/FPGA_ADC_interface_0/inst/CLK_2MHZ_reg_0           |                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                               |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/active_high_rst_reg                                                                                                                                |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_0                                                                                                                                                                                              | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/derived_size_reg[1]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                               |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                  |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                          |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                        |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                    | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_0[0]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                     | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                       | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                     | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                       | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                   | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                    | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                     |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out2                            |                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_2[0]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1][0]                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/mdm_0/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                  | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/SR[0]                                                                                                                                                                            |                1 |              4 |
| ~design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0               |                                                                                                                                                                                                                                                          | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                    | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                     |                1 |              4 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_0/U0/MDM_Core_I1/p_3_out                                                                                                                                                                                                                  | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/FSM_sequential_emc_addr_ps_reg[2]_0[0]                                                                                                                                                   | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                          |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_6                                                                                                                                                                                              | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                         |                2 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_11                                                                                                                                                                                             | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                         |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                           |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_2                                                                                                                                                                                              | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                         |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_1                                                                                                                                                                                              | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                         |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[4]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[0][0]                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE                                                                                                                                                                                                | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                         |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_15                                                                                                                                                                                             | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                         |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/FPGA_ADC_interface_0/inst/CLK_2MHZ_reg_0           |                                                                                                                                                                                                                                                          | design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                |                2 |              6 |
|  design_1_i/FPGA_ADC_interface_0/inst/CLK_2MHZ_reg_0           |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                          |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                    |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out2                            | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                    |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                  |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_3/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                          |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/E[0]                                                                                                                                                                                     | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                          |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                    |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                          |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                          |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                             |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                        |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                4 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                          | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                        |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                       | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                        |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                      | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                    |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                       | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                        |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                        |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                          |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                        |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                          |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                       | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                        |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                        |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                          |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                          |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en_1                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              7 |
|  EOC_IBUF                                                      | design_1_i/FPGA_ADC_interface_0/inst/DATA[7]_i_1_n_0                                                                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                      |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axis_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axis_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[31]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/FSM_sequential_emc_addr_ps_reg[2]                                                                                                                                         | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                          |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axis_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb7_out                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axis_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb5_out                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axis_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[1].RDDATA_BYTE_GEN[0].RDDATA_REG_i_1_n_0                                                                                                                                                       | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[2].RDDATA_BYTE_GEN[0].RDDATA_REG_i_1_n_0                                                                                                                                                       | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[3].RDDATA_BYTE_GEN[0].RDDATA_REG_i_1_n_0                                                                                                                                                       | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                         |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_i_1_n_0                                                                                                                                                       | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[8]_0[0]                                                                                                                                   | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                          |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/burst_data_cnt[7]_i_1_n_0                                                                                                                                                                             | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                          |                4 |              8 |
|  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/CE                                                                                                                                                                                       | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/reset_fifo                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/FSM_sequential_emc_addr_ps_reg[2][0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              8 |
| ~design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                               |                                                                                                                                                                                                                                         |                7 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                   | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                      | design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                          |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                               |                                                                                                                                                                                                                                         |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                   | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                  |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                   | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                   | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                  |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en_1                                                                                                                                                                                  | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_2                                                                                                                                                      |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                     |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                               | design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                          |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                         | design_1_i/ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                     |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                         | design_1_i/ila_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                         | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                     |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                         | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |                2 |             10 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                          |                2 |             10 |
|  design_1_i/FPGA_ADC_interface_0/inst/CLK_2MHZ_reg_0           | design_1_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                4 |             10 |
|  design_1_i/FPGA_ADC_interface_0/inst/CLK_2MHZ_reg_0           | design_1_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |                2 |             10 |
|  design_1_i/FPGA_ADC_interface_0/inst/CLK_2MHZ_reg_0           | design_1_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                     |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                 |                8 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                 |                4 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                             |                3 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                 |                4 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                             |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                             |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                             |                4 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                 |                8 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                           |                6 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                          |                5 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2_reg_0                                                                                                                                                                                  | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/IP2Bus_WrAck_reg_2                                                                                                                                                                        |                4 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                            | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                           |                4 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                      | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                           |                5 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                          |                7 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en_1                                                                                                                                                                                  | design_1_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_2                                                                                                                                                      |                4 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[0]                                                                                                                                                         |                6 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[2]                                                                                                                                                         |                8 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[3]                                                                                                                                                         |                7 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[1]                                                                                                                                                         |                7 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                          |                8 |             15 |
|  design_1_i/FPGA_ADC_interface_0/inst/CLK_2MHZ_reg_0           | design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                            | design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                |                4 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en_1                                                                                                                                                                                  | design_1_i/ila_2/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_2                                                                                                                                                      |                2 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_2[0]                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                5 |             16 |
|  design_1_i/FPGA_ADC_interface_0/inst/CLK_2MHZ_reg_0           | design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                            |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                             |                9 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                             |                8 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                             |                9 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                             |                8 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/twr_rec_cnt_en_int                                                                                                                                                                                | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                         | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                         |                6 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                  | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                         |                6 |             19 |
| ~design_1_i/FPGA_ADC_interface_0/inst/CLK_2MHZ_reg_0           | design_1_i/FPGA_ADC_interface_0/inst/A[2]_i_1_n_0                                                                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                      |                6 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                6 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/E[0]                                                                                                                                                         | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/SR[0]                                                                                                                                       |                4 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                       |                6 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                            | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                           |                5 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                9 |             23 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                                                                          | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                                                                                                   |                5 |             23 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                              |                9 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out2                            |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |               10 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                      | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                              |                4 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0                                                                                 |                                                                                                                                                                                                                                         |                8 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0                                                                               |                                                                                                                                                                                                                                         |                8 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_3/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                             |                9 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                9 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                   |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                            |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_data_reg0                                                                                                                                                                                      | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                          |                9 |             32 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_0[0]                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               10 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/wb_exception_kind_i_reg[28][0]                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                6 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                       | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                           |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               14 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/SR[0]                                                                                                                                                              |               13 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                         |               14 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |               16 |             44 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |               13 |             44 |
|  design_1_i/FPGA_ADC_interface_0/inst/CLK_2MHZ_reg_0           |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |               17 |             44 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                      |                                                                                                                                                                                                                                         |               17 |             45 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |               15 |             46 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             47 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             49 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/data_strobe_c                                                                                                                                                                                     | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                         |               15 |             49 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               25 |             69 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                         |               38 |             74 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                                                                          |                                                                                                                                                                                                                                         |               10 |             75 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               22 |             80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               36 |             92 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               24 |            103 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               25 |            103 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               24 |            103 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               26 |            103 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg[34]                                                                                                                                |                                                                                                                                                                                                                                         |               16 |            128 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               65 |            149 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               80 |            218 |
|  design_1_i/FPGA_ADC_interface_0/inst/CLK_2MHZ_reg_0           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               52 |            237 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/rd_fifo_wr_en                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               64 |            256 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              866 |           3281 |
+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


