Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Wed Jun 26 23:48:02 2019
| Host             : Kris-PC running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.581 |
| Dynamic (W)              | 1.469 |
| Device Static (W)        | 0.112 |
| Total Off-Chip Power (W) | 0.633 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 77.8  |
| Junction Temperature (C) | 32.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.148 |       28 |       --- |             --- |
| Slice Logic              |     0.102 |   110644 |       --- |             --- |
|   LUT as Logic           |     0.082 |    40473 |     63400 |           63.84 |
|   CARRY4                 |     0.010 |     4409 |     15850 |           27.82 |
|   Register               |     0.006 |    47739 |    126800 |           37.65 |
|   LUT as Distributed RAM |     0.002 |     2422 |     19000 |           12.75 |
|   LUT as Shift Register  |    <0.001 |     1272 |     19000 |            6.69 |
|   F7/F8 Muxes            |    <0.001 |      377 |     63400 |            0.59 |
|   Others                 |    <0.001 |     5247 |       --- |             --- |
| Signals                  |     0.157 |    89207 |       --- |             --- |
| Block RAM                |     0.046 |     44.5 |       135 |           32.96 |
| MMCM                     |     0.219 |        2 |         6 |           33.33 |
| PLL                      |     0.115 |        1 |         6 |           16.67 |
| DSPs                     |     0.037 |       57 |       240 |           23.75 |
| I/O                      |     0.531 |      101 |       210 |           48.10 |
| PHASER                   |     0.110 |       14 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.112 |          |           |                 |
| Total                    |     1.581 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.545 |       0.524 |      0.021 |
| Vccaux    |       1.800 |     0.301 |       0.283 |      0.019 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.592 |       0.588 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.003 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                                               | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_1_0                                                                                                                             | design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0                                                                                                                                                                                              |            10.0 |
| clk_out2_design_1_clk_wiz_1_0                                                                                                                             | design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0                                                                                                                                                                                              |             5.0 |
| clk_out3_design_1_clk_wiz_1_0                                                                                                                             | design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0                                                                                                                                                                                              |            20.0 |
| clk_out4_design_1_clk_wiz_1_0                                                                                                                             | design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0                                                                                                                                                                                              |            40.0 |
| clk_pll_i                                                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i                                                                                                                                                              |            12.3 |
| clkfbout_design_1_clk_wiz_1_0                                                                                                                             | design_1_i/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                                              |            10.0 |
| design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                  | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/drck_i                                                                                                                                                                                                            |            33.3 |
| design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                                                                                                                                                                                   |            33.3 |
| freq_refclk                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/freq_refclk                                                                                                                                                            |             1.5 |
| iserdes_clkdiv                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |            12.3 |
| iserdes_clkdiv_1                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            12.3 |
| mem_refclk                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/mem_refclk                                                                                                                                                             |             3.1 |
| oserdes_clk                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             3.1 |
| oserdes_clk_1                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             3.1 |
| oserdes_clk_2                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             3.1 |
| oserdes_clk_3                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             3.1 |
| oserdes_clkdiv                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             6.2 |
| oserdes_clkdiv_1                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |            12.3 |
| oserdes_clkdiv_2                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             6.2 |
| oserdes_clkdiv_3                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |            12.3 |
| pll_clk3_out                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out                                                                                                                                                           |            12.3 |
| pll_clkfbout                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clkfbout                                                                                                                                                           |            10.0 |
| sync_pulse                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/sync_pulse                                                                                                                                                             |            49.2 |
| sys_clock                                                                                                                                                 | sys_clock                                                                                                                                                                                                                                            |            10.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.1 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.1 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                          | Power (W) |
+---------------------------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                                              |     1.469 |
|   design_1_i                                                                                                  |     1.465 |
|     axi_quad_spi_0                                                                                            |     0.003 |
|       U0                                                                                                      |     0.003 |
|         NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                                         |     0.003 |
|           QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                                  |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                                |    <0.001 |
|               I_DECODER                                                                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                                |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                                |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                                |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                                |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                                |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |    <0.001 |
|           QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                                            |     0.002 |
|             CONTROL_REG_I                                                                                     |    <0.001 |
|             FIFO_EXISTS.CLK_CROSS_I                                                                           |    <0.001 |
|               LOGIC_GENERATION_CDC.CMD_ERR_S2AX_1                                                             |    <0.001 |
|               LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1                                                         |    <0.001 |
|               LOGIC_GENERATION_CDC.MODF_STROBE_S2AX_1                                                         |    <0.001 |
|               LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1                                                         |    <0.001 |
|               LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1                                                         |    <0.001 |
|               LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1                                                   |    <0.001 |
|               LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1                                                        |    <0.001 |
|               LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1                                                        |    <0.001 |
|               LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1                                                      |    <0.001 |
|               LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1                                                  |    <0.001 |
|               LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC                   |    <0.001 |
|               LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC                   |    <0.001 |
|               LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1                                                       |    <0.001 |
|               LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC                                   |    <0.001 |
|               LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1                                                           |    <0.001 |
|               LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1                                                   |    <0.001 |
|               LOGIC_GENERATION_CDC.TX_EMPT_4_SPISR_S2AX_1                                                     |    <0.001 |
|             FIFO_EXISTS.FIFO_IF_MODULE_I                                                                      |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                                      |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                                                   |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                                     |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_II                                                                            |    <0.001 |
|               USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                                  |    <0.001 |
|                 inst_fifo_gen                                                                                 |    <0.001 |
|                   gconvfifo.rf                                                                                |    <0.001 |
|                     grf.rf                                                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                              |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                  |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                  |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                  |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                  |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                         gr1.gr1_int.rfwft                                                                     |    <0.001 |
|                         gras.rsts                                                                             |    <0.001 |
|                         rpntr                                                                                 |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                         gwas.wsts                                                                             |    <0.001 |
|                         wpntr                                                                                 |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                   |    <0.001 |
|                         gdm.dm_gen.dm                                                                         |    <0.001 |
|                           RAM_reg_0_15_0_5                                                                    |    <0.001 |
|                           RAM_reg_0_15_6_7                                                                    |    <0.001 |
|                       rstblk                                                                                  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                              |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                              |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                              |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                              |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                                  |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_II                                                                            |    <0.001 |
|               USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                                  |    <0.001 |
|                 inst_fifo_gen                                                                                 |    <0.001 |
|                   gconvfifo.rf                                                                                |    <0.001 |
|                     grf.rf                                                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                              |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                  |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                  |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                  |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                  |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                         gr1.gr1_int.rfwft                                                                     |    <0.001 |
|                         gras.rsts                                                                             |    <0.001 |
|                         rpntr                                                                                 |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                         gwas.wsts                                                                             |    <0.001 |
|                         wpntr                                                                                 |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                   |    <0.001 |
|                         gdm.dm_gen.dm                                                                         |    <0.001 |
|                           RAM_reg_0_15_0_5                                                                    |    <0.001 |
|                           RAM_reg_0_15_6_7                                                                    |    <0.001 |
|                       rstblk                                                                                  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                              |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                              |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                              |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                              |    <0.001 |
|             INTERRUPT_CONTROL_I                                                                               |    <0.001 |
|             LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I                                    |    <0.001 |
|             LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I                                                        |    <0.001 |
|               QSPI_LOOK_UP_MODE_2_MEMORY_2.dist_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.C_SPI_MODE_1_MIXED_ROM_I |    <0.001 |
|                 synth_options.dist_mem_inst                                                                   |    <0.001 |
|                   gen_rom.rom_inst                                                                            |    <0.001 |
|             LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I                                                      |    <0.001 |
|             RESET_SYNC_AXI_SPI_CLK_INST                                                                       |    <0.001 |
|             SOFT_RESET_I                                                                                      |    <0.001 |
|             STATUS_REG_MODE_12_GEN.STATUS_SLAVE_SEL_REG_I                                                     |    <0.001 |
|     axi_tft_0                                                                                                 |     0.003 |
|       U0                                                                                                      |     0.003 |
|         AXI_LITE_IPIF_I                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                  |    <0.001 |
|             I_DECODER                                                                                         |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                   |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                   |    <0.001 |
|         AXI_MASTER_BURST_I                                                                                    |     0.001 |
|           I_CMD_STATUS_MODULE                                                                                 |    <0.001 |
|           I_RD_LLINK_ADAPTER                                                                                  |    <0.001 |
|           I_RD_WR_CNTRL_MODULE                                                                                |     0.001 |
|             I_ADDR_CNTL                                                                                       |    <0.001 |
|             I_MSTR_PCC                                                                                        |    <0.001 |
|             I_RD_DATA_CNTL                                                                                    |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                                 |    <0.001 |
|             I_READ_STREAM_SKID_BUF                                                                            |    <0.001 |
|             I_WRITE_MMAP_SKID_BUF                                                                             |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                                 |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                             |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                      |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                            |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                   |    <0.001 |
|           I_RESET_MODULE                                                                                      |    <0.001 |
|         TFT_CTRL_I                                                                                            |     0.002 |
|           BASE_ADDR_SYNC                                                                                      |    <0.001 |
|           GET_LINE_SYNC                                                                                       |    <0.001 |
|           HSYNC_U2                                                                                            |    <0.001 |
|           I2C_DONE_SYNC                                                                                       |    <0.001 |
|           LINE_BUFFER_U4                                                                                      |    <0.001 |
|             RAM                                                                                               |    <0.001 |
|               USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                                  |    <0.001 |
|                 inst_fifo_gen                                                                                 |    <0.001 |
|                   gconvfifo.rf                                                                                |    <0.001 |
|                     grf.rf                                                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                              |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                  |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                  |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                  |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                  |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                         gr1.gr1_int.rfwft                                                                     |    <0.001 |
|                         gras.rsts                                                                             |    <0.001 |
|                           c0                                                                                  |    <0.001 |
|                           c1                                                                                  |    <0.001 |
|                         rpntr                                                                                 |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                         gwas.wsts                                                                             |    <0.001 |
|                           c1                                                                                  |    <0.001 |
|                           c2                                                                                  |    <0.001 |
|                         wpntr                                                                                 |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                   |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                                              |    <0.001 |
|                           inst_blk_mem_gen                                                                    |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                              |    <0.001 |
|                               valid.cstr                                                                      |    <0.001 |
|                                 ramloop[0].ram.r                                                              |    <0.001 |
|                                   prim_noinit.ram                                                             |    <0.001 |
|                       rstblk                                                                                  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst                        |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst                        |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst                        |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst                        |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst                |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst            |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst                |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst            |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst                |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst            |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst            |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                              |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                              |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                              |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                              |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                              |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                              |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                              |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                              |    <0.001 |
|           SLAVE_REG_U6                                                                                        |    <0.001 |
|           TFT_IF_U5                                                                                           |    <0.001 |
|           TFT_ON_MAXI_SYNC                                                                                    |    <0.001 |
|           TFT_ON_TFT_SYNC                                                                                     |    <0.001 |
|           VSYNC_U3                                                                                            |    <0.001 |
|           V_BP_SYNC                                                                                           |    <0.001 |
|           V_INTR_SYNC                                                                                         |    <0.001 |
|           V_P_SYNC                                                                                            |    <0.001 |
|     axi_timer_0                                                                                               |     0.001 |
|       U0                                                                                                      |     0.001 |
|         AXI4_LITE_I                                                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                  |    <0.001 |
|             I_DECODER                                                                                         |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                   |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                   |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                                   |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                                   |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                   |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                                   |    <0.001 |
|         TC_CORE_I                                                                                             |    <0.001 |
|           COUNTER_0_I                                                                                         |    <0.001 |
|             COUNTER_I                                                                                         |    <0.001 |
|           READ_MUX_I                                                                                          |    <0.001 |
|           TIMER_CONTROL_I                                                                                     |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                                |    <0.001 |
|     axi_uartlite_0                                                                                            |    <0.001 |
|       U0                                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                  |    <0.001 |
|             I_DECODER                                                                                         |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                   |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                   |    <0.001 |
|         UARTLITE_CORE_I                                                                                       |    <0.001 |
|           BAUD_RATE_I                                                                                         |    <0.001 |
|           UARTLITE_RX_I                                                                                       |    <0.001 |
|             DELAY_16_I                                                                                        |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                                |    <0.001 |
|             SRL_FIFO_I                                                                                        |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                                |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                       |    <0.001 |
|                 DYNSHREG_F_I                                                                                  |    <0.001 |
|           UARTLITE_TX_I                                                                                       |    <0.001 |
|             MID_START_BIT_SRL16_I                                                                             |    <0.001 |
|             SRL_FIFO_I                                                                                        |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                                |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                       |    <0.001 |
|                 DYNSHREG_F_I                                                                                  |    <0.001 |
|     clk_wiz_1                                                                                                 |     0.108 |
|       inst                                                                                                    |     0.108 |
|     elTetris2_0                                                                                               |     0.239 |
|       inst                                                                                                    |     0.239 |
|         batchInvalid_U                                                                                        |    <0.001 |
|           elTetris2_rowElimLf8_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_0_31_0_0                                                                                  |    <0.001 |
|         boardArr2_0_U                                                                                         |    <0.001 |
|           elTetris2_boardArqcK_ram_U                                                                          |    <0.001 |
|             ram_reg_0_127_0_0                                                                                 |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_128_255_0_0                                                                               |    <0.001 |
|             ram_reg_256_383_0_0                                                                               |    <0.001 |
|         boardArr2_10_U                                                                                        |    <0.001 |
|           elTetris2_boardArqcK_ram_U                                                                          |    <0.001 |
|             ram_reg_0_127_0_0                                                                                 |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_128_255_0_0                                                                               |    <0.001 |
|             ram_reg_256_383_0_0                                                                               |    <0.001 |
|         boardArr2_11_U                                                                                        |    <0.001 |
|           elTetris2_boardArqcK_ram_U                                                                          |    <0.001 |
|             ram_reg_0_127_0_0                                                                                 |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_128_255_0_0                                                                               |    <0.001 |
|             ram_reg_256_383_0_0                                                                               |    <0.001 |
|         boardArr2_12_U                                                                                        |    <0.001 |
|           elTetris2_boardArqcK_ram_U                                                                          |    <0.001 |
|             ram_reg_0_127_0_0                                                                                 |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_128_255_0_0                                                                               |    <0.001 |
|             ram_reg_256_383_0_0                                                                               |    <0.001 |
|         boardArr2_13_U                                                                                        |    <0.001 |
|           elTetris2_boardArqcK_ram_U                                                                          |    <0.001 |
|             ram_reg_0_127_0_0                                                                                 |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_128_255_0_0                                                                               |    <0.001 |
|             ram_reg_256_383_0_0                                                                               |    <0.001 |
|         boardArr2_14_U                                                                                        |    <0.001 |
|           elTetris2_boardArqcK_ram_U                                                                          |    <0.001 |
|             ram_reg_0_127_0_0                                                                                 |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_128_255_0_0                                                                               |    <0.001 |
|             ram_reg_256_383_0_0                                                                               |    <0.001 |
|         boardArr2_15_U                                                                                        |    <0.001 |
|           elTetris2_boardArqcK_ram_U                                                                          |    <0.001 |
|             ram_reg_0_127_0_0                                                                                 |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_128_255_0_0                                                                               |    <0.001 |
|             ram_reg_256_383_0_0                                                                               |    <0.001 |
|         boardArr2_16_U                                                                                        |    <0.001 |
|           elTetris2_boardArqcK_ram_U                                                                          |    <0.001 |
|             ram_reg_0_127_0_0                                                                                 |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_128_255_0_0                                                                               |    <0.001 |
|             ram_reg_256_383_0_0                                                                               |    <0.001 |
|         boardArr2_17_U                                                                                        |    <0.001 |
|           elTetris2_boardArqcK_ram_U                                                                          |    <0.001 |
|             ram_reg_0_127_0_0                                                                                 |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_128_255_0_0                                                                               |    <0.001 |
|             ram_reg_256_383_0_0                                                                               |    <0.001 |
|         boardArr2_18_U                                                                                        |    <0.001 |
|           elTetris2_boardArqcK_ram_U                                                                          |    <0.001 |
|             ram_reg_0_127_0_0                                                                                 |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_128_255_0_0                                                                               |    <0.001 |
|             ram_reg_256_383_0_0                                                                               |    <0.001 |
|         boardArr2_19_U                                                                                        |    <0.001 |
|           elTetris2_boardArqcK_ram_U                                                                          |    <0.001 |
|             ram_reg_0_127_0_0                                                                                 |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_128_255_0_0                                                                               |    <0.001 |
|             ram_reg_256_383_0_0                                                                               |    <0.001 |
|         boardArr2_1_U                                                                                         |    <0.001 |
|           elTetris2_boardArqcK_ram_U                                                                          |    <0.001 |
|             ram_reg_0_127_0_0                                                                                 |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_128_255_0_0                                                                               |    <0.001 |
|             ram_reg_256_383_0_0                                                                               |    <0.001 |
|         boardArr2_2_U                                                                                         |    <0.001 |
|           elTetris2_boardArqcK_ram_U                                                                          |    <0.001 |
|             ram_reg_0_127_0_0                                                                                 |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_128_255_0_0                                                                               |    <0.001 |
|             ram_reg_256_383_0_0                                                                               |    <0.001 |
|         boardArr2_3_U                                                                                         |    <0.001 |
|           elTetris2_boardArqcK_ram_U                                                                          |    <0.001 |
|             ram_reg_0_127_0_0                                                                                 |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_128_255_0_0                                                                               |    <0.001 |
|             ram_reg_256_383_0_0                                                                               |    <0.001 |
|         boardArr2_4_U                                                                                         |    <0.001 |
|           elTetris2_boardArqcK_ram_U                                                                          |    <0.001 |
|             ram_reg_0_127_0_0                                                                                 |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_128_255_0_0                                                                               |    <0.001 |
|             ram_reg_256_383_0_0                                                                               |    <0.001 |
|         boardArr2_5_U                                                                                         |    <0.001 |
|           elTetris2_boardArqcK_ram_U                                                                          |    <0.001 |
|             ram_reg_0_127_0_0                                                                                 |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_128_255_0_0                                                                               |    <0.001 |
|             ram_reg_256_383_0_0                                                                               |    <0.001 |
|         boardArr2_6_U                                                                                         |    <0.001 |
|           elTetris2_boardArqcK_ram_U                                                                          |    <0.001 |
|             ram_reg_0_127_0_0                                                                                 |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_128_255_0_0                                                                               |    <0.001 |
|             ram_reg_256_383_0_0                                                                               |    <0.001 |
|         boardArr2_7_U                                                                                         |    <0.001 |
|           elTetris2_boardArqcK_ram_U                                                                          |    <0.001 |
|             ram_reg_0_127_0_0                                                                                 |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_128_255_0_0                                                                               |    <0.001 |
|             ram_reg_256_383_0_0                                                                               |    <0.001 |
|         boardArr2_8_U                                                                                         |    <0.001 |
|           elTetris2_boardArqcK_ram_U                                                                          |    <0.001 |
|             ram_reg_0_127_0_0                                                                                 |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_128_255_0_0                                                                               |    <0.001 |
|             ram_reg_256_383_0_0                                                                               |    <0.001 |
|         boardArr2_9_U                                                                                         |    <0.001 |
|           elTetris2_boardArqcK_ram_U                                                                          |    <0.001 |
|             ram_reg_0_127_0_0                                                                                 |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_128_255_0_0                                                                               |    <0.001 |
|             ram_reg_256_383_0_0                                                                               |    <0.001 |
|         boardArr_0_U                                                                                          |    <0.001 |
|           elTetris2_boardArg8j_ram_U                                                                          |    <0.001 |
|             ram_reg_0_255_0_0                                                                                 |    <0.001 |
|             ram_reg_0_31_0_0                                                                                  |    <0.001 |
|             ram_reg_256_511_0_0                                                                               |    <0.001 |
|             ram_reg_512_767_0_0                                                                               |    <0.001 |
|         boardArr_1_U                                                                                          |    <0.001 |
|           elTetris2_boardArg8j_ram_U                                                                          |    <0.001 |
|             ram_reg_0_255_0_0                                                                                 |    <0.001 |
|             ram_reg_0_31_0_0                                                                                  |    <0.001 |
|             ram_reg_256_511_0_0                                                                               |    <0.001 |
|             ram_reg_512_767_0_0                                                                               |    <0.001 |
|         boardArr_2_U                                                                                          |    <0.001 |
|           elTetris2_boardArg8j_ram_U                                                                          |    <0.001 |
|             ram_reg_0_255_0_0                                                                                 |    <0.001 |
|             ram_reg_0_31_0_0                                                                                  |    <0.001 |
|             ram_reg_256_511_0_0                                                                               |    <0.001 |
|             ram_reg_512_767_0_0                                                                               |    <0.001 |
|         boardArr_3_U                                                                                          |    <0.001 |
|           elTetris2_boardArg8j_ram_U                                                                          |    <0.001 |
|             ram_reg_0_255_0_0                                                                                 |    <0.001 |
|             ram_reg_0_31_0_0                                                                                  |    <0.001 |
|             ram_reg_256_511_0_0                                                                               |    <0.001 |
|             ram_reg_512_767_0_0                                                                               |    <0.001 |
|         boardArr_4_U                                                                                          |    <0.001 |
|           elTetris2_boardArg8j_ram_U                                                                          |    <0.001 |
|             ram_reg_0_255_0_0                                                                                 |    <0.001 |
|             ram_reg_0_31_0_0                                                                                  |    <0.001 |
|             ram_reg_256_511_0_0                                                                               |    <0.001 |
|             ram_reg_512_767_0_0                                                                               |    <0.001 |
|         boardArr_5_U                                                                                          |    <0.001 |
|           elTetris2_boardArg8j_ram_U                                                                          |    <0.001 |
|             ram_reg_0_255_0_0                                                                                 |    <0.001 |
|             ram_reg_0_31_0_0                                                                                  |    <0.001 |
|             ram_reg_256_511_0_0                                                                               |    <0.001 |
|             ram_reg_512_767_0_0                                                                               |    <0.001 |
|         boardArr_6_U                                                                                          |    <0.001 |
|           elTetris2_boardArg8j_ram_U                                                                          |    <0.001 |
|             ram_reg_0_255_0_0                                                                                 |    <0.001 |
|             ram_reg_0_31_0_0                                                                                  |    <0.001 |
|             ram_reg_256_511_0_0                                                                               |    <0.001 |
|             ram_reg_512_767_0_0                                                                               |    <0.001 |
|         boardArr_7_U                                                                                          |    <0.001 |
|           elTetris2_boardArg8j_ram_U                                                                          |    <0.001 |
|             ram_reg_0_255_0_0                                                                                 |    <0.001 |
|             ram_reg_0_31_0_0                                                                                  |    <0.001 |
|             ram_reg_256_511_0_0                                                                               |    <0.001 |
|             ram_reg_512_767_0_0                                                                               |    <0.001 |
|         boardArr_8_U                                                                                          |    <0.001 |
|           elTetris2_boardArg8j_ram_U                                                                          |    <0.001 |
|             ram_reg_0_255_0_0                                                                                 |    <0.001 |
|             ram_reg_0_31_0_0                                                                                  |    <0.001 |
|             ram_reg_256_511_0_0                                                                               |    <0.001 |
|             ram_reg_512_767_0_0                                                                               |    <0.001 |
|         boardArr_9_U                                                                                          |    <0.001 |
|           elTetris2_boardArg8j_ram_U                                                                          |    <0.001 |
|             ram_reg_0_255_0_0                                                                                 |    <0.001 |
|             ram_reg_0_31_0_0                                                                                  |    <0.001 |
|             ram_reg_256_511_0_0                                                                               |    <0.001 |
|             ram_reg_512_767_0_0                                                                               |    <0.001 |
|         colScores_U                                                                                           |    <0.001 |
|           elTetris2_rowScores_ram_U                                                                           |    <0.001 |
|         elTetris2_CTRL_BUS_s_axi_U                                                                            |     0.001 |
|         elTetris2_dmul_64dEe_x_U68                                                                            |     0.014 |
|           elTetris2_ap_dmul_4_max_dsp_64_u                                                                    |     0.013 |
|             U0                                                                                                |     0.013 |
|               i_synth                                                                                         |     0.013 |
|                 MULT.OP                                                                                       |     0.013 |
|                   EXP                                                                                         |    <0.001 |
|                     COND_DET_A                                                                                |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                                            |    <0.001 |
|                         CARRY_ZERO_DET                                                                        |    <0.001 |
|                     EXP_ADD.C_CHAIN                                                                           |    <0.001 |
|                     EXP_PRE_RND_DEL                                                                           |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     IP_SIGN_DELAY                                                                             |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     SIG_DELAY                                                                                 |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     STATE_DELAY                                                                               |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                   MULT                                                                                        |     0.010 |
|                     DSP48E1_SPD_DBL_VARIANT.FIX_MULT                                                          |     0.010 |
|                       DSP0                                                                                    |    <0.001 |
|                       DSP1                                                                                    |    <0.001 |
|                       DSP2                                                                                    |    <0.001 |
|                       DSP3                                                                                    |    <0.001 |
|                       DSP4                                                                                    |    <0.001 |
|                       DSP5                                                                                    |     0.001 |
|                       DSP6                                                                                    |    <0.001 |
|                       DSP7                                                                                    |     0.001 |
|                       DSP8                                                                                    |     0.001 |
|                       FULL_MAX_USAGE.DSP9                                                                     |     0.002 |
|                       P_0_DEL                                                                                 |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       P_1_DEL                                                                                 |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       ZD0_DEL                                                                                 |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       ZD1_DEL                                                                                 |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       ZD2_DEL                                                                                 |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                   OP                                                                                          |    <0.001 |
|                   R_AND_R                                                                                     |     0.001 |
|                     LOGIC.R_AND_R                                                                             |     0.001 |
|                       DSP48_E1.DSP48E1_ADD.DSP48E1_ADD                                                        |     0.001 |
|                       DSP48_E1.DSP_LOGIC_ADDERS.RND_0                                                         |    <0.001 |
|                       DSP48_E1.DSP_LOGIC_ADDERS.RND_1                                                         |    <0.001 |
|                       RND_BIT_GEN                                                                             |    <0.001 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                                   |    <0.001 |
|         elTetris2_fadd_326jw_U66                                                                              |     0.002 |
|           elTetris2_ap_fadd_3_full_dsp_32_u                                                                   |     0.002 |
|             U0                                                                                                |     0.002 |
|               i_synth                                                                                         |     0.002 |
|                 ADDSUB_OP.ADDSUB                                                                              |     0.002 |
|                   SPEED_OP.DSP.OP                                                                             |     0.002 |
|                     A_IP_DELAY                                                                                |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     B_IP_DELAY                                                                                |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                                                    |    <0.001 |
|                       DSP2                                                                                    |    <0.001 |
|                       ZERO_14_DET.CARRY_MUX                                                                   |     0.000 |
|                       ZERO_14_DET.ZERO_DET                                                                    |    <0.001 |
|                         CARRY_ZERO_DET                                                                        |    <0.001 |
|                       Z_14_LZD_DELAY                                                                          |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                     DSP48E1_BODY.EXP                                                                          |    <0.001 |
|                       A_EXP_DELAY                                                                             |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       A_SIGN_DELAY                                                                            |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       BMA_EXP_DELAY                                                                           |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       B_EXP_DELAY                                                                             |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       B_SIGN_DELAY                                                                            |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       CANCELLATION_DELAY                                                                      |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       COND_DET_A                                                                              |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                                           |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                          |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                                          |    <0.001 |
|                           CARRY_ZERO_DET                                                                      |    <0.001 |
|                       COND_DET_B                                                                              |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                                           |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                          |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                                          |    <0.001 |
|                           CARRY_ZERO_DET                                                                      |    <0.001 |
|                       DET_SIGN_DELAY                                                                          |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                                                      |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                                                |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       NUMB_CMP                                                                                |    <0.001 |
|                         NOT_FAST.CMP                                                                          |    <0.001 |
|                           C_CHAIN                                                                             |    <0.001 |
|                       STATE_DELAY                                                                             |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       SUB_DELAY                                                                               |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                                                               |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                                                     |    <0.001 |
|                       FULL_USAGE_DSP.LOD                                                                      |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                                                               |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY                                                          |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                                                                |    <0.001 |
|         elTetris2_fptruncbkb_x_U67                                                                            |    <0.001 |
|           elTetris2_ap_fptrunc_0_no_dsp_64_u                                                                  |    <0.001 |
|             U0                                                                                                |    <0.001 |
|               i_synth                                                                                         |    <0.001 |
|                 FLT_TO_FLT_OP.SPD.OP                                                                          |    <0.001 |
|                   EXP                                                                                         |    <0.001 |
|                     COND_DET                                                                                  |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                                            |    <0.001 |
|                         CARRY_ZERO_DET                                                                        |    <0.001 |
|                   RND_REQ.ROUND                                                                               |    <0.001 |
|                     EXP_ADD.ADD                                                                               |    <0.001 |
|                     LOGIC.RND1                                                                                |    <0.001 |
|                     LOGIC.RND2                                                                                |    <0.001 |
|                     RND_BIT_GEN                                                                               |    <0.001 |
|                       NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN                                                |    <0.001 |
|                   RND_REQ.Z_DET_REQ.DET_ZERO                                                                  |    <0.001 |
|                     WIDE_NOR                                                                                  |    <0.001 |
|         elTetris2_mem_flt_m_axi_U                                                                             |     0.004 |
|           bus_read                                                                                            |    <0.001 |
|             buff_rdata                                                                                        |    <0.001 |
|             rs_rdata                                                                                          |    <0.001 |
|           bus_write                                                                                           |     0.004 |
|             buff_wdata                                                                                        |     0.002 |
|             bus_equal_gen.fifo_burst                                                                          |    <0.001 |
|             fifo_resp                                                                                         |    <0.001 |
|             fifo_resp_to_user                                                                                 |    <0.001 |
|             fifo_wreq                                                                                         |    <0.001 |
|             rs_wreq                                                                                           |    <0.001 |
|           wreq_throttl                                                                                        |    <0.001 |
|         elTetris2_mem_int_m_axi_U                                                                             |     0.017 |
|           bus_read                                                                                            |     0.017 |
|             buff_rdata                                                                                        |     0.004 |
|             fifo_rctl                                                                                         |    <0.001 |
|             fifo_rreq                                                                                         |    <0.001 |
|             rs_rdata                                                                                          |     0.011 |
|             rs_rreq                                                                                           |    <0.001 |
|         elTetris2_sitodp_fYi_x_U69                                                                            |     0.004 |
|           elTetris2_ap_sitodp_4_no_dsp_32_u                                                                   |     0.004 |
|             U0                                                                                                |     0.004 |
|               i_synth                                                                                         |     0.004 |
|                 FIX_TO_FLT_OP.SPD.OP                                                                          |     0.004 |
|                   EXP                                                                                         |    <0.001 |
|                     ZERO_DELAY                                                                                |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     a_is_signed.IP_SIGN_DELAY                                                                 |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                   FIXED_DATA_SIGNED.M_ABS                                                                     |    <0.001 |
|                     Q_DEL                                                                                     |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                   LZE                                                                                         |    <0.001 |
|                     ENCODE[0].DIST_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     ENCODE[1].DIST_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     ENCODE[1].MUX_0                                                                           |    <0.001 |
|                       OP_DEL                                                                                  |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                     ZERO_DET_CC_1                                                                             |    <0.001 |
|                     ZERO_DET_CC_2.CC                                                                          |    <0.001 |
|                   NORM_SHIFT                                                                                  |    <0.001 |
|                     MUX_LOOP[1].DEL_SHIFT                                                                     |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                   OP                                                                                          |    <0.001 |
|                   ROUND                                                                                       |    <0.001 |
|                     LOGIC.RND1                                                                                |    <0.001 |
|                     LOGIC.RND2                                                                                |    <0.001 |
|                   Z_C_DEL                                                                                     |     0.001 |
|                     i_pipe                                                                                    |     0.001 |
|         grp_getColScores_fu_4333                                                                              |     0.055 |
|           elTetris2_dadd_64cud_x_U19                                                                          |     0.015 |
|             elTetris2_ap_dadd_4_full_dsp_64_u                                                                 |     0.014 |
|               U0                                                                                              |     0.014 |
|                 i_synth                                                                                       |     0.014 |
|                   ADDSUB_OP.ADDSUB                                                                            |     0.014 |
|                     SPEED_OP.LOGIC.OP                                                                         |     0.014 |
|                       ALIGN_BLK                                                                               |     0.005 |
|                         ALIGN_SHIFT                                                                           |    <0.001 |
|                           ALIGN_Z_D                                                                           |    <0.001 |
|                             EQ_ZERO                                                                           |    <0.001 |
|                               CARRY_ZERO_DET                                                                  |    <0.001 |
|                         FRAC_ADDSUB                                                                           |     0.005 |
|                           DSP_ADD.FRAC_ADDSUB                                                                 |     0.005 |
|                             DSP48E1_ADD.DSP48E1_ADD                                                           |     0.005 |
|                             DSP48E1_GEN.DSP48E1_DEL                                                           |    <0.001 |
|                             LOGIC_ADD.ADD_0                                                                   |    <0.001 |
|                             LOGIC_ADD.ADD_1                                                                   |    <0.001 |
|                         ZERO_DEL                                                                              |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                       ALIGN_DIST_0_DEL                                                                        |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       A_IP_DELAY                                                                              |     0.002 |
|                         i_pipe                                                                                |     0.002 |
|                       B_IP_DELAY                                                                              |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       EXP                                                                                     |     0.003 |
|                         A_EXP_DELAY                                                                           |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         A_SIGN_DELAY                                                                          |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         BMA_EXP_DELAY                                                                         |     0.002 |
|                           i_pipe                                                                              |     0.002 |
|                         B_EXP_DELAY                                                                           |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         B_SIGN_DELAY                                                                          |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         CANCELLATION_DELAY                                                                    |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         COND_DET_A                                                                            |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                                         |    <0.001 |
|                             i_pipe                                                                            |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                        |    <0.001 |
|                             i_pipe                                                                            |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                        |    <0.001 |
|                             CARRY_ZERO_DET                                                                    |    <0.001 |
|                         COND_DET_B                                                                            |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                                         |    <0.001 |
|                             i_pipe                                                                            |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                        |    <0.001 |
|                             i_pipe                                                                            |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                        |    <0.001 |
|                             CARRY_ZERO_DET                                                                    |    <0.001 |
|                         DET_SIGN_DELAY                                                                        |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                                                                 |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY                                         |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                                                                    |    <0.001 |
|                         NORMAL_NORM_DIST.ADD_MANT_DELAY                                                       |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         NUMB_CMP                                                                              |    <0.001 |
|                           FAST_CMP.CMP_BOT                                                                    |    <0.001 |
|                             C_CHAIN                                                                           |    <0.001 |
|                           FAST_CMP.CMP_EQ_TOP                                                                 |    <0.001 |
|                             WIDE_AND                                                                          |    <0.001 |
|                           FAST_CMP.CMP_TOP                                                                    |    <0.001 |
|                             C_CHAIN                                                                           |    <0.001 |
|                         STATE_DELAY                                                                           |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         SUB_DELAY                                                                             |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                       NORM                                                                                    |     0.004 |
|                         LZE                                                                                   |     0.002 |
|                           ENCODE[0].DIST_DEL                                                                  |    <0.001 |
|                             i_pipe                                                                            |    <0.001 |
|                           ENCODE[1].DIST_DEL                                                                  |    <0.001 |
|                             i_pipe                                                                            |    <0.001 |
|                           TWO.DIST_DEL                                                                        |    <0.001 |
|                             i_pipe                                                                            |    <0.001 |
|                           ZERO_DET_CC_1                                                                       |    <0.001 |
|                           ZERO_DET_CC_2.CC                                                                    |    <0.001 |
|                         NORM_SHIFT                                                                            |     0.001 |
|                           MUX_LOOP[2].DEL_SHIFT                                                               |     0.001 |
|                             i_pipe                                                                            |     0.001 |
|                         ROUND                                                                                 |     0.001 |
|                           DSP48_E1.DSP48E1_ADD.DSP48E1_ADD                                                    |    <0.001 |
|                           DSP48_E1.DSP_LOGIC_ADDERS.RND_0                                                     |    <0.001 |
|                           DSP48_E1.DSP_LOGIC_ADDERS.RND_1                                                     |    <0.001 |
|                           RND_BIT_GEN                                                                         |    <0.001 |
|                             NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN                                          |    <0.001 |
|                         ZEROS_DELAY                                                                           |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                       OP                                                                                      |    <0.001 |
|           elTetris2_dmul_64dEe_x_U20                                                                          |     0.012 |
|             elTetris2_ap_dmul_4_max_dsp_64_u                                                                  |     0.012 |
|               U0                                                                                              |     0.012 |
|                 i_synth                                                                                       |     0.012 |
|                   MULT.OP                                                                                     |     0.012 |
|                     EXP                                                                                       |    <0.001 |
|                       COND_DET_A                                                                              |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                                          |    <0.001 |
|                           CARRY_ZERO_DET                                                                      |    <0.001 |
|                       EXP_ADD.C_CHAIN                                                                         |    <0.001 |
|                       EXP_PRE_RND_DEL                                                                         |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       IP_SIGN_DELAY                                                                           |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       SIG_DELAY                                                                               |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       STATE_DELAY                                                                             |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                     MULT                                                                                      |     0.009 |
|                       DSP48E1_SPD_DBL_VARIANT.FIX_MULT                                                        |     0.009 |
|                         DSP0                                                                                  |    <0.001 |
|                         DSP1                                                                                  |    <0.001 |
|                         DSP2                                                                                  |    <0.001 |
|                         DSP3                                                                                  |    <0.001 |
|                         DSP4                                                                                  |    <0.001 |
|                         DSP5                                                                                  |     0.001 |
|                         DSP6                                                                                  |    <0.001 |
|                         DSP7                                                                                  |     0.001 |
|                         DSP8                                                                                  |     0.001 |
|                         FULL_MAX_USAGE.DSP9                                                                   |     0.002 |
|                         P_0_DEL                                                                               |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         P_1_DEL                                                                               |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         ZD0_DEL                                                                               |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         ZD1_DEL                                                                               |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         ZD2_DEL                                                                               |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                     OP                                                                                        |    <0.001 |
|                     R_AND_R                                                                                   |     0.001 |
|                       LOGIC.R_AND_R                                                                           |     0.001 |
|                         DSP48_E1.DSP48E1_ADD.DSP48E1_ADD                                                      |    <0.001 |
|                         DSP48_E1.DSP_LOGIC_ADDERS.RND_0                                                       |    <0.001 |
|                         DSP48_E1.DSP_LOGIC_ADDERS.RND_1                                                       |    <0.001 |
|                         RND_BIT_GEN                                                                           |    <0.001 |
|                           NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                                 |    <0.001 |
|           elTetris2_dmul_64dEe_x_U21                                                                          |     0.012 |
|             elTetris2_ap_dmul_4_max_dsp_64_u                                                                  |     0.012 |
|               U0                                                                                              |     0.012 |
|                 i_synth                                                                                       |     0.012 |
|                   MULT.OP                                                                                     |     0.012 |
|                     EXP                                                                                       |    <0.001 |
|                       COND_DET_A                                                                              |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                                          |    <0.001 |
|                           CARRY_ZERO_DET                                                                      |    <0.001 |
|                       EXP_ADD.C_CHAIN                                                                         |    <0.001 |
|                       EXP_PRE_RND_DEL                                                                         |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       IP_SIGN_DELAY                                                                           |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       SIG_DELAY                                                                               |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       STATE_DELAY                                                                             |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                     MULT                                                                                      |     0.010 |
|                       DSP48E1_SPD_DBL_VARIANT.FIX_MULT                                                        |     0.010 |
|                         DSP0                                                                                  |    <0.001 |
|                         DSP1                                                                                  |    <0.001 |
|                         DSP2                                                                                  |    <0.001 |
|                         DSP3                                                                                  |    <0.001 |
|                         DSP4                                                                                  |    <0.001 |
|                         DSP5                                                                                  |     0.001 |
|                         DSP6                                                                                  |    <0.001 |
|                         DSP7                                                                                  |     0.001 |
|                         DSP8                                                                                  |     0.001 |
|                         FULL_MAX_USAGE.DSP9                                                                   |     0.002 |
|                         P_0_DEL                                                                               |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         P_1_DEL                                                                               |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         ZD0_DEL                                                                               |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         ZD1_DEL                                                                               |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         ZD2_DEL                                                                               |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                     OP                                                                                        |    <0.001 |
|                     R_AND_R                                                                                   |     0.001 |
|                       LOGIC.R_AND_R                                                                           |     0.001 |
|                         DSP48_E1.DSP48E1_ADD.DSP48E1_ADD                                                      |    <0.001 |
|                         DSP48_E1.DSP_LOGIC_ADDERS.RND_0                                                       |    <0.001 |
|                         DSP48_E1.DSP_LOGIC_ADDERS.RND_1                                                       |    <0.001 |
|                         RND_BIT_GEN                                                                           |    <0.001 |
|                           NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                                 |    <0.001 |
|           elTetris2_fptruncbkb_x_U18                                                                          |    <0.001 |
|             elTetris2_ap_fptrunc_0_no_dsp_64_u                                                                |    <0.001 |
|               U0                                                                                              |    <0.001 |
|                 i_synth                                                                                       |    <0.001 |
|                   FLT_TO_FLT_OP.SPD.OP                                                                        |    <0.001 |
|                     EXP                                                                                       |    <0.001 |
|                       COND_DET                                                                                |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                                          |    <0.001 |
|                           CARRY_ZERO_DET                                                                      |    <0.001 |
|                     RND_REQ.ROUND                                                                             |    <0.001 |
|                       EXP_ADD.ADD                                                                             |    <0.001 |
|                       LOGIC.RND1                                                                              |    <0.001 |
|                       LOGIC.RND2                                                                              |    <0.001 |
|                       RND_BIT_GEN                                                                             |    <0.001 |
|                         NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN                                              |    <0.001 |
|                     RND_REQ.Z_DET_REQ.DET_ZERO                                                                |    <0.001 |
|                       WIDE_NOR                                                                                |    <0.001 |
|           elTetris2_sitodp_fYi_x_U22                                                                          |     0.001 |
|             elTetris2_ap_sitodp_4_no_dsp_32_u                                                                 |     0.001 |
|               U0                                                                                              |     0.001 |
|                 i_synth                                                                                       |     0.001 |
|                   FIX_TO_FLT_OP.SPD.OP                                                                        |     0.001 |
|                     EXP                                                                                       |    <0.001 |
|                       ZERO_DELAY                                                                              |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       a_is_signed.IP_SIGN_DELAY                                                               |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                     FIXED_DATA_SIGNED.M_ABS                                                                   |    <0.001 |
|                       Q_DEL                                                                                   |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                     LZE                                                                                       |    <0.001 |
|                       ENCODE[0].DIST_DEL                                                                      |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       ENCODE[1].DIST_DEL                                                                      |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       ENCODE[1].MUX_0                                                                         |    <0.001 |
|                         OP_DEL                                                                                |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                       ZERO_DET_CC_1                                                                           |    <0.001 |
|                       ZERO_DET_CC_2.CC                                                                        |    <0.001 |
|                     NORM_SHIFT                                                                                |    <0.001 |
|                       MUX_LOOP[1].DEL_SHIFT                                                                   |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                     OP                                                                                        |    <0.001 |
|                     ROUND                                                                                     |    <0.001 |
|                       LOGIC.RND1                                                                              |    <0.001 |
|                       LOGIC.RND2                                                                              |    <0.001 |
|                     Z_C_DEL                                                                                   |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|           elTetris2_sitodp_fYi_x_U23                                                                          |     0.001 |
|             elTetris2_ap_sitodp_4_no_dsp_32_u                                                                 |     0.001 |
|               U0                                                                                              |     0.001 |
|                 i_synth                                                                                       |     0.001 |
|                   FIX_TO_FLT_OP.SPD.OP                                                                        |     0.001 |
|                     EXP                                                                                       |    <0.001 |
|                       ZERO_DELAY                                                                              |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       a_is_signed.IP_SIGN_DELAY                                                               |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                     FIXED_DATA_SIGNED.M_ABS                                                                   |    <0.001 |
|                       Q_DEL                                                                                   |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                     LZE                                                                                       |    <0.001 |
|                       ENCODE[0].DIST_DEL                                                                      |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       ENCODE[1].DIST_DEL                                                                      |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       ENCODE[1].MUX_0                                                                         |    <0.001 |
|                         OP_DEL                                                                                |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                       ZERO_DET_CC_1                                                                           |    <0.001 |
|                       ZERO_DET_CC_2.CC                                                                        |    <0.001 |
|                     NORM_SHIFT                                                                                |    <0.001 |
|                       MUX_LOOP[1].DEL_SHIFT                                                                   |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                     OP                                                                                        |    <0.001 |
|                     ROUND                                                                                     |    <0.001 |
|                       LOGIC.RND1                                                                              |    <0.001 |
|                       LOGIC.RND2                                                                              |    <0.001 |
|                     Z_C_DEL                                                                                   |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|         grp_getRowScores_fu_4381                                                                              |     0.092 |
|           elTetris2_dadd_64cud_U1                                                                             |     0.003 |
|             elTetris2_ap_dadd_4_full_dsp_64_u                                                                 |     0.003 |
|               U0                                                                                              |     0.003 |
|                 i_synth                                                                                       |     0.003 |
|                   ADDSUB_OP.ADDSUB                                                                            |     0.003 |
|                     SPEED_OP.LOGIC.OP                                                                         |     0.003 |
|                       ALIGN_BLK                                                                               |    <0.001 |
|                         ALIGN_SHIFT                                                                           |    <0.001 |
|                           ALIGN_Z_D                                                                           |    <0.001 |
|                             EQ_ZERO                                                                           |    <0.001 |
|                               CARRY_ZERO_DET                                                                  |    <0.001 |
|                         FRAC_ADDSUB                                                                           |    <0.001 |
|                           DSP_ADD.FRAC_ADDSUB                                                                 |    <0.001 |
|                             DSP48E1_ADD.DSP48E1_ADD                                                           |    <0.001 |
|                             DSP48E1_GEN.DSP48E1_DEL                                                           |    <0.001 |
|                             LOGIC_ADD.ADD_0                                                                   |    <0.001 |
|                             LOGIC_ADD.ADD_1                                                                   |    <0.001 |
|                         ZERO_DEL                                                                              |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                       ALIGN_DIST_0_DEL                                                                        |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       A_IP_DELAY                                                                              |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       B_IP_DELAY                                                                              |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       EXP                                                                                     |    <0.001 |
|                         A_EXP_DELAY                                                                           |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         A_SIGN_DELAY                                                                          |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         BMA_EXP_DELAY                                                                         |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         B_EXP_DELAY                                                                           |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         B_SIGN_DELAY                                                                          |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         CANCELLATION_DELAY                                                                    |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         COND_DET_A                                                                            |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                                         |    <0.001 |
|                             i_pipe                                                                            |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                        |    <0.001 |
|                             i_pipe                                                                            |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                        |    <0.001 |
|                             CARRY_ZERO_DET                                                                    |    <0.001 |
|                         COND_DET_B                                                                            |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                                         |    <0.001 |
|                             i_pipe                                                                            |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                        |    <0.001 |
|                             i_pipe                                                                            |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                        |    <0.001 |
|                             CARRY_ZERO_DET                                                                    |    <0.001 |
|                         DET_SIGN_DELAY                                                                        |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                                                                 |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY                                         |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                                                                    |    <0.001 |
|                         NORMAL_NORM_DIST.ADD_MANT_DELAY                                                       |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         NUMB_CMP                                                                              |    <0.001 |
|                           FAST_CMP.CMP_BOT                                                                    |    <0.001 |
|                             C_CHAIN                                                                           |    <0.001 |
|                           FAST_CMP.CMP_EQ_TOP                                                                 |    <0.001 |
|                             WIDE_AND                                                                          |    <0.001 |
|                           FAST_CMP.CMP_TOP                                                                    |    <0.001 |
|                             C_CHAIN                                                                           |    <0.001 |
|                         STATE_DELAY                                                                           |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         SUB_DELAY                                                                             |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                       NORM                                                                                    |    <0.001 |
|                         LZE                                                                                   |    <0.001 |
|                           ENCODE[0].DIST_DEL                                                                  |    <0.001 |
|                             i_pipe                                                                            |    <0.001 |
|                           ENCODE[1].DIST_DEL                                                                  |    <0.001 |
|                             i_pipe                                                                            |    <0.001 |
|                           TWO.DIST_DEL                                                                        |    <0.001 |
|                             i_pipe                                                                            |    <0.001 |
|                           ZERO_DET_CC_1                                                                       |    <0.001 |
|                           ZERO_DET_CC_2.CC                                                                    |    <0.001 |
|                         NORM_SHIFT                                                                            |    <0.001 |
|                           MUX_LOOP[2].DEL_SHIFT                                                               |    <0.001 |
|                             i_pipe                                                                            |    <0.001 |
|                         ROUND                                                                                 |    <0.001 |
|                           DSP48_E1.DSP48E1_ADD.DSP48E1_ADD                                                    |    <0.001 |
|                           DSP48_E1.DSP_LOGIC_ADDERS.RND_0                                                     |    <0.001 |
|                           DSP48_E1.DSP_LOGIC_ADDERS.RND_1                                                     |    <0.001 |
|                           RND_BIT_GEN                                                                         |    <0.001 |
|                             NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN                                          |    <0.001 |
|                         ZEROS_DELAY                                                                           |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                       OP                                                                                      |    <0.001 |
|           elTetris2_ddiv_64eOg_U3                                                                             |     0.078 |
|             elTetris2_ap_ddiv_29_no_dsp_64_u                                                                  |     0.078 |
|               U0                                                                                              |     0.078 |
|                 i_synth                                                                                       |     0.078 |
|                   DIV_OP.SPD.OP                                                                               |     0.078 |
|                     EXP                                                                                       |    <0.001 |
|                       EXP_PRE_RND_DEL                                                                         |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       EXP_SIG_DEL                                                                             |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       FLOW_DEC_DEL                                                                            |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       IP_SIGN_DELAY                                                                           |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       SIGN_UP_DELAY                                                                           |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       STATE_DELAY                                                                             |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       STATE_UP_DELAY                                                                          |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                     MANT_DIV                                                                                  |     0.076 |
|                       Q_MANT_DEL                                                                              |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       RT[0].ADDSUB                                                                            |    <0.001 |
|                         ADDSUB                                                                                |    <0.001 |
|                       RT[10].ADDSUB                                                                           |     0.001 |
|                         ADDSUB                                                                                |     0.001 |
|                       RT[11].ADDSUB                                                                           |     0.001 |
|                         ADDSUB                                                                                |     0.001 |
|                           Q_DEL                                                                               |     0.001 |
|                             i_pipe                                                                            |     0.001 |
|                       RT[11].MANT_DEL                                                                         |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       RT[12].ADDSUB                                                                           |     0.001 |
|                         ADDSUB                                                                                |     0.001 |
|                       RT[13].ADDSUB                                                                           |     0.002 |
|                         ADDSUB                                                                                |     0.002 |
|                           Q_DEL                                                                               |     0.002 |
|                             i_pipe                                                                            |     0.002 |
|                       RT[13].MANT_DEL                                                                         |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       RT[14].ADDSUB                                                                           |     0.001 |
|                         ADDSUB                                                                                |     0.001 |
|                       RT[15].ADDSUB                                                                           |     0.001 |
|                         ADDSUB                                                                                |     0.001 |
|                           Q_DEL                                                                               |     0.001 |
|                             i_pipe                                                                            |     0.001 |
|                       RT[15].MANT_DEL                                                                         |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       RT[16].ADDSUB                                                                           |     0.002 |
|                         ADDSUB                                                                                |     0.002 |
|                       RT[17].ADDSUB                                                                           |     0.002 |
|                         ADDSUB                                                                                |     0.002 |
|                           Q_DEL                                                                               |     0.001 |
|                             i_pipe                                                                            |     0.001 |
|                       RT[17].MANT_DEL                                                                         |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       RT[18].ADDSUB                                                                           |     0.001 |
|                         ADDSUB                                                                                |     0.001 |
|                       RT[19].ADDSUB                                                                           |     0.002 |
|                         ADDSUB                                                                                |     0.002 |
|                           Q_DEL                                                                               |     0.002 |
|                             i_pipe                                                                            |     0.002 |
|                       RT[19].MANT_DEL                                                                         |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       RT[1].ADDSUB                                                                            |    <0.001 |
|                         ADDSUB                                                                                |    <0.001 |
|                           Q_DEL                                                                               |    <0.001 |
|                             i_pipe                                                                            |    <0.001 |
|                       RT[1].MANT_DEL                                                                          |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       RT[1].Q_DEL                                                                             |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       RT[20].ADDSUB                                                                           |     0.001 |
|                         ADDSUB                                                                                |     0.001 |
|                       RT[21].ADDSUB                                                                           |     0.002 |
|                         ADDSUB                                                                                |     0.002 |
|                           Q_DEL                                                                               |     0.001 |
|                             i_pipe                                                                            |     0.001 |
|                       RT[21].MANT_DEL                                                                         |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       RT[22].ADDSUB                                                                           |     0.001 |
|                         ADDSUB                                                                                |     0.001 |
|                       RT[23].ADDSUB                                                                           |     0.001 |
|                         ADDSUB                                                                                |     0.001 |
|                           Q_DEL                                                                               |     0.001 |
|                             i_pipe                                                                            |     0.001 |
|                       RT[23].MANT_DEL                                                                         |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       RT[24].ADDSUB                                                                           |     0.002 |
|                         ADDSUB                                                                                |     0.002 |
|                       RT[25].ADDSUB                                                                           |     0.002 |
|                         ADDSUB                                                                                |     0.002 |
|                           Q_DEL                                                                               |     0.001 |
|                             i_pipe                                                                            |     0.001 |
|                       RT[25].MANT_DEL                                                                         |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       RT[26].ADDSUB                                                                           |     0.001 |
|                         ADDSUB                                                                                |     0.001 |
|                       RT[27].ADDSUB                                                                           |     0.002 |
|                         ADDSUB                                                                                |     0.002 |
|                           Q_DEL                                                                               |     0.001 |
|                             i_pipe                                                                            |     0.001 |
|                       RT[27].MANT_DEL                                                                         |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       RT[28].ADDSUB                                                                           |     0.001 |
|                         ADDSUB                                                                                |     0.001 |
|                       RT[29].ADDSUB                                                                           |     0.002 |
|                         ADDSUB                                                                                |     0.002 |
|                           Q_DEL                                                                               |     0.001 |
|                             i_pipe                                                                            |     0.001 |
|                       RT[29].MANT_DEL                                                                         |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       RT[2].ADDSUB                                                                            |    <0.001 |
|                         ADDSUB                                                                                |    <0.001 |
|                       RT[30].ADDSUB                                                                           |     0.001 |
|                         ADDSUB                                                                                |     0.001 |
|                       RT[31].ADDSUB                                                                           |     0.001 |
|                         ADDSUB                                                                                |     0.001 |
|                           Q_DEL                                                                               |     0.001 |
|                             i_pipe                                                                            |     0.001 |
|                       RT[31].MANT_DEL                                                                         |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       RT[32].ADDSUB                                                                           |     0.002 |
|                         ADDSUB                                                                                |     0.002 |
|                       RT[33].ADDSUB                                                                           |     0.002 |
|                         ADDSUB                                                                                |     0.002 |
|                           Q_DEL                                                                               |     0.002 |
|                             i_pipe                                                                            |     0.002 |
|                       RT[33].MANT_DEL                                                                         |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       RT[34].ADDSUB                                                                           |     0.001 |
|                         ADDSUB                                                                                |     0.001 |
|                       RT[35].ADDSUB                                                                           |     0.001 |
|                         ADDSUB                                                                                |     0.001 |
|                           Q_DEL                                                                               |     0.001 |
|                             i_pipe                                                                            |     0.001 |
|                       RT[35].MANT_DEL                                                                         |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       RT[36].ADDSUB                                                                           |     0.001 |
|                         ADDSUB                                                                                |     0.001 |
|                       RT[37].ADDSUB                                                                           |     0.002 |
|                         ADDSUB                                                                                |     0.002 |
|                           Q_DEL                                                                               |     0.001 |
|                             i_pipe                                                                            |     0.001 |
|                       RT[37].MANT_DEL                                                                         |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       RT[38].ADDSUB                                                                           |     0.001 |
|                         ADDSUB                                                                                |     0.001 |
|                       RT[39].ADDSUB                                                                           |     0.002 |
|                         ADDSUB                                                                                |     0.002 |
|                           Q_DEL                                                                               |     0.002 |
|                             i_pipe                                                                            |     0.002 |
|                       RT[39].MANT_DEL                                                                         |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       RT[3].ADDSUB                                                                            |     0.001 |
|                         ADDSUB                                                                                |     0.001 |
|                           Q_DEL                                                                               |     0.001 |
|                             i_pipe                                                                            |     0.001 |
|                       RT[3].MANT_DEL                                                                          |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       RT[40].ADDSUB                                                                           |     0.001 |
|                         ADDSUB                                                                                |     0.001 |
|                       RT[41].ADDSUB                                                                           |     0.002 |
|                         ADDSUB                                                                                |     0.002 |
|                           Q_DEL                                                                               |     0.002 |
|                             i_pipe                                                                            |     0.002 |
|                       RT[41].MANT_DEL                                                                         |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       RT[42].ADDSUB                                                                           |     0.001 |
|                         ADDSUB                                                                                |     0.001 |
|                       RT[43].ADDSUB                                                                           |     0.001 |
|                         ADDSUB                                                                                |     0.001 |
|                           Q_DEL                                                                               |     0.001 |
|                             i_pipe                                                                            |     0.001 |
|                       RT[43].MANT_DEL                                                                         |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       RT[44].ADDSUB                                                                           |     0.001 |
|                         ADDSUB                                                                                |     0.001 |
|                       RT[45].ADDSUB                                                                           |     0.002 |
|                         ADDSUB                                                                                |     0.002 |
|                           Q_DEL                                                                               |     0.002 |
|                             i_pipe                                                                            |     0.002 |
|                       RT[45].MANT_DEL                                                                         |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       RT[46].ADDSUB                                                                           |     0.001 |
|                         ADDSUB                                                                                |     0.001 |
|                       RT[47].ADDSUB                                                                           |     0.002 |
|                         ADDSUB                                                                                |     0.002 |
|                           Q_DEL                                                                               |     0.002 |
|                             i_pipe                                                                            |     0.002 |
|                       RT[47].MANT_DEL                                                                         |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       RT[48].ADDSUB                                                                           |     0.002 |
|                         ADDSUB                                                                                |     0.002 |
|                       RT[49].ADDSUB                                                                           |     0.002 |
|                         ADDSUB                                                                                |     0.002 |
|                           Q_DEL                                                                               |     0.002 |
|                             i_pipe                                                                            |     0.002 |
|                       RT[49].MANT_DEL                                                                         |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       RT[4].ADDSUB                                                                            |     0.001 |
|                         ADDSUB                                                                                |     0.001 |
|                       RT[50].ADDSUB                                                                           |     0.001 |
|                         ADDSUB                                                                                |     0.001 |
|                       RT[51].ADDSUB                                                                           |     0.002 |
|                         ADDSUB                                                                                |     0.002 |
|                           Q_DEL                                                                               |     0.001 |
|                             i_pipe                                                                            |     0.001 |
|                       RT[51].MANT_DEL                                                                         |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       RT[52].ADDSUB                                                                           |     0.001 |
|                         ADDSUB                                                                                |     0.001 |
|                       RT[53].ADDSUB                                                                           |     0.002 |
|                         ADDSUB                                                                                |     0.002 |
|                           Q_DEL                                                                               |     0.001 |
|                             i_pipe                                                                            |     0.001 |
|                       RT[53].MANT_DEL                                                                         |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       RT[53].Q_DEL                                                                            |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       RT[54].ADDSUB                                                                           |    <0.001 |
|                         ADDSUB                                                                                |    <0.001 |
|                       RT[5].ADDSUB                                                                            |     0.002 |
|                         ADDSUB                                                                                |     0.002 |
|                           Q_DEL                                                                               |     0.002 |
|                             i_pipe                                                                            |     0.002 |
|                       RT[5].MANT_DEL                                                                          |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       RT[6].ADDSUB                                                                            |     0.001 |
|                         ADDSUB                                                                                |     0.001 |
|                       RT[7].ADDSUB                                                                            |     0.001 |
|                         ADDSUB                                                                                |     0.001 |
|                           Q_DEL                                                                               |     0.001 |
|                             i_pipe                                                                            |     0.001 |
|                       RT[7].MANT_DEL                                                                          |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       RT[8].ADDSUB                                                                            |     0.001 |
|                         ADDSUB                                                                                |     0.001 |
|                       RT[9].ADDSUB                                                                            |     0.001 |
|                         ADDSUB                                                                                |     0.001 |
|                           Q_DEL                                                                               |     0.001 |
|                             i_pipe                                                                            |     0.001 |
|                       RT[9].MANT_DEL                                                                          |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                     OP                                                                                        |    <0.001 |
|                     ROUND                                                                                     |    <0.001 |
|                       EXP_ADD.ADD                                                                             |    <0.001 |
|                       LOGIC.RND1                                                                              |    <0.001 |
|                       LOGIC.RND2                                                                              |    <0.001 |
|                       RND_BIT_GEN                                                                             |    <0.001 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                                   |    <0.001 |
|           elTetris2_dmul_64dEe_U2                                                                             |     0.008 |
|             elTetris2_ap_dmul_4_max_dsp_64_u                                                                  |     0.008 |
|               U0                                                                                              |     0.008 |
|                 i_synth                                                                                       |     0.008 |
|                   MULT.OP                                                                                     |     0.008 |
|                     EXP                                                                                       |    <0.001 |
|                       COND_DET_A                                                                              |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                                          |    <0.001 |
|                           CARRY_ZERO_DET                                                                      |    <0.001 |
|                       EXP_ADD.C_CHAIN                                                                         |    <0.001 |
|                       EXP_PRE_RND_DEL                                                                         |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       IP_SIGN_DELAY                                                                           |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       SIG_DELAY                                                                               |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       STATE_DELAY                                                                             |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                     MULT                                                                                      |     0.006 |
|                       DSP48E1_SPD_DBL_VARIANT.FIX_MULT                                                        |     0.006 |
|                         DSP0                                                                                  |    <0.001 |
|                         DSP1                                                                                  |    <0.001 |
|                         DSP2                                                                                  |    <0.001 |
|                         DSP3                                                                                  |    <0.001 |
|                         DSP4                                                                                  |    <0.001 |
|                         DSP5                                                                                  |    <0.001 |
|                         DSP6                                                                                  |    <0.001 |
|                         DSP7                                                                                  |    <0.001 |
|                         DSP8                                                                                  |     0.001 |
|                         FULL_MAX_USAGE.DSP9                                                                   |     0.002 |
|                         P_0_DEL                                                                               |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         P_1_DEL                                                                               |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         ZD0_DEL                                                                               |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         ZD1_DEL                                                                               |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         ZD2_DEL                                                                               |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                     OP                                                                                        |    <0.001 |
|                     R_AND_R                                                                                   |    <0.001 |
|                       LOGIC.R_AND_R                                                                           |    <0.001 |
|                         DSP48_E1.DSP48E1_ADD.DSP48E1_ADD                                                      |    <0.001 |
|                         DSP48_E1.DSP_LOGIC_ADDERS.RND_0                                                       |    <0.001 |
|                         DSP48_E1.DSP_LOGIC_ADDERS.RND_1                                                       |    <0.001 |
|                         RND_BIT_GEN                                                                           |     0.000 |
|                           NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                                 |     0.000 |
|           elTetris2_fptruncbkb_U0                                                                             |    <0.001 |
|             elTetris2_ap_fptrunc_0_no_dsp_64_u                                                                |    <0.001 |
|               U0                                                                                              |    <0.001 |
|                 i_synth                                                                                       |    <0.001 |
|                   FLT_TO_FLT_OP.SPD.OP                                                                        |    <0.001 |
|                     EXP                                                                                       |    <0.001 |
|                       COND_DET                                                                                |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                                          |    <0.001 |
|                           CARRY_ZERO_DET                                                                      |    <0.001 |
|                     RND_REQ.ROUND                                                                             |    <0.001 |
|                       EXP_ADD.ADD                                                                             |    <0.001 |
|                       LOGIC.RND1                                                                              |    <0.001 |
|                       LOGIC.RND2                                                                              |    <0.001 |
|                       RND_BIT_GEN                                                                             |    <0.001 |
|                         NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN                                              |    <0.001 |
|                     RND_REQ.Z_DET_REQ.DET_ZERO                                                                |    <0.001 |
|                       WIDE_NOR                                                                                |    <0.001 |
|           elTetris2_sitodp_fYi_U4                                                                             |    <0.001 |
|             elTetris2_ap_sitodp_4_no_dsp_32_u                                                                 |    <0.001 |
|               U0                                                                                              |    <0.001 |
|                 i_synth                                                                                       |    <0.001 |
|                   FIX_TO_FLT_OP.SPD.OP                                                                        |    <0.001 |
|                     EXP                                                                                       |    <0.001 |
|                       ZERO_DELAY                                                                              |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                     FIXED_DATA_SIGNED.M_ABS                                                                   |    <0.001 |
|                       Q_DEL                                                                                   |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                     LZE                                                                                       |    <0.001 |
|                       ENCODE[0].DIST_DEL                                                                      |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       ENCODE[1].DIST_DEL                                                                      |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       ENCODE[1].MUX_0                                                                         |    <0.001 |
|                         OP_DEL                                                                                |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                       ZERO_DET_CC_1                                                                           |    <0.001 |
|                       ZERO_DET_CC_2.CC                                                                        |    <0.001 |
|                     NORM_SHIFT                                                                                |    <0.001 |
|                       MUX_LOOP[1].DEL_SHIFT                                                                   |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                     OP                                                                                        |    <0.001 |
|                     ROUND                                                                                     |    <0.001 |
|                       LOGIC.RND1                                                                              |     0.000 |
|                       LOGIC.RND2                                                                              |    <0.001 |
|                     Z_C_DEL                                                                                   |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|         rowEliminated2_0_U                                                                                    |    <0.001 |
|           elTetris2_rowElimLf8_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_0_31_0_0                                                                                  |    <0.001 |
|         rowEliminated2_10_U                                                                                   |    <0.001 |
|           elTetris2_rowElimLf8_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_0_31_0_0                                                                                  |    <0.001 |
|         rowEliminated2_11_U                                                                                   |    <0.001 |
|           elTetris2_rowElimLf8_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_0_31_0_0                                                                                  |    <0.001 |
|         rowEliminated2_12_U                                                                                   |    <0.001 |
|           elTetris2_rowElimLf8_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_0_31_0_0                                                                                  |    <0.001 |
|         rowEliminated2_13_U                                                                                   |    <0.001 |
|           elTetris2_rowElimLf8_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_0_31_0_0                                                                                  |    <0.001 |
|         rowEliminated2_14_U                                                                                   |    <0.001 |
|           elTetris2_rowElimLf8_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_0_31_0_0                                                                                  |    <0.001 |
|         rowEliminated2_15_U                                                                                   |    <0.001 |
|           elTetris2_rowElimLf8_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_0_31_0_0                                                                                  |    <0.001 |
|         rowEliminated2_16_U                                                                                   |    <0.001 |
|           elTetris2_rowElimLf8_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_0_31_0_0                                                                                  |    <0.001 |
|         rowEliminated2_17_U                                                                                   |    <0.001 |
|           elTetris2_rowElimLf8_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_0_31_0_0                                                                                  |    <0.001 |
|         rowEliminated2_18_U                                                                                   |    <0.001 |
|           elTetris2_rowElimLf8_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_0_31_0_0                                                                                  |    <0.001 |
|         rowEliminated2_19_U                                                                                   |    <0.001 |
|           elTetris2_rowElimLf8_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_0_31_0_0                                                                                  |    <0.001 |
|         rowEliminated2_1_U                                                                                    |    <0.001 |
|           elTetris2_rowElimLf8_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_0_31_0_0                                                                                  |    <0.001 |
|         rowEliminated2_2_U                                                                                    |    <0.001 |
|           elTetris2_rowElimLf8_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_0_31_0_0                                                                                  |    <0.001 |
|         rowEliminated2_3_U                                                                                    |    <0.001 |
|           elTetris2_rowElimLf8_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_0_31_0_0                                                                                  |    <0.001 |
|         rowEliminated2_4_U                                                                                    |    <0.001 |
|           elTetris2_rowElimLf8_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_0_31_0_0                                                                                  |    <0.001 |
|         rowEliminated2_5_U                                                                                    |    <0.001 |
|           elTetris2_rowElimLf8_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_0_31_0_0                                                                                  |    <0.001 |
|         rowEliminated2_6_U                                                                                    |    <0.001 |
|           elTetris2_rowElimLf8_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_0_31_0_0                                                                                  |    <0.001 |
|         rowEliminated2_7_U                                                                                    |    <0.001 |
|           elTetris2_rowElimLf8_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_0_31_0_0                                                                                  |    <0.001 |
|         rowEliminated2_8_U                                                                                    |    <0.001 |
|           elTetris2_rowElimLf8_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_0_31_0_0                                                                                  |    <0.001 |
|         rowEliminated2_9_U                                                                                    |    <0.001 |
|           elTetris2_rowElimLf8_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_0_31_0_0                                                                                  |    <0.001 |
|         rowEliminated_U                                                                                       |     0.003 |
|           elTetris2_rowElimKfY_ram_U                                                                          |     0.003 |
|         rowScores_U                                                                                           |    <0.001 |
|           elTetris2_rowScores_ram_U                                                                           |    <0.001 |
|     generateBoardMatrix_0                                                                                     |     0.039 |
|       inst                                                                                                    |     0.039 |
|         generateBoardMatrDeQ_U0                                                                               |    <0.001 |
|           generateBoardMatrDeQ_div_U                                                                          |    <0.001 |
|             generateBoardMatrDeQ_div_u_0                                                                      |    <0.001 |
|         generateBoardMatrix_CTRL_BUS_s_axi_U                                                                  |     0.001 |
|         generateBoardMatrix_mem_m_axi_U                                                                       |     0.010 |
|           bus_read                                                                                            |     0.005 |
|             buff_rdata                                                                                        |     0.003 |
|             fifo_rctl                                                                                         |    <0.001 |
|             fifo_rreq                                                                                         |    <0.001 |
|             rs_rdata                                                                                          |    <0.001 |
|             rs_rreq                                                                                           |    <0.001 |
|           bus_write                                                                                           |     0.006 |
|             buff_wdata                                                                                        |     0.002 |
|             bus_equal_gen.fifo_burst                                                                          |    <0.001 |
|             fifo_resp                                                                                         |    <0.001 |
|             fifo_resp_to_user                                                                                 |    <0.001 |
|             fifo_wreq                                                                                         |    <0.001 |
|             rs_wreq                                                                                           |    <0.001 |
|           wreq_throttl                                                                                        |    <0.001 |
|         maxShift_U                                                                                            |    <0.001 |
|           generateBoardMatrbkb_rom_U                                                                          |    <0.001 |
|         oldBoard_0_U                                                                                          |    <0.001 |
|           generateBoardMatrdEe_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|         oldBoard_10_U                                                                                         |    <0.001 |
|           generateBoardMatrfYi_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|         oldBoard_11_U                                                                                         |    <0.001 |
|           generateBoardMatrfYi_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|         oldBoard_12_U                                                                                         |    <0.001 |
|           generateBoardMatrfYi_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|         oldBoard_13_U                                                                                         |    <0.001 |
|           generateBoardMatrfYi_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|         oldBoard_14_U                                                                                         |    <0.001 |
|           generateBoardMatrfYi_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|         oldBoard_15_U                                                                                         |    <0.001 |
|           generateBoardMatrfYi_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|         oldBoard_16_U                                                                                         |    <0.001 |
|           generateBoardMatrfYi_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|         oldBoard_17_U                                                                                         |    <0.001 |
|           generateBoardMatrfYi_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|         oldBoard_18_U                                                                                         |    <0.001 |
|           generateBoardMatrfYi_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|         oldBoard_19_U                                                                                         |    <0.001 |
|           generateBoardMatrfYi_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|         oldBoard_1_U                                                                                          |    <0.001 |
|           generateBoardMatrdEe_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|         oldBoard_20_U                                                                                         |    <0.001 |
|           generateBoardMatrfYi_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|         oldBoard_21_U                                                                                         |    <0.001 |
|           generateBoardMatrfYi_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|         oldBoard_22_U                                                                                         |    <0.001 |
|           generateBoardMatrdEe_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|         oldBoard_23_U                                                                                         |    <0.001 |
|           generateBoardMatrdEe_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|         oldBoard_2_U                                                                                          |    <0.001 |
|           generateBoardMatrfYi_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|         oldBoard_3_U                                                                                          |    <0.001 |
|           generateBoardMatrfYi_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|         oldBoard_4_U                                                                                          |    <0.001 |
|           generateBoardMatrfYi_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|         oldBoard_5_U                                                                                          |    <0.001 |
|           generateBoardMatrfYi_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|         oldBoard_6_U                                                                                          |    <0.001 |
|           generateBoardMatrfYi_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|         oldBoard_7_U                                                                                          |    <0.001 |
|           generateBoardMatrfYi_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|         oldBoard_8_U                                                                                          |    <0.001 |
|           generateBoardMatrfYi_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|         oldBoard_9_U                                                                                          |    <0.001 |
|           generateBoardMatrfYi_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|         pieceArray_U                                                                                          |    <0.001 |
|           generateBoardMatrcud_rom_U                                                                          |    <0.001 |
|         placementHeightArr_U                                                                                  |    <0.001 |
|           generateBoardMatrBew_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_0_15_0_0__0                                                                               |    <0.001 |
|             ram_reg_0_15_0_0__1                                                                               |    <0.001 |
|             ram_reg_0_15_0_0__2                                                                               |    <0.001 |
|             ram_reg_0_15_0_0__3                                                                               |    <0.001 |
|             ram_reg_0_15_0_0__4                                                                               |    <0.001 |
|             ram_reg_0_31_0_0                                                                                  |    <0.001 |
|             ram_reg_0_31_0_0__0                                                                               |    <0.001 |
|             ram_reg_0_31_0_0__1                                                                               |    <0.001 |
|             ram_reg_0_31_0_0__2                                                                               |    <0.001 |
|             ram_reg_0_31_0_0__3                                                                               |    <0.001 |
|             ram_reg_0_31_0_0__4                                                                               |    <0.001 |
|         validPlacementArr_U                                                                                   |    <0.001 |
|           generateBoardMatrCeG_ram_U                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_0_31_0_0                                                                                  |    <0.001 |
|     gpio_led                                                                                                  |    <0.001 |
|       U0                                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                  |    <0.001 |
|             I_DECODER                                                                                         |    <0.001 |
|         gpio_core_1                                                                                           |    <0.001 |
|     gpio_switch                                                                                               |    <0.001 |
|       U0                                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                  |    <0.001 |
|             I_DECODER                                                                                         |    <0.001 |
|         gpio_core_1                                                                                           |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                                         |    <0.001 |
|     mdm_1                                                                                                     |    <0.001 |
|       U0                                                                                                      |    <0.001 |
|         MDM_Core_I1                                                                                           |    <0.001 |
|           JTAG_CONTROL_I                                                                                      |    <0.001 |
|             Use_BSCAN.FDC_I                                                                                   |    <0.001 |
|             Use_BSCAN.SYNC_FDRE                                                                               |    <0.001 |
|             Use_Config_SRL16E.SRL16E_1                                                                        |    <0.001 |
|             Use_Config_SRL16E.SRL16E_2                                                                        |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_1                                                                         |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_2                                                                         |    <0.001 |
|         No_Dbg_Reg_Access.BUFG_DRCK                                                                           |    <0.001 |
|         Use_E2.BSCAN_I                                                                                        |    <0.001 |
|     microblaze_0                                                                                              |     0.050 |
|       U0                                                                                                      |     0.050 |
|         MicroBlaze_Core_I                                                                                     |     0.050 |
|           Performance.Core                                                                                    |     0.050 |
|             Data_Flow_I                                                                                       |     0.017 |
|               ALU_I                                                                                           |     0.003 |
|                 Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                             |    <0.001 |
|                   Last_Bit.I_ALU_LUT_2                                                                        |    <0.001 |
|                   Last_Bit.I_ALU_LUT_V5                                                                       |    <0.001 |
|                   Last_Bit.MULT_AND_I                                                                         |    <0.001 |
|                   Last_Bit.MUXCY_XOR_I                                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                 Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                 Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                 Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                             |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                 Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                 Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                             |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                 Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                 Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                             |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                             |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                 Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                             |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                             |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                 Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                             |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                             |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                             |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|               Barrel_Shifter_I                                                                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                                             |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6                                            |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6                                            |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6                                            |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6                                            |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6                                            |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6                                            |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6                                            |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6                                            |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6                                            |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6                                            |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                                             |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6                                            |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6                                            |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6                                            |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6                                            |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6                                            |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6                                            |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6                                            |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6                                            |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6                                            |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6                                            |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                                             |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6                                            |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6                                            |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                                             |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                                             |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                                             |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                                             |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                                             |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                                             |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                                             |    <0.001 |
|               Byte_Doublet_Handle_gti_I                                                                       |    <0.001 |
|               Data_Flow_Logic_I                                                                               |    <0.001 |
|                 Gen_Bits[0].MEM_EX_Result_Inst                                                                |    <0.001 |
|                 Gen_Bits[10].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[11].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[12].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[13].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[14].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[15].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[16].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[17].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[18].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[19].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[1].MEM_EX_Result_Inst                                                                |    <0.001 |
|                 Gen_Bits[20].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[21].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[22].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[23].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[24].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[25].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[26].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[27].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[28].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[29].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[2].MEM_EX_Result_Inst                                                                |    <0.001 |
|                 Gen_Bits[30].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[31].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[3].MEM_EX_Result_Inst                                                                |    <0.001 |
|                 Gen_Bits[4].MEM_EX_Result_Inst                                                                |    <0.001 |
|                 Gen_Bits[5].MEM_EX_Result_Inst                                                                |    <0.001 |
|                 Gen_Bits[6].MEM_EX_Result_Inst                                                                |    <0.001 |
|                 Gen_Bits[7].MEM_EX_Result_Inst                                                                |    <0.001 |
|                 Gen_Bits[8].MEM_EX_Result_Inst                                                                |    <0.001 |
|                 Gen_Bits[9].MEM_EX_Result_Inst                                                                |    <0.001 |
|               FPU_I                                                                                           |     0.006 |
|                 Use_FPU.FPU_ADDSUB_I                                                                          |     0.002 |
|                 Use_FPU.FPU_DIV_I                                                                             |    <0.001 |
|                 Use_FPU.FPU_MUL_I                                                                             |     0.001 |
|                   Use_DSP48E1.dsp_module_lower                                                                |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                                  |    <0.001 |
|                   Use_DSP48E1.dsp_module_upper                                                                |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                                  |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].AddSub_MULT_AND                             |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].I_ALU_LUT                                   |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].MUXCY_XOR_I                                 |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[1].I_ALU_LUT                                    |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[1].MUXCY_XOR_I                                  |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].AddSub_MULT_AND                              |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].I_ALU_LUT                                    |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].MUXCY_XOR_I                                  |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].AddSub_MULT_AND                              |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].I_ALU_LUT                                    |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].MUXCY_XOR_I                                  |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].AddSub_MULT_AND                              |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].I_ALU_LUT                                    |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].MUXCY_XOR_I                                  |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].AddSub_MULT_AND                              |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].I_ALU_LUT                                    |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].MUXCY_XOR_I                                  |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].AddSub_MULT_AND                              |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].I_ALU_LUT                                    |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].MUXCY_XOR_I                                  |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].AddSub_MULT_AND                              |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].I_ALU_LUT                                    |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].MUXCY_XOR_I                                  |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].AddSub_MULT_AND                              |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].I_ALU_LUT                                    |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].MUXCY_XOR_I                                  |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].AddSub_MULT_AND                              |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].I_ALU_LUT                                    |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].MUXCY_XOR_I                                  |     0.000 |
|                 Use_FPU.Using_FPGA_3.Gen_Bits[1].mem_fpu_norm_delay_Inst                                      |    <0.001 |
|                 Use_FPU.Using_FPGA_3.Gen_Bits[2].mem_fpu_norm_delay_Inst                                      |    <0.001 |
|                 Use_FPU.Using_FPGA_3.Gen_Bits[3].mem_fpu_norm_delay_Inst                                      |    <0.001 |
|                 Use_FPU.Using_FPGA_3.first_mem_fpu_norm_delay_Inst                                            |    <0.001 |
|                 Use_FPU.ex_Exp_Equal_2                                                                        |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                 |    <0.001 |
|                     MUXCY_I                                                                                   |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                 |     0.000 |
|                     MUXCY_I                                                                                   |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                 |    <0.001 |
|                     MUXCY_I                                                                                   |    <0.001 |
|                 Use_FPU.ex_Exp_Mant_Equal_2                                                                   |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                 |    <0.001 |
|                     MUXCY_I                                                                                   |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                 |     0.000 |
|                     MUXCY_I                                                                                   |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                 |    <0.001 |
|                     MUXCY_I                                                                                   |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                                 |     0.000 |
|                     MUXCY_I                                                                                   |     0.000 |
|                   The_Compare[4].carry_and_I1                                                                 |     0.000 |
|                     MUXCY_I                                                                                   |     0.000 |
|                   The_Compare[5].carry_and_I1                                                                 |     0.000 |
|                     MUXCY_I                                                                                   |     0.000 |
|                   The_Compare[6].carry_and_I1                                                                 |    <0.001 |
|                     MUXCY_I                                                                                   |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                                 |     0.000 |
|                     MUXCY_I                                                                                   |     0.000 |
|                 Use_FPU.ex_MantA_Zero_2                                                                       |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                 |    <0.001 |
|                     MUXCY_I                                                                                   |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                 |    <0.001 |
|                     MUXCY_I                                                                                   |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                 |     0.000 |
|                     MUXCY_I                                                                                   |     0.000 |
|                   The_Compare[3].carry_and_I1                                                                 |     0.000 |
|                     MUXCY_I                                                                                   |     0.000 |
|                   The_Compare[4].carry_and_I1                                                                 |     0.000 |
|                     MUXCY_I                                                                                   |     0.000 |
|                   The_Compare[5].carry_and_I1                                                                 |    <0.001 |
|                     MUXCY_I                                                                                   |    <0.001 |
|                 Use_FPU.ex_MantB_Zero_2                                                                       |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                 |    <0.001 |
|                     MUXCY_I                                                                                   |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                 |    <0.001 |
|                     MUXCY_I                                                                                   |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                 |     0.000 |
|                     MUXCY_I                                                                                   |     0.000 |
|                   The_Compare[3].carry_and_I1                                                                 |     0.000 |
|                     MUXCY_I                                                                                   |     0.000 |
|                   The_Compare[4].carry_and_I1                                                                 |     0.000 |
|                     MUXCY_I                                                                                   |     0.000 |
|                   The_Compare[5].carry_and_I1                                                                 |    <0.001 |
|                     MUXCY_I                                                                                   |    <0.001 |
|               MUL_Unit_I                                                                                      |     0.002 |
|                 Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                                   |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                                    |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                                   |     0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                                    |     0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                            |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                                    |    <0.001 |
|               Operand_Select_I                                                                                |     0.001 |
|                 Gen_Bit[0].MUXF7_I1                                                                           |    <0.001 |
|                 Gen_Bit[10].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[11].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[12].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[13].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[14].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[15].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[16].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[17].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[18].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[19].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[1].MUXF7_I1                                                                           |    <0.001 |
|                 Gen_Bit[20].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[21].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[22].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[23].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[24].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[25].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[26].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[27].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[28].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[29].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[2].MUXF7_I1                                                                           |    <0.001 |
|                 Gen_Bit[30].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[31].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[3].MUXF7_I1                                                                           |    <0.001 |
|                 Gen_Bit[4].MUXF7_I1                                                                           |    <0.001 |
|                 Gen_Bit[5].MUXF7_I1                                                                           |    <0.001 |
|                 Gen_Bit[6].MUXF7_I1                                                                           |    <0.001 |
|                 Gen_Bit[7].MUXF7_I1                                                                           |    <0.001 |
|                 Gen_Bit[8].MUXF7_I1                                                                           |    <0.001 |
|                 Gen_Bit[9].MUXF7_I1                                                                           |    <0.001 |
|               Register_File_I                                                                                 |    <0.001 |
|                 Using_LUT6.All_RAM32M[0].ram32m_i                                                             |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[10].ram32m_i                                                            |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[11].ram32m_i                                                            |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[12].ram32m_i                                                            |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[13].ram32m_i                                                            |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[14].ram32m_i                                                            |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[15].ram32m_i                                                            |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[1].ram32m_i                                                             |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[2].ram32m_i                                                             |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[3].ram32m_i                                                             |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[4].ram32m_i                                                             |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[5].ram32m_i                                                             |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[6].ram32m_i                                                             |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[7].ram32m_i                                                             |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[8].ram32m_i                                                             |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[9].ram32m_i                                                             |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Shift_Logic_Module_I                                                                            |     0.000 |
|               Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                             |    <0.001 |
|               Using_DAXI_ALU_Carry.Post_MUXCY_I                                                               |     0.000 |
|               Using_DAXI_ALU_Carry.direct_lut_INST                                                            |     0.000 |
|               Using_Div_Unit.Div_unit_I1                                                                      |    <0.001 |
|                 D_Handle[0].MUXCY_XOR_I                                                                       |     0.000 |
|                 D_Handle[10].MUXCY_XOR_I                                                                      |     0.000 |
|                 D_Handle[11].MUXCY_XOR_I                                                                      |    <0.001 |
|                 D_Handle[12].MUXCY_XOR_I                                                                      |     0.000 |
|                 D_Handle[13].MUXCY_XOR_I                                                                      |     0.000 |
|                 D_Handle[14].MUXCY_XOR_I                                                                      |     0.000 |
|                 D_Handle[15].MUXCY_XOR_I                                                                      |    <0.001 |
|                 D_Handle[16].MUXCY_XOR_I                                                                      |     0.000 |
|                 D_Handle[17].MUXCY_XOR_I                                                                      |     0.000 |
|                 D_Handle[18].MUXCY_XOR_I                                                                      |     0.000 |
|                 D_Handle[19].MUXCY_XOR_I                                                                      |    <0.001 |
|                 D_Handle[1].MUXCY_XOR_I                                                                       |     0.000 |
|                 D_Handle[20].MUXCY_XOR_I                                                                      |     0.000 |
|                 D_Handle[21].MUXCY_XOR_I                                                                      |     0.000 |
|                 D_Handle[22].MUXCY_XOR_I                                                                      |     0.000 |
|                 D_Handle[23].MUXCY_XOR_I                                                                      |    <0.001 |
|                 D_Handle[24].MUXCY_XOR_I                                                                      |     0.000 |
|                 D_Handle[25].MUXCY_XOR_I                                                                      |     0.000 |
|                 D_Handle[26].MUXCY_XOR_I                                                                      |     0.000 |
|                 D_Handle[27].MUXCY_XOR_I                                                                      |    <0.001 |
|                 D_Handle[28].MUXCY_XOR_I                                                                      |     0.000 |
|                 D_Handle[29].MUXCY_XOR_I                                                                      |     0.000 |
|                 D_Handle[2].MUXCY_XOR_I                                                                       |     0.000 |
|                 D_Handle[30].MUXCY_XOR_I                                                                      |     0.000 |
|                 D_Handle[31].MUXCY_XOR_I                                                                      |    <0.001 |
|                 D_Handle[3].MUXCY_XOR_I                                                                       |    <0.001 |
|                 D_Handle[4].MUXCY_XOR_I                                                                       |     0.000 |
|                 D_Handle[5].MUXCY_XOR_I                                                                       |     0.000 |
|                 D_Handle[6].MUXCY_XOR_I                                                                       |     0.000 |
|                 D_Handle[7].MUXCY_XOR_I                                                                       |    <0.001 |
|                 D_Handle[8].MUXCY_XOR_I                                                                       |     0.000 |
|                 D_Handle[9].MUXCY_XOR_I                                                                       |     0.000 |
|                 New_Q_Handle[0].MUXCY_XOR_I                                                                   |    <0.001 |
|                 New_Q_Handle[0].New_Q_LUT4                                                                    |    <0.001 |
|                 New_Q_Handle[10].MUXCY_XOR_I                                                                  |     0.000 |
|                 New_Q_Handle[10].New_Q_LUT4                                                                   |    <0.001 |
|                 New_Q_Handle[11].MUXCY_XOR_I                                                                  |    <0.001 |
|                 New_Q_Handle[11].New_Q_LUT4                                                                   |    <0.001 |
|                 New_Q_Handle[12].MUXCY_XOR_I                                                                  |     0.000 |
|                 New_Q_Handle[12].New_Q_LUT4                                                                   |    <0.001 |
|                 New_Q_Handle[13].MUXCY_XOR_I                                                                  |     0.000 |
|                 New_Q_Handle[13].New_Q_LUT4                                                                   |    <0.001 |
|                 New_Q_Handle[14].MUXCY_XOR_I                                                                  |     0.000 |
|                 New_Q_Handle[14].New_Q_LUT4                                                                   |    <0.001 |
|                 New_Q_Handle[15].MUXCY_XOR_I                                                                  |    <0.001 |
|                 New_Q_Handle[15].New_Q_LUT4                                                                   |    <0.001 |
|                 New_Q_Handle[16].MUXCY_XOR_I                                                                  |     0.000 |
|                 New_Q_Handle[16].New_Q_LUT4                                                                   |    <0.001 |
|                 New_Q_Handle[17].MUXCY_XOR_I                                                                  |     0.000 |
|                 New_Q_Handle[17].New_Q_LUT4                                                                   |    <0.001 |
|                 New_Q_Handle[18].MUXCY_XOR_I                                                                  |     0.000 |
|                 New_Q_Handle[18].New_Q_LUT4                                                                   |    <0.001 |
|                 New_Q_Handle[19].MUXCY_XOR_I                                                                  |    <0.001 |
|                 New_Q_Handle[19].New_Q_LUT4                                                                   |    <0.001 |
|                 New_Q_Handle[1].MUXCY_XOR_I                                                                   |     0.000 |
|                 New_Q_Handle[1].New_Q_LUT4                                                                    |    <0.001 |
|                 New_Q_Handle[20].MUXCY_XOR_I                                                                  |     0.000 |
|                 New_Q_Handle[20].New_Q_LUT4                                                                   |    <0.001 |
|                 New_Q_Handle[21].MUXCY_XOR_I                                                                  |     0.000 |
|                 New_Q_Handle[21].New_Q_LUT4                                                                   |    <0.001 |
|                 New_Q_Handle[22].MUXCY_XOR_I                                                                  |     0.000 |
|                 New_Q_Handle[22].New_Q_LUT4                                                                   |    <0.001 |
|                 New_Q_Handle[23].MUXCY_XOR_I                                                                  |    <0.001 |
|                 New_Q_Handle[23].New_Q_LUT4                                                                   |    <0.001 |
|                 New_Q_Handle[24].MUXCY_XOR_I                                                                  |     0.000 |
|                 New_Q_Handle[24].New_Q_LUT4                                                                   |    <0.001 |
|                 New_Q_Handle[25].MUXCY_XOR_I                                                                  |     0.000 |
|                 New_Q_Handle[25].New_Q_LUT4                                                                   |    <0.001 |
|                 New_Q_Handle[26].MUXCY_XOR_I                                                                  |     0.000 |
|                 New_Q_Handle[26].New_Q_LUT4                                                                   |    <0.001 |
|                 New_Q_Handle[27].MUXCY_XOR_I                                                                  |    <0.001 |
|                 New_Q_Handle[27].New_Q_LUT4                                                                   |    <0.001 |
|                 New_Q_Handle[28].MUXCY_XOR_I                                                                  |     0.000 |
|                 New_Q_Handle[28].New_Q_LUT4                                                                   |    <0.001 |
|                 New_Q_Handle[29].MUXCY_XOR_I                                                                  |     0.000 |
|                 New_Q_Handle[29].New_Q_LUT4                                                                   |    <0.001 |
|                 New_Q_Handle[2].MUXCY_XOR_I                                                                   |     0.000 |
|                 New_Q_Handle[2].New_Q_LUT4                                                                    |    <0.001 |
|                 New_Q_Handle[30].MUXCY_XOR_I                                                                  |     0.000 |
|                 New_Q_Handle[30].New_Q_LUT4                                                                   |    <0.001 |
|                 New_Q_Handle[31].MUXCY_XOR_I                                                                  |    <0.001 |
|                 New_Q_Handle[31].New_Q_LUT4                                                                   |    <0.001 |
|                 New_Q_Handle[3].MUXCY_XOR_I                                                                   |    <0.001 |
|                 New_Q_Handle[3].New_Q_LUT4                                                                    |    <0.001 |
|                 New_Q_Handle[4].MUXCY_XOR_I                                                                   |     0.000 |
|                 New_Q_Handle[4].New_Q_LUT4                                                                    |    <0.001 |
|                 New_Q_Handle[5].MUXCY_XOR_I                                                                   |     0.000 |
|                 New_Q_Handle[5].New_Q_LUT4                                                                    |    <0.001 |
|                 New_Q_Handle[6].MUXCY_XOR_I                                                                   |     0.000 |
|                 New_Q_Handle[6].New_Q_LUT4                                                                    |    <0.001 |
|                 New_Q_Handle[7].MUXCY_XOR_I                                                                   |    <0.001 |
|                 New_Q_Handle[7].New_Q_LUT4                                                                    |    <0.001 |
|                 New_Q_Handle[8].MUXCY_XOR_I                                                                   |     0.000 |
|                 New_Q_Handle[8].New_Q_LUT4                                                                    |    <0.001 |
|                 New_Q_Handle[9].MUXCY_XOR_I                                                                   |     0.000 |
|                 New_Q_Handle[9].New_Q_LUT4                                                                    |    <0.001 |
|               Zero_Detect_I                                                                                   |    <0.001 |
|                 Part_Of_Zero_Carry_Start                                                                      |    <0.001 |
|                 Zero_Detecting[2].I_Part_Of_Zero_Detect                                                       |     0.000 |
|                 Zero_Detecting[3].I_Part_Of_Zero_Detect                                                       |    <0.001 |
|                 Zero_Detecting[5].I_Part_Of_Zero_Detect                                                       |    <0.001 |
|               exception_registers_I1                                                                          |    <0.001 |
|                 CarryIn_MUXCY                                                                                 |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                                 |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                                 |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                                 |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                                 |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                                 |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                                 |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                                 |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                                 |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                                 |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                                 |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                                     |    <0.001 |
|               msr_reg_i                                                                                       |    <0.001 |
|                 MEM_MSR_Bits[24].Using_FDR.MSR_I                                                              |    <0.001 |
|                 MEM_MSR_Bits[25].Using_FDR.MSR_I                                                              |    <0.001 |
|                 MEM_MSR_Bits[26].Using_FDR.MSR_I                                                              |    <0.001 |
|                 MEM_MSR_Bits[28].Using_FDR.MSR_I                                                              |    <0.001 |
|                 MEM_MSR_Bits[29].Using_FDR.MSR_I                                                              |    <0.001 |
|                 MEM_MSR_Bits[30].Using_FDR.MSR_I                                                              |    <0.001 |
|                 OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I                                                         |    <0.001 |
|                 OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                                                         |    <0.001 |
|                 OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I                                                         |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                                         |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                                                         |    <0.001 |
|                 OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                                         |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                                         |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                                                         |    <0.001 |
|             Decode_I                                                                                          |     0.007 |
|               PC_Module_I                                                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                                      |    <0.001 |
|                 Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                             |    <0.001 |
|                 Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                            |    <0.001 |
|                 Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                            |    <0.001 |
|                 Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                             |     0.000 |
|                 Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                            |    <0.001 |
|                 Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                            |    <0.001 |
|                 Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                            |    <0.001 |
|                 Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                             |     0.000 |
|                 Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                             |     0.000 |
|                 Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                             |    <0.001 |
|                 Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                             |     0.000 |
|                 Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                             |     0.000 |
|                 Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                             |     0.000 |
|                 Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                             |    <0.001 |
|                 Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                             |     0.000 |
|               PreFetch_Buffer_I1                                                                              |     0.002 |
|                 Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                            |    <0.001 |
|                 Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                                        |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                            |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                                        |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                            |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                                        |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                            |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                                        |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                               |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                           |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                                   |    <0.001 |
|                 Last_Sel_DFF                                                                                  |    <0.001 |
|                 Mux_Select_Empty_LUT6                                                                         |    <0.001 |
|                 Mux_Select_OF_Valid_LUT6                                                                      |    <0.001 |
|                 OF_Valid_DFF                                                                                  |    <0.001 |
|               Use_MuxCy[10].OF_Piperun_Stage                                                                  |    <0.001 |
|                 MUXCY_I                                                                                       |    <0.001 |
|               Use_MuxCy[11].OF_Piperun_Stage                                                                  |    <0.001 |
|                 MUXCY_I                                                                                       |    <0.001 |
|               Use_MuxCy[1].OF_Piperun_Stage                                                                   |    <0.001 |
|                 MUXCY_I                                                                                       |    <0.001 |
|               Use_MuxCy[2].OF_Piperun_Stage                                                                   |    <0.001 |
|                 MUXCY_I                                                                                       |    <0.001 |
|               Use_MuxCy[3].OF_Piperun_Stage                                                                   |    <0.001 |
|                 MUXCY_I                                                                                       |    <0.001 |
|               Use_MuxCy[4].OF_Piperun_Stage                                                                   |     0.000 |
|                 MUXCY_I                                                                                       |     0.000 |
|               Use_MuxCy[5].OF_Piperun_Stage                                                                   |     0.000 |
|                 MUXCY_I                                                                                       |     0.000 |
|               Use_MuxCy[6].OF_Piperun_Stage                                                                   |    <0.001 |
|                 MUXCY_I                                                                                       |    <0.001 |
|               Use_MuxCy[7].OF_Piperun_Stage                                                                   |     0.000 |
|                 MUXCY_I                                                                                       |     0.000 |
|               Use_MuxCy[8].OF_Piperun_Stage                                                                   |     0.000 |
|                 MUXCY_I                                                                                       |     0.000 |
|               Use_MuxCy[9].OF_Piperun_Stage                                                                   |     0.000 |
|                 MUXCY_I                                                                                       |     0.000 |
|               Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                                      |    <0.001 |
|               Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                                                      |    <0.001 |
|               Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                                      |    <0.001 |
|               Using_FPGA_2.ex_byte_access_i_Inst                                                              |    <0.001 |
|               Using_FPGA_2.ex_doublet_access_i_Inst                                                           |    <0.001 |
|               Using_FPGA_2.ex_is_load_instr_Inst                                                              |    <0.001 |
|               Using_FPGA_2.ex_is_lwx_instr_Inst                                                               |    <0.001 |
|               Using_FPGA_2.ex_is_swx_instr_Inst                                                               |    <0.001 |
|               Using_FPGA_2.ex_load_store_instr_Inst                                                           |    <0.001 |
|               Using_FPGA_2.ex_reverse_mem_access_inst                                                         |    <0.001 |
|               Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                                        |    <0.001 |
|               Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                                         |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                                |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                                |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                                |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                                |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                                |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                                |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                               |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                               |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                               |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                               |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                               |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                               |    <0.001 |
|               Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1                                        |    <0.001 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and                                             |     0.000 |
|                 MUXCY_I                                                                                       |     0.000 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or                                              |     0.000 |
|                 MUXCY_I                                                                                       |     0.000 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and                                            |    <0.001 |
|                 MUXCY_I                                                                                       |    <0.001 |
|               Using_ICache_Carry_Chain.ib_ready_MMU_carry_or                                                  |    <0.001 |
|                 MUXCY_I                                                                                       |    <0.001 |
|               Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                                |     0.000 |
|                 MUXCY_I                                                                                       |     0.000 |
|               if_pc_incr_carry_and_0                                                                          |    <0.001 |
|                 MUXCY_I                                                                                       |    <0.001 |
|               if_pc_incr_carry_and_3                                                                          |     0.000 |
|                 MUXCY_I                                                                                       |     0.000 |
|               jump_logic_I1                                                                                   |     0.002 |
|                 MUXCY_JUMP_CARRY                                                                              |    <0.001 |
|                 MUXCY_JUMP_CARRY2                                                                             |    <0.001 |
|                 MUXCY_JUMP_CARRY3                                                                             |    <0.001 |
|                 MUXCY_JUMP_CARRY4                                                                             |    <0.001 |
|                 MUXCY_JUMP_CARRY5                                                                             |     0.000 |
|                 MUXCY_JUMP_CARRY6                                                                             |     0.002 |
|               mem_PipeRun_carry_and                                                                           |    <0.001 |
|                 MUXCY_I                                                                                       |    <0.001 |
|               mem_wait_on_ready_N_carry_or                                                                    |    <0.001 |
|                 MUXCY_I                                                                                       |    <0.001 |
|             Use_DBUS.DAXI_Interface_I1                                                                        |    <0.001 |
|             Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                                          |    <0.001 |
|             Use_Debug_Logic.Master_Core.Debug_Perf                                                            |     0.001 |
|               Serial_Dbg_Intf.SRL16E_1                                                                        |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_2                                                                        |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_3                                                                        |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_4                                                                        |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_7                                                                        |     0.000 |
|               Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                           |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                           |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                                           |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                           |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                           |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                                           |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_brk_hit                                                                |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_hit                                                                    |    <0.001 |
|                 sync_bits[0].sync_bit                                                                         |    <0.001 |
|               Serial_Dbg_Intf.sync_pause                                                                      |     0.000 |
|               Serial_Dbg_Intf.sync_running_clock                                                              |    <0.001 |
|               Serial_Dbg_Intf.sync_sample                                                                     |    <0.001 |
|                 sync_bits[0].sync_bit                                                                         |    <0.001 |
|                 sync_bits[1].sync_bit                                                                         |    <0.001 |
|                 sync_bits[2].sync_bit                                                                         |    <0.001 |
|                 sync_bits[3].sync_bit                                                                         |    <0.001 |
|                 sync_bits[4].sync_bit                                                                         |    <0.001 |
|                 sync_bits[5].sync_bit                                                                         |    <0.001 |
|                 sync_bits[6].sync_bit                                                                         |    <0.001 |
|                 sync_bits[9].sync_bit                                                                         |    <0.001 |
|               Serial_Dbg_Intf.sync_sleep                                                                      |    <0.001 |
|               Serial_Dbg_Intf.sync_stop_CPU                                                                   |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                            |    <0.001 |
|                 Compare[0].MUXCY_I                                                                            |    <0.001 |
|                 Compare[0].SRLC16E_I                                                                          |    <0.001 |
|                 Compare[1].MUXCY_I                                                                            |     0.000 |
|                 Compare[1].SRLC16E_I                                                                          |    <0.001 |
|                 Compare[2].MUXCY_I                                                                            |     0.000 |
|                 Compare[2].SRLC16E_I                                                                          |    <0.001 |
|                 Compare[3].MUXCY_I                                                                            |     0.000 |
|                 Compare[3].SRLC16E_I                                                                          |    <0.001 |
|                 Compare[4].MUXCY_I                                                                            |    <0.001 |
|                 Compare[4].SRLC16E_I                                                                          |    <0.001 |
|                 Compare[5].MUXCY_I                                                                            |     0.000 |
|                 Compare[5].SRLC16E_I                                                                          |    <0.001 |
|                 Compare[6].MUXCY_I                                                                            |     0.000 |
|                 Compare[6].SRLC16E_I                                                                          |    <0.001 |
|                 Compare[7].MUXCY_I                                                                            |     0.000 |
|                 Compare[7].SRLC16E_I                                                                          |    <0.001 |
|                 The_First_BreakPoints.MUXCY_Post                                                              |    <0.001 |
|               sync_trig_out_0                                                                                 |     0.000 |
|             Use_IBUS.IAXI_Interface_I1                                                                        |    <0.001 |
|             Using_DCache.Using_WriteThrough.DCache_I1                                                         |     0.013 |
|               DATA_RAM_Module                                                                                 |     0.008 |
|                 Using_B36_S18.The_BRAMs[0].RAMB36_I1                                                          |     0.004 |
|                 Using_B36_S18.The_BRAMs[1].RAMB36_I1                                                          |     0.004 |
|               Gen_WE[0].SUM_I                                                                                 |    <0.001 |
|               Gen_WE[1].SUM_I                                                                                 |    <0.001 |
|               Gen_WE[2].SUM_I                                                                                 |    <0.001 |
|               Gen_WE[3].SUM_I                                                                                 |    <0.001 |
|               TAG_RAM_Module                                                                                  |     0.004 |
|                 Using_B36_S36.The_BRAMs[0].RAMB36_I1                                                          |     0.004 |
|               Using_Latch_AS_Logic_1.AND2B1L_I1                                                               |    <0.001 |
|               Using_Latch_AS_Logic_3.AND2B1L_I1                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Cache_Interface_I1                                             |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE                                             |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT                                              |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE                                             |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT                                              |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE                                             |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT                                              |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE                                             |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT                                              |    <0.001 |
|                 Using_AXI.Use_AXI_Write.exist_bit_FDRE                                                        |    <0.001 |
|                 Using_AXI.Use_AXI_Write.exist_bit_LUT                                                         |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[0].Copy_Mem                                       |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[10].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[11].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[12].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[13].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[14].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[15].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[17].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[18].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[19].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[1].Copy_Mem                                       |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[22].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[23].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[27].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[28].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[29].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem                                       |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[3].Copy_Mem                                       |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem                                       |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[5].Copy_Mem                                       |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[6].Copy_Mem                                       |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[7].Copy_Mem                                       |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[8].Copy_Mem                                       |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[9].Copy_Mem                                       |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[0].Gen_Instr_DFF                                                  |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[0].Mux_Select_LUT5                                                |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[10].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[10].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[11].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[11].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[12].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[12].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[13].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[13].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[14].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[14].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[15].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[15].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[16].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[16].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[17].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[17].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[18].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[18].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[19].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[19].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[1].Gen_Instr_DFF                                                  |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[1].Mux_Select_LUT5                                                |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[20].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[20].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[21].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[21].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[22].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[22].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[23].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[23].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[24].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[24].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[25].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[25].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[26].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[26].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[27].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[27].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[28].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[28].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[29].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[29].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[2].Gen_Instr_DFF                                                  |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[2].Mux_Select_LUT5                                                |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[30].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[30].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[31].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[31].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[3].Gen_Instr_DFF                                                  |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[3].Mux_Select_LUT5                                                |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[4].Gen_Instr_DFF                                                  |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[4].Mux_Select_LUT5                                                |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[5].Gen_Instr_DFF                                                  |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[5].Mux_Select_LUT5                                                |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[6].Gen_Instr_DFF                                                  |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[6].Mux_Select_LUT5                                                |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[7].Gen_Instr_DFF                                                  |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[7].Mux_Select_LUT5                                                |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[8].Gen_Instr_DFF                                                  |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[8].Mux_Select_LUT5                                                |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[9].Gen_Instr_DFF                                                  |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[9].Mux_Select_LUT5                                                |    <0.001 |
|               cache_valid_bit_detect_I1                                                                       |     0.000 |
|                 Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and                                   |     0.000 |
|                   MUXCY_I                                                                                     |     0.000 |
|               dcache_data_strobe_sel_carry_or_0                                                               |     0.000 |
|                 MUXCY_I                                                                                       |     0.000 |
|               dcache_data_strobe_sel_carry_or_1                                                               |     0.000 |
|                 MUXCY_I                                                                                       |     0.000 |
|               dcache_data_strobe_sel_carry_or_2                                                               |     0.000 |
|                 MUXCY_I                                                                                       |     0.000 |
|               mem_read_cache_hit_carry_or                                                                     |    <0.001 |
|                 MUXCY_I                                                                                       |    <0.001 |
|               mem_read_cache_hit_direct_carry_and                                                             |    <0.001 |
|                 MUXCY_I                                                                                       |    <0.001 |
|               mem_read_cache_miss_sel_carry_and                                                               |    <0.001 |
|                 MUXCY_I                                                                                       |    <0.001 |
|               mem_tag_hit_comparator                                                                          |    <0.001 |
|                 Comp_Carry_Chain[0].MUXCY_I                                                                   |    <0.001 |
|                 Comp_Carry_Chain[1].MUXCY_I                                                                   |     0.000 |
|                 Comp_Carry_Chain[2].MUXCY_I                                                                   |     0.000 |
|                 Comp_Carry_Chain[3].MUXCY_I                                                                   |     0.000 |
|                 Comp_Carry_Chain[4].MUXCY_I                                                                   |    <0.001 |
|                 Comp_Carry_Chain[5].MUXCY_I                                                                   |     0.000 |
|               mem_tag_miss_comparator                                                                         |    <0.001 |
|                 Comp_Carry_Chain[0].MUXCY_I                                                                   |    <0.001 |
|                 Comp_Carry_Chain[3].MUXCY_I                                                                   |     0.000 |
|                 Comp_Carry_Chain[4].MUXCY_I                                                                   |    <0.001 |
|                 Comp_Carry_Chain[5].MUXCY_I                                                                   |    <0.001 |
|             Using_Debug.Using_ICache.combined_carry_and_I2                                                    |    <0.001 |
|               MUXCY_I                                                                                         |    <0.001 |
|             Using_Debug.Using_ICache.combined_carry_or_I                                                      |     0.000 |
|               MUXCY_I                                                                                         |     0.000 |
|             Using_Debug.Using_ICache.debug_combinded_carry_or_I                                               |     0.000 |
|               MUXCY_I                                                                                         |     0.000 |
|             Using_ICache.ICache_I1                                                                            |     0.011 |
|               Cache_Interface_I1                                                                              |    <0.001 |
|               Data_RAM_Module                                                                                 |     0.007 |
|                 Using_B36_S18.The_BRAMs[0].RAMB36_I1                                                          |     0.003 |
|                 Using_B36_S18.The_BRAMs[1].RAMB36_I1                                                          |     0.003 |
|               Tag_RAM_Module                                                                                  |     0.004 |
|                 Using_B36_S36.The_BRAMs[0].RAMB36_I1                                                          |     0.004 |
|               Using_FPGA_FSL_1.tag_hit_comparator                                                             |    <0.001 |
|                 Comp_Carry_Chain[0].MUXCY_I                                                                   |     0.000 |
|                 Comp_Carry_Chain[1].MUXCY_I                                                                   |     0.000 |
|                 Comp_Carry_Chain[2].MUXCY_I                                                                   |     0.000 |
|                 Comp_Carry_Chain[3].MUXCY_I                                                                   |    <0.001 |
|                 Comp_Carry_Chain[4].MUXCY_I                                                                   |    <0.001 |
|                 Using_Extra_Carry.MUXCY_EXTRA_I                                                               |    <0.001 |
|               cache_valid_bit_detect_I1                                                                       |     0.000 |
|                 Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and                                   |     0.000 |
|                   MUXCY_I                                                                                     |     0.000 |
|             instr_mux_I                                                                                       |    <0.001 |
|               Mux_All.All_Bits[0].I_MUX_LUT_V5                                                                |    <0.001 |
|               Mux_All.All_Bits[10].I_MUX_LUT_V5                                                               |    <0.001 |
|               Mux_All.All_Bits[11].I_MUX_LUT_V5                                                               |    <0.001 |
|               Mux_All.All_Bits[12].I_MUX_LUT_V5                                                               |    <0.001 |
|               Mux_All.All_Bits[13].I_MUX_LUT_V5                                                               |    <0.001 |
|               Mux_All.All_Bits[14].I_MUX_LUT_V5                                                               |    <0.001 |
|               Mux_All.All_Bits[15].I_MUX_LUT_V5                                                               |    <0.001 |
|               Mux_All.All_Bits[16].I_MUX_LUT_V5                                                               |    <0.001 |
|               Mux_All.All_Bits[17].I_MUX_LUT_V5                                                               |    <0.001 |
|               Mux_All.All_Bits[18].I_MUX_LUT_V5                                                               |    <0.001 |
|               Mux_All.All_Bits[19].I_MUX_LUT_V5                                                               |    <0.001 |
|               Mux_All.All_Bits[1].I_MUX_LUT_V5                                                                |    <0.001 |
|               Mux_All.All_Bits[20].I_MUX_LUT_V5                                                               |    <0.001 |
|               Mux_All.All_Bits[21].I_MUX_LUT_V5                                                               |    <0.001 |
|               Mux_All.All_Bits[22].I_MUX_LUT_V5                                                               |    <0.001 |
|               Mux_All.All_Bits[23].I_MUX_LUT_V5                                                               |    <0.001 |
|               Mux_All.All_Bits[24].I_MUX_LUT_V5                                                               |    <0.001 |
|               Mux_All.All_Bits[25].I_MUX_LUT_V5                                                               |    <0.001 |
|               Mux_All.All_Bits[26].I_MUX_LUT_V5                                                               |    <0.001 |
|               Mux_All.All_Bits[27].I_MUX_LUT_V5                                                               |    <0.001 |
|               Mux_All.All_Bits[28].I_MUX_LUT_V5                                                               |    <0.001 |
|               Mux_All.All_Bits[29].I_MUX_LUT_V5                                                               |    <0.001 |
|               Mux_All.All_Bits[2].I_MUX_LUT_V5                                                                |    <0.001 |
|               Mux_All.All_Bits[30].I_MUX_LUT_V5                                                               |    <0.001 |
|               Mux_All.All_Bits[31].I_MUX_LUT_V5                                                               |    <0.001 |
|               Mux_All.All_Bits[3].I_MUX_LUT_V5                                                                |    <0.001 |
|               Mux_All.All_Bits[4].I_MUX_LUT_V5                                                                |    <0.001 |
|               Mux_All.All_Bits[5].I_MUX_LUT_V5                                                                |    <0.001 |
|               Mux_All.All_Bits[6].I_MUX_LUT_V5                                                                |    <0.001 |
|               Mux_All.All_Bits[7].I_MUX_LUT_V5                                                                |    <0.001 |
|               Mux_All.All_Bits[8].I_MUX_LUT_V5                                                                |    <0.001 |
|               Mux_All.All_Bits[9].I_MUX_LUT_V5                                                                |    <0.001 |
|             mem_databus_ready_sel_carry_or                                                                    |    <0.001 |
|               MUXCY_I                                                                                         |    <0.001 |
|             read_data_mux_I                                                                                   |    <0.001 |
|           Reset_DFF                                                                                           |    <0.001 |
|     microblaze_0_axi_intc                                                                                     |    <0.001 |
|       U0                                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                  |    <0.001 |
|             I_DECODER                                                                                         |    <0.001 |
|         INTC_CORE_I                                                                                           |    <0.001 |
|           IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_0_15_10_10                                                                                |    <0.001 |
|             ram_reg_0_15_11_11                                                                                |    <0.001 |
|             ram_reg_0_15_12_12                                                                                |    <0.001 |
|             ram_reg_0_15_13_13                                                                                |    <0.001 |
|             ram_reg_0_15_14_14                                                                                |    <0.001 |
|             ram_reg_0_15_15_15                                                                                |    <0.001 |
|             ram_reg_0_15_16_16                                                                                |    <0.001 |
|             ram_reg_0_15_17_17                                                                                |    <0.001 |
|             ram_reg_0_15_18_18                                                                                |    <0.001 |
|             ram_reg_0_15_19_19                                                                                |    <0.001 |
|             ram_reg_0_15_1_1                                                                                  |    <0.001 |
|             ram_reg_0_15_20_20                                                                                |    <0.001 |
|             ram_reg_0_15_21_21                                                                                |    <0.001 |
|             ram_reg_0_15_22_22                                                                                |    <0.001 |
|             ram_reg_0_15_23_23                                                                                |    <0.001 |
|             ram_reg_0_15_24_24                                                                                |    <0.001 |
|             ram_reg_0_15_25_25                                                                                |    <0.001 |
|             ram_reg_0_15_26_26                                                                                |    <0.001 |
|             ram_reg_0_15_27_27                                                                                |    <0.001 |
|             ram_reg_0_15_28_28                                                                                |    <0.001 |
|             ram_reg_0_15_29_29                                                                                |    <0.001 |
|             ram_reg_0_15_2_2                                                                                  |    <0.001 |
|             ram_reg_0_15_30_30                                                                                |    <0.001 |
|             ram_reg_0_15_31_31                                                                                |    <0.001 |
|             ram_reg_0_15_3_3                                                                                  |    <0.001 |
|             ram_reg_0_15_4_4                                                                                  |    <0.001 |
|             ram_reg_0_15_5_5                                                                                  |    <0.001 |
|             ram_reg_0_15_6_6                                                                                  |    <0.001 |
|             ram_reg_0_15_7_7                                                                                  |    <0.001 |
|             ram_reg_0_15_8_8                                                                                  |    <0.001 |
|             ram_reg_0_15_9_9                                                                                  |    <0.001 |
|     microblaze_0_axi_periph                                                                                   |     0.068 |
|       m00_couplers                                                                                            |     0.006 |
|         auto_ds                                                                                               |     0.003 |
|           inst                                                                                                |     0.003 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                             |     0.003 |
|               USE_READ.read_addr_inst                                                                         |     0.001 |
|                 cmd_queue                                                                                     |    <0.001 |
|                   inst                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                          |    <0.001 |
|                           grf.rf                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                               gr1.gr1_int.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                                       |    <0.001 |
|                               rpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                               gwss.wsts                                                                       |    <0.001 |
|                               wpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                               gdm.dm_gen.dm                                                                   |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                              |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                            |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                            |    <0.001 |
|                                 RAM_reg_0_31_24_25                                                            |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                             |    <0.001 |
|                             rstblk                                                                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                        |    <0.001 |
|               USE_READ.read_data_inst                                                                         |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                                             |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                       |     0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                                     |    <0.001 |
|                   inst                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                          |    <0.001 |
|                           grf.rf                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                               gr1.gr1_int.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                                       |    <0.001 |
|                               rpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                               gwss.wsts                                                                       |    <0.001 |
|                               wpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                               gdm.dm_gen.dm                                                                   |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                              |    <0.001 |
|                                 RAM_reg_0_31_6_8                                                              |    <0.001 |
|                             rstblk                                                                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                        |    <0.001 |
|                 cmd_queue                                                                                     |    <0.001 |
|                   inst                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                          |    <0.001 |
|                           grf.rf                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                               gr1.gr1_int.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                                       |    <0.001 |
|                               rpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                               gwss.wsts                                                                       |    <0.001 |
|                               wpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                               gdm.dm_gen.dm                                                                   |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                              |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                            |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                            |    <0.001 |
|                                 RAM_reg_0_31_24_25                                                            |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                             |    <0.001 |
|                             rstblk                                                                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                        |    <0.001 |
|               USE_WRITE.write_data_inst                                                                       |    <0.001 |
|         auto_pc                                                                                               |     0.003 |
|           inst                                                                                                |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                              |     0.003 |
|               RD.ar_channel_0                                                                                 |    <0.001 |
|                 ar_cmd_fsm_0                                                                                  |    <0.001 |
|                 cmd_translator_0                                                                              |    <0.001 |
|                   incr_cmd_0                                                                                  |    <0.001 |
|                   wrap_cmd_0                                                                                  |    <0.001 |
|               RD.r_channel_0                                                                                  |    <0.001 |
|                 rd_data_fifo_0                                                                                |    <0.001 |
|                 transaction_fifo_0                                                                            |    <0.001 |
|               SI_REG                                                                                          |    <0.001 |
|                 ar_pipe                                                                                       |    <0.001 |
|                 aw_pipe                                                                                       |    <0.001 |
|                 b_pipe                                                                                        |    <0.001 |
|                 r_pipe                                                                                        |    <0.001 |
|               WR.aw_channel_0                                                                                 |     0.001 |
|                 aw_cmd_fsm_0                                                                                  |    <0.001 |
|                 cmd_translator_0                                                                              |    <0.001 |
|                   incr_cmd_0                                                                                  |    <0.001 |
|                   wrap_cmd_0                                                                                  |    <0.001 |
|               WR.b_channel_0                                                                                  |    <0.001 |
|                 bid_fifo_0                                                                                    |    <0.001 |
|                 bresp_fifo_0                                                                                  |    <0.001 |
|       m01_couplers                                                                                            |     0.005 |
|         auto_ds                                                                                               |     0.003 |
|           inst                                                                                                |     0.003 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                             |     0.003 |
|               USE_READ.read_addr_inst                                                                         |     0.001 |
|                 cmd_queue                                                                                     |    <0.001 |
|                   inst                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                          |    <0.001 |
|                           grf.rf                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                               gr1.gr1_int.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                                       |    <0.001 |
|                               rpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                               gwss.wsts                                                                       |    <0.001 |
|                               wpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                               gdm.dm_gen.dm                                                                   |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                              |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                            |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                            |    <0.001 |
|                                 RAM_reg_0_31_24_25                                                            |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                             |    <0.001 |
|                             rstblk                                                                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                        |    <0.001 |
|               USE_READ.read_data_inst                                                                         |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                                             |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                       |     0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                                     |    <0.001 |
|                   inst                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                          |    <0.001 |
|                           grf.rf                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                               gr1.gr1_int.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                                       |    <0.001 |
|                               rpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                               gwss.wsts                                                                       |    <0.001 |
|                               wpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                               gdm.dm_gen.dm                                                                   |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                              |    <0.001 |
|                                 RAM_reg_0_31_6_8                                                              |    <0.001 |
|                             rstblk                                                                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                        |    <0.001 |
|                 cmd_queue                                                                                     |    <0.001 |
|                   inst                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                          |    <0.001 |
|                           grf.rf                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                               gr1.gr1_int.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                                       |    <0.001 |
|                               rpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                               gwss.wsts                                                                       |    <0.001 |
|                               wpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                               gdm.dm_gen.dm                                                                   |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                              |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                            |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                            |    <0.001 |
|                                 RAM_reg_0_31_24_25                                                            |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                             |    <0.001 |
|                             rstblk                                                                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                        |    <0.001 |
|               USE_WRITE.write_data_inst                                                                       |    <0.001 |
|         auto_pc                                                                                               |     0.002 |
|           inst                                                                                                |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                              |     0.002 |
|               RD.ar_channel_0                                                                                 |    <0.001 |
|                 ar_cmd_fsm_0                                                                                  |    <0.001 |
|                 cmd_translator_0                                                                              |    <0.001 |
|                   incr_cmd_0                                                                                  |    <0.001 |
|                   wrap_cmd_0                                                                                  |    <0.001 |
|               RD.r_channel_0                                                                                  |    <0.001 |
|                 rd_data_fifo_0                                                                                |    <0.001 |
|                 transaction_fifo_0                                                                            |    <0.001 |
|               SI_REG                                                                                          |    <0.001 |
|                 ar_pipe                                                                                       |    <0.001 |
|                 aw_pipe                                                                                       |    <0.001 |
|                 b_pipe                                                                                        |    <0.001 |
|                 r_pipe                                                                                        |    <0.001 |
|               WR.aw_channel_0                                                                                 |    <0.001 |
|                 aw_cmd_fsm_0                                                                                  |    <0.001 |
|                 cmd_translator_0                                                                              |    <0.001 |
|                   incr_cmd_0                                                                                  |    <0.001 |
|                   wrap_cmd_0                                                                                  |    <0.001 |
|               WR.b_channel_0                                                                                  |    <0.001 |
|                 bid_fifo_0                                                                                    |    <0.001 |
|                 bresp_fifo_0                                                                                  |    <0.001 |
|       m02_couplers                                                                                            |     0.006 |
|         auto_ds                                                                                               |     0.003 |
|           inst                                                                                                |     0.003 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                             |     0.003 |
|               USE_READ.read_addr_inst                                                                         |     0.001 |
|                 cmd_queue                                                                                     |    <0.001 |
|                   inst                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                          |    <0.001 |
|                           grf.rf                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                               gr1.gr1_int.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                                       |    <0.001 |
|                               rpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                               gwss.wsts                                                                       |    <0.001 |
|                               wpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                               gdm.dm_gen.dm                                                                   |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                              |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                            |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                            |    <0.001 |
|                                 RAM_reg_0_31_24_25                                                            |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                             |    <0.001 |
|                             rstblk                                                                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                        |    <0.001 |
|               USE_READ.read_data_inst                                                                         |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                                             |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                       |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                                                     |    <0.001 |
|                   inst                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                          |    <0.001 |
|                           grf.rf                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                               gr1.gr1_int.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                                       |    <0.001 |
|                               rpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                               gwss.wsts                                                                       |    <0.001 |
|                               wpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                               gdm.dm_gen.dm                                                                   |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                              |    <0.001 |
|                                 RAM_reg_0_31_6_8                                                              |    <0.001 |
|                             rstblk                                                                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                        |    <0.001 |
|                 cmd_queue                                                                                     |    <0.001 |
|                   inst                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                          |    <0.001 |
|                           grf.rf                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                               gr1.gr1_int.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                                       |    <0.001 |
|                               rpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                               gwss.wsts                                                                       |    <0.001 |
|                               wpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                               gdm.dm_gen.dm                                                                   |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                              |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                            |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                            |    <0.001 |
|                                 RAM_reg_0_31_24_25                                                            |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                             |    <0.001 |
|                             rstblk                                                                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                        |    <0.001 |
|               USE_WRITE.write_data_inst                                                                       |    <0.001 |
|         auto_pc                                                                                               |     0.003 |
|           inst                                                                                                |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                              |     0.003 |
|               RD.ar_channel_0                                                                                 |    <0.001 |
|                 ar_cmd_fsm_0                                                                                  |    <0.001 |
|                 cmd_translator_0                                                                              |    <0.001 |
|                   incr_cmd_0                                                                                  |    <0.001 |
|                   wrap_cmd_0                                                                                  |    <0.001 |
|               RD.r_channel_0                                                                                  |    <0.001 |
|                 rd_data_fifo_0                                                                                |    <0.001 |
|                 transaction_fifo_0                                                                            |    <0.001 |
|               SI_REG                                                                                          |    <0.001 |
|                 ar_pipe                                                                                       |    <0.001 |
|                 aw_pipe                                                                                       |    <0.001 |
|                 b_pipe                                                                                        |    <0.001 |
|                 r_pipe                                                                                        |    <0.001 |
|               WR.aw_channel_0                                                                                 |     0.001 |
|                 aw_cmd_fsm_0                                                                                  |    <0.001 |
|                 cmd_translator_0                                                                              |    <0.001 |
|                   incr_cmd_0                                                                                  |    <0.001 |
|                   wrap_cmd_0                                                                                  |    <0.001 |
|               WR.b_channel_0                                                                                  |    <0.001 |
|                 bid_fifo_0                                                                                    |    <0.001 |
|                 bresp_fifo_0                                                                                  |    <0.001 |
|       m03_couplers                                                                                            |     0.002 |
|         m03_data_fifo                                                                                         |     0.002 |
|           inst                                                                                                |     0.002 |
|             gen_fifo.fifo_gen_inst                                                                            |     0.002 |
|               inst_fifo_gen                                                                                   |     0.002 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                       |    <0.001 |
|                   grf.rf                                                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                       grss.rsts                                                                               |    <0.001 |
|                       rpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                       gwss.wsts                                                                               |    <0.001 |
|                       wpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                     |    <0.001 |
|                       gdm.dm_gen.dm                                                                           |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                      |    <0.001 |
|                         RAM_reg_0_31_12_17                                                                    |    <0.001 |
|                         RAM_reg_0_31_18_23                                                                    |    <0.001 |
|                         RAM_reg_0_31_24_29                                                                    |    <0.001 |
|                         RAM_reg_0_31_30_35                                                                    |    <0.001 |
|                         RAM_reg_0_31_36_41                                                                    |    <0.001 |
|                         RAM_reg_0_31_42_47                                                                    |    <0.001 |
|                         RAM_reg_0_31_48_53                                                                    |    <0.001 |
|                         RAM_reg_0_31_54_59                                                                    |    <0.001 |
|                         RAM_reg_0_31_60_65                                                                    |    <0.001 |
|                         RAM_reg_0_31_66_68                                                                    |    <0.001 |
|                         RAM_reg_0_31_6_11                                                                     |    <0.001 |
|                     rstblk                                                                                    |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                      |    <0.001 |
|                   grf.rf                                                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                       grss.rsts                                                                               |    <0.001 |
|                       rpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                       gwss.wsts                                                                               |    <0.001 |
|                       wpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                     |    <0.001 |
|                       gdm.dm_gen.dm                                                                           |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                      |    <0.001 |
|                         RAM_reg_0_31_12_17                                                                    |    <0.001 |
|                         RAM_reg_0_31_18_23                                                                    |    <0.001 |
|                         RAM_reg_0_31_24_29                                                                    |    <0.001 |
|                         RAM_reg_0_31_30_35                                                                    |    <0.001 |
|                         RAM_reg_0_31_36_41                                                                    |    <0.001 |
|                         RAM_reg_0_31_42_47                                                                    |    <0.001 |
|                         RAM_reg_0_31_48_53                                                                    |    <0.001 |
|                         RAM_reg_0_31_54_59                                                                    |    <0.001 |
|                         RAM_reg_0_31_60_65                                                                    |    <0.001 |
|                         RAM_reg_0_31_66_71                                                                    |    <0.001 |
|                         RAM_reg_0_31_6_11                                                                     |    <0.001 |
|                         RAM_reg_0_31_72_73                                                                    |    <0.001 |
|                     rstblk                                                                                    |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                |    <0.001 |
|       m04_couplers                                                                                            |     0.005 |
|         auto_ds                                                                                               |     0.003 |
|           inst                                                                                                |     0.003 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                             |     0.003 |
|               USE_READ.read_addr_inst                                                                         |     0.001 |
|                 cmd_queue                                                                                     |    <0.001 |
|                   inst                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                          |    <0.001 |
|                           grf.rf                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                               gr1.gr1_int.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                                       |    <0.001 |
|                               rpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                               gwss.wsts                                                                       |    <0.001 |
|                               wpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                               gdm.dm_gen.dm                                                                   |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                              |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                            |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                            |    <0.001 |
|                                 RAM_reg_0_31_24_25                                                            |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                             |    <0.001 |
|                             rstblk                                                                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                        |    <0.001 |
|               USE_READ.read_data_inst                                                                         |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                                             |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                       |     0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                                     |    <0.001 |
|                   inst                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                          |    <0.001 |
|                           grf.rf                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                               gr1.gr1_int.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                                       |    <0.001 |
|                               rpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                               gwss.wsts                                                                       |    <0.001 |
|                               wpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                               gdm.dm_gen.dm                                                                   |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                              |    <0.001 |
|                                 RAM_reg_0_31_6_8                                                              |    <0.001 |
|                             rstblk                                                                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                        |    <0.001 |
|                 cmd_queue                                                                                     |    <0.001 |
|                   inst                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                          |    <0.001 |
|                           grf.rf                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                               gr1.gr1_int.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                                       |    <0.001 |
|                               rpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                               gwss.wsts                                                                       |    <0.001 |
|                               wpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                               gdm.dm_gen.dm                                                                   |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                              |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                            |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                            |    <0.001 |
|                                 RAM_reg_0_31_24_25                                                            |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                             |    <0.001 |
|                             rstblk                                                                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                        |    <0.001 |
|               USE_WRITE.write_data_inst                                                                       |    <0.001 |
|         auto_pc                                                                                               |     0.002 |
|           inst                                                                                                |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                              |     0.002 |
|               RD.ar_channel_0                                                                                 |    <0.001 |
|                 ar_cmd_fsm_0                                                                                  |    <0.001 |
|                 cmd_translator_0                                                                              |    <0.001 |
|                   incr_cmd_0                                                                                  |    <0.001 |
|                   wrap_cmd_0                                                                                  |    <0.001 |
|               RD.r_channel_0                                                                                  |    <0.001 |
|                 rd_data_fifo_0                                                                                |    <0.001 |
|                 transaction_fifo_0                                                                            |    <0.001 |
|               SI_REG                                                                                          |    <0.001 |
|                 ar_pipe                                                                                       |    <0.001 |
|                 aw_pipe                                                                                       |    <0.001 |
|                 b_pipe                                                                                        |    <0.001 |
|                 r_pipe                                                                                        |    <0.001 |
|               WR.aw_channel_0                                                                                 |    <0.001 |
|                 aw_cmd_fsm_0                                                                                  |    <0.001 |
|                 cmd_translator_0                                                                              |    <0.001 |
|                   incr_cmd_0                                                                                  |    <0.001 |
|                   wrap_cmd_0                                                                                  |    <0.001 |
|               WR.b_channel_0                                                                                  |    <0.001 |
|                 bid_fifo_0                                                                                    |    <0.001 |
|                 bresp_fifo_0                                                                                  |    <0.001 |
|       m05_couplers                                                                                            |     0.006 |
|         auto_ds                                                                                               |     0.004 |
|           inst                                                                                                |     0.004 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                             |     0.004 |
|               USE_READ.read_addr_inst                                                                         |     0.002 |
|                 cmd_queue                                                                                     |    <0.001 |
|                   inst                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                          |    <0.001 |
|                           grf.rf                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                               gr1.gr1_int.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                                       |    <0.001 |
|                               rpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                               gwss.wsts                                                                       |    <0.001 |
|                               wpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                               gdm.dm_gen.dm                                                                   |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                              |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                            |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                            |    <0.001 |
|                                 RAM_reg_0_31_24_25                                                            |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                             |    <0.001 |
|                             rstblk                                                                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                        |    <0.001 |
|               USE_READ.read_data_inst                                                                         |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                                             |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                       |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                                                     |    <0.001 |
|                   inst                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                          |    <0.001 |
|                           grf.rf                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                               gr1.gr1_int.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                                       |    <0.001 |
|                               rpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                               gwss.wsts                                                                       |    <0.001 |
|                               wpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                               gdm.dm_gen.dm                                                                   |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                              |    <0.001 |
|                                 RAM_reg_0_31_6_8                                                              |    <0.001 |
|                             rstblk                                                                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                        |    <0.001 |
|                 cmd_queue                                                                                     |    <0.001 |
|                   inst                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                          |    <0.001 |
|                           grf.rf                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                               gr1.gr1_int.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                                       |    <0.001 |
|                               rpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                               gwss.wsts                                                                       |    <0.001 |
|                               wpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                               gdm.dm_gen.dm                                                                   |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                              |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                            |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                            |    <0.001 |
|                                 RAM_reg_0_31_24_25                                                            |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                             |    <0.001 |
|                             rstblk                                                                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                        |    <0.001 |
|               USE_WRITE.write_data_inst                                                                       |    <0.001 |
|         auto_pc                                                                                               |     0.003 |
|           inst                                                                                                |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                              |     0.003 |
|               RD.ar_channel_0                                                                                 |    <0.001 |
|                 ar_cmd_fsm_0                                                                                  |    <0.001 |
|                 cmd_translator_0                                                                              |    <0.001 |
|                   incr_cmd_0                                                                                  |    <0.001 |
|                   wrap_cmd_0                                                                                  |    <0.001 |
|               RD.r_channel_0                                                                                  |    <0.001 |
|                 rd_data_fifo_0                                                                                |    <0.001 |
|                 transaction_fifo_0                                                                            |    <0.001 |
|               SI_REG                                                                                          |    <0.001 |
|                 ar_pipe                                                                                       |    <0.001 |
|                 aw_pipe                                                                                       |    <0.001 |
|                 b_pipe                                                                                        |    <0.001 |
|                 r_pipe                                                                                        |    <0.001 |
|               WR.aw_channel_0                                                                                 |     0.001 |
|                 aw_cmd_fsm_0                                                                                  |    <0.001 |
|                 cmd_translator_0                                                                              |    <0.001 |
|                   incr_cmd_0                                                                                  |    <0.001 |
|                   wrap_cmd_0                                                                                  |    <0.001 |
|               WR.b_channel_0                                                                                  |    <0.001 |
|                 bid_fifo_0                                                                                    |    <0.001 |
|                 bresp_fifo_0                                                                                  |    <0.001 |
|       m06_couplers                                                                                            |     0.007 |
|         auto_ds                                                                                               |     0.003 |
|           inst                                                                                                |     0.003 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                             |     0.003 |
|               USE_READ.read_addr_inst                                                                         |     0.001 |
|                 cmd_queue                                                                                     |    <0.001 |
|                   inst                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                          |    <0.001 |
|                           grf.rf                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                               gr1.gr1_int.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                                       |    <0.001 |
|                               rpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                               gwss.wsts                                                                       |    <0.001 |
|                               wpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                               gdm.dm_gen.dm                                                                   |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                              |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                            |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                            |    <0.001 |
|                                 RAM_reg_0_31_24_25                                                            |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                             |    <0.001 |
|                             rstblk                                                                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                        |    <0.001 |
|               USE_READ.read_data_inst                                                                         |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                                             |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                       |     0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                                     |    <0.001 |
|                   inst                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                          |    <0.001 |
|                           grf.rf                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                               gr1.gr1_int.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                                       |    <0.001 |
|                               rpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                               gwss.wsts                                                                       |    <0.001 |
|                               wpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                               gdm.dm_gen.dm                                                                   |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                              |    <0.001 |
|                                 RAM_reg_0_31_6_8                                                              |    <0.001 |
|                             rstblk                                                                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                        |    <0.001 |
|                 cmd_queue                                                                                     |    <0.001 |
|                   inst                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                          |    <0.001 |
|                           grf.rf                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                               gr1.gr1_int.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                                       |    <0.001 |
|                               rpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                               gwss.wsts                                                                       |    <0.001 |
|                               wpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                               gdm.dm_gen.dm                                                                   |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                              |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                            |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                            |    <0.001 |
|                                 RAM_reg_0_31_24_25                                                            |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                             |    <0.001 |
|                             rstblk                                                                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                        |    <0.001 |
|               USE_WRITE.write_data_inst                                                                       |    <0.001 |
|         auto_pc                                                                                               |     0.004 |
|           inst                                                                                                |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                              |     0.004 |
|               RD.ar_channel_0                                                                                 |     0.001 |
|                 ar_cmd_fsm_0                                                                                  |    <0.001 |
|                 cmd_translator_0                                                                              |    <0.001 |
|                   incr_cmd_0                                                                                  |    <0.001 |
|                   wrap_cmd_0                                                                                  |    <0.001 |
|               RD.r_channel_0                                                                                  |    <0.001 |
|                 rd_data_fifo_0                                                                                |    <0.001 |
|                 transaction_fifo_0                                                                            |    <0.001 |
|               SI_REG                                                                                          |     0.001 |
|                 ar_pipe                                                                                       |    <0.001 |
|                 aw_pipe                                                                                       |    <0.001 |
|                 b_pipe                                                                                        |    <0.001 |
|                 r_pipe                                                                                        |    <0.001 |
|               WR.aw_channel_0                                                                                 |     0.001 |
|                 aw_cmd_fsm_0                                                                                  |    <0.001 |
|                 cmd_translator_0                                                                              |    <0.001 |
|                   incr_cmd_0                                                                                  |    <0.001 |
|                   wrap_cmd_0                                                                                  |    <0.001 |
|               WR.b_channel_0                                                                                  |    <0.001 |
|                 bid_fifo_0                                                                                    |    <0.001 |
|                 bresp_fifo_0                                                                                  |    <0.001 |
|       m07_couplers                                                                                            |     0.005 |
|         auto_ds                                                                                               |     0.003 |
|           inst                                                                                                |     0.003 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                             |     0.003 |
|               USE_READ.read_addr_inst                                                                         |     0.001 |
|                 cmd_queue                                                                                     |    <0.001 |
|                   inst                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                          |    <0.001 |
|                           grf.rf                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                               gr1.gr1_int.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                                       |    <0.001 |
|                               rpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                               gwss.wsts                                                                       |    <0.001 |
|                               wpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                               gdm.dm_gen.dm                                                                   |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                              |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                            |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                            |    <0.001 |
|                                 RAM_reg_0_31_24_25                                                            |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                             |    <0.001 |
|                             rstblk                                                                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                        |    <0.001 |
|               USE_READ.read_data_inst                                                                         |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                                             |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                       |     0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                                     |    <0.001 |
|                   inst                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                          |    <0.001 |
|                           grf.rf                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                               gr1.gr1_int.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                                       |    <0.001 |
|                               rpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                               gwss.wsts                                                                       |    <0.001 |
|                               wpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                               gdm.dm_gen.dm                                                                   |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                              |    <0.001 |
|                                 RAM_reg_0_31_6_8                                                              |    <0.001 |
|                             rstblk                                                                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                        |    <0.001 |
|                 cmd_queue                                                                                     |    <0.001 |
|                   inst                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                          |    <0.001 |
|                           grf.rf                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                               gr1.gr1_int.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                                       |    <0.001 |
|                               rpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                               gwss.wsts                                                                       |    <0.001 |
|                               wpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                               gdm.dm_gen.dm                                                                   |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                              |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                            |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                            |    <0.001 |
|                                 RAM_reg_0_31_24_25                                                            |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                             |    <0.001 |
|                             rstblk                                                                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                        |    <0.001 |
|               USE_WRITE.write_data_inst                                                                       |    <0.001 |
|         auto_pc                                                                                               |     0.002 |
|           inst                                                                                                |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                              |     0.002 |
|               RD.ar_channel_0                                                                                 |    <0.001 |
|                 ar_cmd_fsm_0                                                                                  |    <0.001 |
|                 cmd_translator_0                                                                              |    <0.001 |
|                   incr_cmd_0                                                                                  |    <0.001 |
|                   wrap_cmd_0                                                                                  |    <0.001 |
|               RD.r_channel_0                                                                                  |    <0.001 |
|                 rd_data_fifo_0                                                                                |    <0.001 |
|                 transaction_fifo_0                                                                            |    <0.001 |
|               SI_REG                                                                                          |    <0.001 |
|                 ar_pipe                                                                                       |    <0.001 |
|                 aw_pipe                                                                                       |    <0.001 |
|                 b_pipe                                                                                        |    <0.001 |
|                 r_pipe                                                                                        |    <0.001 |
|               WR.aw_channel_0                                                                                 |    <0.001 |
|                 aw_cmd_fsm_0                                                                                  |    <0.001 |
|                 cmd_translator_0                                                                              |    <0.001 |
|                   incr_cmd_0                                                                                  |    <0.001 |
|                   wrap_cmd_0                                                                                  |    <0.001 |
|               WR.b_channel_0                                                                                  |    <0.001 |
|                 bid_fifo_0                                                                                    |    <0.001 |
|                 bresp_fifo_0                                                                                  |    <0.001 |
|       m08_couplers                                                                                            |     0.007 |
|         auto_ds                                                                                               |     0.003 |
|           inst                                                                                                |     0.003 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                             |     0.003 |
|               USE_READ.read_addr_inst                                                                         |     0.001 |
|                 cmd_queue                                                                                     |    <0.001 |
|                   inst                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                          |    <0.001 |
|                           grf.rf                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                               gr1.gr1_int.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                                       |    <0.001 |
|                               rpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                               gwss.wsts                                                                       |    <0.001 |
|                               wpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                               gdm.dm_gen.dm                                                                   |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                              |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                            |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                            |    <0.001 |
|                                 RAM_reg_0_31_24_25                                                            |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                             |    <0.001 |
|                             rstblk                                                                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                        |    <0.001 |
|               USE_READ.read_data_inst                                                                         |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                                             |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                       |     0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                                     |    <0.001 |
|                   inst                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                          |    <0.001 |
|                           grf.rf                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                               gr1.gr1_int.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                                       |    <0.001 |
|                               rpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                               gwss.wsts                                                                       |    <0.001 |
|                               wpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                               gdm.dm_gen.dm                                                                   |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                              |    <0.001 |
|                                 RAM_reg_0_31_6_8                                                              |    <0.001 |
|                             rstblk                                                                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                        |    <0.001 |
|                 cmd_queue                                                                                     |    <0.001 |
|                   inst                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                          |    <0.001 |
|                           grf.rf                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                               gr1.gr1_int.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                                       |    <0.001 |
|                               rpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                               gwss.wsts                                                                       |    <0.001 |
|                               wpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                               gdm.dm_gen.dm                                                                   |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                              |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                            |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                            |    <0.001 |
|                                 RAM_reg_0_31_24_25                                                            |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                             |    <0.001 |
|                             rstblk                                                                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                        |    <0.001 |
|               USE_WRITE.write_data_inst                                                                       |    <0.001 |
|         auto_pc                                                                                               |     0.004 |
|           inst                                                                                                |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                              |     0.004 |
|               RD.ar_channel_0                                                                                 |     0.001 |
|                 ar_cmd_fsm_0                                                                                  |    <0.001 |
|                 cmd_translator_0                                                                              |    <0.001 |
|                   incr_cmd_0                                                                                  |    <0.001 |
|                   wrap_cmd_0                                                                                  |    <0.001 |
|               RD.r_channel_0                                                                                  |    <0.001 |
|                 rd_data_fifo_0                                                                                |    <0.001 |
|                 transaction_fifo_0                                                                            |    <0.001 |
|               SI_REG                                                                                          |     0.001 |
|                 ar_pipe                                                                                       |    <0.001 |
|                 aw_pipe                                                                                       |    <0.001 |
|                 b_pipe                                                                                        |    <0.001 |
|                 r_pipe                                                                                        |    <0.001 |
|               WR.aw_channel_0                                                                                 |    <0.001 |
|                 aw_cmd_fsm_0                                                                                  |    <0.001 |
|                 cmd_translator_0                                                                              |    <0.001 |
|                   incr_cmd_0                                                                                  |    <0.001 |
|                   wrap_cmd_0                                                                                  |    <0.001 |
|               WR.b_channel_0                                                                                  |    <0.001 |
|                 bid_fifo_0                                                                                    |    <0.001 |
|                 bresp_fifo_0                                                                                  |    <0.001 |
|       m09_couplers                                                                                            |     0.005 |
|         auto_ds                                                                                               |     0.003 |
|           inst                                                                                                |     0.003 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                             |     0.003 |
|               USE_READ.read_addr_inst                                                                         |     0.001 |
|                 cmd_queue                                                                                     |    <0.001 |
|                   inst                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                          |    <0.001 |
|                           grf.rf                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                               gr1.gr1_int.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                                       |    <0.001 |
|                               rpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                               gwss.wsts                                                                       |    <0.001 |
|                               wpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                               gdm.dm_gen.dm                                                                   |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                              |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                            |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                            |    <0.001 |
|                                 RAM_reg_0_31_24_25                                                            |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                             |    <0.001 |
|                             rstblk                                                                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                        |    <0.001 |
|               USE_READ.read_data_inst                                                                         |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                                             |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                       |     0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                                     |    <0.001 |
|                   inst                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                          |    <0.001 |
|                           grf.rf                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                               gr1.gr1_int.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                                       |    <0.001 |
|                               rpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                               gwss.wsts                                                                       |    <0.001 |
|                               wpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                               gdm.dm_gen.dm                                                                   |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                              |    <0.001 |
|                                 RAM_reg_0_31_6_8                                                              |    <0.001 |
|                             rstblk                                                                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                        |    <0.001 |
|                 cmd_queue                                                                                     |    <0.001 |
|                   inst                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                          |    <0.001 |
|                           grf.rf                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                               gr1.gr1_int.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                                       |    <0.001 |
|                               rpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                               gwss.wsts                                                                       |    <0.001 |
|                               wpntr                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                               gdm.dm_gen.dm                                                                   |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                              |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                            |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                            |    <0.001 |
|                                 RAM_reg_0_31_24_25                                                            |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                             |    <0.001 |
|                             rstblk                                                                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                        |    <0.001 |
|               USE_WRITE.write_data_inst                                                                       |    <0.001 |
|         auto_pc                                                                                               |     0.002 |
|           inst                                                                                                |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                              |     0.002 |
|               RD.ar_channel_0                                                                                 |    <0.001 |
|                 ar_cmd_fsm_0                                                                                  |    <0.001 |
|                 cmd_translator_0                                                                              |    <0.001 |
|                   incr_cmd_0                                                                                  |    <0.001 |
|                   wrap_cmd_0                                                                                  |    <0.001 |
|               RD.r_channel_0                                                                                  |    <0.001 |
|                 rd_data_fifo_0                                                                                |    <0.001 |
|                 transaction_fifo_0                                                                            |    <0.001 |
|               SI_REG                                                                                          |    <0.001 |
|                 ar_pipe                                                                                       |    <0.001 |
|                 aw_pipe                                                                                       |    <0.001 |
|                 b_pipe                                                                                        |    <0.001 |
|                 r_pipe                                                                                        |    <0.001 |
|               WR.aw_channel_0                                                                                 |    <0.001 |
|                 aw_cmd_fsm_0                                                                                  |    <0.001 |
|                 cmd_translator_0                                                                              |    <0.001 |
|                   incr_cmd_0                                                                                  |    <0.001 |
|                   wrap_cmd_0                                                                                  |    <0.001 |
|               WR.b_channel_0                                                                                  |    <0.001 |
|                 bid_fifo_0                                                                                    |    <0.001 |
|                 bresp_fifo_0                                                                                  |    <0.001 |
|       s00_couplers                                                                                            |     0.002 |
|         auto_pc                                                                                               |     0.000 |
|           inst                                                                                                |     0.000 |
|         auto_us                                                                                               |     0.002 |
|           inst                                                                                                |     0.002 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                     |     0.002 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                          |    <0.001 |
|                 r_pipe                                                                                        |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                  |    <0.001 |
|               USE_READ.read_addr_inst                                                                         |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                       |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                                |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                       |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                       |    <0.001 |
|               si_register_slice_inst                                                                          |    <0.001 |
|                 ar_pipe                                                                                       |    <0.001 |
|                 aw_pipe                                                                                       |    <0.001 |
|       s01_couplers                                                                                            |     0.002 |
|         auto_us                                                                                               |     0.002 |
|           inst                                                                                                |     0.002 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                     |     0.002 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                          |    <0.001 |
|                 r_pipe                                                                                        |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                  |    <0.001 |
|               USE_READ.read_addr_inst                                                                         |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                       |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                                |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                       |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                       |    <0.001 |
|               si_register_slice_inst                                                                          |    <0.001 |
|                 ar_pipe                                                                                       |    <0.001 |
|                 aw_pipe                                                                                       |    <0.001 |
|       s02_couplers                                                                                            |     0.001 |
|         auto_us                                                                                               |     0.001 |
|           inst                                                                                                |     0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                     |     0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                          |    <0.001 |
|                 r_pipe                                                                                        |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                  |    <0.001 |
|               USE_READ.read_addr_inst                                                                         |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                       |    <0.001 |
|               si_register_slice_inst                                                                          |    <0.001 |
|                 ar_pipe                                                                                       |    <0.001 |
|       s03_couplers                                                                                            |     0.001 |
|         auto_pc                                                                                               |     0.000 |
|           inst                                                                                                |     0.000 |
|         auto_us                                                                                               |     0.001 |
|           inst                                                                                                |     0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                     |     0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                          |    <0.001 |
|                 r_pipe                                                                                        |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                  |    <0.001 |
|               USE_READ.read_addr_inst                                                                         |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                       |    <0.001 |
|               si_register_slice_inst                                                                          |    <0.001 |
|                 ar_pipe                                                                                       |    <0.001 |
|       xbar                                                                                                    |     0.007 |
|         inst                                                                                                  |     0.007 |
|           gen_sasd.crossbar_sasd_0                                                                            |     0.007 |
|             addr_arbiter_inst                                                                                 |     0.006 |
|             gen_decerr.decerr_slave_inst                                                                      |    <0.001 |
|             reg_slice_r                                                                                       |    <0.001 |
|             splitter_ar                                                                                       |    <0.001 |
|             splitter_aw                                                                                       |    <0.001 |
|     microblaze_0_local_memory                                                                                 |     0.011 |
|       dlmb_bram_if_cntlr                                                                                      |    <0.001 |
|         U0                                                                                                    |    <0.001 |
|       dlmb_v10                                                                                                |     0.000 |
|         U0                                                                                                    |     0.000 |
|       ilmb_bram_if_cntlr                                                                                      |    <0.001 |
|         U0                                                                                                    |    <0.001 |
|       ilmb_v10                                                                                                |     0.000 |
|         U0                                                                                                    |     0.000 |
|       lmb_bram                                                                                                |     0.011 |
|         U0                                                                                                    |     0.011 |
|           inst_blk_mem_gen                                                                                    |     0.011 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                             |     0.011 |
|               valid.cstr                                                                                      |     0.011 |
|                 ramloop[0].ram.r                                                                              |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[10].ram.r                                                                             |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[11].ram.r                                                                             |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[12].ram.r                                                                             |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[13].ram.r                                                                             |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[14].ram.r                                                                             |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[15].ram.r                                                                             |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[16].ram.r                                                                             |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[17].ram.r                                                                             |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[18].ram.r                                                                             |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[19].ram.r                                                                             |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[1].ram.r                                                                              |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[20].ram.r                                                                             |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[21].ram.r                                                                             |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[22].ram.r                                                                             |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[23].ram.r                                                                             |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[24].ram.r                                                                             |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[25].ram.r                                                                             |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[26].ram.r                                                                             |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[27].ram.r                                                                             |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[28].ram.r                                                                             |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[29].ram.r                                                                             |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[2].ram.r                                                                              |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[30].ram.r                                                                             |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[31].ram.r                                                                             |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[3].ram.r                                                                              |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[4].ram.r                                                                              |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[5].ram.r                                                                              |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[6].ram.r                                                                              |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[7].ram.r                                                                              |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[8].ram.r                                                                              |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[9].ram.r                                                                              |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|     microblaze_0_xlconcat                                                                                     |     0.000 |
|     mig_7_ic                                                                                                  |     0.032 |
|       m00_couplers                                                                                            |     0.015 |
|         auto_cc                                                                                               |     0.007 |
|           inst                                                                                                |     0.007 |
|             gen_clock_conv.gen_async_conv.asyncfifo_axi                                                       |     0.007 |
|               inst_fifo_gen                                                                                   |     0.007 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                                       |     0.001 |
|                   grf.rf                                                                                      |     0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                    |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                    |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                    |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                    |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                    |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                       gras.rsts                                                                               |    <0.001 |
|                       rpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                       gwas.wsts                                                                               |    <0.001 |
|                       wpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                     |    <0.001 |
|                       gdm.dm_gen.dm                                                                           |    <0.001 |
|                         RAM_reg_0_15_0_5                                                                      |    <0.001 |
|                         RAM_reg_0_15_12_17                                                                    |    <0.001 |
|                         RAM_reg_0_15_18_23                                                                    |    <0.001 |
|                         RAM_reg_0_15_24_29                                                                    |    <0.001 |
|                         RAM_reg_0_15_30_35                                                                    |    <0.001 |
|                         RAM_reg_0_15_36_41                                                                    |    <0.001 |
|                         RAM_reg_0_15_42_47                                                                    |    <0.001 |
|                         RAM_reg_0_15_48_53                                                                    |    <0.001 |
|                         RAM_reg_0_15_54_59                                                                    |    <0.001 |
|                         RAM_reg_0_15_60_63                                                                    |    <0.001 |
|                         RAM_reg_0_15_6_11                                                                     |    <0.001 |
|                     rstblk                                                                                    |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                       |     0.002 |
|                   grf.rf                                                                                      |     0.002 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                    |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                    |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                    |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                    |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                    |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                       gras.rsts                                                                               |    <0.001 |
|                       rpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                       gwas.wsts                                                                               |    <0.001 |
|                       wpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                     |    <0.001 |
|                       gdm.dm_gen.dm                                                                           |    <0.001 |
|                         RAM_reg_0_15_0_5                                                                      |    <0.001 |
|                         RAM_reg_0_15_12_17                                                                    |    <0.001 |
|                         RAM_reg_0_15_18_23                                                                    |    <0.001 |
|                         RAM_reg_0_15_24_29                                                                    |    <0.001 |
|                         RAM_reg_0_15_30_35                                                                    |    <0.001 |
|                         RAM_reg_0_15_36_41                                                                    |    <0.001 |
|                         RAM_reg_0_15_42_47                                                                    |    <0.001 |
|                         RAM_reg_0_15_48_53                                                                    |    <0.001 |
|                         RAM_reg_0_15_54_59                                                                    |    <0.001 |
|                         RAM_reg_0_15_60_65                                                                    |    <0.001 |
|                         RAM_reg_0_15_66_69                                                                    |    <0.001 |
|                         RAM_reg_0_15_6_11                                                                     |    <0.001 |
|                     rstblk                                                                                    |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                      |     0.001 |
|                   grf.rf                                                                                      |     0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                    |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                    |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                    |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                    |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                    |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                       gras.rsts                                                                               |    <0.001 |
|                       rpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                       gwas.wsts                                                                               |    <0.001 |
|                       wpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                     |    <0.001 |
|                       gdm.dm_gen.dm                                                                           |    <0.001 |
|                         RAM_reg_0_15_0_5                                                                      |    <0.001 |
|                         RAM_reg_0_15_12_17                                                                    |    <0.001 |
|                         RAM_reg_0_15_18_23                                                                    |    <0.001 |
|                         RAM_reg_0_15_24_29                                                                    |    <0.001 |
|                         RAM_reg_0_15_30_35                                                                    |    <0.001 |
|                         RAM_reg_0_15_36_41                                                                    |    <0.001 |
|                         RAM_reg_0_15_42_47                                                                    |    <0.001 |
|                         RAM_reg_0_15_48_53                                                                    |    <0.001 |
|                         RAM_reg_0_15_54_59                                                                    |    <0.001 |
|                         RAM_reg_0_15_60_63                                                                    |    <0.001 |
|                         RAM_reg_0_15_6_11                                                                     |    <0.001 |
|                     rstblk                                                                                    |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                      |     0.002 |
|                   grf.rf                                                                                      |     0.002 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                    |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                    |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                    |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                    |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                    |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                       gras.rsts                                                                               |    <0.001 |
|                       rpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                       gwas.wsts                                                                               |    <0.001 |
|                       wpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                     |     0.001 |
|                       gdm.dm_gen.dm                                                                           |    <0.001 |
|                         RAM_reg_0_15_0_5                                                                      |    <0.001 |
|                         RAM_reg_0_15_12_17                                                                    |    <0.001 |
|                         RAM_reg_0_15_18_23                                                                    |    <0.001 |
|                         RAM_reg_0_15_24_29                                                                    |    <0.001 |
|                         RAM_reg_0_15_30_35                                                                    |    <0.001 |
|                         RAM_reg_0_15_36_41                                                                    |    <0.001 |
|                         RAM_reg_0_15_42_47                                                                    |    <0.001 |
|                         RAM_reg_0_15_48_53                                                                    |    <0.001 |
|                         RAM_reg_0_15_54_59                                                                    |    <0.001 |
|                         RAM_reg_0_15_60_65                                                                    |    <0.001 |
|                         RAM_reg_0_15_66_71                                                                    |    <0.001 |
|                         RAM_reg_0_15_6_11                                                                     |    <0.001 |
|                         RAM_reg_0_15_72_72                                                                    |    <0.001 |
|                     rstblk                                                                                    |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                                      |    <0.001 |
|                   grf.rf                                                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                    |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                    |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                    |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                    |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                    |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                       gras.rsts                                                                               |    <0.001 |
|                       rpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                       gwas.wsts                                                                               |    <0.001 |
|                       wpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                     |    <0.001 |
|                       gdm.dm_gen.dm                                                                           |    <0.001 |
|                         RAM_reg_0_15_0_4                                                                      |    <0.001 |
|                     rstblk                                                                                    |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                |    <0.001 |
|         m00_data_fifo                                                                                         |     0.008 |
|           inst                                                                                                |     0.008 |
|             gen_fifo.fifo_gen_inst                                                                            |     0.008 |
|               inst_fifo_gen                                                                                   |     0.008 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                                       |     0.001 |
|                   grf.rf                                                                                      |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                       grss.rsts                                                                               |    <0.001 |
|                       rpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                       gwss.wsts                                                                               |    <0.001 |
|                       wpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                     |     0.001 |
|                       gdm.dm_gen.dm                                                                           |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                      |    <0.001 |
|                         RAM_reg_0_31_12_17                                                                    |    <0.001 |
|                         RAM_reg_0_31_18_23                                                                    |    <0.001 |
|                         RAM_reg_0_31_24_29                                                                    |    <0.001 |
|                         RAM_reg_0_31_30_35                                                                    |    <0.001 |
|                         RAM_reg_0_31_36_41                                                                    |    <0.001 |
|                         RAM_reg_0_31_42_47                                                                    |    <0.001 |
|                         RAM_reg_0_31_48_53                                                                    |    <0.001 |
|                         RAM_reg_0_31_54_59                                                                    |    <0.001 |
|                         RAM_reg_0_31_60_64                                                                    |    <0.001 |
|                         RAM_reg_0_31_6_11                                                                     |    <0.001 |
|                     rstblk                                                                                    |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                |    <0.001 |
|                 gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice                                  |    <0.001 |
|                   rstblk                                                                                      |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                  |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                       |     0.002 |
|                   grf.rf                                                                                      |     0.002 |
|                     gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                       grss.rsts                                                                               |    <0.001 |
|                         c1                                                                                    |    <0.001 |
|                         c2                                                                                    |    <0.001 |
|                       rpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                       gwss.wsts                                                                               |    <0.001 |
|                         c0                                                                                    |    <0.001 |
|                         c1                                                                                    |    <0.001 |
|                       wpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                     |     0.002 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                                |     0.001 |
|                         inst_blk_mem_gen                                                                      |     0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                                |     0.001 |
|                             valid.cstr                                                                        |     0.001 |
|                               ramloop[0].ram.r                                                                |     0.001 |
|                                 prim_noinit.ram                                                               |     0.001 |
|                     rstblk                                                                                    |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst                          |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst                          |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst                          |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                                |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                      |     0.001 |
|                   grf.rf                                                                                      |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                       grss.rsts                                                                               |    <0.001 |
|                       rpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                       gwss.wsts                                                                               |    <0.001 |
|                       wpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                     |    <0.001 |
|                       gdm.dm_gen.dm                                                                           |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                      |    <0.001 |
|                         RAM_reg_0_31_12_17                                                                    |    <0.001 |
|                         RAM_reg_0_31_18_23                                                                    |    <0.001 |
|                         RAM_reg_0_31_24_29                                                                    |    <0.001 |
|                         RAM_reg_0_31_30_35                                                                    |    <0.001 |
|                         RAM_reg_0_31_36_41                                                                    |    <0.001 |
|                         RAM_reg_0_31_42_47                                                                    |    <0.001 |
|                         RAM_reg_0_31_48_53                                                                    |    <0.001 |
|                         RAM_reg_0_31_54_59                                                                    |    <0.001 |
|                         RAM_reg_0_31_60_64                                                                    |    <0.001 |
|                         RAM_reg_0_31_6_11                                                                     |    <0.001 |
|                     rstblk                                                                                    |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice                            |    <0.001 |
|                   rstblk                                                                                      |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                  |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                      |     0.003 |
|                   grf.rf                                                                                      |     0.003 |
|                     gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                       grss.rsts                                                                               |    <0.001 |
|                         c1                                                                                    |    <0.001 |
|                         c2                                                                                    |    <0.001 |
|                       rpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                       gwss.wsts                                                                               |    <0.001 |
|                         c0                                                                                    |    <0.001 |
|                         c1                                                                                    |    <0.001 |
|                       wpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                     |     0.003 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                                |     0.002 |
|                         inst_blk_mem_gen                                                                      |     0.002 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                                |     0.002 |
|                             valid.cstr                                                                        |     0.002 |
|                               ramloop[0].ram.r                                                                |    <0.001 |
|                                 prim_noinit.ram                                                               |    <0.001 |
|                               ramloop[1].ram.r                                                                |     0.002 |
|                                 prim_noinit.ram                                                               |     0.002 |
|                     rstblk                                                                                    |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst                          |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst                          |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst                          |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                                |    <0.001 |
|                 reset_gen_cc.rstblk_cc                                                                        |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                    |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                    |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                    |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                    |    <0.001 |
|       s00_couplers                                                                                            |     0.004 |
|         auto_us                                                                                               |     0.002 |
|           inst                                                                                                |     0.002 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                     |     0.002 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                          |    <0.001 |
|                 r_pipe                                                                                        |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                  |    <0.001 |
|               USE_READ.read_addr_inst                                                                         |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                       |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                                |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                       |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                       |    <0.001 |
|               si_register_slice_inst                                                                          |    <0.001 |
|                 ar_pipe                                                                                       |    <0.001 |
|                 aw_pipe                                                                                       |    <0.001 |
|         s00_data_fifo                                                                                         |     0.002 |
|           inst                                                                                                |     0.002 |
|             gen_fifo.fifo_gen_inst                                                                            |     0.002 |
|               inst_fifo_gen                                                                                   |     0.002 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                       |    <0.001 |
|                   grf.rf                                                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                       grss.rsts                                                                               |    <0.001 |
|                       rpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                       gwss.wsts                                                                               |    <0.001 |
|                       wpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                     |    <0.001 |
|                       gdm.dm_gen.dm                                                                           |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                      |    <0.001 |
|                         RAM_reg_0_31_12_17                                                                    |    <0.001 |
|                         RAM_reg_0_31_18_23                                                                    |    <0.001 |
|                         RAM_reg_0_31_24_29                                                                    |    <0.001 |
|                         RAM_reg_0_31_30_35                                                                    |    <0.001 |
|                         RAM_reg_0_31_36_41                                                                    |    <0.001 |
|                         RAM_reg_0_31_42_47                                                                    |    <0.001 |
|                         RAM_reg_0_31_48_53                                                                    |    <0.001 |
|                         RAM_reg_0_31_54_59                                                                    |    <0.001 |
|                         RAM_reg_0_31_60_65                                                                    |    <0.001 |
|                         RAM_reg_0_31_66_68                                                                    |    <0.001 |
|                         RAM_reg_0_31_6_11                                                                     |    <0.001 |
|                     rstblk                                                                                    |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                      |    <0.001 |
|                   grf.rf                                                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                       grss.rsts                                                                               |    <0.001 |
|                       rpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                       gwss.wsts                                                                               |    <0.001 |
|                       wpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                     |    <0.001 |
|                       gdm.dm_gen.dm                                                                           |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                      |    <0.001 |
|                         RAM_reg_0_31_12_17                                                                    |    <0.001 |
|                         RAM_reg_0_31_18_23                                                                    |    <0.001 |
|                         RAM_reg_0_31_24_29                                                                    |    <0.001 |
|                         RAM_reg_0_31_30_35                                                                    |    <0.001 |
|                         RAM_reg_0_31_36_41                                                                    |    <0.001 |
|                         RAM_reg_0_31_42_47                                                                    |    <0.001 |
|                         RAM_reg_0_31_48_53                                                                    |    <0.001 |
|                         RAM_reg_0_31_54_59                                                                    |    <0.001 |
|                         RAM_reg_0_31_60_65                                                                    |    <0.001 |
|                         RAM_reg_0_31_66_71                                                                    |    <0.001 |
|                         RAM_reg_0_31_6_11                                                                     |    <0.001 |
|                         RAM_reg_0_31_72_73                                                                    |    <0.001 |
|                     rstblk                                                                                    |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                |    <0.001 |
|       s01_couplers                                                                                            |     0.003 |
|         auto_us                                                                                               |     0.002 |
|           inst                                                                                                |     0.002 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                     |     0.002 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                          |    <0.001 |
|                 r_pipe                                                                                        |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                  |    <0.001 |
|               USE_READ.read_addr_inst                                                                         |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                       |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                                |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                       |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                       |    <0.001 |
|               si_register_slice_inst                                                                          |    <0.001 |
|                 ar_pipe                                                                                       |    <0.001 |
|                 aw_pipe                                                                                       |    <0.001 |
|         s01_data_fifo                                                                                         |     0.002 |
|           inst                                                                                                |     0.002 |
|             gen_fifo.fifo_gen_inst                                                                            |     0.002 |
|               inst_fifo_gen                                                                                   |     0.002 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                       |    <0.001 |
|                   grf.rf                                                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                       grss.rsts                                                                               |    <0.001 |
|                       rpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                       gwss.wsts                                                                               |    <0.001 |
|                       wpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                     |    <0.001 |
|                       gdm.dm_gen.dm                                                                           |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                      |    <0.001 |
|                         RAM_reg_0_31_12_17                                                                    |    <0.001 |
|                         RAM_reg_0_31_18_23                                                                    |    <0.001 |
|                         RAM_reg_0_31_24_29                                                                    |    <0.001 |
|                         RAM_reg_0_31_30_35                                                                    |    <0.001 |
|                         RAM_reg_0_31_36_41                                                                    |    <0.001 |
|                         RAM_reg_0_31_42_47                                                                    |    <0.001 |
|                         RAM_reg_0_31_48_53                                                                    |    <0.001 |
|                         RAM_reg_0_31_54_59                                                                    |    <0.001 |
|                         RAM_reg_0_31_60_65                                                                    |    <0.001 |
|                         RAM_reg_0_31_66_68                                                                    |    <0.001 |
|                         RAM_reg_0_31_6_11                                                                     |    <0.001 |
|                     rstblk                                                                                    |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                      |    <0.001 |
|                   grf.rf                                                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                       grss.rsts                                                                               |    <0.001 |
|                       rpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                       gwss.wsts                                                                               |    <0.001 |
|                       wpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                     |    <0.001 |
|                       gdm.dm_gen.dm                                                                           |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                      |    <0.001 |
|                         RAM_reg_0_31_12_17                                                                    |    <0.001 |
|                         RAM_reg_0_31_18_23                                                                    |    <0.001 |
|                         RAM_reg_0_31_24_29                                                                    |    <0.001 |
|                         RAM_reg_0_31_30_35                                                                    |    <0.001 |
|                         RAM_reg_0_31_36_41                                                                    |    <0.001 |
|                         RAM_reg_0_31_42_47                                                                    |    <0.001 |
|                         RAM_reg_0_31_48_53                                                                    |    <0.001 |
|                         RAM_reg_0_31_54_59                                                                    |    <0.001 |
|                         RAM_reg_0_31_60_65                                                                    |    <0.001 |
|                         RAM_reg_0_31_66_71                                                                    |    <0.001 |
|                         RAM_reg_0_31_6_11                                                                     |    <0.001 |
|                         RAM_reg_0_31_72_73                                                                    |    <0.001 |
|                     rstblk                                                                                    |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                |    <0.001 |
|       s02_couplers                                                                                            |     0.003 |
|         auto_us                                                                                               |     0.002 |
|           inst                                                                                                |     0.002 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                     |     0.002 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                          |    <0.001 |
|                 r_pipe                                                                                        |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                  |    <0.001 |
|               USE_READ.read_addr_inst                                                                         |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                       |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                                |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                       |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                       |    <0.001 |
|               si_register_slice_inst                                                                          |    <0.001 |
|                 ar_pipe                                                                                       |    <0.001 |
|                 aw_pipe                                                                                       |    <0.001 |
|         s02_data_fifo                                                                                         |     0.001 |
|           inst                                                                                                |     0.001 |
|             gen_fifo.fifo_gen_inst                                                                            |     0.001 |
|               inst_fifo_gen                                                                                   |     0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                       |    <0.001 |
|                   grf.rf                                                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                       grss.rsts                                                                               |    <0.001 |
|                       rpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                       gwss.wsts                                                                               |    <0.001 |
|                       wpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                     |    <0.001 |
|                       gdm.dm_gen.dm                                                                           |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                      |    <0.001 |
|                     rstblk                                                                                    |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                      |    <0.001 |
|                   grf.rf                                                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                       grss.rsts                                                                               |    <0.001 |
|                       rpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                       gwss.wsts                                                                               |    <0.001 |
|                       wpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                     |    <0.001 |
|                       gdm.dm_gen.dm                                                                           |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                      |    <0.001 |
|                         RAM_reg_0_31_12_17                                                                    |    <0.001 |
|                         RAM_reg_0_31_18_23                                                                    |    <0.001 |
|                         RAM_reg_0_31_24_29                                                                    |    <0.001 |
|                         RAM_reg_0_31_30_35                                                                    |    <0.001 |
|                         RAM_reg_0_31_36_41                                                                    |    <0.001 |
|                         RAM_reg_0_31_42_47                                                                    |    <0.001 |
|                         RAM_reg_0_31_48_53                                                                    |    <0.001 |
|                         RAM_reg_0_31_54_59                                                                    |    <0.001 |
|                         RAM_reg_0_31_60_65                                                                    |    <0.001 |
|                         RAM_reg_0_31_66_71                                                                    |    <0.001 |
|                         RAM_reg_0_31_6_11                                                                     |    <0.001 |
|                         RAM_reg_0_31_72_73                                                                    |    <0.001 |
|                     rstblk                                                                                    |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                |    <0.001 |
|       s03_couplers                                                                                            |     0.001 |
|         s03_data_fifo                                                                                         |     0.001 |
|           inst                                                                                                |     0.001 |
|             gen_fifo.fifo_gen_inst                                                                            |     0.001 |
|               inst_fifo_gen                                                                                   |     0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                       |    <0.001 |
|                   grf.rf                                                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                       grss.rsts                                                                               |    <0.001 |
|                       rpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                       gwss.wsts                                                                               |    <0.001 |
|                       wpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                     |    <0.001 |
|                       gdm.dm_gen.dm                                                                           |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                      |    <0.001 |
|                         RAM_reg_0_31_12_17                                                                    |    <0.001 |
|                         RAM_reg_0_31_18_23                                                                    |    <0.001 |
|                         RAM_reg_0_31_24_29                                                                    |    <0.001 |
|                         RAM_reg_0_31_36_41                                                                    |    <0.001 |
|                         RAM_reg_0_31_42_47                                                                    |    <0.001 |
|                         RAM_reg_0_31_48_53                                                                    |    <0.001 |
|                         RAM_reg_0_31_54_59                                                                    |    <0.001 |
|                         RAM_reg_0_31_6_11                                                                     |    <0.001 |
|                     rstblk                                                                                    |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                      |    <0.001 |
|                   grf.rf                                                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                       grss.rsts                                                                               |    <0.001 |
|                       rpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                       gwss.wsts                                                                               |    <0.001 |
|                       wpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                     |    <0.001 |
|                       gdm.dm_gen.dm                                                                           |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                      |    <0.001 |
|                         RAM_reg_0_31_12_17                                                                    |    <0.001 |
|                         RAM_reg_0_31_18_23                                                                    |    <0.001 |
|                         RAM_reg_0_31_24_29                                                                    |    <0.001 |
|                         RAM_reg_0_31_30_35                                                                    |    <0.001 |
|                         RAM_reg_0_31_36_41                                                                    |    <0.001 |
|                         RAM_reg_0_31_42_47                                                                    |    <0.001 |
|                         RAM_reg_0_31_48_53                                                                    |    <0.001 |
|                         RAM_reg_0_31_54_59                                                                    |    <0.001 |
|                         RAM_reg_0_31_60_65                                                                    |    <0.001 |
|                         RAM_reg_0_31_66_71                                                                    |    <0.001 |
|                         RAM_reg_0_31_6_11                                                                     |    <0.001 |
|                         RAM_reg_0_31_72_73                                                                    |    <0.001 |
|                     rstblk                                                                                    |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                |    <0.001 |
|       s04_couplers                                                                                            |     0.002 |
|         s04_data_fifo                                                                                         |     0.002 |
|           inst                                                                                                |     0.002 |
|             gen_fifo.fifo_gen_inst                                                                            |     0.002 |
|               inst_fifo_gen                                                                                   |     0.002 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                       |    <0.001 |
|                   grf.rf                                                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                       grss.rsts                                                                               |    <0.001 |
|                       rpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                       gwss.wsts                                                                               |    <0.001 |
|                       wpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                     |    <0.001 |
|                       gdm.dm_gen.dm                                                                           |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                      |    <0.001 |
|                         RAM_reg_0_31_12_17                                                                    |    <0.001 |
|                         RAM_reg_0_31_18_23                                                                    |    <0.001 |
|                         RAM_reg_0_31_24_29                                                                    |    <0.001 |
|                         RAM_reg_0_31_30_35                                                                    |    <0.001 |
|                         RAM_reg_0_31_36_41                                                                    |    <0.001 |
|                         RAM_reg_0_31_42_47                                                                    |    <0.001 |
|                         RAM_reg_0_31_48_53                                                                    |    <0.001 |
|                         RAM_reg_0_31_54_59                                                                    |    <0.001 |
|                         RAM_reg_0_31_60_65                                                                    |    <0.001 |
|                         RAM_reg_0_31_66_68                                                                    |    <0.001 |
|                         RAM_reg_0_31_6_11                                                                     |    <0.001 |
|                     rstblk                                                                                    |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                      |    <0.001 |
|                   grf.rf                                                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                       grss.rsts                                                                               |    <0.001 |
|                       rpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                       gwss.wsts                                                                               |    <0.001 |
|                       wpntr                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                     |    <0.001 |
|                       gdm.dm_gen.dm                                                                           |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                      |    <0.001 |
|                         RAM_reg_0_31_12_17                                                                    |    <0.001 |
|                         RAM_reg_0_31_18_23                                                                    |    <0.001 |
|                         RAM_reg_0_31_24_29                                                                    |    <0.001 |
|                         RAM_reg_0_31_30_35                                                                    |    <0.001 |
|                         RAM_reg_0_31_36_41                                                                    |    <0.001 |
|                         RAM_reg_0_31_42_47                                                                    |    <0.001 |
|                         RAM_reg_0_31_48_53                                                                    |    <0.001 |
|                         RAM_reg_0_31_54_59                                                                    |    <0.001 |
|                         RAM_reg_0_31_60_65                                                                    |    <0.001 |
|                         RAM_reg_0_31_66_71                                                                    |    <0.001 |
|                         RAM_reg_0_31_6_11                                                                     |    <0.001 |
|                         RAM_reg_0_31_72_73                                                                    |    <0.001 |
|                     rstblk                                                                                    |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                |    <0.001 |
|       xbar                                                                                                    |     0.004 |
|         inst                                                                                                  |     0.004 |
|           gen_samd.crossbar_samd                                                                              |     0.004 |
|             addr_arbiter_ar                                                                                   |    <0.001 |
|             addr_arbiter_aw                                                                                   |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                                |    <0.001 |
|             gen_master_slots[0].gen_mi_write.gen_bid_decoder.bid_decoder_inst                                 |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                                      |    <0.001 |
|               gen_wmux.mux_w                                                                                  |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                                |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                                  |    <0.001 |
|               b_pipe                                                                                          |    <0.001 |
|               r_pipe                                                                                          |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                                      |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                                |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                                  |    <0.001 |
|               b_pipe                                                                                          |    <0.001 |
|               r_pipe                                                                                          |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                                   |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                                  |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                                    |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                                    |    <0.001 |
|               wrouter_aw_fifo                                                                                 |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                |    <0.001 |
|             gen_slave_slots[1].gen_si_read.si_transactor_ar                                                   |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                                                  |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                                                    |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                                                    |    <0.001 |
|               wrouter_aw_fifo                                                                                 |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                |    <0.001 |
|             gen_slave_slots[2].gen_si_read.si_transactor_ar                                                   |    <0.001 |
|             gen_slave_slots[2].gen_si_write.si_transactor_aw                                                  |    <0.001 |
|             gen_slave_slots[2].gen_si_write.splitter_aw_si                                                    |    <0.001 |
|             gen_slave_slots[2].gen_si_write.wdata_router_w                                                    |    <0.001 |
|               wrouter_aw_fifo                                                                                 |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                |    <0.001 |
|             gen_slave_slots[3].gen_si_read.si_transactor_ar                                                   |    <0.001 |
|             gen_slave_slots[3].gen_si_write.si_transactor_aw                                                  |    <0.001 |
|             gen_slave_slots[3].gen_si_write.splitter_aw_si                                                    |    <0.001 |
|             gen_slave_slots[3].gen_si_write.wdata_router_w                                                    |    <0.001 |
|               wrouter_aw_fifo                                                                                 |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                |    <0.001 |
|             gen_slave_slots[4].gen_si_read.si_transactor_ar                                                   |    <0.001 |
|             gen_slave_slots[4].gen_si_write.si_transactor_aw                                                  |    <0.001 |
|             gen_slave_slots[4].gen_si_write.splitter_aw_si                                                    |    <0.001 |
|             gen_slave_slots[4].gen_si_write.wdata_router_w                                                    |    <0.001 |
|               wrouter_aw_fifo                                                                                 |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                |    <0.001 |
|             splitter_aw_mi                                                                                    |    <0.001 |
|     mig_7series_0                                                                                             |     0.908 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17         |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29         |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35         |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41         |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47         |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53         |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59         |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65         |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71         |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11          |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77         |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79         |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5                      |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17                    |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23                    |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29                    |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35                    |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41                    |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47                    |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53                    |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59                    |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65                    |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71                    |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                     |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77                    |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79                    |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5                      |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17                    |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23                    |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29                    |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35                    |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41                    |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47                    |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53                    |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59                    |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65                    |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71                    |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                     |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77                    |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79                    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5           |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17         |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23         |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35         |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41         |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47         |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53         |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59         |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65         |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71         |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11          |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5                      |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17                    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23                    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29                    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35                    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41                    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47                    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53                    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59                    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65                    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71                    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                     |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77                    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79                    |    <0.001 |
|       u_design_1_mig_7series_0_0_mig                                                                          |     0.906 |
|         temp_mon_enabled.u_tempmon                                                                            |     0.007 |
|         u_ddr2_clk_ibuf                                                                                       |     0.000 |
|         u_ddr2_infrastructure                                                                                 |     0.227 |
|         u_iodelay_ctrl                                                                                        |    <0.001 |
|         u_memc_ui_top_axi                                                                                     |     0.670 |
|           mem_intfc0                                                                                          |     0.656 |
|             ddr_phy_top0                                                                                      |     0.652 |
|               u_ddr_calib_top                                                                                 |     0.011 |
|                 ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                             |     0.004 |
|                 ddr_phy_tempmon_0                                                                             |    <0.001 |
|                 dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr                                                 |    <0.001 |
|                 mb_wrlvl_off.u_phy_wrlvl_off_delay                                                            |    <0.001 |
|                 u_ddr_phy_init                                                                                |     0.004 |
|                 u_ddr_phy_wrcal                                                                               |     0.001 |
|               u_ddr_mc_phy_wrapper                                                                            |     0.641 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq                                                    |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq                                                   |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq                                                   |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq                                                   |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq                                                   |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq                                                   |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq                                                   |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq                                                    |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq                                                    |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq                                                    |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq                                                    |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq                                                    |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq                                                    |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq                                                    |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq                                                    |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq                                                    |     0.013 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                        |     0.028 |
|                   IBUFDS                                                                                      |     0.017 |
|                   OBUFTDS                                                                                     |     0.011 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                        |     0.028 |
|                   IBUFDS                                                                                      |     0.017 |
|                   OBUFTDS                                                                                     |     0.011 |
|                 u_ddr_mc_phy                                                                                  |     0.210 |
|                   ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                           |     0.210 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                                           |     0.050 |
|                       ddr_byte_group_io                                                                       |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                           |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                       |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                                           |     0.016 |
|                       ddr_byte_group_io                                                                       |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                       |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                                           |     0.050 |
|                       ddr_byte_group_io                                                                       |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                           |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                       |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                                           |     0.051 |
|                       ddr_byte_group_io                                                                       |    <0.001 |
|                       ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                               |     0.034 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                       |    <0.001 |
|                         mem_reg_0_15_12_17                                                                    |    <0.001 |
|                         mem_reg_0_15_18_23                                                                    |    <0.001 |
|                         mem_reg_0_15_24_29                                                                    |    <0.001 |
|                         mem_reg_0_15_30_35                                                                    |    <0.001 |
|                         mem_reg_0_15_36_41                                                                    |    <0.001 |
|                         mem_reg_0_15_42_47                                                                    |    <0.001 |
|                         mem_reg_0_15_48_53                                                                    |    <0.001 |
|                         mem_reg_0_15_54_59                                                                    |    <0.001 |
|                         mem_reg_0_15_60_65                                                                    |    <0.001 |
|                         mem_reg_0_15_66_71                                                                    |    <0.001 |
|                         mem_reg_0_15_6_11                                                                     |    <0.001 |
|                         mem_reg_0_15_72_77                                                                    |    <0.001 |
|             mc0                                                                                               |     0.004 |
|               bank_mach0                                                                                      |     0.003 |
|                 arb_mux0                                                                                      |    <0.001 |
|                   arb_row_col0                                                                                |    <0.001 |
|                     col_arb0                                                                                  |    <0.001 |
|                     pre_4_1_1T_arb.pre_arb0                                                                   |    <0.001 |
|                     row_arb0                                                                                  |    <0.001 |
|                   arb_select0                                                                                 |    <0.001 |
|                 bank_cntrl[0].bank0                                                                           |    <0.001 |
|                   bank_compare0                                                                               |    <0.001 |
|                   bank_queue0                                                                                 |    <0.001 |
|                   bank_state0                                                                                 |    <0.001 |
|                 bank_cntrl[1].bank0                                                                           |    <0.001 |
|                   bank_compare0                                                                               |    <0.001 |
|                   bank_queue0                                                                                 |    <0.001 |
|                   bank_state0                                                                                 |    <0.001 |
|                 bank_cntrl[2].bank0                                                                           |    <0.001 |
|                   bank_compare0                                                                               |    <0.001 |
|                   bank_queue0                                                                                 |    <0.001 |
|                   bank_state0                                                                                 |    <0.001 |
|                 bank_cntrl[3].bank0                                                                           |    <0.001 |
|                   bank_compare0                                                                               |    <0.001 |
|                   bank_queue0                                                                                 |    <0.001 |
|                   bank_state0                                                                                 |    <0.001 |
|                 bank_common0                                                                                  |    <0.001 |
|               col_mach0                                                                                       |    <0.001 |
|                 read_fifo.fifo_ram[0].RAM32M0                                                                 |    <0.001 |
|                 read_fifo.fifo_ram[1].RAM32M0                                                                 |    <0.001 |
|               rank_mach0                                                                                      |    <0.001 |
|                 rank_cntrl[0].rank_cntrl0                                                                     |    <0.001 |
|                 rank_common0                                                                                  |    <0.001 |
|                   maintenance_request.maint_arb0                                                              |    <0.001 |
|           u_axi_mc                                                                                            |     0.009 |
|             USE_UPSIZER.upsizer_d2                                                                            |     0.005 |
|               USE_READ.read_addr_inst                                                                         |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                                          |    <0.001 |
|                   USE_FPGA_VALID_WRITE.new_write_inst                                                         |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                                    |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                                    |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                                |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                                |    <0.001 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                                |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_inst                                                       |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                                         |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                                         |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                                         |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                                         |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                                             |    <0.001 |
|               USE_READ.read_data_inst                                                                         |    <0.001 |
|                 USE_FPGA_CTRL.cmd_ready_inst                                                                  |    <0.001 |
|                 USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_inst_1                                             |    <0.001 |
|                 USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_wrap_inst                                          |    <0.001 |
|                 USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                                   |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                                   |     0.000 |
|                   LUT_LEVEL[1].compare_inst                                                                   |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                                   |    <0.001 |
|                   LUT_LEVEL[3].compare_inst                                                                   |     0.000 |
|                 USE_FPGA_LAST_WORD.last_beat_inst                                                             |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                                   |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                                   |    <0.001 |
|                   LUT_LEVEL[2].compare_inst                                                                   |    <0.001 |
|                   LUT_LEVEL[3].compare_inst                                                                   |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[0].LUT6_2_inst                                                       |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[1].LUT6_2_inst                                                       |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[2].LUT6_2_inst                                                       |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[3].LUT6_2_inst                                                       |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[4].LUT6_2_inst                                                       |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[5].LUT6_2_inst                                                       |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[6].LUT6_2_inst                                                       |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                                                   |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                                                   |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                                                   |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                                                   |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                                   |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                                   |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                                   |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_last_word_inst                                          |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                                          |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                                      |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_ready_inst                                    |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_inst                                               |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                                           |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst                                         |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                       |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                                          |    <0.001 |
|                   USE_FPGA_VALID_WRITE.new_write_inst                                                         |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                                    |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                                    |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                                |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                                |    <0.001 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                                |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_inst                                                       |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                                         |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                                         |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                                         |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                                         |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                                             |    <0.001 |
|               USE_WRITE.write_data_inst                                                                       |     0.001 |
|                 USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                                   |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                                   |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                                   |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                                   |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                                                   |     0.000 |
|                 USE_FPGA_LAST_WORD.last_beat_inst                                                             |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                                   |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                                   |    <0.001 |
|                   LUT_LEVEL[2].compare_inst                                                                   |    <0.001 |
|                   LUT_LEVEL[3].compare_inst                                                                   |    <0.001 |
|                 USE_FPGA_LAST_WORD.last_word_inst                                                             |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                                                   |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                                                   |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                                                   |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                                                   |    <0.001 |
|                 USE_FPGA_USE_WRAP.last_word_inst2                                                             |     0.000 |
|                 USE_FPGA_USE_WRAP.last_word_inst3                                                             |     0.000 |
|                 USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst                                          |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.last_word_inst_2                                                      |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                                   |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                                   |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                                   |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.pop_si_data_inst                                                      |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                                          |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst                                     |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                                      |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst                                     |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_valid_inst                                    |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst                                          |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                                           |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_qual_inst                                          |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_valid_inst                                         |     0.000 |
|               mi_register_slice_inst                                                                          |    <0.001 |
|                 r_pipe                                                                                        |    <0.001 |
|               si_register_slice_inst                                                                          |     0.001 |
|                 ar_pipe                                                                                       |    <0.001 |
|                 aw_pipe                                                                                       |    <0.001 |
|             axi_mc_ar_channel_0                                                                               |    <0.001 |
|               ar_cmd_fsm_0                                                                                    |    <0.001 |
|               axi_mc_cmd_translator_0                                                                         |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                             |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                             |    <0.001 |
|             axi_mc_aw_channel_0                                                                               |    <0.001 |
|               aw_cmd_fsm_0                                                                                    |    <0.001 |
|               axi_mc_cmd_translator_0                                                                         |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                             |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                             |    <0.001 |
|             axi_mc_b_channel_0                                                                                |    <0.001 |
|               bid_fifo_0                                                                                      |    <0.001 |
|             axi_mc_cmd_arbiter_0                                                                              |    <0.001 |
|             axi_mc_r_channel_0                                                                                |    <0.001 |
|               rd_data_fifo_0                                                                                  |    <0.001 |
|               transaction_fifo_0                                                                              |    <0.001 |
|             axi_mc_w_channel_0                                                                                |     0.001 |
|           u_ui_top                                                                                            |     0.005 |
|             ui_cmd0                                                                                           |    <0.001 |
|             ui_rd_data0                                                                                       |     0.002 |
|               not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                                 |    <0.001 |
|               not_strict_mode.status_ram.RAM32M0                                                              |    <0.001 |
|             ui_wr_data0                                                                                       |     0.002 |
|               pointer_ram.rams[0].RAM32M0                                                                     |    <0.001 |
|               pointer_ram.rams[1].RAM32M0                                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[0].RAM32M0                                                           |    <0.001 |
|               write_buffer.wr_buffer_ram[10].RAM32M0                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[11].RAM32M0                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[12].RAM32M0                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[13].RAM32M0                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[14].RAM32M0                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[15].RAM32M0                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[16].RAM32M0                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[17].RAM32M0                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[18].RAM32M0                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[19].RAM32M0                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[1].RAM32M0                                                           |    <0.001 |
|               write_buffer.wr_buffer_ram[20].RAM32M0                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[21].RAM32M0                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[22].RAM32M0                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[23].RAM32M0                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[2].RAM32M0                                                           |    <0.001 |
|               write_buffer.wr_buffer_ram[3].RAM32M0                                                           |    <0.001 |
|               write_buffer.wr_buffer_ram[4].RAM32M0                                                           |    <0.001 |
|               write_buffer.wr_buffer_ram[5].RAM32M0                                                           |    <0.001 |
|               write_buffer.wr_buffer_ram[6].RAM32M0                                                           |    <0.001 |
|               write_buffer.wr_buffer_ram[7].RAM32M0                                                           |    <0.001 |
|               write_buffer.wr_buffer_ram[8].RAM32M0                                                           |    <0.001 |
|               write_buffer.wr_buffer_ram[9].RAM32M0                                                           |    <0.001 |
|     rst_clk_wiz_1_100M                                                                                        |    <0.001 |
|       U0                                                                                                      |    <0.001 |
|         EXT_LPF                                                                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                           |    <0.001 |
|         SEQ                                                                                                   |    <0.001 |
|           SEQ_COUNTER                                                                                         |    <0.001 |
|     rst_mig_7series_0_81M                                                                                     |    <0.001 |
|       U0                                                                                                      |    <0.001 |
|         EXT_LPF                                                                                               |    <0.001 |
|           ACTIVE_HIGH_EXT.ACT_HI_EXT                                                                          |    <0.001 |
|         SEQ                                                                                                   |    <0.001 |
|           SEQ_COUNTER                                                                                         |    <0.001 |
|     xlslice_0                                                                                                 |     0.000 |
|     xlslice_1                                                                                                 |     0.000 |
|     xlslice_2                                                                                                 |     0.000 |
|   qspi_flash_io0_iobuf                                                                                        |    <0.001 |
|   qspi_flash_io1_iobuf                                                                                        |    <0.001 |
|   qspi_flash_io2_iobuf                                                                                        |    <0.001 |
|   qspi_flash_io3_iobuf                                                                                        |    <0.001 |
|   qspi_flash_ss_iobuf                                                                                         |    <0.001 |
+---------------------------------------------------------------------------------------------------------------+-----------+


