<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p26" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_26{left:638px;bottom:1140px;letter-spacing:-0.13px;}
#t2_26{left:664px;bottom:1140px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t3_26{left:82px;bottom:81px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t4_26{left:837px;bottom:81px;letter-spacing:-0.16px;}
#t5_26{left:138px;bottom:1083px;}
#t6_26{left:165px;bottom:1083px;letter-spacing:0.1px;}
#t7_26{left:165px;bottom:1065px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t8_26{left:137px;bottom:1028px;}
#t9_26{left:165px;bottom:1028px;letter-spacing:0.1px;word-spacing:-0.39px;}
#ta_26{left:165px;bottom:1010px;letter-spacing:0.09px;}
#tb_26{left:634px;bottom:1010px;}
#tc_26{left:680px;bottom:1010px;letter-spacing:0.1px;word-spacing:-0.03px;}
#td_26{left:165px;bottom:991px;letter-spacing:0.11px;}
#te_26{left:138px;bottom:955px;}
#tf_26{left:165px;bottom:955px;letter-spacing:0.11px;word-spacing:-0.28px;}
#tg_26{left:165px;bottom:936px;letter-spacing:0.11px;}
#th_26{left:138px;bottom:900px;}
#ti_26{left:165px;bottom:900px;letter-spacing:0.09px;word-spacing:0.01px;}
#tj_26{left:165px;bottom:881px;letter-spacing:0.1px;word-spacing:-0.38px;}
#tk_26{left:165px;bottom:863px;letter-spacing:0.1px;word-spacing:-0.04px;}
#tl_26{left:326px;bottom:863px;letter-spacing:0.13px;}
#tm_26{left:378px;bottom:860px;letter-spacing:0.15px;}
#tn_26{left:396px;bottom:863px;letter-spacing:0.12px;word-spacing:-0.05px;}
#to_26{left:568px;bottom:863px;letter-spacing:0.13px;}
#tp_26{left:621px;bottom:860px;letter-spacing:-0.45px;}
#tq_26{left:645px;bottom:863px;letter-spacing:0.09px;word-spacing:0.04px;}
#tr_26{left:165px;bottom:842px;letter-spacing:0.1px;}
#ts_26{left:110px;bottom:802px;letter-spacing:0.14px;}
#tt_26{left:160px;bottom:802px;letter-spacing:0.14px;word-spacing:0.03px;}
#tu_26{left:138px;bottom:762px;letter-spacing:0.1px;word-spacing:0.02px;}
#tv_26{left:138px;bottom:726px;}
#tw_26{left:165px;bottom:726px;letter-spacing:0.1px;}
#tx_26{left:165px;bottom:707px;letter-spacing:0.1px;word-spacing:-0.01px;}
#ty_26{left:138px;bottom:671px;}
#tz_26{left:165px;bottom:671px;letter-spacing:0.11px;}
#t10_26{left:138px;bottom:634px;}
#t11_26{left:165px;bottom:634px;letter-spacing:0.1px;}
#t12_26{left:165px;bottom:616px;letter-spacing:0.09px;word-spacing:-0.24px;}
#t13_26{left:138px;bottom:579px;}
#t14_26{left:165px;bottom:579px;letter-spacing:0.1px;}
#t15_26{left:165px;bottom:561px;letter-spacing:0.1px;word-spacing:0.02px;}
#t16_26{left:138px;bottom:524px;}
#t17_26{left:165px;bottom:524px;letter-spacing:0.11px;}
#t18_26{left:165px;bottom:506px;letter-spacing:0.09px;word-spacing:0.01px;}
#t19_26{left:138px;bottom:469px;}
#t1a_26{left:165px;bottom:469px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1b_26{left:165px;bottom:451px;letter-spacing:0.1px;word-spacing:0.03px;}
#t1c_26{left:138px;bottom:414px;}
#t1d_26{left:165px;bottom:414px;letter-spacing:0.08px;word-spacing:0.02px;}
#t1e_26{left:165px;bottom:396px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1f_26{left:165px;bottom:377px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t1g_26{left:138px;bottom:341px;}
#t1h_26{left:165px;bottom:341px;letter-spacing:0.09px;word-spacing:-0.19px;}
#t1i_26{left:165px;bottom:322px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1j_26{left:110px;bottom:282px;letter-spacing:0.15px;word-spacing:4.07px;}
#t1k_26{left:235px;bottom:282px;letter-spacing:0.15px;word-spacing:-0.01px;}
#t1l_26{left:138px;bottom:243px;letter-spacing:0.14px;}
#t1m_26{left:186px;bottom:243px;}
#t1n_26{left:204px;bottom:243px;letter-spacing:0.1px;word-spacing:-0.5px;}
#t1o_26{left:138px;bottom:225px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1p_26{left:138px;bottom:188px;letter-spacing:0.12px;}
#t1q_26{left:138px;bottom:147px;}
#t1r_26{left:165px;bottom:147px;letter-spacing:0.14px;}
#t1s_26{left:239px;bottom:147px;letter-spacing:0.09px;word-spacing:0.03px;}

.s1_26{font-size:14px;font-family:Helvetica-Bold_7mg;color:#000;}
.s2_26{font-size:14px;font-family:Helvetica_av;color:#000;}
.s3_26{font-size:15px;font-family:Times-Roman_au;color:#000;}
.s4_26{font-size:15px;font-family:Helvetica-Oblique_aw;color:#030;}
.s5_26{font-size:12px;font-family:Times-Italic_ay;color:#030;}
.s6_26{font-size:18px;font-family:Helvetica-Bold_7mg;color:#000;}
.s7_26{font-size:15px;font-family:Times-Bold_7mf;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts26" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7mg;
	src: url("fonts/Helvetica-Bold_7mg.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_aw;
	src: url("fonts/Helvetica-Oblique_aw.woff") format("woff");
}

@font-face {
	font-family: Helvetica_av;
	src: url("fonts/Helvetica_av.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_7mf;
	src: url("fonts/Times-Bold_7mf.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_ay;
	src: url("fonts/Times-Italic_ay.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_au;
	src: url("fonts/Times-Roman_au.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg26Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg26" style="-webkit-user-select: none;"><object width="935" height="1210" data="26/26.svg" type="image/svg+xml" id="pdf26" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_26" class="t s1_26">2.3 </span><span id="t2_26" class="t s1_26">Evolution of the Architecture </span>
<span id="t3_26" class="t s2_26">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS64® Architecture, Revision 6.01 </span><span id="t4_26" class="t s2_26">26 </span>
<span id="t5_26" class="t s3_26">• </span><span id="t6_26" class="t s3_26">Access to a new class of hardware registers and state from an unprivileged mode. This enhancement is required </span>
<span id="t7_26" class="t s3_26">in a Release 2 implementation. </span>
<span id="t8_26" class="t s3_26">• </span><span id="t9_26" class="t s3_26">Coprocessor 0 Register changes: These changes add or modify CP0 registers to indicate the existence of new and </span>
<span id="ta_26" class="t s3_26">optional state, provide L2 and L3 cache identification, add trigger bits to the </span><span id="tb_26" class="t s4_26">Watch </span><span id="tc_26" class="t s3_26">registers, and add support </span>
<span id="td_26" class="t s3_26">for 64-bit performance counter count registers. This enhancement is required in a Release 2 implementation. </span>
<span id="te_26" class="t s3_26">• </span><span id="tf_26" class="t s3_26">Support for 64-bit coprocessors with 32-bit CPUs: These changes allow a 64-bit coprocessor (including an FPU) </span>
<span id="tg_26" class="t s3_26">to be attached to a 32-bit CPU. This enhancement is optional in a Release 2 implementation. </span>
<span id="th_26" class="t s3_26">• </span><span id="ti_26" class="t s3_26">New Support for Virtual and Physical Memory: These changes provide support for a 1KByte page size, and the </span>
<span id="tj_26" class="t s3_26">ability to support physical addresses larger than 36 bits. Both changes are optional in Release 2 implementations, </span>
<span id="tk_26" class="t s3_26">and support is denoted by </span><span id="tl_26" class="t s4_26">Config3 </span>
<span id="tm_26" class="t s5_26">SP </span>
<span id="tn_26" class="t s3_26">(for 1KB page support) and </span><span id="to_26" class="t s4_26">Config3 </span>
<span id="tp_26" class="t s5_26">LPA </span>
<span id="tq_26" class="t s3_26">(for larger physical address sup- </span>
<span id="tr_26" class="t s3_26">port). </span>
<span id="ts_26" class="t s6_26">2.3.3 </span><span id="tt_26" class="t s6_26">MIPS64 Architecture Releases 2.5+ </span>
<span id="tu_26" class="t s3_26">Some optional features were added after Revision 2.5: </span>
<span id="tv_26" class="t s3_26">• </span><span id="tw_26" class="t s3_26">TLB pages larger than 256MB are supported. This feature allows large regions to be mapped with fewer TLB </span>
<span id="tx_26" class="t s3_26">entries, especially within devices with very large memory systems. </span>
<span id="ty_26" class="t s3_26">• </span><span id="tz_26" class="t s3_26">Support for a MMU with more than 64 TLB entries. This feature aids in reducing the frequency of TLB misses. </span>
<span id="t10_26" class="t s3_26">• </span><span id="t11_26" class="t s3_26">Scratch registers within Coprocessor0 for kernel mode software. This feature aids in quicker exception handling </span>
<span id="t12_26" class="t s3_26">by not requiring the saving of usermode registers onto the stack before kernelmode software uses those registers. </span>
<span id="t13_26" class="t s3_26">• </span><span id="t14_26" class="t s3_26">A MMU configuration which supports both larger set-associative TLBs and variable page-sizes. This feature </span>
<span id="t15_26" class="t s3_26">aids in reducing the frequency of TLB misses. </span>
<span id="t16_26" class="t s3_26">• </span><span id="t17_26" class="t s3_26">The CDMM memory scheme for the placement of small I/O devices into the physical address space. This </span>
<span id="t18_26" class="t s3_26">scheme allows for efficient placement of such I/O devices into a small memory region. </span>
<span id="t19_26" class="t s3_26">• </span><span id="t1a_26" class="t s3_26">An EIC interrupt mode where the EIC controller supplies a 16-bit interrupt vector. This allows different inter- </span>
<span id="t1b_26" class="t s3_26">rupts to share code. </span>
<span id="t1c_26" class="t s3_26">• </span><span id="t1d_26" class="t s3_26">The PAUSE instruction to deallocate a (virtual) processor when arbitration for a lock doesn’t succeed. This </span>
<span id="t1e_26" class="t s3_26">allows for lower power consumption as well as lower snoop traffic when multiple (virtual) processors are arbi- </span>
<span id="t1f_26" class="t s3_26">trating for a lock. </span>
<span id="t1g_26" class="t s3_26">• </span><span id="t1h_26" class="t s3_26">More flavors of memory barriers that are available through stype field of the SYNC instruction. The newer mem- </span>
<span id="t1i_26" class="t s3_26">ory barriers attempt to minimize the amount of pipeline stalls while doing memory synchronization operations. </span>
<span id="t1j_26" class="t s6_26">2.3.4 MIPS64 </span><span id="t1k_26" class="t s6_26">Release 3 Architecture (MIPSr3™) </span>
<span id="t1l_26" class="t s3_26">MIPSr3</span><span id="t1m_26" class="t s7_26">™ </span><span id="t1n_26" class="t s3_26">is a family of architectures that includes Release 3.0 of the MIPS64 Architecture and the first release of the </span>
<span id="t1o_26" class="t s3_26">microMIPS64 architecture. </span>
<span id="t1p_26" class="t s3_26">Enhancements in the MIPS Release 3 Architecture are: </span>
<span id="t1q_26" class="t s3_26">• </span><span id="t1r_26" class="t s3_26">microMIPS </span><span id="t1s_26" class="t s3_26">instruction set. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
