# create opcode for value 0x78, depends on three registers
opcode 0xa3F ADD(Reg, Reg, Reg) {
    MI,GE,HE;  # assert the MI, GE, and HE signals when the phase counter is 0, opcode is 78 for all flags
    HI,ME,ME,HM;
    *: ; # explicit no operation, `*:` reqired as repeated `;` ignored
    overflow = 1: HR, JQ, LE;
    overflow = 0: ;
}

header {
  HE, TE, MT # any condition codes here are an error (other than `*:`)
}

opcode 0x11 JMP(Reg) {
  TX, RE;
}

output(878) {
 0: RE;
 0xfaC: TY;
}

input {
  opsize: 7;
  phase: 4;
  overflow;
}

opcode 0x11 JMP(Reg) = TX, RE;