<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail: 0
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v</a>
defines: 
time_elapsed: 1.052s
ram usage: 35148 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpkq1fi4ky/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple <a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:1</a>: No timescale set for &#34;uut_arrays01&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:1</a>: Compile module &#34;work@uut_arrays01&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:1</a>: Top level module &#34;work@uut_arrays01&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpkq1fi4ky/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_uut_arrays01
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpkq1fi4ky/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpkq1fi4ky/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@uut_arrays01)
 |vpiName:work@uut_arrays01
 |uhdmallPackages:
 \_package: builtin, parent:work@uut_arrays01
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@uut_arrays01, file:<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v</a>, line:1, parent:work@uut_arrays01
   |vpiDefName:work@uut_arrays01
   |vpiFullName:work@uut_arrays01
   |vpiProcess:
   \_always: , line:10
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:10
       |vpiCondition:
       \_operation: , line:10
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clock), line:10
           |vpiName:clock
           |vpiFullName:work@uut_arrays01.clock
       |vpiStmt:
       \_begin: , line:10
         |vpiFullName:work@uut_arrays01
         |vpiStmt:
         \_if_stmt: , line:11
           |vpiCondition:
           \_ref_obj: (we), line:11
             |vpiName:we
             |vpiFullName:work@uut_arrays01.we
           |vpiStmt:
           \_assignment: , line:12
             |vpiLhs:
             \_bit_select: (memory), line:12
               |vpiName:memory
               |vpiFullName:work@uut_arrays01.memory
               |vpiIndex:
               \_ref_obj: (addr), line:12
                 |vpiName:addr
             |vpiRhs:
             \_ref_obj: (wr_data), line:12
               |vpiName:wr_data
               |vpiFullName:work@uut_arrays01.wr_data
         |vpiStmt:
         \_assignment: , line:13
           |vpiLhs:
           \_ref_obj: (rd_data), line:13
             |vpiName:rd_data
             |vpiFullName:work@uut_arrays01.rd_data
           |vpiRhs:
           \_bit_select: (memory), line:13
             |vpiName:memory
             |vpiFullName:work@uut_arrays01.memory
             |vpiIndex:
             \_ref_obj: (addr), line:13
               |vpiName:addr
   |vpiPort:
   \_port: (clock), line:1
     |vpiName:clock
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clock), line:1
         |vpiName:clock
         |vpiFullName:work@uut_arrays01.clock
   |vpiPort:
   \_port: (we), line:1
     |vpiName:we
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (we), line:1
         |vpiName:we
         |vpiFullName:work@uut_arrays01.we
   |vpiPort:
   \_port: (addr), line:1
     |vpiName:addr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (addr), line:1
         |vpiName:addr
         |vpiFullName:work@uut_arrays01.addr
   |vpiPort:
   \_port: (wr_data), line:1
     |vpiName:wr_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_data), line:1
         |vpiName:wr_data
         |vpiFullName:work@uut_arrays01.wr_data
   |vpiPort:
   \_port: (rd_data), line:1
     |vpiName:rd_data
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_data), line:6
         |vpiName:rd_data
         |vpiFullName:work@uut_arrays01.rd_data
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (rd_data), line:6
   |vpiNet:
   \_logic_net: (memory), line:8
     |vpiName:memory
     |vpiFullName:work@uut_arrays01.memory
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (clock), line:1
   |vpiNet:
   \_logic_net: (we), line:1
   |vpiNet:
   \_logic_net: (addr), line:1
   |vpiNet:
   \_logic_net: (wr_data), line:1
 |uhdmtopModules:
 \_module: work@uut_arrays01 (work@uut_arrays01), file:<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v</a>, line:1
   |vpiDefName:work@uut_arrays01
   |vpiName:work@uut_arrays01
   |vpiPort:
   \_port: (clock), line:1, parent:work@uut_arrays01
     |vpiName:clock
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clock), line:1, parent:work@uut_arrays01
         |vpiName:clock
         |vpiFullName:work@uut_arrays01.clock
   |vpiPort:
   \_port: (we), line:1, parent:work@uut_arrays01
     |vpiName:we
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (we), line:1, parent:work@uut_arrays01
         |vpiName:we
         |vpiFullName:work@uut_arrays01.we
   |vpiPort:
   \_port: (addr), line:1, parent:work@uut_arrays01
     |vpiName:addr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (addr), line:1, parent:work@uut_arrays01
         |vpiName:addr
         |vpiFullName:work@uut_arrays01.addr
   |vpiPort:
   \_port: (wr_data), line:1, parent:work@uut_arrays01
     |vpiName:wr_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_data), line:1, parent:work@uut_arrays01
         |vpiName:wr_data
         |vpiFullName:work@uut_arrays01.wr_data
   |vpiPort:
   \_port: (rd_data), line:1, parent:work@uut_arrays01
     |vpiName:rd_data
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_data), line:6, parent:work@uut_arrays01
         |vpiName:rd_data
         |vpiFullName:work@uut_arrays01.rd_data
         |vpiNetType:48
         |vpiRange:
         \_range: , line:6
           |vpiLeftRange:
           \_constant: , line:6
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:6
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiNet:
   \_logic_net: (rd_data), line:6, parent:work@uut_arrays01
   |vpiNet:
   \_logic_net: (clock), line:1, parent:work@uut_arrays01
   |vpiNet:
   \_logic_net: (we), line:1, parent:work@uut_arrays01
   |vpiNet:
   \_logic_net: (addr), line:1, parent:work@uut_arrays01
   |vpiNet:
   \_logic_net: (wr_data), line:1, parent:work@uut_arrays01
   |vpiArrayNet:
   \_array_net: (memory), line:8, parent:work@uut_arrays01
     |vpiName:memory
     |vpiFullName:work@uut_arrays01.memory
     |vpiNet:
     \_logic_net: , parent:memory
       |vpiFullName:work@uut_arrays01.memory
       |vpiNetType:48
       |vpiRange:
       \_range: , line:8
         |vpiLeftRange:
         \_constant: , line:8
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:8
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiRange:
     \_range: , line:8
       |vpiLeftRange:
       \_constant: , line:8
         |vpiConstType:7
         |vpiDecompile:15
         |vpiSize:32
         |INT:15
       |vpiRightRange:
       \_constant: , line:8
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
Object: \work_uut_arrays01 of type 3000
Object: \work_uut_arrays01 of type 32
Object: \clock of type 44
Object: \we of type 44
Object: \addr of type 44
Object: \wr_data of type 44
Object: \rd_data of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rd_data of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clock of type 36
Object: \we of type 36
Object: \addr of type 36
Object: \wr_data of type 36
Object: \work_uut_arrays01 of type 32
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clock of type 608
Object:  of type 4
Object:  of type 22
Object: \we of type 608
Object:  of type 3
Object: \memory of type 106
Object: \addr of type 608
Object: \wr_data of type 608
Object:  of type 3
Object: \rd_data of type 608
Object: \memory of type 106
Object: \addr of type 608
Object: \rd_data of type 36
Object: \memory of type 36
Object: \clock of type 36
Object: \we of type 36
Object: \addr of type 36
Object: \wr_data of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_uut_arrays01&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3943040] str=&#39;\work_uut_arrays01&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:1</a>.0-1.0&gt; [0x39432f0] str=&#39;\clock&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:1</a>.0-1.0&gt; [0x39436a0] str=&#39;\we&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:1</a>.0-1.0&gt; [0x3943880] str=&#39;\addr&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:1</a>.0-1.0&gt; [0x3943a40] str=&#39;\wr_data&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:1</a>.0-1.0&gt; [0x3943be0] str=&#39;\rd_data&#39; output reg port=5
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:6</a>.0-6.0&gt; [0x3943d80]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:6</a>.0-6.0&gt; [0x3944170] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:6</a>.0-6.0&gt; [0x3944360] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>.0-10.0&gt; [0x3944b20]
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>.0-10.0&gt; [0x3944520]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>.0-10.0&gt; [0x39583d0] str=&#39;\clock&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>.0-10.0&gt; [0x39447c0]
          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>.0-10.0&gt; [0x3958550]
            AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:11</a>.0-11.0&gt; [0x3958670]
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x39587f0]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:11</a>.0-11.0&gt; [0x3958a30] str=&#39;\we&#39;
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3958d80]
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3958ea0] bits=&#39;1&#39;(1) range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3959ed0]
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:12</a>.0-12.0&gt; [0x3959000]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:12</a>.0-12.0&gt; [0x3959310] str=&#39;\memory&#39;
                        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:12</a>.0-12.0&gt; [0x3959bb0]
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:12</a>.0-12.0&gt; [0x3959800] str=&#39;\addr&#39;
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:12</a>.0-12.0&gt; [0x3959d50] str=&#39;\wr_data&#39;
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:13</a>.0-13.0&gt; [0x3959ff0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:13</a>.0-13.0&gt; [0x395a110] str=&#39;\rd_data&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:13</a>.0-13.0&gt; [0x395a310] str=&#39;\memory&#39;
                AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:13</a>.0-13.0&gt; [0x395a670]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:13</a>.0-13.0&gt; [0x395a470] str=&#39;\addr&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:8</a>.0-8.0&gt; [0x395a810] str=&#39;\memory&#39; reg
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3943040] str=&#39;\work_uut_arrays01&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:1</a>.0-1.0&gt; [0x39432f0] str=&#39;\clock&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:1</a>.0-1.0&gt; [0x39436a0] str=&#39;\we&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:1</a>.0-1.0&gt; [0x3943880] str=&#39;\addr&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:1</a>.0-1.0&gt; [0x3943a40] str=&#39;\wr_data&#39; input basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:1</a>.0-1.0&gt; [0x3943be0] str=&#39;\rd_data&#39; output reg basic_prep port=5 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:6</a>.0-6.0&gt; [0x3943d80] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:6</a>.0-6.0&gt; [0x3944170] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:6</a>.0-6.0&gt; [0x3944360] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>.0-10.0&gt; [0x3944b20] basic_prep
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>.0-10.0&gt; [0x3944520] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>.0-10.0&gt; [0x39583d0 -&gt; 0x39432f0] str=&#39;\clock&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>.0-10.0&gt; [0x39447c0] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>.0-10.0&gt; [0x3958550] basic_prep
            AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:11</a>.0-11.0&gt; [0x3958670] basic_prep
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x39587f0] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:11</a>.0-11.0&gt; [0x3958a30 -&gt; 0x39436a0] str=&#39;\we&#39; basic_prep
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3958d80] basic_prep
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3958ea0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3959ed0] basic_prep
                    AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:12</a>.0-12.0&gt; [0x3959000] basic_prep
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&gt; [0x3963c00] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&gt; [0x3963d20 -&gt; 0x3960920] str=&#39;$bitselwrite$mask$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:12</a>$1&#39; basic_prep
                        AST_SHIFT_LEFT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&gt; [0x3963e40] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&gt; [0x3963f60] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:12</a>.0-12.0&gt; [0x3964080 -&gt; 0x3943880] str=&#39;\addr&#39; basic_prep
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&gt; [0x39641a0] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&gt; [0x39642c0 -&gt; 0x3961b20] str=&#39;$bitselwrite$data$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:12</a>$2&#39; basic_prep
                        AST_SHIFT_LEFT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&gt; [0x39643e0] basic_prep
                          AST_BIT_AND &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&gt; [0x3964500] basic_prep
                            AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&gt; [0x3964620] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:12</a>.0-12.0&gt; [0x3964740 -&gt; 0x3943a40] str=&#39;\wr_data&#39; basic_prep
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:12</a>.0-12.0&gt; [0x3964860 -&gt; 0x3943880] str=&#39;\addr&#39; basic_prep
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&gt; [0x3964980] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:12</a>.0-12.0&gt; [0x3964aa0 -&gt; 0x395a810] str=&#39;\memory&#39; basic_prep
                        AST_BIT_OR &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&gt; [0x3964bc0] basic_prep
                          AST_BIT_AND &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&gt; [0x3964ce0] basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:12</a>.0-12.0&gt; [0x3964e00 -&gt; 0x395a810] str=&#39;\memory&#39; basic_prep
                            AST_BIT_NOT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&gt; [0x3964f20] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&gt; [0x3965040 -&gt; 0x3960920] str=&#39;$bitselwrite$mask$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:12</a>$1&#39; basic_prep
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&gt; [0x3965160 -&gt; 0x3961b20] str=&#39;$bitselwrite$data$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:12</a>$2&#39; basic_prep
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:13</a>.0-13.0&gt; [0x3959ff0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:13</a>.0-13.0&gt; [0x395a110 -&gt; 0x3943be0] str=&#39;\rd_data&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:13</a>.0-13.0&gt; [0x395a310 -&gt; 0x395a810] str=&#39;\memory&#39; basic_prep
                AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:13</a>.0-13.0&gt; [0x395a670] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:13</a>.0-13.0&gt; [0x395a470 -&gt; 0x3943880] str=&#39;\addr&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:8</a>.0-8.0&gt; [0x395a810] str=&#39;\memory&#39; reg basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&gt; [0x3960920] str=&#39;$bitselwrite$mask$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:12</a>$1&#39; logic basic_prep range=[0:0]
        ATTR \nosync:
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&gt; [0x39604e0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&gt; [0x395fb80] basic_prep range=[0:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&gt; [0x395fd40] bits=&#39;00000000000000000000000000000000&#39;(32) signed basic_prep range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&gt; [0x3961d00] bits=&#39;00000000000000000000000000000000&#39;(32) signed basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&gt; [0x3961b20] str=&#39;$bitselwrite$data$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:12</a>$2&#39; logic basic_prep range=[0:0]
        ATTR \nosync:
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&gt; [0x395f090] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&gt; [0x3960d80] basic_prep range=[0:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&gt; [0x3960ba0] bits=&#39;00000000000000000000000000000000&#39;(32) signed basic_prep range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&gt; [0x395ff00] bits=&#39;00000000000000000000000000000000&#39;(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_uut_arrays01

2.2. Analyzing design hierarchy..
Top module:  \work_uut_arrays01
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>$3 in module work_uut_arrays01.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 4 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_uut_arrays01.$proc$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>$3&#39;.
     1/3: $1\memory[0:0]
     2/3: $1$bitselwrite$data$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:12</a>$2[0:0]$7
     3/3: $1$bitselwrite$mask$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:12</a>$1[0:0]$6

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\work_uut_arrays01.\rd_data&#39; using process `\work_uut_arrays01.$proc$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>$3&#39;.
  created $dff cell `$procdff$24&#39; with positive edge clock.
Creating register for signal `\work_uut_arrays01.\memory&#39; using process `\work_uut_arrays01.$proc$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>$3&#39;.
  created $dff cell `$procdff$25&#39; with positive edge clock.
Creating register for signal `\work_uut_arrays01.$bitselwrite$mask$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:12</a>$1&#39; using process `\work_uut_arrays01.$proc$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>$3&#39;.
  created $dff cell `$procdff$26&#39; with positive edge clock.
Creating register for signal `\work_uut_arrays01.$bitselwrite$data$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:12</a>$2&#39; using process `\work_uut_arrays01.$proc$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>$3&#39;.
  created $dff cell `$procdff$27&#39; with positive edge clock.

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\work_uut_arrays01.$proc$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>$3&#39;.
Removing empty process `work_uut_arrays01.$proc$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>$3&#39;.
Cleaned up 1 empty switch.

4. Executing CHECK pass (checking for obvious problems).
checking module work_uut_arrays01..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_uut_arrays01 ===

   Number of wires:                 28
   Number of wire bits:             34
   Number of public wires:           6
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $and                            2
     $dff                            4
     $mux                            3
     $not                            1
     $or                             1
     $shiftx                         1
     $shl                            2

8. Executing CHECK pass (checking for obvious problems).
checking module work_uut_arrays01..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_uut_arrays01&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;clock&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;we&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;addr&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 4 ]
        },
        &#34;wr_data&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 5 ]
        },
        &#34;rd_data&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 6, 7, 8, 9 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$and$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>$12&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 10 ],
            &#34;B&#34;: [ 11 ],
            &#34;Y&#34;: [ 12 ]
          }
        },
        &#34;$and$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>$9&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;1&#34; ],
            &#34;B&#34;: [ 5 ],
            &#34;Y&#34;: [ 13 ]
          }
        },
        &#34;$not$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>$11&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 14 ],
            &#34;Y&#34;: [ 11 ]
          }
        },
        &#34;$or$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>$13&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 12 ],
            &#34;B&#34;: [ 15 ],
            &#34;Y&#34;: [ 16 ]
          }
        },
        &#34;$procdff$24&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000100&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>.0-10.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 17, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Q&#34;: [ 6, 7, 8, 9 ]
          }
        },
        &#34;$procdff$25&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>.0-10.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 18 ],
            &#34;Q&#34;: [ 10 ]
          }
        },
        &#34;$procdff$26&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>.0-10.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ &#34;x&#34; ],
            &#34;Q&#34;: [ 19 ]
          }
        },
        &#34;$procdff$27&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>.0-10.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ &#34;x&#34; ],
            &#34;Q&#34;: [ 20 ]
          }
        },
        &#34;$procmux$16&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 10 ],
            &#34;B&#34;: [ 16 ],
            &#34;S&#34;: [ 3 ],
            &#34;Y&#34;: [ 18 ]
          }
        },
        &#34;$procmux$19&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 20 ],
            &#34;B&#34;: [ 15 ],
            &#34;S&#34;: [ 3 ],
            &#34;Y&#34;: [ 21 ]
          }
        },
        &#34;$procmux$22&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 19 ],
            &#34;B&#34;: [ 14 ],
            &#34;S&#34;: [ 3 ],
            &#34;Y&#34;: [ 22 ]
          }
        },
        &#34;$shiftx$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>$14&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$shiftx&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 18 ],
            &#34;B&#34;: [ 4 ],
            &#34;Y&#34;: [ 17 ]
          }
        },
        &#34;$shl$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>$10&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$shl&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 13 ],
            &#34;B&#34;: [ 4 ],
            &#34;Y&#34;: [ 15 ]
          }
        },
        &#34;$shl$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>$8&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$shl&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;1&#34; ],
            &#34;B&#34;: [ 4 ],
            &#34;Y&#34;: [ 14 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0$bitselwrite$data$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:12</a>$2[0:0]$5&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 21 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>.0-10.0&#34;
          }
        },
        &#34;$0$bitselwrite$mask$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:12</a>$1[0:0]$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 22 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>.0-10.0&#34;
          }
        },
        &#34;$0\\memory[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 18 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>.0-10.0&#34;
          }
        },
        &#34;$0\\rd_data[3:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 17, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>.0-10.0&#34;
          }
        },
        &#34;$1$bitselwrite$data$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:12</a>$2[0:0]$7&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 21 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>.0-10.0&#34;
          }
        },
        &#34;$1$bitselwrite$mask$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:12</a>$1[0:0]$6&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 22 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>.0-10.0&#34;
          }
        },
        &#34;$1\\memory[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 18 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>.0-10.0&#34;
          }
        },
        &#34;$and$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>$12_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$and$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>$9_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$bitselwrite$data$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:12</a>$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 20 ],
          &#34;attributes&#34;: {
            &#34;nosync&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$bitselwrite$mask$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:12</a>$1&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 19 ],
          &#34;attributes&#34;: {
            &#34;nosync&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$not$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>$11_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$or$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>$13_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 16 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$procmux$16_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 18 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$17_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$19_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 21 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$20_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$22_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 22 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$23_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$shiftx$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>$14_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 17 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$shl$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>$10_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 15 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$shl$<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>$8_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&#34;
          }
        },
        &#34;addr&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:1</a>.0-1.0&#34;
          }
        },
        &#34;clock&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:1</a>.0-1.0&#34;
          }
        },
        &#34;memory&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:8</a>.0-8.0&#34;
          }
        },
        &#34;rd_data&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6, 7, 8, 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:1</a>.0-1.0&#34;
          }
        },
        &#34;we&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:1</a>.0-1.0&#34;
          }
        },
        &#34;wr_data&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:1</a>.0-1.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_uut_arrays01&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_uut_arrays01(clock, we, addr, wr_data, rd_data);
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>.0-10.0&#34; *)
  wire _00_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>.0-10.0&#34; *)
  wire _01_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>.0-10.0&#34; *)
  wire _02_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>.0-10.0&#34; *)
  wire [3:0] _03_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>.0-10.0&#34; *)
  wire _04_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>.0-10.0&#34; *)
  wire _05_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:10</a>.0-10.0&#34; *)
  wire _06_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&#34; *)
  wire _07_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&#34; *)
  wire _08_;
  (* nosync = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&#34; *)
  reg _09_;
  (* nosync = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&#34; *)
  reg _10_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&#34; *)
  wire _11_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&#34; *)
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&#34; *)
  wire _19_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&#34; *)
  wire _20_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&#34; *)
  wire _21_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:1</a>.0-1.0&#34; *)
  input addr;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:1</a>.0-1.0&#34; *)
  input clock;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:8</a>.0-8.0&#34; *)
  reg memory;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:1</a>.0-1.0&#34; *)
  output [3:0] rd_data;
  reg [3:0] rd_data;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:1</a>.0-1.0&#34; *)
  input we;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:1</a>.0-1.0&#34; *)
  input wr_data;
  assign _07_ = memory &amp; (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&#34; *) _11_;
  assign _08_ = 1&#39;h1 &amp; (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&#34; *) wr_data;
  assign _11_ = ~ (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&#34; *) _21_;
  assign _12_ = _07_ | (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&#34; *) _20_;
  always @(posedge clock)
      rd_data &lt;= { 3&#39;h0, _19_ };
  always @(posedge clock)
      memory &lt;= _13_;
  always @(posedge clock)
      _10_ &lt;= 1&#39;hx;
  always @(posedge clock)
      _09_ &lt;= 1&#39;hx;
  assign _13_ = _14_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _12_ : memory;
  assign _15_ = _16_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _20_ : _09_;
  assign _17_ = _18_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _21_ : _10_;
  wire [0:0] _36_ = _06_;
  assign _19_ = _36_[addr +: 1];
  assign _20_ = _08_ &lt;&lt; (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&#34; *) addr;
  assign _21_ = 1&#39;h1 &lt;&lt; (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v:0</a>.0-0.0&#34; *) addr;
  assign _03_ = { 3&#39;h0, _19_ };
  assign _00_ = _04_;
  assign _01_ = _05_;
  assign _02_ = _06_;
  assign _14_ = we;
  assign _06_ = _13_;
  assign _16_ = we;
  assign _04_ = _15_;
  assign _18_ = we;
  assign _05_ = _17_;
endmodule

End of script. Logfile hash: 7bacde8eda, CPU: user 0.02s system 0.00s, MEM: 13.00 MB peak
Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 66% 2x read_uhdm (0 sec), 33% 2x write_json (0 sec), ...

</pre>
</body>