# vsim -L ../bin/ -do simulate-do -c -lic_plus -quiet -novopt testbench 
# Refreshing /afs/glue.umd.edu/home/glue/e/t/etaylor5/home/enee408c_user/labs/lab03/verilog/lab03-full-adder/bin.full_adder
# do simulate-do 
ull_adder
# do simulate-do 
