// Seed: 1448486126
module module_0 (
    input wand id_0,
    input wand id_1,
    output tri id_2,
    output wire id_3,
    input wor id_4,
    input supply1 id_5,
    output tri0 id_6
);
endmodule
module module_1 #(
    parameter id_9 = 32'd22
) (
    input uwire id_0,
    output supply0 id_1,
    input wand id_2,
    output tri1 id_3,
    input tri1 id_4,
    input wor id_5,
    input wor id_6,
    input uwire id_7,
    output tri1 id_8,
    input tri1 _id_9,
    output wand id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_8,
      id_6,
      id_5,
      id_10
  );
  logic id_13, id_14;
  logic [id_9 : 1] id_15;
  ;
endmodule
