#ifndef __GPIO_AT8XC5122_H_INCLUDE__
#define __GPIO_AT8XC5122_H_INCLUDE__

#include <target/config.h>
#include <target/generic.h>

#include <asm/reg.h>
#include <asm/mach/irq.h>
#include <asm/mach/pm.h>
#include <asm/mach/clk.h>

#ifdef CONFIG_GPIO_AT8XC5122
#ifndef ARCH_HAVE_GPIO
#define ARCH_HAVE_GPIO		1
#else
#error "Multiple GPIO controller defined"
#endif
#endif

/* Ports */
Sfr(P0,		0x80);		/* Port 0 */
Sbit(P0_7,	0x80, 7);
Sbit(P0_6,	0x80, 6);
Sbit(P0_5,	0x80, 5);
Sbit(P0_4,	0x80, 4);
Sbit(P0_3,	0x80, 3);
Sbit(P0_2,	0x80, 2);
Sbit(P0_1,	0x80, 1);
Sbit(P0_0,	0x80, 0);

Sfr(P1,		0x90);		/* Port 1 */
Sbit(P1_7,	0x90, 7);
Sbit(P1_6,	0x90, 6);
Sbit(P1_5,	0x90, 5);
Sbit(P1_4,	0x90, 4);
Sbit(P1_3,	0x90, 3);
Sbit(P1_2,	0x90, 2);
Sbit(P1_1,	0x90, 1);
Sbit(P1_0,	0x90, 0);

Sfr(P2,		0xA0);		/* Port 2 */
Sbit(P2_7,	0xA0, 7);
Sbit(P2_6,	0xA0, 6);
Sbit(P2_5,	0xA0, 5);
Sbit(P2_4,	0xA0, 4);
Sbit(P2_3,	0xA0, 3);
Sbit(P2_2,	0xA0, 2);
Sbit(P2_1,	0xA0, 1);
Sbit(P2_0,	0xA0, 0);

Sfr(P3,	0xB0);			/* Port 3 */
Sbit(P3_7,	0xB0, 7);
Sbit(P3_6,	0xB0, 6);
Sbit(P3_5,	0xB0, 5);
Sbit(P3_4,	0xB0, 4);
Sbit(P3_3,	0xB0, 3);
Sbit(P3_2,	0xB0, 2);
Sbit(P3_1,	0xB0, 1);
Sbit(P3_0,	0xB0, 0);

Sfr(P4,		0xC0);		/* Port 4 */
Sbit(P4_7,	0xC0, 7);
Sbit(P4_6,	0xC0, 6);
Sbit(P4_5,	0xC0, 5);
Sbit(P4_4,	0xC0, 4);
Sbit(P4_3,	0xC0, 3);
Sbit(P4_2,	0xC0, 2);
Sbit(P4_1,	0xC0, 1);
Sbit(P4_0,	0xC0, 0);

Sfr(P5,		0xE8);		/* Port 5 */
Sbit(P5_7,	0xE8, 7);
Sbit(P5_6,	0xE8, 6);
Sbit(P5_5,	0xE8, 5);
Sbit(P5_4,	0xE8, 4);
Sbit(P5_3,	0xE8, 3);
Sbit(P5_2,	0xE8, 2);
Sbit(P5_1,	0xE8, 1);
Sbit(P5_0,	0xE8, 0);

/* Port Mode Register 0 */
Sfr(PMOD0,	0x91);
/* Port Mode Register 1 */
Sfr(PMOD1,	0x84);

#define PORT0		0x80
#define PORT5		0xE8

#define __GPIO_HW_PMOD_MASK	0x03

#define __GPIO_HW_P_OD_INOUT	0x00
#define __GPIO_HW_P_PP_OUT	0x01
#define __GPIO_HW_P_KB_OUT	0x02
#define __GPIO_HW_P_PPWU_IN	0x03

#define __GPIO_HW_P0_PP_OUT	0x03
#define __GPIO_HW_P2_PPWD_IN	0x03
#define __GPIO_HW_P5_PPWD_IN	0x02
#define __GPIO_HW_P4_PPMU_IN	0x03
#define __GPIO_HW_P5L_PPMU_IN	0x02

#define __gpio_hw_clear_mod0(off)	\
	(PMOD0 &= ~(__GPIO_HW_PMOD_MASK<<(off)))
#define __gpio_hw_set_mod0(off, val)	\
	(PMOD0 |= ((val)<<(off)))
#define __gpio_hw_clear_mod1(off)	\
	(PMOD1 &= ~(__GPIO_HW_PMOD_MASK<<(off)))
#define __gpio_hw_set_mod1(off, val)	\
	(PMOD1 |= ((val)<<(off)))

#define GPIOA			0
#define GPIOB			1
#define GPIOC			2
#define GPIOD			3
#define GPIOE			4
#define GPIOF			5

/* NOTE: Pin Access Failures
 * Following functions may not work correctly due to the lackness of bit
 * addressing for MCS51.
 */
#ifdef ARCH_HAVE_GPIO
uint8_t gpio_hw_read_pin(uint8_t port, uint8_t pin);
void gpio_hw_write_pin(uint8_t port, uint8_t pin, uint8_t val);
uint8_t gpio_hw_read_port(uint8_t port, uint8_t mask);
void gpio_hw_write_port(uint8_t port, uint8_t mask,
			uint8_t val);
void gpio_hw_config_pad(uint8_t port, uint8_t pin,
			pad_cfg_t gpad, uint8_t drv);
#define gpio_hw_config_mux(port, pin, mux)
#define gpio_hw_ctrl_init()
#define gpio_hw_porting_init()
#endif

#endif /* __GPIO_AT8XC5122_H_INCLUDE__ */
