//Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
//--------------------------------------------------------------------------------
//Command: generate_target bd_5dca.bd
//Design : bd_5dca
//Purpose: IP block netlist
//--------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CORE_GENERATION_INFO = "bd_5dca,IP_Integrator,{x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=bd_5dca,x_ipVersion=1.00.a,x_ipLanguage=VERILOG,numBlks=23,numReposBlks=18,numNonXlnxBlks=0,numHierBlks=5,maxHierDepth=1,numSysgenBlks=0,numHlsBlks=0,numHdlrefBlks=0,numPkgbdBlks=0,bdsource=SBD,synth_mode=OOC_per_IP}" *) (* HW_HANDOFF = "pfm_dynamic_hmss_0_0.hwdef" *) 
module bd_5dca
   (DRAM_0_STAT_TEMP,
    DRAM_1_STAT_TEMP,
    DRAM_STAT_CATTRIP,
    S00_AXI_araddr,
    S00_AXI_arburst,
    S00_AXI_arcache,
    S00_AXI_arlen,
    S00_AXI_arlock,
    S00_AXI_arprot,
    S00_AXI_arqos,
    S00_AXI_arready,
    S00_AXI_arsize,
    S00_AXI_arvalid,
    S00_AXI_awaddr,
    S00_AXI_awburst,
    S00_AXI_awcache,
    S00_AXI_awlen,
    S00_AXI_awlock,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awready,
    S00_AXI_awsize,
    S00_AXI_awvalid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_rdata,
    S00_AXI_rlast,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_rvalid,
    S00_AXI_wdata,
    S00_AXI_wlast,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wvalid,
    S01_AXI_araddr,
    S01_AXI_arburst,
    S01_AXI_arcache,
    S01_AXI_arlen,
    S01_AXI_arlock,
    S01_AXI_arprot,
    S01_AXI_arqos,
    S01_AXI_arready,
    S01_AXI_arsize,
    S01_AXI_arvalid,
    S01_AXI_rdata,
    S01_AXI_rlast,
    S01_AXI_rready,
    S01_AXI_rresp,
    S01_AXI_rvalid,
    S02_AXI_awaddr,
    S02_AXI_awburst,
    S02_AXI_awcache,
    S02_AXI_awlen,
    S02_AXI_awlock,
    S02_AXI_awprot,
    S02_AXI_awqos,
    S02_AXI_awready,
    S02_AXI_awsize,
    S02_AXI_awvalid,
    S02_AXI_bready,
    S02_AXI_bresp,
    S02_AXI_bvalid,
    S02_AXI_wdata,
    S02_AXI_wlast,
    S02_AXI_wready,
    S02_AXI_wstrb,
    S02_AXI_wvalid,
    S03_AXI_araddr,
    S03_AXI_arburst,
    S03_AXI_arcache,
    S03_AXI_arlen,
    S03_AXI_arlock,
    S03_AXI_arprot,
    S03_AXI_arqos,
    S03_AXI_arready,
    S03_AXI_arsize,
    S03_AXI_arvalid,
    S03_AXI_awaddr,
    S03_AXI_awburst,
    S03_AXI_awcache,
    S03_AXI_awlen,
    S03_AXI_awlock,
    S03_AXI_awprot,
    S03_AXI_awqos,
    S03_AXI_awready,
    S03_AXI_awsize,
    S03_AXI_awvalid,
    S03_AXI_bready,
    S03_AXI_bresp,
    S03_AXI_bvalid,
    S03_AXI_rdata,
    S03_AXI_rlast,
    S03_AXI_rready,
    S03_AXI_rresp,
    S03_AXI_rvalid,
    S03_AXI_wdata,
    S03_AXI_wlast,
    S03_AXI_wready,
    S03_AXI_wstrb,
    S03_AXI_wvalid,
    S_AXI_CTRL_araddr,
    S_AXI_CTRL_arready,
    S_AXI_CTRL_arvalid,
    S_AXI_CTRL_awaddr,
    S_AXI_CTRL_awready,
    S_AXI_CTRL_awvalid,
    S_AXI_CTRL_bready,
    S_AXI_CTRL_bresp,
    S_AXI_CTRL_bvalid,
    S_AXI_CTRL_rdata,
    S_AXI_CTRL_rready,
    S_AXI_CTRL_rresp,
    S_AXI_CTRL_rvalid,
    S_AXI_CTRL_wdata,
    S_AXI_CTRL_wready,
    S_AXI_CTRL_wvalid,
    aclk,
    aclk1,
    aresetn,
    aresetn1,
    ctrl_aclk,
    ctrl_aresetn,
    hbm_aclk,
    hbm_aresetn,
    hbm_mc_init_seq_complete,
    hbm_ref_clk);
  output [6:0]DRAM_0_STAT_TEMP;
  output [6:0]DRAM_1_STAT_TEMP;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 INTR.DRAM_STAT_CATTRIP INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME INTR.DRAM_STAT_CATTRIP, PortWidth 1, SENSITIVITY LEVEL_HIGH" *) output DRAM_STAT_CATTRIP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI, ADDR_WIDTH 33, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN pfm_dynamic_dma_pcie_aclk, DATA_WIDTH 512, FREQ_HZ 300000000, HAS_BRESP 1, HAS_BURST 1, HAS_CACHE 1, HAS_LOCK 1, HAS_PROT 1, HAS_QOS 1, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 16, NUM_READ_OUTSTANDING 1, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 1, NUM_WRITE_THREADS 1, PHASE 0.0, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0" *) input [32:0]S00_AXI_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARBURST" *) input [1:0]S00_AXI_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARCACHE" *) input [3:0]S00_AXI_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARLEN" *) input [7:0]S00_AXI_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARLOCK" *) input [0:0]S00_AXI_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]S00_AXI_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARQOS" *) input [3:0]S00_AXI_arqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output [0:0]S00_AXI_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARSIZE" *) input [2:0]S00_AXI_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input [0:0]S00_AXI_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) input [32:0]S00_AXI_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWBURST" *) input [1:0]S00_AXI_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWCACHE" *) input [3:0]S00_AXI_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWLEN" *) input [7:0]S00_AXI_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWLOCK" *) input [0:0]S00_AXI_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]S00_AXI_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWQOS" *) input [3:0]S00_AXI_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output [0:0]S00_AXI_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWSIZE" *) input [2:0]S00_AXI_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input [0:0]S00_AXI_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input [0:0]S00_AXI_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]S00_AXI_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output [0:0]S00_AXI_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [511:0]S00_AXI_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RLAST" *) output [0:0]S00_AXI_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) input [0:0]S00_AXI_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]S00_AXI_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output [0:0]S00_AXI_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [511:0]S00_AXI_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WLAST" *) input [0:0]S00_AXI_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output [0:0]S00_AXI_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [63:0]S00_AXI_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input [0:0]S00_AXI_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI ARADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S01_AXI, ADDR_WIDTH 28, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN pfm_dynamic_kernel_clk_0_clk, DATA_WIDTH 32, FREQ_HZ 300000000, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 1, HAS_LOCK 1, HAS_PROT 1, HAS_QOS 1, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 16, NUM_WRITE_THREADS 1, PHASE 0.0, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0" *) input [63:0]S01_AXI_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI ARBURST" *) input [1:0]S01_AXI_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI ARCACHE" *) input [3:0]S01_AXI_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI ARLEN" *) input [7:0]S01_AXI_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI ARLOCK" *) input [0:0]S01_AXI_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI ARPROT" *) input [2:0]S01_AXI_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI ARQOS" *) input [3:0]S01_AXI_arqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI ARREADY" *) output [0:0]S01_AXI_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI ARSIZE" *) input [2:0]S01_AXI_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI ARVALID" *) input [0:0]S01_AXI_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI RDATA" *) output [31:0]S01_AXI_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI RLAST" *) output [0:0]S01_AXI_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI RREADY" *) input [0:0]S01_AXI_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI RRESP" *) output [1:0]S01_AXI_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI RVALID" *) output [0:0]S01_AXI_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S02_AXI AWADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S02_AXI, ADDR_WIDTH 28, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN pfm_dynamic_kernel_clk_0_clk, DATA_WIDTH 32, FREQ_HZ 300000000, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 1, HAS_LOCK 1, HAS_PROT 1, HAS_QOS 1, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 16, NUM_WRITE_THREADS 1, PHASE 0.0, PROTOCOL AXI4, READ_WRITE_MODE WRITE_ONLY, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0" *) input [63:0]S02_AXI_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S02_AXI AWBURST" *) input [1:0]S02_AXI_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S02_AXI AWCACHE" *) input [3:0]S02_AXI_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S02_AXI AWLEN" *) input [7:0]S02_AXI_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S02_AXI AWLOCK" *) input [0:0]S02_AXI_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S02_AXI AWPROT" *) input [2:0]S02_AXI_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S02_AXI AWQOS" *) input [3:0]S02_AXI_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S02_AXI AWREADY" *) output [0:0]S02_AXI_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S02_AXI AWSIZE" *) input [2:0]S02_AXI_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S02_AXI AWVALID" *) input [0:0]S02_AXI_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S02_AXI BREADY" *) input [0:0]S02_AXI_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S02_AXI BRESP" *) output [1:0]S02_AXI_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S02_AXI BVALID" *) output [0:0]S02_AXI_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S02_AXI WDATA" *) input [31:0]S02_AXI_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S02_AXI WLAST" *) input [0:0]S02_AXI_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S02_AXI WREADY" *) output [0:0]S02_AXI_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S02_AXI WSTRB" *) input [3:0]S02_AXI_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S02_AXI WVALID" *) input [0:0]S02_AXI_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S03_AXI ARADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S03_AXI, ADDR_WIDTH 28, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN pfm_dynamic_kernel_clk_0_clk, DATA_WIDTH 512, FREQ_HZ 300000000, HAS_BRESP 0, HAS_BURST 0, HAS_CACHE 0, HAS_LOCK 0, HAS_PROT 0, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 0, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 64, NUM_READ_OUTSTANDING 32, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 32, NUM_WRITE_THREADS 1, PHASE 0.0, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0" *) input [63:0]S03_AXI_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S03_AXI ARBURST" *) input [1:0]S03_AXI_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S03_AXI ARCACHE" *) input [3:0]S03_AXI_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S03_AXI ARLEN" *) input [7:0]S03_AXI_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S03_AXI ARLOCK" *) input [0:0]S03_AXI_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S03_AXI ARPROT" *) input [2:0]S03_AXI_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S03_AXI ARQOS" *) input [3:0]S03_AXI_arqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S03_AXI ARREADY" *) output [0:0]S03_AXI_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S03_AXI ARSIZE" *) input [2:0]S03_AXI_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S03_AXI ARVALID" *) input [0:0]S03_AXI_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S03_AXI AWADDR" *) input [63:0]S03_AXI_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S03_AXI AWBURST" *) input [1:0]S03_AXI_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S03_AXI AWCACHE" *) input [3:0]S03_AXI_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S03_AXI AWLEN" *) input [7:0]S03_AXI_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S03_AXI AWLOCK" *) input [0:0]S03_AXI_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S03_AXI AWPROT" *) input [2:0]S03_AXI_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S03_AXI AWQOS" *) input [3:0]S03_AXI_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S03_AXI AWREADY" *) output [0:0]S03_AXI_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S03_AXI AWSIZE" *) input [2:0]S03_AXI_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S03_AXI AWVALID" *) input [0:0]S03_AXI_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S03_AXI BREADY" *) input [0:0]S03_AXI_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S03_AXI BRESP" *) output [1:0]S03_AXI_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S03_AXI BVALID" *) output [0:0]S03_AXI_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S03_AXI RDATA" *) output [511:0]S03_AXI_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S03_AXI RLAST" *) output [0:0]S03_AXI_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S03_AXI RREADY" *) input [0:0]S03_AXI_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S03_AXI RRESP" *) output [1:0]S03_AXI_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S03_AXI RVALID" *) output [0:0]S03_AXI_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S03_AXI WDATA" *) input [511:0]S03_AXI_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S03_AXI WLAST" *) input [0:0]S03_AXI_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S03_AXI WREADY" *) output [0:0]S03_AXI_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S03_AXI WSTRB" *) input [63:0]S03_AXI_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S03_AXI WVALID" *) input [0:0]S03_AXI_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_CTRL ARADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_CTRL, ADDR_WIDTH 22, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN pfm_dynamic_ctrl_aclk_1_0_clk, DATA_WIDTH 32, FREQ_HZ 50000000, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 0, HAS_LOCK 0, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 1, NUM_READ_OUTSTANDING 1, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 1, NUM_WRITE_THREADS 1, PHASE 0.0, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0" *) input [21:0]S_AXI_CTRL_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_CTRL ARREADY" *) output [0:0]S_AXI_CTRL_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_CTRL ARVALID" *) input [0:0]S_AXI_CTRL_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_CTRL AWADDR" *) input [21:0]S_AXI_CTRL_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_CTRL AWREADY" *) output [0:0]S_AXI_CTRL_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_CTRL AWVALID" *) input [0:0]S_AXI_CTRL_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_CTRL BREADY" *) input [0:0]S_AXI_CTRL_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_CTRL BRESP" *) output [1:0]S_AXI_CTRL_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_CTRL BVALID" *) output [0:0]S_AXI_CTRL_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_CTRL RDATA" *) output [31:0]S_AXI_CTRL_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_CTRL RREADY" *) input [0:0]S_AXI_CTRL_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_CTRL RRESP" *) output [1:0]S_AXI_CTRL_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_CTRL RVALID" *) output [0:0]S_AXI_CTRL_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_CTRL WDATA" *) input [31:0]S_AXI_CTRL_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_CTRL WREADY" *) output [0:0]S_AXI_CTRL_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_CTRL WVALID" *) input [0:0]S_AXI_CTRL_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.ACLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.ACLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_CLKEN m_sc_aclken, CLK_DOMAIN pfm_dynamic_dma_pcie_aclk, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0" *) input aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.ACLK1 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.ACLK1, ASSOCIATED_BUSIF S01_AXI:S02_AXI:S03_AXI, ASSOCIATED_CLKEN m_sc_aclken, CLK_DOMAIN pfm_dynamic_kernel_clk_0_clk, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0" *) input aclk1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.ARESETN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.ARESETN, INSERT_VIP 0, POLARITY ACTIVE_LOW" *) input aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.ARESETN1 RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.ARESETN1, INSERT_VIP 0, POLARITY ACTIVE_LOW" *) input aresetn1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.CTRL_ACLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.CTRL_ACLK, ASSOCIATED_BUSIF S_AXI_CTRL, ASSOCIATED_RESET ctrl_aresetn, CLK_DOMAIN pfm_dynamic_ctrl_aclk_1_0_clk, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0" *) input ctrl_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.CTRL_ARESETN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.CTRL_ARESETN, INSERT_VIP 0, POLARITY ACTIVE_LOW" *) input ctrl_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.HBM_ACLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.HBM_ACLK, ASSOCIATED_CLKEN s_sc_aclken, CLK_DOMAIN pfm_dynamic_hbm_aclk_1_0_clk, FREQ_HZ 450000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0" *) input hbm_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.HBM_ARESETN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.HBM_ARESETN, INSERT_VIP 0, POLARITY ACTIVE_LOW" *) input hbm_aresetn;
  output hbm_mc_init_seq_complete;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.HBM_REF_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.HBM_REF_CLK, CLK_DOMAIN pfm_dynamic_hbm_ref_clk_1_0_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0" *) input hbm_ref_clk;

  wire [32:0]S00_AXI_1_ARADDR;
  wire [1:0]S00_AXI_1_ARBURST;
  wire [3:0]S00_AXI_1_ARCACHE;
  wire [7:0]S00_AXI_1_ARLEN;
  wire [0:0]S00_AXI_1_ARLOCK;
  wire [2:0]S00_AXI_1_ARPROT;
  wire [3:0]S00_AXI_1_ARQOS;
  wire [0:0]S00_AXI_1_ARREADY;
  wire [2:0]S00_AXI_1_ARSIZE;
  wire [0:0]S00_AXI_1_ARVALID;
  wire [32:0]S00_AXI_1_AWADDR;
  wire [1:0]S00_AXI_1_AWBURST;
  wire [3:0]S00_AXI_1_AWCACHE;
  wire [7:0]S00_AXI_1_AWLEN;
  wire [0:0]S00_AXI_1_AWLOCK;
  wire [2:0]S00_AXI_1_AWPROT;
  wire [3:0]S00_AXI_1_AWQOS;
  wire [0:0]S00_AXI_1_AWREADY;
  wire [2:0]S00_AXI_1_AWSIZE;
  wire [0:0]S00_AXI_1_AWVALID;
  wire [0:0]S00_AXI_1_BREADY;
  wire [1:0]S00_AXI_1_BRESP;
  wire [0:0]S00_AXI_1_BVALID;
  wire [511:0]S00_AXI_1_RDATA;
  wire [0:0]S00_AXI_1_RLAST;
  wire [0:0]S00_AXI_1_RREADY;
  wire [1:0]S00_AXI_1_RRESP;
  wire [0:0]S00_AXI_1_RVALID;
  wire [511:0]S00_AXI_1_WDATA;
  wire [0:0]S00_AXI_1_WLAST;
  wire [0:0]S00_AXI_1_WREADY;
  wire [63:0]S00_AXI_1_WSTRB;
  wire [0:0]S00_AXI_1_WVALID;
  wire [63:0]S01_AXI_1_ARADDR;
  wire [1:0]S01_AXI_1_ARBURST;
  wire [3:0]S01_AXI_1_ARCACHE;
  wire [7:0]S01_AXI_1_ARLEN;
  wire [0:0]S01_AXI_1_ARLOCK;
  wire [2:0]S01_AXI_1_ARPROT;
  wire [3:0]S01_AXI_1_ARQOS;
  wire [0:0]S01_AXI_1_ARREADY;
  wire [2:0]S01_AXI_1_ARSIZE;
  wire [0:0]S01_AXI_1_ARVALID;
  wire [31:0]S01_AXI_1_RDATA;
  wire [0:0]S01_AXI_1_RLAST;
  wire [0:0]S01_AXI_1_RREADY;
  wire [1:0]S01_AXI_1_RRESP;
  wire [0:0]S01_AXI_1_RVALID;
  wire [63:0]S02_AXI_1_AWADDR;
  wire [1:0]S02_AXI_1_AWBURST;
  wire [3:0]S02_AXI_1_AWCACHE;
  wire [7:0]S02_AXI_1_AWLEN;
  wire [0:0]S02_AXI_1_AWLOCK;
  wire [2:0]S02_AXI_1_AWPROT;
  wire [3:0]S02_AXI_1_AWQOS;
  wire [0:0]S02_AXI_1_AWREADY;
  wire [2:0]S02_AXI_1_AWSIZE;
  wire [0:0]S02_AXI_1_AWVALID;
  wire [0:0]S02_AXI_1_BREADY;
  wire [1:0]S02_AXI_1_BRESP;
  wire [0:0]S02_AXI_1_BVALID;
  wire [31:0]S02_AXI_1_WDATA;
  wire [0:0]S02_AXI_1_WLAST;
  wire [0:0]S02_AXI_1_WREADY;
  wire [3:0]S02_AXI_1_WSTRB;
  wire [0:0]S02_AXI_1_WVALID;
  wire [63:0]S03_AXI_1_ARADDR;
  wire [1:0]S03_AXI_1_ARBURST;
  wire [3:0]S03_AXI_1_ARCACHE;
  wire [7:0]S03_AXI_1_ARLEN;
  wire [0:0]S03_AXI_1_ARLOCK;
  wire [2:0]S03_AXI_1_ARPROT;
  wire [3:0]S03_AXI_1_ARQOS;
  wire [0:0]S03_AXI_1_ARREADY;
  wire [2:0]S03_AXI_1_ARSIZE;
  wire [0:0]S03_AXI_1_ARVALID;
  wire [63:0]S03_AXI_1_AWADDR;
  wire [1:0]S03_AXI_1_AWBURST;
  wire [3:0]S03_AXI_1_AWCACHE;
  wire [7:0]S03_AXI_1_AWLEN;
  wire [0:0]S03_AXI_1_AWLOCK;
  wire [2:0]S03_AXI_1_AWPROT;
  wire [3:0]S03_AXI_1_AWQOS;
  wire [0:0]S03_AXI_1_AWREADY;
  wire [2:0]S03_AXI_1_AWSIZE;
  wire [0:0]S03_AXI_1_AWVALID;
  wire [0:0]S03_AXI_1_BREADY;
  wire [1:0]S03_AXI_1_BRESP;
  wire [0:0]S03_AXI_1_BVALID;
  wire [511:0]S03_AXI_1_RDATA;
  wire [0:0]S03_AXI_1_RLAST;
  wire [0:0]S03_AXI_1_RREADY;
  wire [1:0]S03_AXI_1_RRESP;
  wire [0:0]S03_AXI_1_RVALID;
  wire [511:0]S03_AXI_1_WDATA;
  wire [0:0]S03_AXI_1_WLAST;
  wire [0:0]S03_AXI_1_WREADY;
  wire [63:0]S03_AXI_1_WSTRB;
  wire [0:0]S03_AXI_1_WVALID;
  wire [21:0]S_AXI_CTRL_1_ARADDR;
  wire S_AXI_CTRL_1_ARREADY;
  wire [0:0]S_AXI_CTRL_1_ARVALID;
  wire [21:0]S_AXI_CTRL_1_AWADDR;
  wire S_AXI_CTRL_1_AWREADY;
  wire [0:0]S_AXI_CTRL_1_AWVALID;
  wire [0:0]S_AXI_CTRL_1_BREADY;
  wire [1:0]S_AXI_CTRL_1_BRESP;
  wire S_AXI_CTRL_1_BVALID;
  wire [31:0]S_AXI_CTRL_1_RDATA;
  wire [0:0]S_AXI_CTRL_1_RREADY;
  wire [1:0]S_AXI_CTRL_1_RRESP;
  wire S_AXI_CTRL_1_RVALID;
  wire [31:0]S_AXI_CTRL_1_WDATA;
  wire S_AXI_CTRL_1_WREADY;
  wire [0:0]S_AXI_CTRL_1_WVALID;
  wire aclk1_1;
  wire aclk_1;
  wire aresetn1_1;
  wire aresetn_1;
  wire [21:0]axi_apb_bridge_inst_APB_M_PADDR;
  wire axi_apb_bridge_inst_APB_M_PENABLE;
  wire [31:0]axi_apb_bridge_inst_APB_M_PRDATA;
  wire axi_apb_bridge_inst_APB_M_PREADY;
  wire [0:0]axi_apb_bridge_inst_APB_M_PSEL;
  wire axi_apb_bridge_inst_APB_M_PSLVERR;
  wire [31:0]axi_apb_bridge_inst_APB_M_PWDATA;
  wire axi_apb_bridge_inst_APB_M_PWRITE;
  wire cattrip_net;
  wire ctrl_aclk_1;
  wire ctrl_aresetn_1;
  wire hbm_aclk_1;
  wire hbm_aresetn_1;
  wire [6:0]hbm_inst_DRAM_0_STAT_TEMP;
  wire hbm_inst_apb_complete_0;
  wire hbm_ref_clk_1;
  wire [0:0]hbm_reset_sync_SLR0_interconnect_aresetn;
  wire [0:0]hbm_reset_sync_SLR2_interconnect_aresetn;
  wire init_reduce_Res;
  wire [32:0]slice0_3_M_AXI_ARADDR;
  wire [1:0]slice0_3_M_AXI_ARBURST;
  wire [3:0]slice0_3_M_AXI_ARCACHE;
  wire [3:0]slice0_3_M_AXI_ARLEN;
  wire [1:0]slice0_3_M_AXI_ARLOCK;
  wire [2:0]slice0_3_M_AXI_ARPROT;
  wire [3:0]slice0_3_M_AXI_ARQOS;
  wire slice0_3_M_AXI_ARREADY;
  wire slice0_3_M_AXI_ARVALID;
  wire [32:0]slice0_3_M_AXI_AWADDR;
  wire [1:0]slice0_3_M_AXI_AWBURST;
  wire [3:0]slice0_3_M_AXI_AWCACHE;
  wire [3:0]slice0_3_M_AXI_AWLEN;
  wire [1:0]slice0_3_M_AXI_AWLOCK;
  wire [2:0]slice0_3_M_AXI_AWPROT;
  wire [3:0]slice0_3_M_AXI_AWQOS;
  wire slice0_3_M_AXI_AWREADY;
  wire slice0_3_M_AXI_AWVALID;
  wire slice0_3_M_AXI_BREADY;
  wire [1:0]slice0_3_M_AXI_BRESP;
  wire slice0_3_M_AXI_BVALID;
  wire [255:0]slice0_3_M_AXI_RDATA;
  wire slice0_3_M_AXI_RLAST;
  wire slice0_3_M_AXI_RREADY;
  wire [1:0]slice0_3_M_AXI_RRESP;
  wire slice0_3_M_AXI_RVALID;
  wire [255:0]slice0_3_M_AXI_WDATA;
  wire slice0_3_M_AXI_WLAST;
  wire slice0_3_M_AXI_WREADY;
  wire [31:0]slice0_3_M_AXI_WSTRB;
  wire slice0_3_M_AXI_WVALID;
  wire [32:0]slice1_0_M_AXI_ARADDR;
  wire [1:0]slice1_0_M_AXI_ARBURST;
  wire [3:0]slice1_0_M_AXI_ARCACHE;
  wire [3:0]slice1_0_M_AXI_ARLEN;
  wire [1:0]slice1_0_M_AXI_ARLOCK;
  wire [2:0]slice1_0_M_AXI_ARPROT;
  wire [3:0]slice1_0_M_AXI_ARQOS;
  wire slice1_0_M_AXI_ARREADY;
  wire slice1_0_M_AXI_ARVALID;
  wire [32:0]slice1_0_M_AXI_AWADDR;
  wire [1:0]slice1_0_M_AXI_AWBURST;
  wire [3:0]slice1_0_M_AXI_AWCACHE;
  wire [3:0]slice1_0_M_AXI_AWLEN;
  wire [1:0]slice1_0_M_AXI_AWLOCK;
  wire [2:0]slice1_0_M_AXI_AWPROT;
  wire [3:0]slice1_0_M_AXI_AWQOS;
  wire slice1_0_M_AXI_AWREADY;
  wire slice1_0_M_AXI_AWVALID;
  wire slice1_0_M_AXI_BREADY;
  wire [1:0]slice1_0_M_AXI_BRESP;
  wire slice1_0_M_AXI_BVALID;
  wire [255:0]slice1_0_M_AXI_RDATA;
  wire slice1_0_M_AXI_RLAST;
  wire slice1_0_M_AXI_RREADY;
  wire [1:0]slice1_0_M_AXI_RRESP;
  wire slice1_0_M_AXI_RVALID;
  wire [255:0]slice1_0_M_AXI_WDATA;
  wire slice1_0_M_AXI_WLAST;
  wire slice1_0_M_AXI_WREADY;
  wire [31:0]slice1_0_M_AXI_WSTRB;
  wire slice1_0_M_AXI_WVALID;
  wire [32:0]slice2_1_M_AXI_ARADDR;
  wire [1:0]slice2_1_M_AXI_ARBURST;
  wire [3:0]slice2_1_M_AXI_ARCACHE;
  wire [3:0]slice2_1_M_AXI_ARLEN;
  wire [1:0]slice2_1_M_AXI_ARLOCK;
  wire [2:0]slice2_1_M_AXI_ARPROT;
  wire [3:0]slice2_1_M_AXI_ARQOS;
  wire slice2_1_M_AXI_ARREADY;
  wire slice2_1_M_AXI_ARVALID;
  wire [32:0]slice2_1_M_AXI_AWADDR;
  wire [1:0]slice2_1_M_AXI_AWBURST;
  wire [3:0]slice2_1_M_AXI_AWCACHE;
  wire [3:0]slice2_1_M_AXI_AWLEN;
  wire [1:0]slice2_1_M_AXI_AWLOCK;
  wire [2:0]slice2_1_M_AXI_AWPROT;
  wire [3:0]slice2_1_M_AXI_AWQOS;
  wire slice2_1_M_AXI_AWREADY;
  wire slice2_1_M_AXI_AWVALID;
  wire slice2_1_M_AXI_BREADY;
  wire [1:0]slice2_1_M_AXI_BRESP;
  wire slice2_1_M_AXI_BVALID;
  wire [255:0]slice2_1_M_AXI_RDATA;
  wire slice2_1_M_AXI_RLAST;
  wire slice2_1_M_AXI_RREADY;
  wire [1:0]slice2_1_M_AXI_RRESP;
  wire slice2_1_M_AXI_RVALID;
  wire [255:0]slice2_1_M_AXI_WDATA;
  wire slice2_1_M_AXI_WLAST;
  wire slice2_1_M_AXI_WREADY;
  wire [31:0]slice2_1_M_AXI_WSTRB;
  wire slice2_1_M_AXI_WVALID;
  wire [32:0]slice3_2_M_AXI_ARADDR;
  wire [1:0]slice3_2_M_AXI_ARBURST;
  wire [3:0]slice3_2_M_AXI_ARCACHE;
  wire [3:0]slice3_2_M_AXI_ARLEN;
  wire [1:0]slice3_2_M_AXI_ARLOCK;
  wire [2:0]slice3_2_M_AXI_ARPROT;
  wire [3:0]slice3_2_M_AXI_ARQOS;
  wire slice3_2_M_AXI_ARREADY;
  wire slice3_2_M_AXI_ARVALID;
  wire [32:0]slice3_2_M_AXI_AWADDR;
  wire [1:0]slice3_2_M_AXI_AWBURST;
  wire [3:0]slice3_2_M_AXI_AWCACHE;
  wire [3:0]slice3_2_M_AXI_AWLEN;
  wire [1:0]slice3_2_M_AXI_AWLOCK;
  wire [2:0]slice3_2_M_AXI_AWPROT;
  wire [3:0]slice3_2_M_AXI_AWQOS;
  wire slice3_2_M_AXI_AWREADY;
  wire slice3_2_M_AXI_AWVALID;
  wire slice3_2_M_AXI_BREADY;
  wire [1:0]slice3_2_M_AXI_BRESP;
  wire slice3_2_M_AXI_BVALID;
  wire [255:0]slice3_2_M_AXI_RDATA;
  wire slice3_2_M_AXI_RLAST;
  wire slice3_2_M_AXI_RREADY;
  wire [1:0]slice3_2_M_AXI_RRESP;
  wire slice3_2_M_AXI_RVALID;
  wire [255:0]slice3_2_M_AXI_WDATA;
  wire slice3_2_M_AXI_WLAST;
  wire slice3_2_M_AXI_WREADY;
  wire [31:0]slice3_2_M_AXI_WSTRB;
  wire slice3_2_M_AXI_WVALID;
  wire [32:0]vip_S00_M_AXI_ARADDR;
  wire [1:0]vip_S00_M_AXI_ARBURST;
  wire [3:0]vip_S00_M_AXI_ARLEN;
  wire vip_S00_M_AXI_ARREADY;
  wire vip_S00_M_AXI_ARVALID;
  wire [32:0]vip_S00_M_AXI_AWADDR;
  wire [1:0]vip_S00_M_AXI_AWBURST;
  wire [3:0]vip_S00_M_AXI_AWLEN;
  wire vip_S00_M_AXI_AWREADY;
  wire vip_S00_M_AXI_AWVALID;
  wire vip_S00_M_AXI_BREADY;
  wire [1:0]vip_S00_M_AXI_BRESP;
  wire vip_S00_M_AXI_BVALID;
  wire [255:0]vip_S00_M_AXI_RDATA;
  wire vip_S00_M_AXI_RLAST;
  wire vip_S00_M_AXI_RREADY;
  wire [1:0]vip_S00_M_AXI_RRESP;
  wire vip_S00_M_AXI_RVALID;
  wire [255:0]vip_S00_M_AXI_WDATA;
  wire vip_S00_M_AXI_WLAST;
  wire vip_S00_M_AXI_WREADY;
  wire [31:0]vip_S00_M_AXI_WSTRB;
  wire vip_S00_M_AXI_WVALID;
  wire [32:0]vip_S01_M_AXI_ARADDR;
  wire [1:0]vip_S01_M_AXI_ARBURST;
  wire [3:0]vip_S01_M_AXI_ARLEN;
  wire vip_S01_M_AXI_ARREADY;
  wire vip_S01_M_AXI_ARVALID;
  wire [32:0]vip_S01_M_AXI_AWADDR;
  wire [1:0]vip_S01_M_AXI_AWBURST;
  wire [3:0]vip_S01_M_AXI_AWLEN;
  wire vip_S01_M_AXI_AWREADY;
  wire vip_S01_M_AXI_AWVALID;
  wire vip_S01_M_AXI_BREADY;
  wire [1:0]vip_S01_M_AXI_BRESP;
  wire vip_S01_M_AXI_BVALID;
  wire [255:0]vip_S01_M_AXI_RDATA;
  wire vip_S01_M_AXI_RLAST;
  wire vip_S01_M_AXI_RREADY;
  wire [1:0]vip_S01_M_AXI_RRESP;
  wire vip_S01_M_AXI_RVALID;
  wire [255:0]vip_S01_M_AXI_WDATA;
  wire vip_S01_M_AXI_WLAST;
  wire vip_S01_M_AXI_WREADY;
  wire [31:0]vip_S01_M_AXI_WSTRB;
  wire vip_S01_M_AXI_WVALID;
  wire [32:0]vip_S02_M_AXI_ARADDR;
  wire [1:0]vip_S02_M_AXI_ARBURST;
  wire [3:0]vip_S02_M_AXI_ARLEN;
  wire vip_S02_M_AXI_ARREADY;
  wire vip_S02_M_AXI_ARVALID;
  wire [32:0]vip_S02_M_AXI_AWADDR;
  wire [1:0]vip_S02_M_AXI_AWBURST;
  wire [3:0]vip_S02_M_AXI_AWLEN;
  wire vip_S02_M_AXI_AWREADY;
  wire vip_S02_M_AXI_AWVALID;
  wire vip_S02_M_AXI_BREADY;
  wire [1:0]vip_S02_M_AXI_BRESP;
  wire vip_S02_M_AXI_BVALID;
  wire [255:0]vip_S02_M_AXI_RDATA;
  wire vip_S02_M_AXI_RLAST;
  wire vip_S02_M_AXI_RREADY;
  wire [1:0]vip_S02_M_AXI_RRESP;
  wire vip_S02_M_AXI_RVALID;
  wire [255:0]vip_S02_M_AXI_WDATA;
  wire vip_S02_M_AXI_WLAST;
  wire vip_S02_M_AXI_WREADY;
  wire [31:0]vip_S02_M_AXI_WSTRB;
  wire vip_S02_M_AXI_WVALID;
  wire [32:0]vip_S03_M_AXI_ARADDR;
  wire [1:0]vip_S03_M_AXI_ARBURST;
  wire [3:0]vip_S03_M_AXI_ARLEN;
  wire vip_S03_M_AXI_ARREADY;
  wire vip_S03_M_AXI_ARVALID;
  wire [32:0]vip_S03_M_AXI_AWADDR;
  wire [1:0]vip_S03_M_AXI_AWBURST;
  wire [3:0]vip_S03_M_AXI_AWLEN;
  wire vip_S03_M_AXI_AWREADY;
  wire vip_S03_M_AXI_AWVALID;
  wire vip_S03_M_AXI_BREADY;
  wire [1:0]vip_S03_M_AXI_BRESP;
  wire vip_S03_M_AXI_BVALID;
  wire [255:0]vip_S03_M_AXI_RDATA;
  wire vip_S03_M_AXI_RLAST;
  wire vip_S03_M_AXI_RREADY;
  wire [1:0]vip_S03_M_AXI_RRESP;
  wire vip_S03_M_AXI_RVALID;
  wire [255:0]vip_S03_M_AXI_WDATA;
  wire vip_S03_M_AXI_WLAST;
  wire vip_S03_M_AXI_WREADY;
  wire [31:0]vip_S03_M_AXI_WSTRB;
  wire vip_S03_M_AXI_WVALID;

  assign DRAM_0_STAT_TEMP[6:0] = hbm_inst_DRAM_0_STAT_TEMP;
  assign DRAM_1_STAT_TEMP[6:0] = hbm_inst_DRAM_0_STAT_TEMP;
  assign DRAM_STAT_CATTRIP = cattrip_net;
  assign S00_AXI_1_ARADDR = S00_AXI_araddr[32:0];
  assign S00_AXI_1_ARBURST = S00_AXI_arburst[1:0];
  assign S00_AXI_1_ARCACHE = S00_AXI_arcache[3:0];
  assign S00_AXI_1_ARLEN = S00_AXI_arlen[7:0];
  assign S00_AXI_1_ARLOCK = S00_AXI_arlock[0];
  assign S00_AXI_1_ARPROT = S00_AXI_arprot[2:0];
  assign S00_AXI_1_ARQOS = S00_AXI_arqos[3:0];
  assign S00_AXI_1_ARSIZE = S00_AXI_arsize[2:0];
  assign S00_AXI_1_ARVALID = S00_AXI_arvalid[0];
  assign S00_AXI_1_AWADDR = S00_AXI_awaddr[32:0];
  assign S00_AXI_1_AWBURST = S00_AXI_awburst[1:0];
  assign S00_AXI_1_AWCACHE = S00_AXI_awcache[3:0];
  assign S00_AXI_1_AWLEN = S00_AXI_awlen[7:0];
  assign S00_AXI_1_AWLOCK = S00_AXI_awlock[0];
  assign S00_AXI_1_AWPROT = S00_AXI_awprot[2:0];
  assign S00_AXI_1_AWQOS = S00_AXI_awqos[3:0];
  assign S00_AXI_1_AWSIZE = S00_AXI_awsize[2:0];
  assign S00_AXI_1_AWVALID = S00_AXI_awvalid[0];
  assign S00_AXI_1_BREADY = S00_AXI_bready[0];
  assign S00_AXI_1_RREADY = S00_AXI_rready[0];
  assign S00_AXI_1_WDATA = S00_AXI_wdata[511:0];
  assign S00_AXI_1_WLAST = S00_AXI_wlast[0];
  assign S00_AXI_1_WSTRB = S00_AXI_wstrb[63:0];
  assign S00_AXI_1_WVALID = S00_AXI_wvalid[0];
  assign S00_AXI_arready[0] = S00_AXI_1_ARREADY;
  assign S00_AXI_awready[0] = S00_AXI_1_AWREADY;
  assign S00_AXI_bresp[1:0] = S00_AXI_1_BRESP;
  assign S00_AXI_bvalid[0] = S00_AXI_1_BVALID;
  assign S00_AXI_rdata[511:0] = S00_AXI_1_RDATA;
  assign S00_AXI_rlast[0] = S00_AXI_1_RLAST;
  assign S00_AXI_rresp[1:0] = S00_AXI_1_RRESP;
  assign S00_AXI_rvalid[0] = S00_AXI_1_RVALID;
  assign S00_AXI_wready[0] = S00_AXI_1_WREADY;
  assign S01_AXI_1_ARADDR = S01_AXI_araddr[63:0];
  assign S01_AXI_1_ARBURST = S01_AXI_arburst[1:0];
  assign S01_AXI_1_ARCACHE = S01_AXI_arcache[3:0];
  assign S01_AXI_1_ARLEN = S01_AXI_arlen[7:0];
  assign S01_AXI_1_ARLOCK = S01_AXI_arlock[0];
  assign S01_AXI_1_ARPROT = S01_AXI_arprot[2:0];
  assign S01_AXI_1_ARQOS = S01_AXI_arqos[3:0];
  assign S01_AXI_1_ARSIZE = S01_AXI_arsize[2:0];
  assign S01_AXI_1_ARVALID = S01_AXI_arvalid[0];
  assign S01_AXI_1_RREADY = S01_AXI_rready[0];
  assign S01_AXI_arready[0] = S01_AXI_1_ARREADY;
  assign S01_AXI_rdata[31:0] = S01_AXI_1_RDATA;
  assign S01_AXI_rlast[0] = S01_AXI_1_RLAST;
  assign S01_AXI_rresp[1:0] = S01_AXI_1_RRESP;
  assign S01_AXI_rvalid[0] = S01_AXI_1_RVALID;
  assign S02_AXI_1_AWADDR = S02_AXI_awaddr[63:0];
  assign S02_AXI_1_AWBURST = S02_AXI_awburst[1:0];
  assign S02_AXI_1_AWCACHE = S02_AXI_awcache[3:0];
  assign S02_AXI_1_AWLEN = S02_AXI_awlen[7:0];
  assign S02_AXI_1_AWLOCK = S02_AXI_awlock[0];
  assign S02_AXI_1_AWPROT = S02_AXI_awprot[2:0];
  assign S02_AXI_1_AWQOS = S02_AXI_awqos[3:0];
  assign S02_AXI_1_AWSIZE = S02_AXI_awsize[2:0];
  assign S02_AXI_1_AWVALID = S02_AXI_awvalid[0];
  assign S02_AXI_1_BREADY = S02_AXI_bready[0];
  assign S02_AXI_1_WDATA = S02_AXI_wdata[31:0];
  assign S02_AXI_1_WLAST = S02_AXI_wlast[0];
  assign S02_AXI_1_WSTRB = S02_AXI_wstrb[3:0];
  assign S02_AXI_1_WVALID = S02_AXI_wvalid[0];
  assign S02_AXI_awready[0] = S02_AXI_1_AWREADY;
  assign S02_AXI_bresp[1:0] = S02_AXI_1_BRESP;
  assign S02_AXI_bvalid[0] = S02_AXI_1_BVALID;
  assign S02_AXI_wready[0] = S02_AXI_1_WREADY;
  assign S03_AXI_1_ARADDR = S03_AXI_araddr[63:0];
  assign S03_AXI_1_ARBURST = S03_AXI_arburst[1:0];
  assign S03_AXI_1_ARCACHE = S03_AXI_arcache[3:0];
  assign S03_AXI_1_ARLEN = S03_AXI_arlen[7:0];
  assign S03_AXI_1_ARLOCK = S03_AXI_arlock[0];
  assign S03_AXI_1_ARPROT = S03_AXI_arprot[2:0];
  assign S03_AXI_1_ARQOS = S03_AXI_arqos[3:0];
  assign S03_AXI_1_ARSIZE = S03_AXI_arsize[2:0];
  assign S03_AXI_1_ARVALID = S03_AXI_arvalid[0];
  assign S03_AXI_1_AWADDR = S03_AXI_awaddr[63:0];
  assign S03_AXI_1_AWBURST = S03_AXI_awburst[1:0];
  assign S03_AXI_1_AWCACHE = S03_AXI_awcache[3:0];
  assign S03_AXI_1_AWLEN = S03_AXI_awlen[7:0];
  assign S03_AXI_1_AWLOCK = S03_AXI_awlock[0];
  assign S03_AXI_1_AWPROT = S03_AXI_awprot[2:0];
  assign S03_AXI_1_AWQOS = S03_AXI_awqos[3:0];
  assign S03_AXI_1_AWSIZE = S03_AXI_awsize[2:0];
  assign S03_AXI_1_AWVALID = S03_AXI_awvalid[0];
  assign S03_AXI_1_BREADY = S03_AXI_bready[0];
  assign S03_AXI_1_RREADY = S03_AXI_rready[0];
  assign S03_AXI_1_WDATA = S03_AXI_wdata[511:0];
  assign S03_AXI_1_WLAST = S03_AXI_wlast[0];
  assign S03_AXI_1_WSTRB = S03_AXI_wstrb[63:0];
  assign S03_AXI_1_WVALID = S03_AXI_wvalid[0];
  assign S03_AXI_arready[0] = S03_AXI_1_ARREADY;
  assign S03_AXI_awready[0] = S03_AXI_1_AWREADY;
  assign S03_AXI_bresp[1:0] = S03_AXI_1_BRESP;
  assign S03_AXI_bvalid[0] = S03_AXI_1_BVALID;
  assign S03_AXI_rdata[511:0] = S03_AXI_1_RDATA;
  assign S03_AXI_rlast[0] = S03_AXI_1_RLAST;
  assign S03_AXI_rresp[1:0] = S03_AXI_1_RRESP;
  assign S03_AXI_rvalid[0] = S03_AXI_1_RVALID;
  assign S03_AXI_wready[0] = S03_AXI_1_WREADY;
  assign S_AXI_CTRL_1_ARADDR = S_AXI_CTRL_araddr[21:0];
  assign S_AXI_CTRL_1_ARVALID = S_AXI_CTRL_arvalid[0];
  assign S_AXI_CTRL_1_AWADDR = S_AXI_CTRL_awaddr[21:0];
  assign S_AXI_CTRL_1_AWVALID = S_AXI_CTRL_awvalid[0];
  assign S_AXI_CTRL_1_BREADY = S_AXI_CTRL_bready[0];
  assign S_AXI_CTRL_1_RREADY = S_AXI_CTRL_rready[0];
  assign S_AXI_CTRL_1_WDATA = S_AXI_CTRL_wdata[31:0];
  assign S_AXI_CTRL_1_WVALID = S_AXI_CTRL_wvalid[0];
  assign S_AXI_CTRL_arready[0] = S_AXI_CTRL_1_ARREADY;
  assign S_AXI_CTRL_awready[0] = S_AXI_CTRL_1_AWREADY;
  assign S_AXI_CTRL_bresp[1:0] = S_AXI_CTRL_1_BRESP;
  assign S_AXI_CTRL_bvalid[0] = S_AXI_CTRL_1_BVALID;
  assign S_AXI_CTRL_rdata[31:0] = S_AXI_CTRL_1_RDATA;
  assign S_AXI_CTRL_rresp[1:0] = S_AXI_CTRL_1_RRESP;
  assign S_AXI_CTRL_rvalid[0] = S_AXI_CTRL_1_RVALID;
  assign S_AXI_CTRL_wready[0] = S_AXI_CTRL_1_WREADY;
  assign aclk1_1 = aclk1;
  assign aclk_1 = aclk;
  assign aresetn1_1 = aresetn1;
  assign aresetn_1 = aresetn;
  assign ctrl_aclk_1 = ctrl_aclk;
  assign ctrl_aresetn_1 = ctrl_aresetn;
  assign hbm_aclk_1 = hbm_aclk;
  assign hbm_aresetn_1 = hbm_aresetn;
  assign hbm_mc_init_seq_complete = init_reduce_Res;
  assign hbm_ref_clk_1 = hbm_ref_clk;
  bd_5dca_axi_apb_bridge_inst_0 axi_apb_bridge_inst
       (.m_apb_paddr(axi_apb_bridge_inst_APB_M_PADDR),
        .m_apb_penable(axi_apb_bridge_inst_APB_M_PENABLE),
        .m_apb_prdata(axi_apb_bridge_inst_APB_M_PRDATA),
        .m_apb_pready(axi_apb_bridge_inst_APB_M_PREADY),
        .m_apb_psel(axi_apb_bridge_inst_APB_M_PSEL),
        .m_apb_pslverr(axi_apb_bridge_inst_APB_M_PSLVERR),
        .m_apb_pwdata(axi_apb_bridge_inst_APB_M_PWDATA),
        .m_apb_pwrite(axi_apb_bridge_inst_APB_M_PWRITE),
        .s_axi_aclk(ctrl_aclk_1),
        .s_axi_araddr(S_AXI_CTRL_1_ARADDR),
        .s_axi_aresetn(ctrl_aresetn_1),
        .s_axi_arready(S_AXI_CTRL_1_ARREADY),
        .s_axi_arvalid(S_AXI_CTRL_1_ARVALID),
        .s_axi_awaddr(S_AXI_CTRL_1_AWADDR),
        .s_axi_awready(S_AXI_CTRL_1_AWREADY),
        .s_axi_awvalid(S_AXI_CTRL_1_AWVALID),
        .s_axi_bready(S_AXI_CTRL_1_BREADY),
        .s_axi_bresp(S_AXI_CTRL_1_BRESP),
        .s_axi_bvalid(S_AXI_CTRL_1_BVALID),
        .s_axi_rdata(S_AXI_CTRL_1_RDATA),
        .s_axi_rready(S_AXI_CTRL_1_RREADY),
        .s_axi_rresp(S_AXI_CTRL_1_RRESP),
        .s_axi_rvalid(S_AXI_CTRL_1_RVALID),
        .s_axi_wdata(S_AXI_CTRL_1_WDATA),
        .s_axi_wready(S_AXI_CTRL_1_WREADY),
        .s_axi_wvalid(S_AXI_CTRL_1_WVALID));
  bd_5dca_sci bd_5dca_sci_inst
       ();
  bd_5dca_hbm_inst_0 hbm_inst
       (.APB_0_PADDR(axi_apb_bridge_inst_APB_M_PADDR),
        .APB_0_PCLK(ctrl_aclk_1),
        .APB_0_PENABLE(axi_apb_bridge_inst_APB_M_PENABLE),
        .APB_0_PRDATA(axi_apb_bridge_inst_APB_M_PRDATA),
        .APB_0_PREADY(axi_apb_bridge_inst_APB_M_PREADY),
        .APB_0_PRESET_N(ctrl_aresetn_1),
        .APB_0_PSEL(axi_apb_bridge_inst_APB_M_PSEL),
        .APB_0_PSLVERR(axi_apb_bridge_inst_APB_M_PSLVERR),
        .APB_0_PWDATA(axi_apb_bridge_inst_APB_M_PWDATA),
        .APB_0_PWRITE(axi_apb_bridge_inst_APB_M_PWRITE),
        .AXI_00_ACLK(hbm_aclk_1),
        .AXI_00_ARADDR(vip_S01_M_AXI_ARADDR),
        .AXI_00_ARBURST(vip_S01_M_AXI_ARBURST),
        .AXI_00_ARESET_N(hbm_reset_sync_SLR0_interconnect_aresetn),
        .AXI_00_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .AXI_00_ARLEN(vip_S01_M_AXI_ARLEN),
        .AXI_00_ARREADY(vip_S01_M_AXI_ARREADY),
        .AXI_00_ARSIZE({1'b1,1'b0,1'b1}),
        .AXI_00_ARVALID(vip_S01_M_AXI_ARVALID),
        .AXI_00_AWADDR(vip_S01_M_AXI_AWADDR),
        .AXI_00_AWBURST(vip_S01_M_AXI_AWBURST),
        .AXI_00_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .AXI_00_AWLEN(vip_S01_M_AXI_AWLEN),
        .AXI_00_AWREADY(vip_S01_M_AXI_AWREADY),
        .AXI_00_AWSIZE({1'b1,1'b0,1'b1}),
        .AXI_00_AWVALID(vip_S01_M_AXI_AWVALID),
        .AXI_00_BREADY(vip_S01_M_AXI_BREADY),
        .AXI_00_BRESP(vip_S01_M_AXI_BRESP),
        .AXI_00_BVALID(vip_S01_M_AXI_BVALID),
        .AXI_00_RDATA(vip_S01_M_AXI_RDATA),
        .AXI_00_RLAST(vip_S01_M_AXI_RLAST),
        .AXI_00_RREADY(vip_S01_M_AXI_RREADY),
        .AXI_00_RRESP(vip_S01_M_AXI_RRESP),
        .AXI_00_RVALID(vip_S01_M_AXI_RVALID),
        .AXI_00_WDATA(vip_S01_M_AXI_WDATA),
        .AXI_00_WDATA_PARITY({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .AXI_00_WLAST(vip_S01_M_AXI_WLAST),
        .AXI_00_WREADY(vip_S01_M_AXI_WREADY),
        .AXI_00_WSTRB(vip_S01_M_AXI_WSTRB),
        .AXI_00_WVALID(vip_S01_M_AXI_WVALID),
        .AXI_01_ACLK(hbm_aclk_1),
        .AXI_01_ARADDR(vip_S02_M_AXI_ARADDR),
        .AXI_01_ARBURST(vip_S02_M_AXI_ARBURST),
        .AXI_01_ARESET_N(hbm_reset_sync_SLR0_interconnect_aresetn),
        .AXI_01_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .AXI_01_ARLEN(vip_S02_M_AXI_ARLEN),
        .AXI_01_ARREADY(vip_S02_M_AXI_ARREADY),
        .AXI_01_ARSIZE({1'b1,1'b0,1'b1}),
        .AXI_01_ARVALID(vip_S02_M_AXI_ARVALID),
        .AXI_01_AWADDR(vip_S02_M_AXI_AWADDR),
        .AXI_01_AWBURST(vip_S02_M_AXI_AWBURST),
        .AXI_01_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .AXI_01_AWLEN(vip_S02_M_AXI_AWLEN),
        .AXI_01_AWREADY(vip_S02_M_AXI_AWREADY),
        .AXI_01_AWSIZE({1'b1,1'b0,1'b1}),
        .AXI_01_AWVALID(vip_S02_M_AXI_AWVALID),
        .AXI_01_BREADY(vip_S02_M_AXI_BREADY),
        .AXI_01_BRESP(vip_S02_M_AXI_BRESP),
        .AXI_01_BVALID(vip_S02_M_AXI_BVALID),
        .AXI_01_RDATA(vip_S02_M_AXI_RDATA),
        .AXI_01_RLAST(vip_S02_M_AXI_RLAST),
        .AXI_01_RREADY(vip_S02_M_AXI_RREADY),
        .AXI_01_RRESP(vip_S02_M_AXI_RRESP),
        .AXI_01_RVALID(vip_S02_M_AXI_RVALID),
        .AXI_01_WDATA(vip_S02_M_AXI_WDATA),
        .AXI_01_WDATA_PARITY({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .AXI_01_WLAST(vip_S02_M_AXI_WLAST),
        .AXI_01_WREADY(vip_S02_M_AXI_WREADY),
        .AXI_01_WSTRB(vip_S02_M_AXI_WSTRB),
        .AXI_01_WVALID(vip_S02_M_AXI_WVALID),
        .AXI_02_ACLK(hbm_aclk_1),
        .AXI_02_ARADDR(vip_S03_M_AXI_ARADDR),
        .AXI_02_ARBURST(vip_S03_M_AXI_ARBURST),
        .AXI_02_ARESET_N(hbm_reset_sync_SLR0_interconnect_aresetn),
        .AXI_02_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .AXI_02_ARLEN(vip_S03_M_AXI_ARLEN),
        .AXI_02_ARREADY(vip_S03_M_AXI_ARREADY),
        .AXI_02_ARSIZE({1'b1,1'b0,1'b1}),
        .AXI_02_ARVALID(vip_S03_M_AXI_ARVALID),
        .AXI_02_AWADDR(vip_S03_M_AXI_AWADDR),
        .AXI_02_AWBURST(vip_S03_M_AXI_AWBURST),
        .AXI_02_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .AXI_02_AWLEN(vip_S03_M_AXI_AWLEN),
        .AXI_02_AWREADY(vip_S03_M_AXI_AWREADY),
        .AXI_02_AWSIZE({1'b1,1'b0,1'b1}),
        .AXI_02_AWVALID(vip_S03_M_AXI_AWVALID),
        .AXI_02_BREADY(vip_S03_M_AXI_BREADY),
        .AXI_02_BRESP(vip_S03_M_AXI_BRESP),
        .AXI_02_BVALID(vip_S03_M_AXI_BVALID),
        .AXI_02_RDATA(vip_S03_M_AXI_RDATA),
        .AXI_02_RLAST(vip_S03_M_AXI_RLAST),
        .AXI_02_RREADY(vip_S03_M_AXI_RREADY),
        .AXI_02_RRESP(vip_S03_M_AXI_RRESP),
        .AXI_02_RVALID(vip_S03_M_AXI_RVALID),
        .AXI_02_WDATA(vip_S03_M_AXI_WDATA),
        .AXI_02_WDATA_PARITY({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .AXI_02_WLAST(vip_S03_M_AXI_WLAST),
        .AXI_02_WREADY(vip_S03_M_AXI_WREADY),
        .AXI_02_WSTRB(vip_S03_M_AXI_WSTRB),
        .AXI_02_WVALID(vip_S03_M_AXI_WVALID),
        .AXI_03_ACLK(hbm_aclk_1),
        .AXI_03_ARADDR(vip_S00_M_AXI_ARADDR),
        .AXI_03_ARBURST(vip_S00_M_AXI_ARBURST),
        .AXI_03_ARESET_N(hbm_reset_sync_SLR0_interconnect_aresetn),
        .AXI_03_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .AXI_03_ARLEN(vip_S00_M_AXI_ARLEN),
        .AXI_03_ARREADY(vip_S00_M_AXI_ARREADY),
        .AXI_03_ARSIZE({1'b1,1'b0,1'b1}),
        .AXI_03_ARVALID(vip_S00_M_AXI_ARVALID),
        .AXI_03_AWADDR(vip_S00_M_AXI_AWADDR),
        .AXI_03_AWBURST(vip_S00_M_AXI_AWBURST),
        .AXI_03_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .AXI_03_AWLEN(vip_S00_M_AXI_AWLEN),
        .AXI_03_AWREADY(vip_S00_M_AXI_AWREADY),
        .AXI_03_AWSIZE({1'b1,1'b0,1'b1}),
        .AXI_03_AWVALID(vip_S00_M_AXI_AWVALID),
        .AXI_03_BREADY(vip_S00_M_AXI_BREADY),
        .AXI_03_BRESP(vip_S00_M_AXI_BRESP),
        .AXI_03_BVALID(vip_S00_M_AXI_BVALID),
        .AXI_03_RDATA(vip_S00_M_AXI_RDATA),
        .AXI_03_RLAST(vip_S00_M_AXI_RLAST),
        .AXI_03_RREADY(vip_S00_M_AXI_RREADY),
        .AXI_03_RRESP(vip_S00_M_AXI_RRESP),
        .AXI_03_RVALID(vip_S00_M_AXI_RVALID),
        .AXI_03_WDATA(vip_S00_M_AXI_WDATA),
        .AXI_03_WDATA_PARITY({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .AXI_03_WLAST(vip_S00_M_AXI_WLAST),
        .AXI_03_WREADY(vip_S00_M_AXI_WREADY),
        .AXI_03_WSTRB(vip_S00_M_AXI_WSTRB),
        .AXI_03_WVALID(vip_S00_M_AXI_WVALID),
        .DRAM_0_STAT_CATTRIP(cattrip_net),
        .DRAM_0_STAT_TEMP(hbm_inst_DRAM_0_STAT_TEMP),
        .HBM_REF_CLK_0(hbm_ref_clk_1),
        .apb_complete_0(hbm_inst_apb_complete_0));
  bd_5dca_hbm_reset_sync_SLR0_0 hbm_reset_sync_SLR0
       (.aux_reset_in(cattrip_net),
        .dcm_locked(1'b1),
        .ext_reset_in(hbm_aresetn_1),
        .interconnect_aresetn(hbm_reset_sync_SLR0_interconnect_aresetn),
        .mb_debug_sys_rst(1'b0),
        .slowest_sync_clk(hbm_aclk_1));
  bd_5dca_hbm_reset_sync_SLR2_0 hbm_reset_sync_SLR2
       (.aux_reset_in(cattrip_net),
        .dcm_locked(1'b1),
        .ext_reset_in(hbm_aresetn_1),
        .interconnect_aresetn(hbm_reset_sync_SLR2_interconnect_aresetn),
        .mb_debug_sys_rst(1'b0),
        .slowest_sync_clk(hbm_aclk_1));
  init_logic_imp_156LN22 init_logic
       (.In0(hbm_inst_apb_complete_0),
        .hbm_mc_init_seq_complete(init_reduce_Res));
  path_0_imp_D0DQII path_0
       (.M_AXI_araddr(slice1_0_M_AXI_ARADDR),
        .M_AXI_arburst(slice1_0_M_AXI_ARBURST),
        .M_AXI_arcache(slice1_0_M_AXI_ARCACHE),
        .M_AXI_arlen(slice1_0_M_AXI_ARLEN),
        .M_AXI_arlock(slice1_0_M_AXI_ARLOCK),
        .M_AXI_arprot(slice1_0_M_AXI_ARPROT),
        .M_AXI_arqos(slice1_0_M_AXI_ARQOS),
        .M_AXI_arready(slice1_0_M_AXI_ARREADY),
        .M_AXI_arvalid(slice1_0_M_AXI_ARVALID),
        .M_AXI_awaddr(slice1_0_M_AXI_AWADDR),
        .M_AXI_awburst(slice1_0_M_AXI_AWBURST),
        .M_AXI_awcache(slice1_0_M_AXI_AWCACHE),
        .M_AXI_awlen(slice1_0_M_AXI_AWLEN),
        .M_AXI_awlock(slice1_0_M_AXI_AWLOCK),
        .M_AXI_awprot(slice1_0_M_AXI_AWPROT),
        .M_AXI_awqos(slice1_0_M_AXI_AWQOS),
        .M_AXI_awready(slice1_0_M_AXI_AWREADY),
        .M_AXI_awvalid(slice1_0_M_AXI_AWVALID),
        .M_AXI_bready(slice1_0_M_AXI_BREADY),
        .M_AXI_bresp(slice1_0_M_AXI_BRESP),
        .M_AXI_bvalid(slice1_0_M_AXI_BVALID),
        .M_AXI_rdata(slice1_0_M_AXI_RDATA),
        .M_AXI_rlast(slice1_0_M_AXI_RLAST),
        .M_AXI_rready(slice1_0_M_AXI_RREADY),
        .M_AXI_rresp(slice1_0_M_AXI_RRESP),
        .M_AXI_rvalid(slice1_0_M_AXI_RVALID),
        .M_AXI_wdata(slice1_0_M_AXI_WDATA),
        .M_AXI_wlast(slice1_0_M_AXI_WLAST),
        .M_AXI_wready(slice1_0_M_AXI_WREADY),
        .M_AXI_wstrb(slice1_0_M_AXI_WSTRB),
        .M_AXI_wvalid(slice1_0_M_AXI_WVALID),
        .S01_AXI_araddr(S01_AXI_1_ARADDR),
        .S01_AXI_arburst(S01_AXI_1_ARBURST),
        .S01_AXI_arcache(S01_AXI_1_ARCACHE),
        .S01_AXI_arlen(S01_AXI_1_ARLEN),
        .S01_AXI_arlock(S01_AXI_1_ARLOCK),
        .S01_AXI_arprot(S01_AXI_1_ARPROT),
        .S01_AXI_arqos(S01_AXI_1_ARQOS),
        .S01_AXI_arready(S01_AXI_1_ARREADY),
        .S01_AXI_arsize(S01_AXI_1_ARSIZE),
        .S01_AXI_arvalid(S01_AXI_1_ARVALID),
        .S01_AXI_rdata(S01_AXI_1_RDATA),
        .S01_AXI_rlast(S01_AXI_1_RLAST),
        .S01_AXI_rready(S01_AXI_1_RREADY),
        .S01_AXI_rresp(S01_AXI_1_RRESP),
        .S01_AXI_rvalid(S01_AXI_1_RVALID),
        .aclk1(aclk1_1),
        .aresetn(hbm_reset_sync_SLR0_interconnect_aresetn),
        .aresetn1(aresetn1_1),
        .hbm_aclk(hbm_aclk_1));
  path_1_imp_1QSHYAS path_1
       (.M_AXI_araddr(slice2_1_M_AXI_ARADDR),
        .M_AXI_arburst(slice2_1_M_AXI_ARBURST),
        .M_AXI_arcache(slice2_1_M_AXI_ARCACHE),
        .M_AXI_arlen(slice2_1_M_AXI_ARLEN),
        .M_AXI_arlock(slice2_1_M_AXI_ARLOCK),
        .M_AXI_arprot(slice2_1_M_AXI_ARPROT),
        .M_AXI_arqos(slice2_1_M_AXI_ARQOS),
        .M_AXI_arready(slice2_1_M_AXI_ARREADY),
        .M_AXI_arvalid(slice2_1_M_AXI_ARVALID),
        .M_AXI_awaddr(slice2_1_M_AXI_AWADDR),
        .M_AXI_awburst(slice2_1_M_AXI_AWBURST),
        .M_AXI_awcache(slice2_1_M_AXI_AWCACHE),
        .M_AXI_awlen(slice2_1_M_AXI_AWLEN),
        .M_AXI_awlock(slice2_1_M_AXI_AWLOCK),
        .M_AXI_awprot(slice2_1_M_AXI_AWPROT),
        .M_AXI_awqos(slice2_1_M_AXI_AWQOS),
        .M_AXI_awready(slice2_1_M_AXI_AWREADY),
        .M_AXI_awvalid(slice2_1_M_AXI_AWVALID),
        .M_AXI_bready(slice2_1_M_AXI_BREADY),
        .M_AXI_bresp(slice2_1_M_AXI_BRESP),
        .M_AXI_bvalid(slice2_1_M_AXI_BVALID),
        .M_AXI_rdata(slice2_1_M_AXI_RDATA),
        .M_AXI_rlast(slice2_1_M_AXI_RLAST),
        .M_AXI_rready(slice2_1_M_AXI_RREADY),
        .M_AXI_rresp(slice2_1_M_AXI_RRESP),
        .M_AXI_rvalid(slice2_1_M_AXI_RVALID),
        .M_AXI_wdata(slice2_1_M_AXI_WDATA),
        .M_AXI_wlast(slice2_1_M_AXI_WLAST),
        .M_AXI_wready(slice2_1_M_AXI_WREADY),
        .M_AXI_wstrb(slice2_1_M_AXI_WSTRB),
        .M_AXI_wvalid(slice2_1_M_AXI_WVALID),
        .S02_AXI_awaddr(S02_AXI_1_AWADDR),
        .S02_AXI_awburst(S02_AXI_1_AWBURST),
        .S02_AXI_awcache(S02_AXI_1_AWCACHE),
        .S02_AXI_awlen(S02_AXI_1_AWLEN),
        .S02_AXI_awlock(S02_AXI_1_AWLOCK),
        .S02_AXI_awprot(S02_AXI_1_AWPROT),
        .S02_AXI_awqos(S02_AXI_1_AWQOS),
        .S02_AXI_awready(S02_AXI_1_AWREADY),
        .S02_AXI_awsize(S02_AXI_1_AWSIZE),
        .S02_AXI_awvalid(S02_AXI_1_AWVALID),
        .S02_AXI_bready(S02_AXI_1_BREADY),
        .S02_AXI_bresp(S02_AXI_1_BRESP),
        .S02_AXI_bvalid(S02_AXI_1_BVALID),
        .S02_AXI_wdata(S02_AXI_1_WDATA),
        .S02_AXI_wlast(S02_AXI_1_WLAST),
        .S02_AXI_wready(S02_AXI_1_WREADY),
        .S02_AXI_wstrb(S02_AXI_1_WSTRB),
        .S02_AXI_wvalid(S02_AXI_1_WVALID),
        .aclk1(aclk1_1),
        .aresetn(hbm_reset_sync_SLR0_interconnect_aresetn),
        .aresetn1(aresetn1_1),
        .hbm_aclk(hbm_aclk_1));
  path_2_imp_U6BEH3 path_2
       (.M_AXI_araddr(slice3_2_M_AXI_ARADDR),
        .M_AXI_arburst(slice3_2_M_AXI_ARBURST),
        .M_AXI_arcache(slice3_2_M_AXI_ARCACHE),
        .M_AXI_arlen(slice3_2_M_AXI_ARLEN),
        .M_AXI_arlock(slice3_2_M_AXI_ARLOCK),
        .M_AXI_arprot(slice3_2_M_AXI_ARPROT),
        .M_AXI_arqos(slice3_2_M_AXI_ARQOS),
        .M_AXI_arready(slice3_2_M_AXI_ARREADY),
        .M_AXI_arvalid(slice3_2_M_AXI_ARVALID),
        .M_AXI_awaddr(slice3_2_M_AXI_AWADDR),
        .M_AXI_awburst(slice3_2_M_AXI_AWBURST),
        .M_AXI_awcache(slice3_2_M_AXI_AWCACHE),
        .M_AXI_awlen(slice3_2_M_AXI_AWLEN),
        .M_AXI_awlock(slice3_2_M_AXI_AWLOCK),
        .M_AXI_awprot(slice3_2_M_AXI_AWPROT),
        .M_AXI_awqos(slice3_2_M_AXI_AWQOS),
        .M_AXI_awready(slice3_2_M_AXI_AWREADY),
        .M_AXI_awvalid(slice3_2_M_AXI_AWVALID),
        .M_AXI_bready(slice3_2_M_AXI_BREADY),
        .M_AXI_bresp(slice3_2_M_AXI_BRESP),
        .M_AXI_bvalid(slice3_2_M_AXI_BVALID),
        .M_AXI_rdata(slice3_2_M_AXI_RDATA),
        .M_AXI_rlast(slice3_2_M_AXI_RLAST),
        .M_AXI_rready(slice3_2_M_AXI_RREADY),
        .M_AXI_rresp(slice3_2_M_AXI_RRESP),
        .M_AXI_rvalid(slice3_2_M_AXI_RVALID),
        .M_AXI_wdata(slice3_2_M_AXI_WDATA),
        .M_AXI_wlast(slice3_2_M_AXI_WLAST),
        .M_AXI_wready(slice3_2_M_AXI_WREADY),
        .M_AXI_wstrb(slice3_2_M_AXI_WSTRB),
        .M_AXI_wvalid(slice3_2_M_AXI_WVALID),
        .S03_AXI_araddr(S03_AXI_1_ARADDR),
        .S03_AXI_arburst(S03_AXI_1_ARBURST),
        .S03_AXI_arcache(S03_AXI_1_ARCACHE),
        .S03_AXI_arlen(S03_AXI_1_ARLEN),
        .S03_AXI_arlock(S03_AXI_1_ARLOCK),
        .S03_AXI_arprot(S03_AXI_1_ARPROT),
        .S03_AXI_arqos(S03_AXI_1_ARQOS),
        .S03_AXI_arready(S03_AXI_1_ARREADY),
        .S03_AXI_arsize(S03_AXI_1_ARSIZE),
        .S03_AXI_arvalid(S03_AXI_1_ARVALID),
        .S03_AXI_awaddr(S03_AXI_1_AWADDR),
        .S03_AXI_awburst(S03_AXI_1_AWBURST),
        .S03_AXI_awcache(S03_AXI_1_AWCACHE),
        .S03_AXI_awlen(S03_AXI_1_AWLEN),
        .S03_AXI_awlock(S03_AXI_1_AWLOCK),
        .S03_AXI_awprot(S03_AXI_1_AWPROT),
        .S03_AXI_awqos(S03_AXI_1_AWQOS),
        .S03_AXI_awready(S03_AXI_1_AWREADY),
        .S03_AXI_awsize(S03_AXI_1_AWSIZE),
        .S03_AXI_awvalid(S03_AXI_1_AWVALID),
        .S03_AXI_bready(S03_AXI_1_BREADY),
        .S03_AXI_bresp(S03_AXI_1_BRESP),
        .S03_AXI_bvalid(S03_AXI_1_BVALID),
        .S03_AXI_rdata(S03_AXI_1_RDATA),
        .S03_AXI_rlast(S03_AXI_1_RLAST),
        .S03_AXI_rready(S03_AXI_1_RREADY),
        .S03_AXI_rresp(S03_AXI_1_RRESP),
        .S03_AXI_rvalid(S03_AXI_1_RVALID),
        .S03_AXI_wdata(S03_AXI_1_WDATA),
        .S03_AXI_wlast(S03_AXI_1_WLAST),
        .S03_AXI_wready(S03_AXI_1_WREADY),
        .S03_AXI_wstrb(S03_AXI_1_WSTRB),
        .S03_AXI_wvalid(S03_AXI_1_WVALID),
        .aclk1(aclk1_1),
        .aresetn(hbm_reset_sync_SLR0_interconnect_aresetn),
        .hbm_aclk(hbm_aclk_1));
  path_3_imp_18IDHND path_3
       (.M_AXI_araddr(slice0_3_M_AXI_ARADDR),
        .M_AXI_arburst(slice0_3_M_AXI_ARBURST),
        .M_AXI_arcache(slice0_3_M_AXI_ARCACHE),
        .M_AXI_arlen(slice0_3_M_AXI_ARLEN),
        .M_AXI_arlock(slice0_3_M_AXI_ARLOCK),
        .M_AXI_arprot(slice0_3_M_AXI_ARPROT),
        .M_AXI_arqos(slice0_3_M_AXI_ARQOS),
        .M_AXI_arready(slice0_3_M_AXI_ARREADY),
        .M_AXI_arvalid(slice0_3_M_AXI_ARVALID),
        .M_AXI_awaddr(slice0_3_M_AXI_AWADDR),
        .M_AXI_awburst(slice0_3_M_AXI_AWBURST),
        .M_AXI_awcache(slice0_3_M_AXI_AWCACHE),
        .M_AXI_awlen(slice0_3_M_AXI_AWLEN),
        .M_AXI_awlock(slice0_3_M_AXI_AWLOCK),
        .M_AXI_awprot(slice0_3_M_AXI_AWPROT),
        .M_AXI_awqos(slice0_3_M_AXI_AWQOS),
        .M_AXI_awready(slice0_3_M_AXI_AWREADY),
        .M_AXI_awvalid(slice0_3_M_AXI_AWVALID),
        .M_AXI_bready(slice0_3_M_AXI_BREADY),
        .M_AXI_bresp(slice0_3_M_AXI_BRESP),
        .M_AXI_bvalid(slice0_3_M_AXI_BVALID),
        .M_AXI_rdata(slice0_3_M_AXI_RDATA),
        .M_AXI_rlast(slice0_3_M_AXI_RLAST),
        .M_AXI_rready(slice0_3_M_AXI_RREADY),
        .M_AXI_rresp(slice0_3_M_AXI_RRESP),
        .M_AXI_rvalid(slice0_3_M_AXI_RVALID),
        .M_AXI_wdata(slice0_3_M_AXI_WDATA),
        .M_AXI_wlast(slice0_3_M_AXI_WLAST),
        .M_AXI_wready(slice0_3_M_AXI_WREADY),
        .M_AXI_wstrb(slice0_3_M_AXI_WSTRB),
        .M_AXI_wvalid(slice0_3_M_AXI_WVALID),
        .S00_AXI_araddr(S00_AXI_1_ARADDR),
        .S00_AXI_arburst(S00_AXI_1_ARBURST),
        .S00_AXI_arcache(S00_AXI_1_ARCACHE),
        .S00_AXI_arlen(S00_AXI_1_ARLEN),
        .S00_AXI_arlock(S00_AXI_1_ARLOCK),
        .S00_AXI_arprot(S00_AXI_1_ARPROT),
        .S00_AXI_arqos(S00_AXI_1_ARQOS),
        .S00_AXI_arready(S00_AXI_1_ARREADY),
        .S00_AXI_arsize(S00_AXI_1_ARSIZE),
        .S00_AXI_arvalid(S00_AXI_1_ARVALID),
        .S00_AXI_awaddr(S00_AXI_1_AWADDR),
        .S00_AXI_awburst(S00_AXI_1_AWBURST),
        .S00_AXI_awcache(S00_AXI_1_AWCACHE),
        .S00_AXI_awlen(S00_AXI_1_AWLEN),
        .S00_AXI_awlock(S00_AXI_1_AWLOCK),
        .S00_AXI_awprot(S00_AXI_1_AWPROT),
        .S00_AXI_awqos(S00_AXI_1_AWQOS),
        .S00_AXI_awready(S00_AXI_1_AWREADY),
        .S00_AXI_awsize(S00_AXI_1_AWSIZE),
        .S00_AXI_awvalid(S00_AXI_1_AWVALID),
        .S00_AXI_bready(S00_AXI_1_BREADY),
        .S00_AXI_bresp(S00_AXI_1_BRESP),
        .S00_AXI_bvalid(S00_AXI_1_BVALID),
        .S00_AXI_rdata(S00_AXI_1_RDATA),
        .S00_AXI_rlast(S00_AXI_1_RLAST),
        .S00_AXI_rready(S00_AXI_1_RREADY),
        .S00_AXI_rresp(S00_AXI_1_RRESP),
        .S00_AXI_rvalid(S00_AXI_1_RVALID),
        .S00_AXI_wdata(S00_AXI_1_WDATA),
        .S00_AXI_wlast(S00_AXI_1_WLAST),
        .S00_AXI_wready(S00_AXI_1_WREADY),
        .S00_AXI_wstrb(S00_AXI_1_WSTRB),
        .S00_AXI_wvalid(S00_AXI_1_WVALID),
        .aclk(aclk_1),
        .aresetn(aresetn_1),
        .aresetn1(hbm_reset_sync_SLR2_interconnect_aresetn),
        .hbm_aclk(hbm_aclk_1));
  bd_5dca_vip_S00_0 vip_S00
       (.aclk(hbm_aclk_1),
        .aresetn(hbm_reset_sync_SLR2_interconnect_aresetn),
        .m_axi_araddr(vip_S00_M_AXI_ARADDR),
        .m_axi_arburst(vip_S00_M_AXI_ARBURST),
        .m_axi_arlen(vip_S00_M_AXI_ARLEN),
        .m_axi_arready(vip_S00_M_AXI_ARREADY),
        .m_axi_arvalid(vip_S00_M_AXI_ARVALID),
        .m_axi_awaddr(vip_S00_M_AXI_AWADDR),
        .m_axi_awburst(vip_S00_M_AXI_AWBURST),
        .m_axi_awlen(vip_S00_M_AXI_AWLEN),
        .m_axi_awready(vip_S00_M_AXI_AWREADY),
        .m_axi_awvalid(vip_S00_M_AXI_AWVALID),
        .m_axi_bready(vip_S00_M_AXI_BREADY),
        .m_axi_bresp(vip_S00_M_AXI_BRESP),
        .m_axi_bvalid(vip_S00_M_AXI_BVALID),
        .m_axi_rdata(vip_S00_M_AXI_RDATA),
        .m_axi_rlast(vip_S00_M_AXI_RLAST),
        .m_axi_rready(vip_S00_M_AXI_RREADY),
        .m_axi_rresp(vip_S00_M_AXI_RRESP),
        .m_axi_rvalid(vip_S00_M_AXI_RVALID),
        .m_axi_wdata(vip_S00_M_AXI_WDATA),
        .m_axi_wlast(vip_S00_M_AXI_WLAST),
        .m_axi_wready(vip_S00_M_AXI_WREADY),
        .m_axi_wstrb(vip_S00_M_AXI_WSTRB),
        .m_axi_wvalid(vip_S00_M_AXI_WVALID),
        .s_axi_araddr(slice0_3_M_AXI_ARADDR),
        .s_axi_arburst(slice0_3_M_AXI_ARBURST),
        .s_axi_arcache(slice0_3_M_AXI_ARCACHE),
        .s_axi_arlen(slice0_3_M_AXI_ARLEN),
        .s_axi_arlock(slice0_3_M_AXI_ARLOCK),
        .s_axi_arprot(slice0_3_M_AXI_ARPROT),
        .s_axi_arqos(slice0_3_M_AXI_ARQOS),
        .s_axi_arready(slice0_3_M_AXI_ARREADY),
        .s_axi_arvalid(slice0_3_M_AXI_ARVALID),
        .s_axi_awaddr(slice0_3_M_AXI_AWADDR),
        .s_axi_awburst(slice0_3_M_AXI_AWBURST),
        .s_axi_awcache(slice0_3_M_AXI_AWCACHE),
        .s_axi_awlen(slice0_3_M_AXI_AWLEN),
        .s_axi_awlock(slice0_3_M_AXI_AWLOCK),
        .s_axi_awprot(slice0_3_M_AXI_AWPROT),
        .s_axi_awqos(slice0_3_M_AXI_AWQOS),
        .s_axi_awready(slice0_3_M_AXI_AWREADY),
        .s_axi_awvalid(slice0_3_M_AXI_AWVALID),
        .s_axi_bready(slice0_3_M_AXI_BREADY),
        .s_axi_bresp(slice0_3_M_AXI_BRESP),
        .s_axi_bvalid(slice0_3_M_AXI_BVALID),
        .s_axi_rdata(slice0_3_M_AXI_RDATA),
        .s_axi_rlast(slice0_3_M_AXI_RLAST),
        .s_axi_rready(slice0_3_M_AXI_RREADY),
        .s_axi_rresp(slice0_3_M_AXI_RRESP),
        .s_axi_rvalid(slice0_3_M_AXI_RVALID),
        .s_axi_wdata(slice0_3_M_AXI_WDATA),
        .s_axi_wlast(slice0_3_M_AXI_WLAST),
        .s_axi_wready(slice0_3_M_AXI_WREADY),
        .s_axi_wstrb(slice0_3_M_AXI_WSTRB),
        .s_axi_wvalid(slice0_3_M_AXI_WVALID));
  bd_5dca_vip_S01_0 vip_S01
       (.aclk(hbm_aclk_1),
        .aresetn(hbm_reset_sync_SLR0_interconnect_aresetn),
        .m_axi_araddr(vip_S01_M_AXI_ARADDR),
        .m_axi_arburst(vip_S01_M_AXI_ARBURST),
        .m_axi_arlen(vip_S01_M_AXI_ARLEN),
        .m_axi_arready(vip_S01_M_AXI_ARREADY),
        .m_axi_arvalid(vip_S01_M_AXI_ARVALID),
        .m_axi_awaddr(vip_S01_M_AXI_AWADDR),
        .m_axi_awburst(vip_S01_M_AXI_AWBURST),
        .m_axi_awlen(vip_S01_M_AXI_AWLEN),
        .m_axi_awready(vip_S01_M_AXI_AWREADY),
        .m_axi_awvalid(vip_S01_M_AXI_AWVALID),
        .m_axi_bready(vip_S01_M_AXI_BREADY),
        .m_axi_bresp(vip_S01_M_AXI_BRESP),
        .m_axi_bvalid(vip_S01_M_AXI_BVALID),
        .m_axi_rdata(vip_S01_M_AXI_RDATA),
        .m_axi_rlast(vip_S01_M_AXI_RLAST),
        .m_axi_rready(vip_S01_M_AXI_RREADY),
        .m_axi_rresp(vip_S01_M_AXI_RRESP),
        .m_axi_rvalid(vip_S01_M_AXI_RVALID),
        .m_axi_wdata(vip_S01_M_AXI_WDATA),
        .m_axi_wlast(vip_S01_M_AXI_WLAST),
        .m_axi_wready(vip_S01_M_AXI_WREADY),
        .m_axi_wstrb(vip_S01_M_AXI_WSTRB),
        .m_axi_wvalid(vip_S01_M_AXI_WVALID),
        .s_axi_araddr(slice1_0_M_AXI_ARADDR),
        .s_axi_arburst(slice1_0_M_AXI_ARBURST),
        .s_axi_arcache(slice1_0_M_AXI_ARCACHE),
        .s_axi_arlen(slice1_0_M_AXI_ARLEN),
        .s_axi_arlock(slice1_0_M_AXI_ARLOCK),
        .s_axi_arprot(slice1_0_M_AXI_ARPROT),
        .s_axi_arqos(slice1_0_M_AXI_ARQOS),
        .s_axi_arready(slice1_0_M_AXI_ARREADY),
        .s_axi_arvalid(slice1_0_M_AXI_ARVALID),
        .s_axi_awaddr(slice1_0_M_AXI_AWADDR),
        .s_axi_awburst(slice1_0_M_AXI_AWBURST),
        .s_axi_awcache(slice1_0_M_AXI_AWCACHE),
        .s_axi_awlen(slice1_0_M_AXI_AWLEN),
        .s_axi_awlock(slice1_0_M_AXI_AWLOCK),
        .s_axi_awprot(slice1_0_M_AXI_AWPROT),
        .s_axi_awqos(slice1_0_M_AXI_AWQOS),
        .s_axi_awready(slice1_0_M_AXI_AWREADY),
        .s_axi_awvalid(slice1_0_M_AXI_AWVALID),
        .s_axi_bready(slice1_0_M_AXI_BREADY),
        .s_axi_bresp(slice1_0_M_AXI_BRESP),
        .s_axi_bvalid(slice1_0_M_AXI_BVALID),
        .s_axi_rdata(slice1_0_M_AXI_RDATA),
        .s_axi_rlast(slice1_0_M_AXI_RLAST),
        .s_axi_rready(slice1_0_M_AXI_RREADY),
        .s_axi_rresp(slice1_0_M_AXI_RRESP),
        .s_axi_rvalid(slice1_0_M_AXI_RVALID),
        .s_axi_wdata(slice1_0_M_AXI_WDATA),
        .s_axi_wlast(slice1_0_M_AXI_WLAST),
        .s_axi_wready(slice1_0_M_AXI_WREADY),
        .s_axi_wstrb(slice1_0_M_AXI_WSTRB),
        .s_axi_wvalid(slice1_0_M_AXI_WVALID));
  bd_5dca_vip_S02_0 vip_S02
       (.aclk(hbm_aclk_1),
        .aresetn(hbm_reset_sync_SLR0_interconnect_aresetn),
        .m_axi_araddr(vip_S02_M_AXI_ARADDR),
        .m_axi_arburst(vip_S02_M_AXI_ARBURST),
        .m_axi_arlen(vip_S02_M_AXI_ARLEN),
        .m_axi_arready(vip_S02_M_AXI_ARREADY),
        .m_axi_arvalid(vip_S02_M_AXI_ARVALID),
        .m_axi_awaddr(vip_S02_M_AXI_AWADDR),
        .m_axi_awburst(vip_S02_M_AXI_AWBURST),
        .m_axi_awlen(vip_S02_M_AXI_AWLEN),
        .m_axi_awready(vip_S02_M_AXI_AWREADY),
        .m_axi_awvalid(vip_S02_M_AXI_AWVALID),
        .m_axi_bready(vip_S02_M_AXI_BREADY),
        .m_axi_bresp(vip_S02_M_AXI_BRESP),
        .m_axi_bvalid(vip_S02_M_AXI_BVALID),
        .m_axi_rdata(vip_S02_M_AXI_RDATA),
        .m_axi_rlast(vip_S02_M_AXI_RLAST),
        .m_axi_rready(vip_S02_M_AXI_RREADY),
        .m_axi_rresp(vip_S02_M_AXI_RRESP),
        .m_axi_rvalid(vip_S02_M_AXI_RVALID),
        .m_axi_wdata(vip_S02_M_AXI_WDATA),
        .m_axi_wlast(vip_S02_M_AXI_WLAST),
        .m_axi_wready(vip_S02_M_AXI_WREADY),
        .m_axi_wstrb(vip_S02_M_AXI_WSTRB),
        .m_axi_wvalid(vip_S02_M_AXI_WVALID),
        .s_axi_araddr(slice2_1_M_AXI_ARADDR),
        .s_axi_arburst(slice2_1_M_AXI_ARBURST),
        .s_axi_arcache(slice2_1_M_AXI_ARCACHE),
        .s_axi_arlen(slice2_1_M_AXI_ARLEN),
        .s_axi_arlock(slice2_1_M_AXI_ARLOCK),
        .s_axi_arprot(slice2_1_M_AXI_ARPROT),
        .s_axi_arqos(slice2_1_M_AXI_ARQOS),
        .s_axi_arready(slice2_1_M_AXI_ARREADY),
        .s_axi_arvalid(slice2_1_M_AXI_ARVALID),
        .s_axi_awaddr(slice2_1_M_AXI_AWADDR),
        .s_axi_awburst(slice2_1_M_AXI_AWBURST),
        .s_axi_awcache(slice2_1_M_AXI_AWCACHE),
        .s_axi_awlen(slice2_1_M_AXI_AWLEN),
        .s_axi_awlock(slice2_1_M_AXI_AWLOCK),
        .s_axi_awprot(slice2_1_M_AXI_AWPROT),
        .s_axi_awqos(slice2_1_M_AXI_AWQOS),
        .s_axi_awready(slice2_1_M_AXI_AWREADY),
        .s_axi_awvalid(slice2_1_M_AXI_AWVALID),
        .s_axi_bready(slice2_1_M_AXI_BREADY),
        .s_axi_bresp(slice2_1_M_AXI_BRESP),
        .s_axi_bvalid(slice2_1_M_AXI_BVALID),
        .s_axi_rdata(slice2_1_M_AXI_RDATA),
        .s_axi_rlast(slice2_1_M_AXI_RLAST),
        .s_axi_rready(slice2_1_M_AXI_RREADY),
        .s_axi_rresp(slice2_1_M_AXI_RRESP),
        .s_axi_rvalid(slice2_1_M_AXI_RVALID),
        .s_axi_wdata(slice2_1_M_AXI_WDATA),
        .s_axi_wlast(slice2_1_M_AXI_WLAST),
        .s_axi_wready(slice2_1_M_AXI_WREADY),
        .s_axi_wstrb(slice2_1_M_AXI_WSTRB),
        .s_axi_wvalid(slice2_1_M_AXI_WVALID));
  bd_5dca_vip_S03_0 vip_S03
       (.aclk(hbm_aclk_1),
        .aresetn(hbm_reset_sync_SLR0_interconnect_aresetn),
        .m_axi_araddr(vip_S03_M_AXI_ARADDR),
        .m_axi_arburst(vip_S03_M_AXI_ARBURST),
        .m_axi_arlen(vip_S03_M_AXI_ARLEN),
        .m_axi_arready(vip_S03_M_AXI_ARREADY),
        .m_axi_arvalid(vip_S03_M_AXI_ARVALID),
        .m_axi_awaddr(vip_S03_M_AXI_AWADDR),
        .m_axi_awburst(vip_S03_M_AXI_AWBURST),
        .m_axi_awlen(vip_S03_M_AXI_AWLEN),
        .m_axi_awready(vip_S03_M_AXI_AWREADY),
        .m_axi_awvalid(vip_S03_M_AXI_AWVALID),
        .m_axi_bready(vip_S03_M_AXI_BREADY),
        .m_axi_bresp(vip_S03_M_AXI_BRESP),
        .m_axi_bvalid(vip_S03_M_AXI_BVALID),
        .m_axi_rdata(vip_S03_M_AXI_RDATA),
        .m_axi_rlast(vip_S03_M_AXI_RLAST),
        .m_axi_rready(vip_S03_M_AXI_RREADY),
        .m_axi_rresp(vip_S03_M_AXI_RRESP),
        .m_axi_rvalid(vip_S03_M_AXI_RVALID),
        .m_axi_wdata(vip_S03_M_AXI_WDATA),
        .m_axi_wlast(vip_S03_M_AXI_WLAST),
        .m_axi_wready(vip_S03_M_AXI_WREADY),
        .m_axi_wstrb(vip_S03_M_AXI_WSTRB),
        .m_axi_wvalid(vip_S03_M_AXI_WVALID),
        .s_axi_araddr(slice3_2_M_AXI_ARADDR),
        .s_axi_arburst(slice3_2_M_AXI_ARBURST),
        .s_axi_arcache(slice3_2_M_AXI_ARCACHE),
        .s_axi_arlen(slice3_2_M_AXI_ARLEN),
        .s_axi_arlock(slice3_2_M_AXI_ARLOCK),
        .s_axi_arprot(slice3_2_M_AXI_ARPROT),
        .s_axi_arqos(slice3_2_M_AXI_ARQOS),
        .s_axi_arready(slice3_2_M_AXI_ARREADY),
        .s_axi_arvalid(slice3_2_M_AXI_ARVALID),
        .s_axi_awaddr(slice3_2_M_AXI_AWADDR),
        .s_axi_awburst(slice3_2_M_AXI_AWBURST),
        .s_axi_awcache(slice3_2_M_AXI_AWCACHE),
        .s_axi_awlen(slice3_2_M_AXI_AWLEN),
        .s_axi_awlock(slice3_2_M_AXI_AWLOCK),
        .s_axi_awprot(slice3_2_M_AXI_AWPROT),
        .s_axi_awqos(slice3_2_M_AXI_AWQOS),
        .s_axi_awready(slice3_2_M_AXI_AWREADY),
        .s_axi_awvalid(slice3_2_M_AXI_AWVALID),
        .s_axi_bready(slice3_2_M_AXI_BREADY),
        .s_axi_bresp(slice3_2_M_AXI_BRESP),
        .s_axi_bvalid(slice3_2_M_AXI_BVALID),
        .s_axi_rdata(slice3_2_M_AXI_RDATA),
        .s_axi_rlast(slice3_2_M_AXI_RLAST),
        .s_axi_rready(slice3_2_M_AXI_RREADY),
        .s_axi_rresp(slice3_2_M_AXI_RRESP),
        .s_axi_rvalid(slice3_2_M_AXI_RVALID),
        .s_axi_wdata(slice3_2_M_AXI_WDATA),
        .s_axi_wlast(slice3_2_M_AXI_WLAST),
        .s_axi_wready(slice3_2_M_AXI_WREADY),
        .s_axi_wstrb(slice3_2_M_AXI_WSTRB),
        .s_axi_wvalid(slice3_2_M_AXI_WVALID));
endmodule

module init_logic_imp_156LN22
   (In0,
    hbm_mc_init_seq_complete);
  input [0:0]In0;
  output hbm_mc_init_seq_complete;

  wire [0:0]hbm_inst_apb_complete_0;
  wire [0:0]init_concat_dout;
  wire init_reduce_Res;

  assign hbm_inst_apb_complete_0 = In0[0];
  assign hbm_mc_init_seq_complete = init_reduce_Res;
  bd_5dca_init_concat_0 init_concat
       (.In0(hbm_inst_apb_complete_0),
        .dout(init_concat_dout));
  bd_5dca_init_reduce_0 init_reduce
       (.Op1(init_concat_dout),
        .Res(init_reduce_Res));
endmodule

module path_0_imp_D0DQII
   (M_AXI_araddr,
    M_AXI_arburst,
    M_AXI_arcache,
    M_AXI_arlen,
    M_AXI_arlock,
    M_AXI_arprot,
    M_AXI_arqos,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awburst,
    M_AXI_awcache,
    M_AXI_awlen,
    M_AXI_awlock,
    M_AXI_awprot,
    M_AXI_awqos,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rlast,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wlast,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S01_AXI_araddr,
    S01_AXI_arburst,
    S01_AXI_arcache,
    S01_AXI_arlen,
    S01_AXI_arlock,
    S01_AXI_arprot,
    S01_AXI_arqos,
    S01_AXI_arready,
    S01_AXI_arsize,
    S01_AXI_arvalid,
    S01_AXI_rdata,
    S01_AXI_rlast,
    S01_AXI_rready,
    S01_AXI_rresp,
    S01_AXI_rvalid,
    aclk1,
    aresetn,
    aresetn1,
    hbm_aclk);
  output [32:0]M_AXI_araddr;
  output [1:0]M_AXI_arburst;
  output [3:0]M_AXI_arcache;
  output [3:0]M_AXI_arlen;
  output [1:0]M_AXI_arlock;
  output [2:0]M_AXI_arprot;
  output [3:0]M_AXI_arqos;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [32:0]M_AXI_awaddr;
  output [1:0]M_AXI_awburst;
  output [3:0]M_AXI_awcache;
  output [3:0]M_AXI_awlen;
  output [1:0]M_AXI_awlock;
  output [2:0]M_AXI_awprot;
  output [3:0]M_AXI_awqos;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [255:0]M_AXI_rdata;
  input M_AXI_rlast;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [255:0]M_AXI_wdata;
  output M_AXI_wlast;
  input M_AXI_wready;
  output [31:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input [63:0]S01_AXI_araddr;
  input [1:0]S01_AXI_arburst;
  input [3:0]S01_AXI_arcache;
  input [7:0]S01_AXI_arlen;
  input [0:0]S01_AXI_arlock;
  input [2:0]S01_AXI_arprot;
  input [3:0]S01_AXI_arqos;
  output [0:0]S01_AXI_arready;
  input [2:0]S01_AXI_arsize;
  input [0:0]S01_AXI_arvalid;
  output [31:0]S01_AXI_rdata;
  output [0:0]S01_AXI_rlast;
  input [0:0]S01_AXI_rready;
  output [1:0]S01_AXI_rresp;
  output [0:0]S01_AXI_rvalid;
  input aclk1;
  input aresetn;
  input aresetn1;
  input hbm_aclk;

  wire [63:0]S01_AXI_1_ARADDR;
  wire [1:0]S01_AXI_1_ARBURST;
  wire [3:0]S01_AXI_1_ARCACHE;
  wire [7:0]S01_AXI_1_ARLEN;
  wire [0:0]S01_AXI_1_ARLOCK;
  wire [2:0]S01_AXI_1_ARPROT;
  wire [3:0]S01_AXI_1_ARQOS;
  wire S01_AXI_1_ARREADY;
  wire [2:0]S01_AXI_1_ARSIZE;
  wire [0:0]S01_AXI_1_ARVALID;
  wire [31:0]S01_AXI_1_RDATA;
  wire S01_AXI_1_RLAST;
  wire [0:0]S01_AXI_1_RREADY;
  wire [1:0]S01_AXI_1_RRESP;
  wire S01_AXI_1_RVALID;
  wire aclk1_1;
  wire aresetn1_1;
  wire hbm_aclk_1;
  wire hbm_reset_sync_SLR0_interconnect_aresetn;
  wire [32:0]interconnect1_0_M00_AXI_ARADDR;
  wire [1:0]interconnect1_0_M00_AXI_ARBURST;
  wire [3:0]interconnect1_0_M00_AXI_ARCACHE;
  wire [3:0]interconnect1_0_M00_AXI_ARLEN;
  wire [1:0]interconnect1_0_M00_AXI_ARLOCK;
  wire [2:0]interconnect1_0_M00_AXI_ARPROT;
  wire [3:0]interconnect1_0_M00_AXI_ARQOS;
  wire interconnect1_0_M00_AXI_ARREADY;
  wire [2:0]interconnect1_0_M00_AXI_ARSIZE;
  wire interconnect1_0_M00_AXI_ARVALID;
  wire [255:0]interconnect1_0_M00_AXI_RDATA;
  wire interconnect1_0_M00_AXI_RLAST;
  wire interconnect1_0_M00_AXI_RREADY;
  wire [1:0]interconnect1_0_M00_AXI_RRESP;
  wire interconnect1_0_M00_AXI_RVALID;
  wire [32:0]slice1_0_M_AXI_ARADDR;
  wire [1:0]slice1_0_M_AXI_ARBURST;
  wire [3:0]slice1_0_M_AXI_ARCACHE;
  wire [3:0]slice1_0_M_AXI_ARLEN;
  wire [1:0]slice1_0_M_AXI_ARLOCK;
  wire [2:0]slice1_0_M_AXI_ARPROT;
  wire [3:0]slice1_0_M_AXI_ARQOS;
  wire slice1_0_M_AXI_ARREADY;
  wire slice1_0_M_AXI_ARVALID;
  wire [32:0]slice1_0_M_AXI_AWADDR;
  wire [1:0]slice1_0_M_AXI_AWBURST;
  wire [3:0]slice1_0_M_AXI_AWCACHE;
  wire [3:0]slice1_0_M_AXI_AWLEN;
  wire [1:0]slice1_0_M_AXI_AWLOCK;
  wire [2:0]slice1_0_M_AXI_AWPROT;
  wire [3:0]slice1_0_M_AXI_AWQOS;
  wire slice1_0_M_AXI_AWREADY;
  wire slice1_0_M_AXI_AWVALID;
  wire slice1_0_M_AXI_BREADY;
  wire [1:0]slice1_0_M_AXI_BRESP;
  wire slice1_0_M_AXI_BVALID;
  wire [255:0]slice1_0_M_AXI_RDATA;
  wire slice1_0_M_AXI_RLAST;
  wire slice1_0_M_AXI_RREADY;
  wire [1:0]slice1_0_M_AXI_RRESP;
  wire slice1_0_M_AXI_RVALID;
  wire [255:0]slice1_0_M_AXI_WDATA;
  wire slice1_0_M_AXI_WLAST;
  wire slice1_0_M_AXI_WREADY;
  wire [31:0]slice1_0_M_AXI_WSTRB;
  wire slice1_0_M_AXI_WVALID;

  assign M_AXI_araddr[32:0] = slice1_0_M_AXI_ARADDR;
  assign M_AXI_arburst[1:0] = slice1_0_M_AXI_ARBURST;
  assign M_AXI_arcache[3:0] = slice1_0_M_AXI_ARCACHE;
  assign M_AXI_arlen[3:0] = slice1_0_M_AXI_ARLEN;
  assign M_AXI_arlock[1:0] = slice1_0_M_AXI_ARLOCK;
  assign M_AXI_arprot[2:0] = slice1_0_M_AXI_ARPROT;
  assign M_AXI_arqos[3:0] = slice1_0_M_AXI_ARQOS;
  assign M_AXI_arvalid = slice1_0_M_AXI_ARVALID;
  assign M_AXI_awaddr[32:0] = slice1_0_M_AXI_AWADDR;
  assign M_AXI_awburst[1:0] = slice1_0_M_AXI_AWBURST;
  assign M_AXI_awcache[3:0] = slice1_0_M_AXI_AWCACHE;
  assign M_AXI_awlen[3:0] = slice1_0_M_AXI_AWLEN;
  assign M_AXI_awlock[1:0] = slice1_0_M_AXI_AWLOCK;
  assign M_AXI_awprot[2:0] = slice1_0_M_AXI_AWPROT;
  assign M_AXI_awqos[3:0] = slice1_0_M_AXI_AWQOS;
  assign M_AXI_awvalid = slice1_0_M_AXI_AWVALID;
  assign M_AXI_bready = slice1_0_M_AXI_BREADY;
  assign M_AXI_rready = slice1_0_M_AXI_RREADY;
  assign M_AXI_wdata[255:0] = slice1_0_M_AXI_WDATA;
  assign M_AXI_wlast = slice1_0_M_AXI_WLAST;
  assign M_AXI_wstrb[31:0] = slice1_0_M_AXI_WSTRB;
  assign M_AXI_wvalid = slice1_0_M_AXI_WVALID;
  assign S01_AXI_1_ARADDR = S01_AXI_araddr[63:0];
  assign S01_AXI_1_ARBURST = S01_AXI_arburst[1:0];
  assign S01_AXI_1_ARCACHE = S01_AXI_arcache[3:0];
  assign S01_AXI_1_ARLEN = S01_AXI_arlen[7:0];
  assign S01_AXI_1_ARLOCK = S01_AXI_arlock[0];
  assign S01_AXI_1_ARPROT = S01_AXI_arprot[2:0];
  assign S01_AXI_1_ARQOS = S01_AXI_arqos[3:0];
  assign S01_AXI_1_ARSIZE = S01_AXI_arsize[2:0];
  assign S01_AXI_1_ARVALID = S01_AXI_arvalid[0];
  assign S01_AXI_1_RREADY = S01_AXI_rready[0];
  assign S01_AXI_arready[0] = S01_AXI_1_ARREADY;
  assign S01_AXI_rdata[31:0] = S01_AXI_1_RDATA;
  assign S01_AXI_rlast[0] = S01_AXI_1_RLAST;
  assign S01_AXI_rresp[1:0] = S01_AXI_1_RRESP;
  assign S01_AXI_rvalid[0] = S01_AXI_1_RVALID;
  assign aclk1_1 = aclk1;
  assign aresetn1_1 = aresetn1;
  assign hbm_aclk_1 = hbm_aclk;
  assign hbm_reset_sync_SLR0_interconnect_aresetn = aresetn;
  assign slice1_0_M_AXI_ARREADY = M_AXI_arready;
  assign slice1_0_M_AXI_AWREADY = M_AXI_awready;
  assign slice1_0_M_AXI_BRESP = M_AXI_bresp[1:0];
  assign slice1_0_M_AXI_BVALID = M_AXI_bvalid;
  assign slice1_0_M_AXI_RDATA = M_AXI_rdata[255:0];
  assign slice1_0_M_AXI_RLAST = M_AXI_rlast;
  assign slice1_0_M_AXI_RRESP = M_AXI_rresp[1:0];
  assign slice1_0_M_AXI_RVALID = M_AXI_rvalid;
  assign slice1_0_M_AXI_WREADY = M_AXI_wready;
  bd_5dca_interconnect1_0_0 interconnect1_0
       (.M00_AXI_araddr(interconnect1_0_M00_AXI_ARADDR),
        .M00_AXI_arburst(interconnect1_0_M00_AXI_ARBURST),
        .M00_AXI_arcache(interconnect1_0_M00_AXI_ARCACHE),
        .M00_AXI_arlen(interconnect1_0_M00_AXI_ARLEN),
        .M00_AXI_arlock(interconnect1_0_M00_AXI_ARLOCK),
        .M00_AXI_arprot(interconnect1_0_M00_AXI_ARPROT),
        .M00_AXI_arqos(interconnect1_0_M00_AXI_ARQOS),
        .M00_AXI_arready(interconnect1_0_M00_AXI_ARREADY),
        .M00_AXI_arsize(interconnect1_0_M00_AXI_ARSIZE),
        .M00_AXI_arvalid(interconnect1_0_M00_AXI_ARVALID),
        .M00_AXI_rdata(interconnect1_0_M00_AXI_RDATA),
        .M00_AXI_rlast(interconnect1_0_M00_AXI_RLAST),
        .M00_AXI_rready(interconnect1_0_M00_AXI_RREADY),
        .M00_AXI_rresp(interconnect1_0_M00_AXI_RRESP),
        .M00_AXI_rvalid(interconnect1_0_M00_AXI_RVALID),
        .S00_AXI_araddr(S01_AXI_1_ARADDR),
        .S00_AXI_arburst(S01_AXI_1_ARBURST),
        .S00_AXI_arcache(S01_AXI_1_ARCACHE),
        .S00_AXI_arlen(S01_AXI_1_ARLEN),
        .S00_AXI_arlock(S01_AXI_1_ARLOCK),
        .S00_AXI_arprot(S01_AXI_1_ARPROT),
        .S00_AXI_arqos(S01_AXI_1_ARQOS),
        .S00_AXI_arready(S01_AXI_1_ARREADY),
        .S00_AXI_arsize(S01_AXI_1_ARSIZE),
        .S00_AXI_arvalid(S01_AXI_1_ARVALID),
        .S00_AXI_rdata(S01_AXI_1_RDATA),
        .S00_AXI_rlast(S01_AXI_1_RLAST),
        .S00_AXI_rready(S01_AXI_1_RREADY),
        .S00_AXI_rresp(S01_AXI_1_RRESP),
        .S00_AXI_rvalid(S01_AXI_1_RVALID),
        .aclk(aclk1_1),
        .aclk1(hbm_aclk_1),
        .aresetn(aresetn1_1));
  bd_5dca_slice1_0_0 slice1_0
       (.aclk(hbm_aclk_1),
        .aresetn(hbm_reset_sync_SLR0_interconnect_aresetn),
        .m_axi_araddr(slice1_0_M_AXI_ARADDR),
        .m_axi_arburst(slice1_0_M_AXI_ARBURST),
        .m_axi_arcache(slice1_0_M_AXI_ARCACHE),
        .m_axi_arlen(slice1_0_M_AXI_ARLEN),
        .m_axi_arlock(slice1_0_M_AXI_ARLOCK),
        .m_axi_arprot(slice1_0_M_AXI_ARPROT),
        .m_axi_arqos(slice1_0_M_AXI_ARQOS),
        .m_axi_arready(slice1_0_M_AXI_ARREADY),
        .m_axi_arvalid(slice1_0_M_AXI_ARVALID),
        .m_axi_awaddr(slice1_0_M_AXI_AWADDR),
        .m_axi_awburst(slice1_0_M_AXI_AWBURST),
        .m_axi_awcache(slice1_0_M_AXI_AWCACHE),
        .m_axi_awlen(slice1_0_M_AXI_AWLEN),
        .m_axi_awlock(slice1_0_M_AXI_AWLOCK),
        .m_axi_awprot(slice1_0_M_AXI_AWPROT),
        .m_axi_awqos(slice1_0_M_AXI_AWQOS),
        .m_axi_awready(slice1_0_M_AXI_AWREADY),
        .m_axi_awvalid(slice1_0_M_AXI_AWVALID),
        .m_axi_bready(slice1_0_M_AXI_BREADY),
        .m_axi_bresp(slice1_0_M_AXI_BRESP),
        .m_axi_bvalid(slice1_0_M_AXI_BVALID),
        .m_axi_rdata(slice1_0_M_AXI_RDATA),
        .m_axi_rlast(slice1_0_M_AXI_RLAST),
        .m_axi_rready(slice1_0_M_AXI_RREADY),
        .m_axi_rresp(slice1_0_M_AXI_RRESP),
        .m_axi_rvalid(slice1_0_M_AXI_RVALID),
        .m_axi_wdata(slice1_0_M_AXI_WDATA),
        .m_axi_wlast(slice1_0_M_AXI_WLAST),
        .m_axi_wready(slice1_0_M_AXI_WREADY),
        .m_axi_wstrb(slice1_0_M_AXI_WSTRB),
        .m_axi_wvalid(slice1_0_M_AXI_WVALID),
        .s_axi_araddr(interconnect1_0_M00_AXI_ARADDR),
        .s_axi_arburst(interconnect1_0_M00_AXI_ARBURST),
        .s_axi_arcache(interconnect1_0_M00_AXI_ARCACHE),
        .s_axi_arlen(interconnect1_0_M00_AXI_ARLEN),
        .s_axi_arlock(interconnect1_0_M00_AXI_ARLOCK),
        .s_axi_arprot(interconnect1_0_M00_AXI_ARPROT),
        .s_axi_arqos(interconnect1_0_M00_AXI_ARQOS),
        .s_axi_arready(interconnect1_0_M00_AXI_ARREADY),
        .s_axi_arsize(interconnect1_0_M00_AXI_ARSIZE),
        .s_axi_arvalid(interconnect1_0_M00_AXI_ARVALID),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b1}),
        .s_axi_awcache({1'b0,1'b0,1'b1,1'b1}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock({1'b0,1'b0}),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b1,1'b0,1'b1}),
        .s_axi_awvalid(1'b0),
        .s_axi_bready(1'b0),
        .s_axi_rdata(interconnect1_0_M00_AXI_RDATA),
        .s_axi_rlast(interconnect1_0_M00_AXI_RLAST),
        .s_axi_rready(interconnect1_0_M00_AXI_RREADY),
        .s_axi_rresp(interconnect1_0_M00_AXI_RRESP),
        .s_axi_rvalid(interconnect1_0_M00_AXI_RVALID),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wstrb({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .s_axi_wvalid(1'b0));
endmodule

module path_1_imp_1QSHYAS
   (M_AXI_araddr,
    M_AXI_arburst,
    M_AXI_arcache,
    M_AXI_arlen,
    M_AXI_arlock,
    M_AXI_arprot,
    M_AXI_arqos,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awburst,
    M_AXI_awcache,
    M_AXI_awlen,
    M_AXI_awlock,
    M_AXI_awprot,
    M_AXI_awqos,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rlast,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wlast,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S02_AXI_awaddr,
    S02_AXI_awburst,
    S02_AXI_awcache,
    S02_AXI_awlen,
    S02_AXI_awlock,
    S02_AXI_awprot,
    S02_AXI_awqos,
    S02_AXI_awready,
    S02_AXI_awsize,
    S02_AXI_awvalid,
    S02_AXI_bready,
    S02_AXI_bresp,
    S02_AXI_bvalid,
    S02_AXI_wdata,
    S02_AXI_wlast,
    S02_AXI_wready,
    S02_AXI_wstrb,
    S02_AXI_wvalid,
    aclk1,
    aresetn,
    aresetn1,
    hbm_aclk);
  output [32:0]M_AXI_araddr;
  output [1:0]M_AXI_arburst;
  output [3:0]M_AXI_arcache;
  output [3:0]M_AXI_arlen;
  output [1:0]M_AXI_arlock;
  output [2:0]M_AXI_arprot;
  output [3:0]M_AXI_arqos;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [32:0]M_AXI_awaddr;
  output [1:0]M_AXI_awburst;
  output [3:0]M_AXI_awcache;
  output [3:0]M_AXI_awlen;
  output [1:0]M_AXI_awlock;
  output [2:0]M_AXI_awprot;
  output [3:0]M_AXI_awqos;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [255:0]M_AXI_rdata;
  input M_AXI_rlast;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [255:0]M_AXI_wdata;
  output M_AXI_wlast;
  input M_AXI_wready;
  output [31:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input [63:0]S02_AXI_awaddr;
  input [1:0]S02_AXI_awburst;
  input [3:0]S02_AXI_awcache;
  input [7:0]S02_AXI_awlen;
  input [0:0]S02_AXI_awlock;
  input [2:0]S02_AXI_awprot;
  input [3:0]S02_AXI_awqos;
  output [0:0]S02_AXI_awready;
  input [2:0]S02_AXI_awsize;
  input [0:0]S02_AXI_awvalid;
  input [0:0]S02_AXI_bready;
  output [1:0]S02_AXI_bresp;
  output [0:0]S02_AXI_bvalid;
  input [31:0]S02_AXI_wdata;
  input [0:0]S02_AXI_wlast;
  output [0:0]S02_AXI_wready;
  input [3:0]S02_AXI_wstrb;
  input [0:0]S02_AXI_wvalid;
  input aclk1;
  input aresetn;
  input aresetn1;
  input hbm_aclk;

  wire [63:0]S02_AXI_1_AWADDR;
  wire [1:0]S02_AXI_1_AWBURST;
  wire [3:0]S02_AXI_1_AWCACHE;
  wire [7:0]S02_AXI_1_AWLEN;
  wire [0:0]S02_AXI_1_AWLOCK;
  wire [2:0]S02_AXI_1_AWPROT;
  wire [3:0]S02_AXI_1_AWQOS;
  wire S02_AXI_1_AWREADY;
  wire [2:0]S02_AXI_1_AWSIZE;
  wire [0:0]S02_AXI_1_AWVALID;
  wire [0:0]S02_AXI_1_BREADY;
  wire [1:0]S02_AXI_1_BRESP;
  wire S02_AXI_1_BVALID;
  wire [31:0]S02_AXI_1_WDATA;
  wire [0:0]S02_AXI_1_WLAST;
  wire S02_AXI_1_WREADY;
  wire [3:0]S02_AXI_1_WSTRB;
  wire [0:0]S02_AXI_1_WVALID;
  wire aclk1_1;
  wire aresetn1_1;
  wire hbm_aclk_1;
  wire hbm_reset_sync_SLR0_interconnect_aresetn;
  wire [32:0]interconnect2_1_M00_AXI_AWADDR;
  wire [1:0]interconnect2_1_M00_AXI_AWBURST;
  wire [3:0]interconnect2_1_M00_AXI_AWCACHE;
  wire [3:0]interconnect2_1_M00_AXI_AWLEN;
  wire [1:0]interconnect2_1_M00_AXI_AWLOCK;
  wire [2:0]interconnect2_1_M00_AXI_AWPROT;
  wire [3:0]interconnect2_1_M00_AXI_AWQOS;
  wire interconnect2_1_M00_AXI_AWREADY;
  wire [2:0]interconnect2_1_M00_AXI_AWSIZE;
  wire interconnect2_1_M00_AXI_AWVALID;
  wire interconnect2_1_M00_AXI_BREADY;
  wire [1:0]interconnect2_1_M00_AXI_BRESP;
  wire interconnect2_1_M00_AXI_BVALID;
  wire [255:0]interconnect2_1_M00_AXI_WDATA;
  wire interconnect2_1_M00_AXI_WLAST;
  wire interconnect2_1_M00_AXI_WREADY;
  wire [31:0]interconnect2_1_M00_AXI_WSTRB;
  wire interconnect2_1_M00_AXI_WVALID;
  wire [32:0]slice2_1_M_AXI_ARADDR;
  wire [1:0]slice2_1_M_AXI_ARBURST;
  wire [3:0]slice2_1_M_AXI_ARCACHE;
  wire [3:0]slice2_1_M_AXI_ARLEN;
  wire [1:0]slice2_1_M_AXI_ARLOCK;
  wire [2:0]slice2_1_M_AXI_ARPROT;
  wire [3:0]slice2_1_M_AXI_ARQOS;
  wire slice2_1_M_AXI_ARREADY;
  wire slice2_1_M_AXI_ARVALID;
  wire [32:0]slice2_1_M_AXI_AWADDR;
  wire [1:0]slice2_1_M_AXI_AWBURST;
  wire [3:0]slice2_1_M_AXI_AWCACHE;
  wire [3:0]slice2_1_M_AXI_AWLEN;
  wire [1:0]slice2_1_M_AXI_AWLOCK;
  wire [2:0]slice2_1_M_AXI_AWPROT;
  wire [3:0]slice2_1_M_AXI_AWQOS;
  wire slice2_1_M_AXI_AWREADY;
  wire slice2_1_M_AXI_AWVALID;
  wire slice2_1_M_AXI_BREADY;
  wire [1:0]slice2_1_M_AXI_BRESP;
  wire slice2_1_M_AXI_BVALID;
  wire [255:0]slice2_1_M_AXI_RDATA;
  wire slice2_1_M_AXI_RLAST;
  wire slice2_1_M_AXI_RREADY;
  wire [1:0]slice2_1_M_AXI_RRESP;
  wire slice2_1_M_AXI_RVALID;
  wire [255:0]slice2_1_M_AXI_WDATA;
  wire slice2_1_M_AXI_WLAST;
  wire slice2_1_M_AXI_WREADY;
  wire [31:0]slice2_1_M_AXI_WSTRB;
  wire slice2_1_M_AXI_WVALID;

  assign M_AXI_araddr[32:0] = slice2_1_M_AXI_ARADDR;
  assign M_AXI_arburst[1:0] = slice2_1_M_AXI_ARBURST;
  assign M_AXI_arcache[3:0] = slice2_1_M_AXI_ARCACHE;
  assign M_AXI_arlen[3:0] = slice2_1_M_AXI_ARLEN;
  assign M_AXI_arlock[1:0] = slice2_1_M_AXI_ARLOCK;
  assign M_AXI_arprot[2:0] = slice2_1_M_AXI_ARPROT;
  assign M_AXI_arqos[3:0] = slice2_1_M_AXI_ARQOS;
  assign M_AXI_arvalid = slice2_1_M_AXI_ARVALID;
  assign M_AXI_awaddr[32:0] = slice2_1_M_AXI_AWADDR;
  assign M_AXI_awburst[1:0] = slice2_1_M_AXI_AWBURST;
  assign M_AXI_awcache[3:0] = slice2_1_M_AXI_AWCACHE;
  assign M_AXI_awlen[3:0] = slice2_1_M_AXI_AWLEN;
  assign M_AXI_awlock[1:0] = slice2_1_M_AXI_AWLOCK;
  assign M_AXI_awprot[2:0] = slice2_1_M_AXI_AWPROT;
  assign M_AXI_awqos[3:0] = slice2_1_M_AXI_AWQOS;
  assign M_AXI_awvalid = slice2_1_M_AXI_AWVALID;
  assign M_AXI_bready = slice2_1_M_AXI_BREADY;
  assign M_AXI_rready = slice2_1_M_AXI_RREADY;
  assign M_AXI_wdata[255:0] = slice2_1_M_AXI_WDATA;
  assign M_AXI_wlast = slice2_1_M_AXI_WLAST;
  assign M_AXI_wstrb[31:0] = slice2_1_M_AXI_WSTRB;
  assign M_AXI_wvalid = slice2_1_M_AXI_WVALID;
  assign S02_AXI_1_AWADDR = S02_AXI_awaddr[63:0];
  assign S02_AXI_1_AWBURST = S02_AXI_awburst[1:0];
  assign S02_AXI_1_AWCACHE = S02_AXI_awcache[3:0];
  assign S02_AXI_1_AWLEN = S02_AXI_awlen[7:0];
  assign S02_AXI_1_AWLOCK = S02_AXI_awlock[0];
  assign S02_AXI_1_AWPROT = S02_AXI_awprot[2:0];
  assign S02_AXI_1_AWQOS = S02_AXI_awqos[3:0];
  assign S02_AXI_1_AWSIZE = S02_AXI_awsize[2:0];
  assign S02_AXI_1_AWVALID = S02_AXI_awvalid[0];
  assign S02_AXI_1_BREADY = S02_AXI_bready[0];
  assign S02_AXI_1_WDATA = S02_AXI_wdata[31:0];
  assign S02_AXI_1_WLAST = S02_AXI_wlast[0];
  assign S02_AXI_1_WSTRB = S02_AXI_wstrb[3:0];
  assign S02_AXI_1_WVALID = S02_AXI_wvalid[0];
  assign S02_AXI_awready[0] = S02_AXI_1_AWREADY;
  assign S02_AXI_bresp[1:0] = S02_AXI_1_BRESP;
  assign S02_AXI_bvalid[0] = S02_AXI_1_BVALID;
  assign S02_AXI_wready[0] = S02_AXI_1_WREADY;
  assign aclk1_1 = aclk1;
  assign aresetn1_1 = aresetn1;
  assign hbm_aclk_1 = hbm_aclk;
  assign hbm_reset_sync_SLR0_interconnect_aresetn = aresetn;
  assign slice2_1_M_AXI_ARREADY = M_AXI_arready;
  assign slice2_1_M_AXI_AWREADY = M_AXI_awready;
  assign slice2_1_M_AXI_BRESP = M_AXI_bresp[1:0];
  assign slice2_1_M_AXI_BVALID = M_AXI_bvalid;
  assign slice2_1_M_AXI_RDATA = M_AXI_rdata[255:0];
  assign slice2_1_M_AXI_RLAST = M_AXI_rlast;
  assign slice2_1_M_AXI_RRESP = M_AXI_rresp[1:0];
  assign slice2_1_M_AXI_RVALID = M_AXI_rvalid;
  assign slice2_1_M_AXI_WREADY = M_AXI_wready;
  bd_5dca_interconnect2_1_0 interconnect2_1
       (.M00_AXI_awaddr(interconnect2_1_M00_AXI_AWADDR),
        .M00_AXI_awburst(interconnect2_1_M00_AXI_AWBURST),
        .M00_AXI_awcache(interconnect2_1_M00_AXI_AWCACHE),
        .M00_AXI_awlen(interconnect2_1_M00_AXI_AWLEN),
        .M00_AXI_awlock(interconnect2_1_M00_AXI_AWLOCK),
        .M00_AXI_awprot(interconnect2_1_M00_AXI_AWPROT),
        .M00_AXI_awqos(interconnect2_1_M00_AXI_AWQOS),
        .M00_AXI_awready(interconnect2_1_M00_AXI_AWREADY),
        .M00_AXI_awsize(interconnect2_1_M00_AXI_AWSIZE),
        .M00_AXI_awvalid(interconnect2_1_M00_AXI_AWVALID),
        .M00_AXI_bready(interconnect2_1_M00_AXI_BREADY),
        .M00_AXI_bresp(interconnect2_1_M00_AXI_BRESP),
        .M00_AXI_bvalid(interconnect2_1_M00_AXI_BVALID),
        .M00_AXI_wdata(interconnect2_1_M00_AXI_WDATA),
        .M00_AXI_wlast(interconnect2_1_M00_AXI_WLAST),
        .M00_AXI_wready(interconnect2_1_M00_AXI_WREADY),
        .M00_AXI_wstrb(interconnect2_1_M00_AXI_WSTRB),
        .M00_AXI_wvalid(interconnect2_1_M00_AXI_WVALID),
        .S00_AXI_awaddr(S02_AXI_1_AWADDR),
        .S00_AXI_awburst(S02_AXI_1_AWBURST),
        .S00_AXI_awcache(S02_AXI_1_AWCACHE),
        .S00_AXI_awlen(S02_AXI_1_AWLEN),
        .S00_AXI_awlock(S02_AXI_1_AWLOCK),
        .S00_AXI_awprot(S02_AXI_1_AWPROT),
        .S00_AXI_awqos(S02_AXI_1_AWQOS),
        .S00_AXI_awready(S02_AXI_1_AWREADY),
        .S00_AXI_awsize(S02_AXI_1_AWSIZE),
        .S00_AXI_awvalid(S02_AXI_1_AWVALID),
        .S00_AXI_bready(S02_AXI_1_BREADY),
        .S00_AXI_bresp(S02_AXI_1_BRESP),
        .S00_AXI_bvalid(S02_AXI_1_BVALID),
        .S00_AXI_wdata(S02_AXI_1_WDATA),
        .S00_AXI_wlast(S02_AXI_1_WLAST),
        .S00_AXI_wready(S02_AXI_1_WREADY),
        .S00_AXI_wstrb(S02_AXI_1_WSTRB),
        .S00_AXI_wvalid(S02_AXI_1_WVALID),
        .aclk(aclk1_1),
        .aclk1(hbm_aclk_1),
        .aresetn(aresetn1_1));
  bd_5dca_slice2_1_0 slice2_1
       (.aclk(hbm_aclk_1),
        .aresetn(hbm_reset_sync_SLR0_interconnect_aresetn),
        .m_axi_araddr(slice2_1_M_AXI_ARADDR),
        .m_axi_arburst(slice2_1_M_AXI_ARBURST),
        .m_axi_arcache(slice2_1_M_AXI_ARCACHE),
        .m_axi_arlen(slice2_1_M_AXI_ARLEN),
        .m_axi_arlock(slice2_1_M_AXI_ARLOCK),
        .m_axi_arprot(slice2_1_M_AXI_ARPROT),
        .m_axi_arqos(slice2_1_M_AXI_ARQOS),
        .m_axi_arready(slice2_1_M_AXI_ARREADY),
        .m_axi_arvalid(slice2_1_M_AXI_ARVALID),
        .m_axi_awaddr(slice2_1_M_AXI_AWADDR),
        .m_axi_awburst(slice2_1_M_AXI_AWBURST),
        .m_axi_awcache(slice2_1_M_AXI_AWCACHE),
        .m_axi_awlen(slice2_1_M_AXI_AWLEN),
        .m_axi_awlock(slice2_1_M_AXI_AWLOCK),
        .m_axi_awprot(slice2_1_M_AXI_AWPROT),
        .m_axi_awqos(slice2_1_M_AXI_AWQOS),
        .m_axi_awready(slice2_1_M_AXI_AWREADY),
        .m_axi_awvalid(slice2_1_M_AXI_AWVALID),
        .m_axi_bready(slice2_1_M_AXI_BREADY),
        .m_axi_bresp(slice2_1_M_AXI_BRESP),
        .m_axi_bvalid(slice2_1_M_AXI_BVALID),
        .m_axi_rdata(slice2_1_M_AXI_RDATA),
        .m_axi_rlast(slice2_1_M_AXI_RLAST),
        .m_axi_rready(slice2_1_M_AXI_RREADY),
        .m_axi_rresp(slice2_1_M_AXI_RRESP),
        .m_axi_rvalid(slice2_1_M_AXI_RVALID),
        .m_axi_wdata(slice2_1_M_AXI_WDATA),
        .m_axi_wlast(slice2_1_M_AXI_WLAST),
        .m_axi_wready(slice2_1_M_AXI_WREADY),
        .m_axi_wstrb(slice2_1_M_AXI_WSTRB),
        .m_axi_wvalid(slice2_1_M_AXI_WVALID),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b1}),
        .s_axi_arcache({1'b0,1'b0,1'b1,1'b1}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock({1'b0,1'b0}),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b1,1'b0,1'b1}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr(interconnect2_1_M00_AXI_AWADDR),
        .s_axi_awburst(interconnect2_1_M00_AXI_AWBURST),
        .s_axi_awcache(interconnect2_1_M00_AXI_AWCACHE),
        .s_axi_awlen(interconnect2_1_M00_AXI_AWLEN),
        .s_axi_awlock(interconnect2_1_M00_AXI_AWLOCK),
        .s_axi_awprot(interconnect2_1_M00_AXI_AWPROT),
        .s_axi_awqos(interconnect2_1_M00_AXI_AWQOS),
        .s_axi_awready(interconnect2_1_M00_AXI_AWREADY),
        .s_axi_awsize(interconnect2_1_M00_AXI_AWSIZE),
        .s_axi_awvalid(interconnect2_1_M00_AXI_AWVALID),
        .s_axi_bready(interconnect2_1_M00_AXI_BREADY),
        .s_axi_bresp(interconnect2_1_M00_AXI_BRESP),
        .s_axi_bvalid(interconnect2_1_M00_AXI_BVALID),
        .s_axi_rready(1'b0),
        .s_axi_wdata(interconnect2_1_M00_AXI_WDATA),
        .s_axi_wlast(interconnect2_1_M00_AXI_WLAST),
        .s_axi_wready(interconnect2_1_M00_AXI_WREADY),
        .s_axi_wstrb(interconnect2_1_M00_AXI_WSTRB),
        .s_axi_wvalid(interconnect2_1_M00_AXI_WVALID));
endmodule

module path_2_imp_U6BEH3
   (M_AXI_araddr,
    M_AXI_arburst,
    M_AXI_arcache,
    M_AXI_arlen,
    M_AXI_arlock,
    M_AXI_arprot,
    M_AXI_arqos,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awburst,
    M_AXI_awcache,
    M_AXI_awlen,
    M_AXI_awlock,
    M_AXI_awprot,
    M_AXI_awqos,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rlast,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wlast,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S03_AXI_araddr,
    S03_AXI_arburst,
    S03_AXI_arcache,
    S03_AXI_arlen,
    S03_AXI_arlock,
    S03_AXI_arprot,
    S03_AXI_arqos,
    S03_AXI_arready,
    S03_AXI_arsize,
    S03_AXI_arvalid,
    S03_AXI_awaddr,
    S03_AXI_awburst,
    S03_AXI_awcache,
    S03_AXI_awlen,
    S03_AXI_awlock,
    S03_AXI_awprot,
    S03_AXI_awqos,
    S03_AXI_awready,
    S03_AXI_awsize,
    S03_AXI_awvalid,
    S03_AXI_bready,
    S03_AXI_bresp,
    S03_AXI_bvalid,
    S03_AXI_rdata,
    S03_AXI_rlast,
    S03_AXI_rready,
    S03_AXI_rresp,
    S03_AXI_rvalid,
    S03_AXI_wdata,
    S03_AXI_wlast,
    S03_AXI_wready,
    S03_AXI_wstrb,
    S03_AXI_wvalid,
    aclk1,
    aresetn,
    hbm_aclk);
  output [32:0]M_AXI_araddr;
  output [1:0]M_AXI_arburst;
  output [3:0]M_AXI_arcache;
  output [3:0]M_AXI_arlen;
  output [1:0]M_AXI_arlock;
  output [2:0]M_AXI_arprot;
  output [3:0]M_AXI_arqos;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [32:0]M_AXI_awaddr;
  output [1:0]M_AXI_awburst;
  output [3:0]M_AXI_awcache;
  output [3:0]M_AXI_awlen;
  output [1:0]M_AXI_awlock;
  output [2:0]M_AXI_awprot;
  output [3:0]M_AXI_awqos;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [255:0]M_AXI_rdata;
  input M_AXI_rlast;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [255:0]M_AXI_wdata;
  output M_AXI_wlast;
  input M_AXI_wready;
  output [31:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input [63:0]S03_AXI_araddr;
  input [1:0]S03_AXI_arburst;
  input [3:0]S03_AXI_arcache;
  input [7:0]S03_AXI_arlen;
  input [0:0]S03_AXI_arlock;
  input [2:0]S03_AXI_arprot;
  input [3:0]S03_AXI_arqos;
  output [0:0]S03_AXI_arready;
  input [2:0]S03_AXI_arsize;
  input [0:0]S03_AXI_arvalid;
  input [63:0]S03_AXI_awaddr;
  input [1:0]S03_AXI_awburst;
  input [3:0]S03_AXI_awcache;
  input [7:0]S03_AXI_awlen;
  input [0:0]S03_AXI_awlock;
  input [2:0]S03_AXI_awprot;
  input [3:0]S03_AXI_awqos;
  output [0:0]S03_AXI_awready;
  input [2:0]S03_AXI_awsize;
  input [0:0]S03_AXI_awvalid;
  input [0:0]S03_AXI_bready;
  output [1:0]S03_AXI_bresp;
  output [0:0]S03_AXI_bvalid;
  output [511:0]S03_AXI_rdata;
  output [0:0]S03_AXI_rlast;
  input [0:0]S03_AXI_rready;
  output [1:0]S03_AXI_rresp;
  output [0:0]S03_AXI_rvalid;
  input [511:0]S03_AXI_wdata;
  input [0:0]S03_AXI_wlast;
  output [0:0]S03_AXI_wready;
  input [63:0]S03_AXI_wstrb;
  input [0:0]S03_AXI_wvalid;
  input aclk1;
  input aresetn;
  input hbm_aclk;

  wire [63:0]S03_AXI_1_ARADDR;
  wire [1:0]S03_AXI_1_ARBURST;
  wire [3:0]S03_AXI_1_ARCACHE;
  wire [7:0]S03_AXI_1_ARLEN;
  wire [0:0]S03_AXI_1_ARLOCK;
  wire [2:0]S03_AXI_1_ARPROT;
  wire [3:0]S03_AXI_1_ARQOS;
  wire S03_AXI_1_ARREADY;
  wire [2:0]S03_AXI_1_ARSIZE;
  wire [0:0]S03_AXI_1_ARVALID;
  wire [63:0]S03_AXI_1_AWADDR;
  wire [1:0]S03_AXI_1_AWBURST;
  wire [3:0]S03_AXI_1_AWCACHE;
  wire [7:0]S03_AXI_1_AWLEN;
  wire [0:0]S03_AXI_1_AWLOCK;
  wire [2:0]S03_AXI_1_AWPROT;
  wire [3:0]S03_AXI_1_AWQOS;
  wire S03_AXI_1_AWREADY;
  wire [2:0]S03_AXI_1_AWSIZE;
  wire [0:0]S03_AXI_1_AWVALID;
  wire [0:0]S03_AXI_1_BREADY;
  wire [1:0]S03_AXI_1_BRESP;
  wire S03_AXI_1_BVALID;
  wire [511:0]S03_AXI_1_RDATA;
  wire S03_AXI_1_RLAST;
  wire [0:0]S03_AXI_1_RREADY;
  wire [1:0]S03_AXI_1_RRESP;
  wire S03_AXI_1_RVALID;
  wire [511:0]S03_AXI_1_WDATA;
  wire [0:0]S03_AXI_1_WLAST;
  wire S03_AXI_1_WREADY;
  wire [63:0]S03_AXI_1_WSTRB;
  wire [0:0]S03_AXI_1_WVALID;
  wire aclk1_1;
  wire hbm_aclk_1;
  wire hbm_reset_sync_SLR0_interconnect_aresetn;
  wire [32:0]interconnect3_2_M00_AXI_ARADDR;
  wire [1:0]interconnect3_2_M00_AXI_ARBURST;
  wire [3:0]interconnect3_2_M00_AXI_ARCACHE;
  wire [3:0]interconnect3_2_M00_AXI_ARLEN;
  wire [1:0]interconnect3_2_M00_AXI_ARLOCK;
  wire [2:0]interconnect3_2_M00_AXI_ARPROT;
  wire [3:0]interconnect3_2_M00_AXI_ARQOS;
  wire interconnect3_2_M00_AXI_ARREADY;
  wire [2:0]interconnect3_2_M00_AXI_ARSIZE;
  wire interconnect3_2_M00_AXI_ARVALID;
  wire [32:0]interconnect3_2_M00_AXI_AWADDR;
  wire [1:0]interconnect3_2_M00_AXI_AWBURST;
  wire [3:0]interconnect3_2_M00_AXI_AWCACHE;
  wire [3:0]interconnect3_2_M00_AXI_AWLEN;
  wire [1:0]interconnect3_2_M00_AXI_AWLOCK;
  wire [2:0]interconnect3_2_M00_AXI_AWPROT;
  wire [3:0]interconnect3_2_M00_AXI_AWQOS;
  wire interconnect3_2_M00_AXI_AWREADY;
  wire [2:0]interconnect3_2_M00_AXI_AWSIZE;
  wire interconnect3_2_M00_AXI_AWVALID;
  wire interconnect3_2_M00_AXI_BREADY;
  wire [1:0]interconnect3_2_M00_AXI_BRESP;
  wire interconnect3_2_M00_AXI_BVALID;
  wire [255:0]interconnect3_2_M00_AXI_RDATA;
  wire interconnect3_2_M00_AXI_RLAST;
  wire interconnect3_2_M00_AXI_RREADY;
  wire [1:0]interconnect3_2_M00_AXI_RRESP;
  wire interconnect3_2_M00_AXI_RVALID;
  wire [255:0]interconnect3_2_M00_AXI_WDATA;
  wire interconnect3_2_M00_AXI_WLAST;
  wire interconnect3_2_M00_AXI_WREADY;
  wire [31:0]interconnect3_2_M00_AXI_WSTRB;
  wire interconnect3_2_M00_AXI_WVALID;
  wire [32:0]slice3_2_M_AXI_ARADDR;
  wire [1:0]slice3_2_M_AXI_ARBURST;
  wire [3:0]slice3_2_M_AXI_ARCACHE;
  wire [3:0]slice3_2_M_AXI_ARLEN;
  wire [1:0]slice3_2_M_AXI_ARLOCK;
  wire [2:0]slice3_2_M_AXI_ARPROT;
  wire [3:0]slice3_2_M_AXI_ARQOS;
  wire slice3_2_M_AXI_ARREADY;
  wire slice3_2_M_AXI_ARVALID;
  wire [32:0]slice3_2_M_AXI_AWADDR;
  wire [1:0]slice3_2_M_AXI_AWBURST;
  wire [3:0]slice3_2_M_AXI_AWCACHE;
  wire [3:0]slice3_2_M_AXI_AWLEN;
  wire [1:0]slice3_2_M_AXI_AWLOCK;
  wire [2:0]slice3_2_M_AXI_AWPROT;
  wire [3:0]slice3_2_M_AXI_AWQOS;
  wire slice3_2_M_AXI_AWREADY;
  wire slice3_2_M_AXI_AWVALID;
  wire slice3_2_M_AXI_BREADY;
  wire [1:0]slice3_2_M_AXI_BRESP;
  wire slice3_2_M_AXI_BVALID;
  wire [255:0]slice3_2_M_AXI_RDATA;
  wire slice3_2_M_AXI_RLAST;
  wire slice3_2_M_AXI_RREADY;
  wire [1:0]slice3_2_M_AXI_RRESP;
  wire slice3_2_M_AXI_RVALID;
  wire [255:0]slice3_2_M_AXI_WDATA;
  wire slice3_2_M_AXI_WLAST;
  wire slice3_2_M_AXI_WREADY;
  wire [31:0]slice3_2_M_AXI_WSTRB;
  wire slice3_2_M_AXI_WVALID;

  assign M_AXI_araddr[32:0] = slice3_2_M_AXI_ARADDR;
  assign M_AXI_arburst[1:0] = slice3_2_M_AXI_ARBURST;
  assign M_AXI_arcache[3:0] = slice3_2_M_AXI_ARCACHE;
  assign M_AXI_arlen[3:0] = slice3_2_M_AXI_ARLEN;
  assign M_AXI_arlock[1:0] = slice3_2_M_AXI_ARLOCK;
  assign M_AXI_arprot[2:0] = slice3_2_M_AXI_ARPROT;
  assign M_AXI_arqos[3:0] = slice3_2_M_AXI_ARQOS;
  assign M_AXI_arvalid = slice3_2_M_AXI_ARVALID;
  assign M_AXI_awaddr[32:0] = slice3_2_M_AXI_AWADDR;
  assign M_AXI_awburst[1:0] = slice3_2_M_AXI_AWBURST;
  assign M_AXI_awcache[3:0] = slice3_2_M_AXI_AWCACHE;
  assign M_AXI_awlen[3:0] = slice3_2_M_AXI_AWLEN;
  assign M_AXI_awlock[1:0] = slice3_2_M_AXI_AWLOCK;
  assign M_AXI_awprot[2:0] = slice3_2_M_AXI_AWPROT;
  assign M_AXI_awqos[3:0] = slice3_2_M_AXI_AWQOS;
  assign M_AXI_awvalid = slice3_2_M_AXI_AWVALID;
  assign M_AXI_bready = slice3_2_M_AXI_BREADY;
  assign M_AXI_rready = slice3_2_M_AXI_RREADY;
  assign M_AXI_wdata[255:0] = slice3_2_M_AXI_WDATA;
  assign M_AXI_wlast = slice3_2_M_AXI_WLAST;
  assign M_AXI_wstrb[31:0] = slice3_2_M_AXI_WSTRB;
  assign M_AXI_wvalid = slice3_2_M_AXI_WVALID;
  assign S03_AXI_1_ARADDR = S03_AXI_araddr[63:0];
  assign S03_AXI_1_ARBURST = S03_AXI_arburst[1:0];
  assign S03_AXI_1_ARCACHE = S03_AXI_arcache[3:0];
  assign S03_AXI_1_ARLEN = S03_AXI_arlen[7:0];
  assign S03_AXI_1_ARLOCK = S03_AXI_arlock[0];
  assign S03_AXI_1_ARPROT = S03_AXI_arprot[2:0];
  assign S03_AXI_1_ARQOS = S03_AXI_arqos[3:0];
  assign S03_AXI_1_ARSIZE = S03_AXI_arsize[2:0];
  assign S03_AXI_1_ARVALID = S03_AXI_arvalid[0];
  assign S03_AXI_1_AWADDR = S03_AXI_awaddr[63:0];
  assign S03_AXI_1_AWBURST = S03_AXI_awburst[1:0];
  assign S03_AXI_1_AWCACHE = S03_AXI_awcache[3:0];
  assign S03_AXI_1_AWLEN = S03_AXI_awlen[7:0];
  assign S03_AXI_1_AWLOCK = S03_AXI_awlock[0];
  assign S03_AXI_1_AWPROT = S03_AXI_awprot[2:0];
  assign S03_AXI_1_AWQOS = S03_AXI_awqos[3:0];
  assign S03_AXI_1_AWSIZE = S03_AXI_awsize[2:0];
  assign S03_AXI_1_AWVALID = S03_AXI_awvalid[0];
  assign S03_AXI_1_BREADY = S03_AXI_bready[0];
  assign S03_AXI_1_RREADY = S03_AXI_rready[0];
  assign S03_AXI_1_WDATA = S03_AXI_wdata[511:0];
  assign S03_AXI_1_WLAST = S03_AXI_wlast[0];
  assign S03_AXI_1_WSTRB = S03_AXI_wstrb[63:0];
  assign S03_AXI_1_WVALID = S03_AXI_wvalid[0];
  assign S03_AXI_arready[0] = S03_AXI_1_ARREADY;
  assign S03_AXI_awready[0] = S03_AXI_1_AWREADY;
  assign S03_AXI_bresp[1:0] = S03_AXI_1_BRESP;
  assign S03_AXI_bvalid[0] = S03_AXI_1_BVALID;
  assign S03_AXI_rdata[511:0] = S03_AXI_1_RDATA;
  assign S03_AXI_rlast[0] = S03_AXI_1_RLAST;
  assign S03_AXI_rresp[1:0] = S03_AXI_1_RRESP;
  assign S03_AXI_rvalid[0] = S03_AXI_1_RVALID;
  assign S03_AXI_wready[0] = S03_AXI_1_WREADY;
  assign aclk1_1 = aclk1;
  assign hbm_aclk_1 = hbm_aclk;
  assign hbm_reset_sync_SLR0_interconnect_aresetn = aresetn;
  assign slice3_2_M_AXI_ARREADY = M_AXI_arready;
  assign slice3_2_M_AXI_AWREADY = M_AXI_awready;
  assign slice3_2_M_AXI_BRESP = M_AXI_bresp[1:0];
  assign slice3_2_M_AXI_BVALID = M_AXI_bvalid;
  assign slice3_2_M_AXI_RDATA = M_AXI_rdata[255:0];
  assign slice3_2_M_AXI_RLAST = M_AXI_rlast;
  assign slice3_2_M_AXI_RRESP = M_AXI_rresp[1:0];
  assign slice3_2_M_AXI_RVALID = M_AXI_rvalid;
  assign slice3_2_M_AXI_WREADY = M_AXI_wready;
  bd_5dca_interconnect3_2_0 interconnect3_2
       (.M00_AXI_araddr(interconnect3_2_M00_AXI_ARADDR),
        .M00_AXI_arburst(interconnect3_2_M00_AXI_ARBURST),
        .M00_AXI_arcache(interconnect3_2_M00_AXI_ARCACHE),
        .M00_AXI_arlen(interconnect3_2_M00_AXI_ARLEN),
        .M00_AXI_arlock(interconnect3_2_M00_AXI_ARLOCK),
        .M00_AXI_arprot(interconnect3_2_M00_AXI_ARPROT),
        .M00_AXI_arqos(interconnect3_2_M00_AXI_ARQOS),
        .M00_AXI_arready(interconnect3_2_M00_AXI_ARREADY),
        .M00_AXI_arsize(interconnect3_2_M00_AXI_ARSIZE),
        .M00_AXI_arvalid(interconnect3_2_M00_AXI_ARVALID),
        .M00_AXI_awaddr(interconnect3_2_M00_AXI_AWADDR),
        .M00_AXI_awburst(interconnect3_2_M00_AXI_AWBURST),
        .M00_AXI_awcache(interconnect3_2_M00_AXI_AWCACHE),
        .M00_AXI_awlen(interconnect3_2_M00_AXI_AWLEN),
        .M00_AXI_awlock(interconnect3_2_M00_AXI_AWLOCK),
        .M00_AXI_awprot(interconnect3_2_M00_AXI_AWPROT),
        .M00_AXI_awqos(interconnect3_2_M00_AXI_AWQOS),
        .M00_AXI_awready(interconnect3_2_M00_AXI_AWREADY),
        .M00_AXI_awsize(interconnect3_2_M00_AXI_AWSIZE),
        .M00_AXI_awvalid(interconnect3_2_M00_AXI_AWVALID),
        .M00_AXI_bready(interconnect3_2_M00_AXI_BREADY),
        .M00_AXI_bresp(interconnect3_2_M00_AXI_BRESP),
        .M00_AXI_bvalid(interconnect3_2_M00_AXI_BVALID),
        .M00_AXI_rdata(interconnect3_2_M00_AXI_RDATA),
        .M00_AXI_rlast(interconnect3_2_M00_AXI_RLAST),
        .M00_AXI_rready(interconnect3_2_M00_AXI_RREADY),
        .M00_AXI_rresp(interconnect3_2_M00_AXI_RRESP),
        .M00_AXI_rvalid(interconnect3_2_M00_AXI_RVALID),
        .M00_AXI_wdata(interconnect3_2_M00_AXI_WDATA),
        .M00_AXI_wlast(interconnect3_2_M00_AXI_WLAST),
        .M00_AXI_wready(interconnect3_2_M00_AXI_WREADY),
        .M00_AXI_wstrb(interconnect3_2_M00_AXI_WSTRB),
        .M00_AXI_wvalid(interconnect3_2_M00_AXI_WVALID),
        .S00_AXI_araddr(S03_AXI_1_ARADDR),
        .S00_AXI_arburst(S03_AXI_1_ARBURST),
        .S00_AXI_arcache(S03_AXI_1_ARCACHE),
        .S00_AXI_arlen(S03_AXI_1_ARLEN),
        .S00_AXI_arlock(S03_AXI_1_ARLOCK),
        .S00_AXI_arprot(S03_AXI_1_ARPROT),
        .S00_AXI_arqos(S03_AXI_1_ARQOS),
        .S00_AXI_arready(S03_AXI_1_ARREADY),
        .S00_AXI_arsize(S03_AXI_1_ARSIZE),
        .S00_AXI_arvalid(S03_AXI_1_ARVALID),
        .S00_AXI_awaddr(S03_AXI_1_AWADDR),
        .S00_AXI_awburst(S03_AXI_1_AWBURST),
        .S00_AXI_awcache(S03_AXI_1_AWCACHE),
        .S00_AXI_awlen(S03_AXI_1_AWLEN),
        .S00_AXI_awlock(S03_AXI_1_AWLOCK),
        .S00_AXI_awprot(S03_AXI_1_AWPROT),
        .S00_AXI_awqos(S03_AXI_1_AWQOS),
        .S00_AXI_awready(S03_AXI_1_AWREADY),
        .S00_AXI_awsize(S03_AXI_1_AWSIZE),
        .S00_AXI_awvalid(S03_AXI_1_AWVALID),
        .S00_AXI_bready(S03_AXI_1_BREADY),
        .S00_AXI_bresp(S03_AXI_1_BRESP),
        .S00_AXI_bvalid(S03_AXI_1_BVALID),
        .S00_AXI_rdata(S03_AXI_1_RDATA),
        .S00_AXI_rlast(S03_AXI_1_RLAST),
        .S00_AXI_rready(S03_AXI_1_RREADY),
        .S00_AXI_rresp(S03_AXI_1_RRESP),
        .S00_AXI_rvalid(S03_AXI_1_RVALID),
        .S00_AXI_wdata(S03_AXI_1_WDATA),
        .S00_AXI_wlast(S03_AXI_1_WLAST),
        .S00_AXI_wready(S03_AXI_1_WREADY),
        .S00_AXI_wstrb(S03_AXI_1_WSTRB),
        .S00_AXI_wvalid(S03_AXI_1_WVALID),
        .aclk(aclk1_1),
        .aclk1(hbm_aclk_1));
  bd_5dca_slice3_2_0 slice3_2
       (.aclk(hbm_aclk_1),
        .aresetn(hbm_reset_sync_SLR0_interconnect_aresetn),
        .m_axi_araddr(slice3_2_M_AXI_ARADDR),
        .m_axi_arburst(slice3_2_M_AXI_ARBURST),
        .m_axi_arcache(slice3_2_M_AXI_ARCACHE),
        .m_axi_arlen(slice3_2_M_AXI_ARLEN),
        .m_axi_arlock(slice3_2_M_AXI_ARLOCK),
        .m_axi_arprot(slice3_2_M_AXI_ARPROT),
        .m_axi_arqos(slice3_2_M_AXI_ARQOS),
        .m_axi_arready(slice3_2_M_AXI_ARREADY),
        .m_axi_arvalid(slice3_2_M_AXI_ARVALID),
        .m_axi_awaddr(slice3_2_M_AXI_AWADDR),
        .m_axi_awburst(slice3_2_M_AXI_AWBURST),
        .m_axi_awcache(slice3_2_M_AXI_AWCACHE),
        .m_axi_awlen(slice3_2_M_AXI_AWLEN),
        .m_axi_awlock(slice3_2_M_AXI_AWLOCK),
        .m_axi_awprot(slice3_2_M_AXI_AWPROT),
        .m_axi_awqos(slice3_2_M_AXI_AWQOS),
        .m_axi_awready(slice3_2_M_AXI_AWREADY),
        .m_axi_awvalid(slice3_2_M_AXI_AWVALID),
        .m_axi_bready(slice3_2_M_AXI_BREADY),
        .m_axi_bresp(slice3_2_M_AXI_BRESP),
        .m_axi_bvalid(slice3_2_M_AXI_BVALID),
        .m_axi_rdata(slice3_2_M_AXI_RDATA),
        .m_axi_rlast(slice3_2_M_AXI_RLAST),
        .m_axi_rready(slice3_2_M_AXI_RREADY),
        .m_axi_rresp(slice3_2_M_AXI_RRESP),
        .m_axi_rvalid(slice3_2_M_AXI_RVALID),
        .m_axi_wdata(slice3_2_M_AXI_WDATA),
        .m_axi_wlast(slice3_2_M_AXI_WLAST),
        .m_axi_wready(slice3_2_M_AXI_WREADY),
        .m_axi_wstrb(slice3_2_M_AXI_WSTRB),
        .m_axi_wvalid(slice3_2_M_AXI_WVALID),
        .s_axi_araddr(interconnect3_2_M00_AXI_ARADDR),
        .s_axi_arburst(interconnect3_2_M00_AXI_ARBURST),
        .s_axi_arcache(interconnect3_2_M00_AXI_ARCACHE),
        .s_axi_arlen(interconnect3_2_M00_AXI_ARLEN),
        .s_axi_arlock(interconnect3_2_M00_AXI_ARLOCK),
        .s_axi_arprot(interconnect3_2_M00_AXI_ARPROT),
        .s_axi_arqos(interconnect3_2_M00_AXI_ARQOS),
        .s_axi_arready(interconnect3_2_M00_AXI_ARREADY),
        .s_axi_arsize(interconnect3_2_M00_AXI_ARSIZE),
        .s_axi_arvalid(interconnect3_2_M00_AXI_ARVALID),
        .s_axi_awaddr(interconnect3_2_M00_AXI_AWADDR),
        .s_axi_awburst(interconnect3_2_M00_AXI_AWBURST),
        .s_axi_awcache(interconnect3_2_M00_AXI_AWCACHE),
        .s_axi_awlen(interconnect3_2_M00_AXI_AWLEN),
        .s_axi_awlock(interconnect3_2_M00_AXI_AWLOCK),
        .s_axi_awprot(interconnect3_2_M00_AXI_AWPROT),
        .s_axi_awqos(interconnect3_2_M00_AXI_AWQOS),
        .s_axi_awready(interconnect3_2_M00_AXI_AWREADY),
        .s_axi_awsize(interconnect3_2_M00_AXI_AWSIZE),
        .s_axi_awvalid(interconnect3_2_M00_AXI_AWVALID),
        .s_axi_bready(interconnect3_2_M00_AXI_BREADY),
        .s_axi_bresp(interconnect3_2_M00_AXI_BRESP),
        .s_axi_bvalid(interconnect3_2_M00_AXI_BVALID),
        .s_axi_rdata(interconnect3_2_M00_AXI_RDATA),
        .s_axi_rlast(interconnect3_2_M00_AXI_RLAST),
        .s_axi_rready(interconnect3_2_M00_AXI_RREADY),
        .s_axi_rresp(interconnect3_2_M00_AXI_RRESP),
        .s_axi_rvalid(interconnect3_2_M00_AXI_RVALID),
        .s_axi_wdata(interconnect3_2_M00_AXI_WDATA),
        .s_axi_wlast(interconnect3_2_M00_AXI_WLAST),
        .s_axi_wready(interconnect3_2_M00_AXI_WREADY),
        .s_axi_wstrb(interconnect3_2_M00_AXI_WSTRB),
        .s_axi_wvalid(interconnect3_2_M00_AXI_WVALID));
endmodule

module path_3_imp_18IDHND
   (M_AXI_araddr,
    M_AXI_arburst,
    M_AXI_arcache,
    M_AXI_arlen,
    M_AXI_arlock,
    M_AXI_arprot,
    M_AXI_arqos,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awburst,
    M_AXI_awcache,
    M_AXI_awlen,
    M_AXI_awlock,
    M_AXI_awprot,
    M_AXI_awqos,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rlast,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wlast,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S00_AXI_araddr,
    S00_AXI_arburst,
    S00_AXI_arcache,
    S00_AXI_arlen,
    S00_AXI_arlock,
    S00_AXI_arprot,
    S00_AXI_arqos,
    S00_AXI_arready,
    S00_AXI_arsize,
    S00_AXI_arvalid,
    S00_AXI_awaddr,
    S00_AXI_awburst,
    S00_AXI_awcache,
    S00_AXI_awlen,
    S00_AXI_awlock,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awready,
    S00_AXI_awsize,
    S00_AXI_awvalid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_rdata,
    S00_AXI_rlast,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_rvalid,
    S00_AXI_wdata,
    S00_AXI_wlast,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wvalid,
    aclk,
    aresetn,
    aresetn1,
    hbm_aclk);
  output [32:0]M_AXI_araddr;
  output [1:0]M_AXI_arburst;
  output [3:0]M_AXI_arcache;
  output [3:0]M_AXI_arlen;
  output [1:0]M_AXI_arlock;
  output [2:0]M_AXI_arprot;
  output [3:0]M_AXI_arqos;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [32:0]M_AXI_awaddr;
  output [1:0]M_AXI_awburst;
  output [3:0]M_AXI_awcache;
  output [3:0]M_AXI_awlen;
  output [1:0]M_AXI_awlock;
  output [2:0]M_AXI_awprot;
  output [3:0]M_AXI_awqos;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [255:0]M_AXI_rdata;
  input M_AXI_rlast;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [255:0]M_AXI_wdata;
  output M_AXI_wlast;
  input M_AXI_wready;
  output [31:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input [32:0]S00_AXI_araddr;
  input [1:0]S00_AXI_arburst;
  input [3:0]S00_AXI_arcache;
  input [7:0]S00_AXI_arlen;
  input [0:0]S00_AXI_arlock;
  input [2:0]S00_AXI_arprot;
  input [3:0]S00_AXI_arqos;
  output [0:0]S00_AXI_arready;
  input [2:0]S00_AXI_arsize;
  input [0:0]S00_AXI_arvalid;
  input [32:0]S00_AXI_awaddr;
  input [1:0]S00_AXI_awburst;
  input [3:0]S00_AXI_awcache;
  input [7:0]S00_AXI_awlen;
  input [0:0]S00_AXI_awlock;
  input [2:0]S00_AXI_awprot;
  input [3:0]S00_AXI_awqos;
  output [0:0]S00_AXI_awready;
  input [2:0]S00_AXI_awsize;
  input [0:0]S00_AXI_awvalid;
  input [0:0]S00_AXI_bready;
  output [1:0]S00_AXI_bresp;
  output [0:0]S00_AXI_bvalid;
  output [511:0]S00_AXI_rdata;
  output [0:0]S00_AXI_rlast;
  input [0:0]S00_AXI_rready;
  output [1:0]S00_AXI_rresp;
  output [0:0]S00_AXI_rvalid;
  input [511:0]S00_AXI_wdata;
  input [0:0]S00_AXI_wlast;
  output [0:0]S00_AXI_wready;
  input [63:0]S00_AXI_wstrb;
  input [0:0]S00_AXI_wvalid;
  input aclk;
  input aresetn;
  input aresetn1;
  input hbm_aclk;

  wire [32:0]S00_AXI_1_ARADDR;
  wire [1:0]S00_AXI_1_ARBURST;
  wire [3:0]S00_AXI_1_ARCACHE;
  wire [7:0]S00_AXI_1_ARLEN;
  wire [0:0]S00_AXI_1_ARLOCK;
  wire [2:0]S00_AXI_1_ARPROT;
  wire [3:0]S00_AXI_1_ARQOS;
  wire S00_AXI_1_ARREADY;
  wire [2:0]S00_AXI_1_ARSIZE;
  wire [0:0]S00_AXI_1_ARVALID;
  wire [32:0]S00_AXI_1_AWADDR;
  wire [1:0]S00_AXI_1_AWBURST;
  wire [3:0]S00_AXI_1_AWCACHE;
  wire [7:0]S00_AXI_1_AWLEN;
  wire [0:0]S00_AXI_1_AWLOCK;
  wire [2:0]S00_AXI_1_AWPROT;
  wire [3:0]S00_AXI_1_AWQOS;
  wire S00_AXI_1_AWREADY;
  wire [2:0]S00_AXI_1_AWSIZE;
  wire [0:0]S00_AXI_1_AWVALID;
  wire [0:0]S00_AXI_1_BREADY;
  wire [1:0]S00_AXI_1_BRESP;
  wire S00_AXI_1_BVALID;
  wire [511:0]S00_AXI_1_RDATA;
  wire S00_AXI_1_RLAST;
  wire [0:0]S00_AXI_1_RREADY;
  wire [1:0]S00_AXI_1_RRESP;
  wire S00_AXI_1_RVALID;
  wire [511:0]S00_AXI_1_WDATA;
  wire [0:0]S00_AXI_1_WLAST;
  wire S00_AXI_1_WREADY;
  wire [63:0]S00_AXI_1_WSTRB;
  wire [0:0]S00_AXI_1_WVALID;
  wire aclk_1;
  wire aresetn_1;
  wire hbm_aclk_1;
  wire hbm_reset_sync_SLR2_interconnect_aresetn;
  wire [32:0]interconnect0_3_M00_AXI_ARADDR;
  wire [1:0]interconnect0_3_M00_AXI_ARBURST;
  wire [3:0]interconnect0_3_M00_AXI_ARCACHE;
  wire [3:0]interconnect0_3_M00_AXI_ARLEN;
  wire [1:0]interconnect0_3_M00_AXI_ARLOCK;
  wire [2:0]interconnect0_3_M00_AXI_ARPROT;
  wire [3:0]interconnect0_3_M00_AXI_ARQOS;
  wire interconnect0_3_M00_AXI_ARREADY;
  wire [2:0]interconnect0_3_M00_AXI_ARSIZE;
  wire interconnect0_3_M00_AXI_ARVALID;
  wire [32:0]interconnect0_3_M00_AXI_AWADDR;
  wire [1:0]interconnect0_3_M00_AXI_AWBURST;
  wire [3:0]interconnect0_3_M00_AXI_AWCACHE;
  wire [3:0]interconnect0_3_M00_AXI_AWLEN;
  wire [1:0]interconnect0_3_M00_AXI_AWLOCK;
  wire [2:0]interconnect0_3_M00_AXI_AWPROT;
  wire [3:0]interconnect0_3_M00_AXI_AWQOS;
  wire interconnect0_3_M00_AXI_AWREADY;
  wire [2:0]interconnect0_3_M00_AXI_AWSIZE;
  wire interconnect0_3_M00_AXI_AWVALID;
  wire interconnect0_3_M00_AXI_BREADY;
  wire [1:0]interconnect0_3_M00_AXI_BRESP;
  wire interconnect0_3_M00_AXI_BVALID;
  wire [255:0]interconnect0_3_M00_AXI_RDATA;
  wire interconnect0_3_M00_AXI_RLAST;
  wire interconnect0_3_M00_AXI_RREADY;
  wire [1:0]interconnect0_3_M00_AXI_RRESP;
  wire interconnect0_3_M00_AXI_RVALID;
  wire [255:0]interconnect0_3_M00_AXI_WDATA;
  wire interconnect0_3_M00_AXI_WLAST;
  wire interconnect0_3_M00_AXI_WREADY;
  wire [31:0]interconnect0_3_M00_AXI_WSTRB;
  wire interconnect0_3_M00_AXI_WVALID;
  wire [32:0]slice0_3_M_AXI_ARADDR;
  wire [1:0]slice0_3_M_AXI_ARBURST;
  wire [3:0]slice0_3_M_AXI_ARCACHE;
  wire [3:0]slice0_3_M_AXI_ARLEN;
  wire [1:0]slice0_3_M_AXI_ARLOCK;
  wire [2:0]slice0_3_M_AXI_ARPROT;
  wire [3:0]slice0_3_M_AXI_ARQOS;
  wire slice0_3_M_AXI_ARREADY;
  wire slice0_3_M_AXI_ARVALID;
  wire [32:0]slice0_3_M_AXI_AWADDR;
  wire [1:0]slice0_3_M_AXI_AWBURST;
  wire [3:0]slice0_3_M_AXI_AWCACHE;
  wire [3:0]slice0_3_M_AXI_AWLEN;
  wire [1:0]slice0_3_M_AXI_AWLOCK;
  wire [2:0]slice0_3_M_AXI_AWPROT;
  wire [3:0]slice0_3_M_AXI_AWQOS;
  wire slice0_3_M_AXI_AWREADY;
  wire slice0_3_M_AXI_AWVALID;
  wire slice0_3_M_AXI_BREADY;
  wire [1:0]slice0_3_M_AXI_BRESP;
  wire slice0_3_M_AXI_BVALID;
  wire [255:0]slice0_3_M_AXI_RDATA;
  wire slice0_3_M_AXI_RLAST;
  wire slice0_3_M_AXI_RREADY;
  wire [1:0]slice0_3_M_AXI_RRESP;
  wire slice0_3_M_AXI_RVALID;
  wire [255:0]slice0_3_M_AXI_WDATA;
  wire slice0_3_M_AXI_WLAST;
  wire slice0_3_M_AXI_WREADY;
  wire [31:0]slice0_3_M_AXI_WSTRB;
  wire slice0_3_M_AXI_WVALID;

  assign M_AXI_araddr[32:0] = slice0_3_M_AXI_ARADDR;
  assign M_AXI_arburst[1:0] = slice0_3_M_AXI_ARBURST;
  assign M_AXI_arcache[3:0] = slice0_3_M_AXI_ARCACHE;
  assign M_AXI_arlen[3:0] = slice0_3_M_AXI_ARLEN;
  assign M_AXI_arlock[1:0] = slice0_3_M_AXI_ARLOCK;
  assign M_AXI_arprot[2:0] = slice0_3_M_AXI_ARPROT;
  assign M_AXI_arqos[3:0] = slice0_3_M_AXI_ARQOS;
  assign M_AXI_arvalid = slice0_3_M_AXI_ARVALID;
  assign M_AXI_awaddr[32:0] = slice0_3_M_AXI_AWADDR;
  assign M_AXI_awburst[1:0] = slice0_3_M_AXI_AWBURST;
  assign M_AXI_awcache[3:0] = slice0_3_M_AXI_AWCACHE;
  assign M_AXI_awlen[3:0] = slice0_3_M_AXI_AWLEN;
  assign M_AXI_awlock[1:0] = slice0_3_M_AXI_AWLOCK;
  assign M_AXI_awprot[2:0] = slice0_3_M_AXI_AWPROT;
  assign M_AXI_awqos[3:0] = slice0_3_M_AXI_AWQOS;
  assign M_AXI_awvalid = slice0_3_M_AXI_AWVALID;
  assign M_AXI_bready = slice0_3_M_AXI_BREADY;
  assign M_AXI_rready = slice0_3_M_AXI_RREADY;
  assign M_AXI_wdata[255:0] = slice0_3_M_AXI_WDATA;
  assign M_AXI_wlast = slice0_3_M_AXI_WLAST;
  assign M_AXI_wstrb[31:0] = slice0_3_M_AXI_WSTRB;
  assign M_AXI_wvalid = slice0_3_M_AXI_WVALID;
  assign S00_AXI_1_ARADDR = S00_AXI_araddr[32:0];
  assign S00_AXI_1_ARBURST = S00_AXI_arburst[1:0];
  assign S00_AXI_1_ARCACHE = S00_AXI_arcache[3:0];
  assign S00_AXI_1_ARLEN = S00_AXI_arlen[7:0];
  assign S00_AXI_1_ARLOCK = S00_AXI_arlock[0];
  assign S00_AXI_1_ARPROT = S00_AXI_arprot[2:0];
  assign S00_AXI_1_ARQOS = S00_AXI_arqos[3:0];
  assign S00_AXI_1_ARSIZE = S00_AXI_arsize[2:0];
  assign S00_AXI_1_ARVALID = S00_AXI_arvalid[0];
  assign S00_AXI_1_AWADDR = S00_AXI_awaddr[32:0];
  assign S00_AXI_1_AWBURST = S00_AXI_awburst[1:0];
  assign S00_AXI_1_AWCACHE = S00_AXI_awcache[3:0];
  assign S00_AXI_1_AWLEN = S00_AXI_awlen[7:0];
  assign S00_AXI_1_AWLOCK = S00_AXI_awlock[0];
  assign S00_AXI_1_AWPROT = S00_AXI_awprot[2:0];
  assign S00_AXI_1_AWQOS = S00_AXI_awqos[3:0];
  assign S00_AXI_1_AWSIZE = S00_AXI_awsize[2:0];
  assign S00_AXI_1_AWVALID = S00_AXI_awvalid[0];
  assign S00_AXI_1_BREADY = S00_AXI_bready[0];
  assign S00_AXI_1_RREADY = S00_AXI_rready[0];
  assign S00_AXI_1_WDATA = S00_AXI_wdata[511:0];
  assign S00_AXI_1_WLAST = S00_AXI_wlast[0];
  assign S00_AXI_1_WSTRB = S00_AXI_wstrb[63:0];
  assign S00_AXI_1_WVALID = S00_AXI_wvalid[0];
  assign S00_AXI_arready[0] = S00_AXI_1_ARREADY;
  assign S00_AXI_awready[0] = S00_AXI_1_AWREADY;
  assign S00_AXI_bresp[1:0] = S00_AXI_1_BRESP;
  assign S00_AXI_bvalid[0] = S00_AXI_1_BVALID;
  assign S00_AXI_rdata[511:0] = S00_AXI_1_RDATA;
  assign S00_AXI_rlast[0] = S00_AXI_1_RLAST;
  assign S00_AXI_rresp[1:0] = S00_AXI_1_RRESP;
  assign S00_AXI_rvalid[0] = S00_AXI_1_RVALID;
  assign S00_AXI_wready[0] = S00_AXI_1_WREADY;
  assign aclk_1 = aclk;
  assign aresetn_1 = aresetn;
  assign hbm_aclk_1 = hbm_aclk;
  assign hbm_reset_sync_SLR2_interconnect_aresetn = aresetn1;
  assign slice0_3_M_AXI_ARREADY = M_AXI_arready;
  assign slice0_3_M_AXI_AWREADY = M_AXI_awready;
  assign slice0_3_M_AXI_BRESP = M_AXI_bresp[1:0];
  assign slice0_3_M_AXI_BVALID = M_AXI_bvalid;
  assign slice0_3_M_AXI_RDATA = M_AXI_rdata[255:0];
  assign slice0_3_M_AXI_RLAST = M_AXI_rlast;
  assign slice0_3_M_AXI_RRESP = M_AXI_rresp[1:0];
  assign slice0_3_M_AXI_RVALID = M_AXI_rvalid;
  assign slice0_3_M_AXI_WREADY = M_AXI_wready;
  bd_5dca_interconnect0_3_0 interconnect0_3
       (.M00_AXI_araddr(interconnect0_3_M00_AXI_ARADDR),
        .M00_AXI_arburst(interconnect0_3_M00_AXI_ARBURST),
        .M00_AXI_arcache(interconnect0_3_M00_AXI_ARCACHE),
        .M00_AXI_arlen(interconnect0_3_M00_AXI_ARLEN),
        .M00_AXI_arlock(interconnect0_3_M00_AXI_ARLOCK),
        .M00_AXI_arprot(interconnect0_3_M00_AXI_ARPROT),
        .M00_AXI_arqos(interconnect0_3_M00_AXI_ARQOS),
        .M00_AXI_arready(interconnect0_3_M00_AXI_ARREADY),
        .M00_AXI_arsize(interconnect0_3_M00_AXI_ARSIZE),
        .M00_AXI_arvalid(interconnect0_3_M00_AXI_ARVALID),
        .M00_AXI_awaddr(interconnect0_3_M00_AXI_AWADDR),
        .M00_AXI_awburst(interconnect0_3_M00_AXI_AWBURST),
        .M00_AXI_awcache(interconnect0_3_M00_AXI_AWCACHE),
        .M00_AXI_awlen(interconnect0_3_M00_AXI_AWLEN),
        .M00_AXI_awlock(interconnect0_3_M00_AXI_AWLOCK),
        .M00_AXI_awprot(interconnect0_3_M00_AXI_AWPROT),
        .M00_AXI_awqos(interconnect0_3_M00_AXI_AWQOS),
        .M00_AXI_awready(interconnect0_3_M00_AXI_AWREADY),
        .M00_AXI_awsize(interconnect0_3_M00_AXI_AWSIZE),
        .M00_AXI_awvalid(interconnect0_3_M00_AXI_AWVALID),
        .M00_AXI_bready(interconnect0_3_M00_AXI_BREADY),
        .M00_AXI_bresp(interconnect0_3_M00_AXI_BRESP),
        .M00_AXI_bvalid(interconnect0_3_M00_AXI_BVALID),
        .M00_AXI_rdata(interconnect0_3_M00_AXI_RDATA),
        .M00_AXI_rlast(interconnect0_3_M00_AXI_RLAST),
        .M00_AXI_rready(interconnect0_3_M00_AXI_RREADY),
        .M00_AXI_rresp(interconnect0_3_M00_AXI_RRESP),
        .M00_AXI_rvalid(interconnect0_3_M00_AXI_RVALID),
        .M00_AXI_wdata(interconnect0_3_M00_AXI_WDATA),
        .M00_AXI_wlast(interconnect0_3_M00_AXI_WLAST),
        .M00_AXI_wready(interconnect0_3_M00_AXI_WREADY),
        .M00_AXI_wstrb(interconnect0_3_M00_AXI_WSTRB),
        .M00_AXI_wvalid(interconnect0_3_M00_AXI_WVALID),
        .S00_AXI_araddr(S00_AXI_1_ARADDR),
        .S00_AXI_arburst(S00_AXI_1_ARBURST),
        .S00_AXI_arcache(S00_AXI_1_ARCACHE),
        .S00_AXI_arlen(S00_AXI_1_ARLEN),
        .S00_AXI_arlock(S00_AXI_1_ARLOCK),
        .S00_AXI_arprot(S00_AXI_1_ARPROT),
        .S00_AXI_arqos(S00_AXI_1_ARQOS),
        .S00_AXI_arready(S00_AXI_1_ARREADY),
        .S00_AXI_arsize(S00_AXI_1_ARSIZE),
        .S00_AXI_arvalid(S00_AXI_1_ARVALID),
        .S00_AXI_awaddr(S00_AXI_1_AWADDR),
        .S00_AXI_awburst(S00_AXI_1_AWBURST),
        .S00_AXI_awcache(S00_AXI_1_AWCACHE),
        .S00_AXI_awlen(S00_AXI_1_AWLEN),
        .S00_AXI_awlock(S00_AXI_1_AWLOCK),
        .S00_AXI_awprot(S00_AXI_1_AWPROT),
        .S00_AXI_awqos(S00_AXI_1_AWQOS),
        .S00_AXI_awready(S00_AXI_1_AWREADY),
        .S00_AXI_awsize(S00_AXI_1_AWSIZE),
        .S00_AXI_awvalid(S00_AXI_1_AWVALID),
        .S00_AXI_bready(S00_AXI_1_BREADY),
        .S00_AXI_bresp(S00_AXI_1_BRESP),
        .S00_AXI_bvalid(S00_AXI_1_BVALID),
        .S00_AXI_rdata(S00_AXI_1_RDATA),
        .S00_AXI_rlast(S00_AXI_1_RLAST),
        .S00_AXI_rready(S00_AXI_1_RREADY),
        .S00_AXI_rresp(S00_AXI_1_RRESP),
        .S00_AXI_rvalid(S00_AXI_1_RVALID),
        .S00_AXI_wdata(S00_AXI_1_WDATA),
        .S00_AXI_wlast(S00_AXI_1_WLAST),
        .S00_AXI_wready(S00_AXI_1_WREADY),
        .S00_AXI_wstrb(S00_AXI_1_WSTRB),
        .S00_AXI_wvalid(S00_AXI_1_WVALID),
        .aclk(aclk_1),
        .aclk1(hbm_aclk_1),
        .aresetn(aresetn_1));
  bd_5dca_slice0_3_0 slice0_3
       (.aclk(hbm_aclk_1),
        .aresetn(hbm_reset_sync_SLR2_interconnect_aresetn),
        .m_axi_araddr(slice0_3_M_AXI_ARADDR),
        .m_axi_arburst(slice0_3_M_AXI_ARBURST),
        .m_axi_arcache(slice0_3_M_AXI_ARCACHE),
        .m_axi_arlen(slice0_3_M_AXI_ARLEN),
        .m_axi_arlock(slice0_3_M_AXI_ARLOCK),
        .m_axi_arprot(slice0_3_M_AXI_ARPROT),
        .m_axi_arqos(slice0_3_M_AXI_ARQOS),
        .m_axi_arready(slice0_3_M_AXI_ARREADY),
        .m_axi_arvalid(slice0_3_M_AXI_ARVALID),
        .m_axi_awaddr(slice0_3_M_AXI_AWADDR),
        .m_axi_awburst(slice0_3_M_AXI_AWBURST),
        .m_axi_awcache(slice0_3_M_AXI_AWCACHE),
        .m_axi_awlen(slice0_3_M_AXI_AWLEN),
        .m_axi_awlock(slice0_3_M_AXI_AWLOCK),
        .m_axi_awprot(slice0_3_M_AXI_AWPROT),
        .m_axi_awqos(slice0_3_M_AXI_AWQOS),
        .m_axi_awready(slice0_3_M_AXI_AWREADY),
        .m_axi_awvalid(slice0_3_M_AXI_AWVALID),
        .m_axi_bready(slice0_3_M_AXI_BREADY),
        .m_axi_bresp(slice0_3_M_AXI_BRESP),
        .m_axi_bvalid(slice0_3_M_AXI_BVALID),
        .m_axi_rdata(slice0_3_M_AXI_RDATA),
        .m_axi_rlast(slice0_3_M_AXI_RLAST),
        .m_axi_rready(slice0_3_M_AXI_RREADY),
        .m_axi_rresp(slice0_3_M_AXI_RRESP),
        .m_axi_rvalid(slice0_3_M_AXI_RVALID),
        .m_axi_wdata(slice0_3_M_AXI_WDATA),
        .m_axi_wlast(slice0_3_M_AXI_WLAST),
        .m_axi_wready(slice0_3_M_AXI_WREADY),
        .m_axi_wstrb(slice0_3_M_AXI_WSTRB),
        .m_axi_wvalid(slice0_3_M_AXI_WVALID),
        .s_axi_araddr(interconnect0_3_M00_AXI_ARADDR),
        .s_axi_arburst(interconnect0_3_M00_AXI_ARBURST),
        .s_axi_arcache(interconnect0_3_M00_AXI_ARCACHE),
        .s_axi_arlen(interconnect0_3_M00_AXI_ARLEN),
        .s_axi_arlock(interconnect0_3_M00_AXI_ARLOCK),
        .s_axi_arprot(interconnect0_3_M00_AXI_ARPROT),
        .s_axi_arqos(interconnect0_3_M00_AXI_ARQOS),
        .s_axi_arready(interconnect0_3_M00_AXI_ARREADY),
        .s_axi_arsize(interconnect0_3_M00_AXI_ARSIZE),
        .s_axi_arvalid(interconnect0_3_M00_AXI_ARVALID),
        .s_axi_awaddr(interconnect0_3_M00_AXI_AWADDR),
        .s_axi_awburst(interconnect0_3_M00_AXI_AWBURST),
        .s_axi_awcache(interconnect0_3_M00_AXI_AWCACHE),
        .s_axi_awlen(interconnect0_3_M00_AXI_AWLEN),
        .s_axi_awlock(interconnect0_3_M00_AXI_AWLOCK),
        .s_axi_awprot(interconnect0_3_M00_AXI_AWPROT),
        .s_axi_awqos(interconnect0_3_M00_AXI_AWQOS),
        .s_axi_awready(interconnect0_3_M00_AXI_AWREADY),
        .s_axi_awsize(interconnect0_3_M00_AXI_AWSIZE),
        .s_axi_awvalid(interconnect0_3_M00_AXI_AWVALID),
        .s_axi_bready(interconnect0_3_M00_AXI_BREADY),
        .s_axi_bresp(interconnect0_3_M00_AXI_BRESP),
        .s_axi_bvalid(interconnect0_3_M00_AXI_BVALID),
        .s_axi_rdata(interconnect0_3_M00_AXI_RDATA),
        .s_axi_rlast(interconnect0_3_M00_AXI_RLAST),
        .s_axi_rready(interconnect0_3_M00_AXI_RREADY),
        .s_axi_rresp(interconnect0_3_M00_AXI_RRESP),
        .s_axi_rvalid(interconnect0_3_M00_AXI_RVALID),
        .s_axi_wdata(interconnect0_3_M00_AXI_WDATA),
        .s_axi_wlast(interconnect0_3_M00_AXI_WLAST),
        .s_axi_wready(interconnect0_3_M00_AXI_WREADY),
        .s_axi_wstrb(interconnect0_3_M00_AXI_WSTRB),
        .s_axi_wvalid(interconnect0_3_M00_AXI_WVALID));
endmodule