data_ram_c_shift_ram_0_0.vhd,vhdl,xil_defaultlib,../../../../../lab3_example/lab3_example.gen/sources_1/bd/data_ram/ip/data_ram_c_shift_ram_0_0/sim/data_ram_c_shift_ram_0_0.vhd,
data_ram.v,verilog,xil_defaultlib,../../../../../lab3_example/lab3_example.gen/sources_1/bd/data_ram/sim/data_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
