#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Jun 23 00:26:57 2024
# Process ID: 13320
# Current directory: C:/Vivado/i2s2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16552 C:\Vivado\i2s2\i2s2.xpr
# Log file: C:/Vivado/i2s2/vivado.log
# Journal file: C:/Vivado/i2s2\vivado.jou
# Running On: poonta, OS: Windows, CPU Frequency: 3494 MHz, CPU Physical cores: 14, Host memory: 68472 MB
#-----------------------------------------------------------
start_gui
open_project C:/Vivado/i2s2/i2s2.xpr
update_compile_order -fileset sources_1
launch_simulation
source top_tb.tcl
run all
run all
restart
run all
run 1000 us
restart
close_sim
launch_simulation
source top_tb.tcl
run 1000 us
close_sim
launch_simulation
source top_tb.tcl
run 1000 us
set_property CONFIG.USE_LOCKED {false} [get_ips clk_wiz_0]
generate_target all [get_files  C:/Vivado/i2s2/i2s2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files C:/Vivado/i2s2/i2s2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 10
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files C:/Vivado/i2s2/i2s2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Vivado/i2s2/i2s2.ip_user_files/sim_scripts -ip_user_files_dir C:/Vivado/i2s2/i2s2.ip_user_files -ipstatic_source_dir C:/Vivado/i2s2/i2s2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Vivado/i2s2/i2s2.cache/compile_simlib/modelsim} {questa=C:/Vivado/i2s2/i2s2.cache/compile_simlib/questa} {riviera=C:/Vivado/i2s2/i2s2.cache/compile_simlib/riviera} {activehdl=C:/Vivado/i2s2/i2s2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
run all
run 1000 us
relaunch_sim
run all
relaunch_sim
run all
run 1000 us
run all
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {260.212} \
  CONFIG.CLKOUT1_PHASE_ERROR {279.187} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {22.591} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {54.625} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {50.375} \
  CONFIG.MMCM_DIVCLK_DIVIDE {6} \
] [get_ips clk_wiz_0]
generate_target all [get_files  C:/Vivado/i2s2/i2s2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files C:/Vivado/i2s2/i2s2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 10
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files C:/Vivado/i2s2/i2s2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Vivado/i2s2/i2s2.ip_user_files/sim_scripts -ip_user_files_dir C:/Vivado/i2s2/i2s2.ip_user_files -ipstatic_source_dir C:/Vivado/i2s2/i2s2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Vivado/i2s2/i2s2.cache/compile_simlib/modelsim} {questa=C:/Vivado/i2s2/i2s2.cache/compile_simlib/questa} {riviera=C:/Vivado/i2s2/i2s2.cache/compile_simlib/riviera} {activehdl=C:/Vivado/i2s2/i2s2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
wait_on_run clk_wiz_0_synth_1
synth_design -top top_tb -part xc7z010clg400-1 -lint 
set_property CONFIG.USE_RESET {false} [get_ips clk_wiz_0]
generate_target all [get_files  C:/Vivado/i2s2/i2s2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files C:/Vivado/i2s2/i2s2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 10
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files C:/Vivado/i2s2/i2s2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Vivado/i2s2/i2s2.ip_user_files/sim_scripts -ip_user_files_dir C:/Vivado/i2s2/i2s2.ip_user_files -ipstatic_source_dir C:/Vivado/i2s2/i2s2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Vivado/i2s2/i2s2.cache/compile_simlib/modelsim} {questa=C:/Vivado/i2s2/i2s2.cache/compile_simlib/questa} {riviera=C:/Vivado/i2s2/i2s2.cache/compile_simlib/riviera} {activehdl=C:/Vivado/i2s2/i2s2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source top_tb.tcl
run 1000 us
run all
add_bp {C:/Vivado/i2s2/i2s2.srcs/sources_1/new/axis_i2s2.v} 85
run all
add_bp {C:/Vivado/i2s2/i2s2.srcs/sources_1/new/axis_i2s2.v} 51
relaunch_sim
run all
run all
run all
run all
remove_bps -file {C:/Vivado/i2s2/i2s2.srcs/sources_1/new/axis_i2s2.v} -line 51
run all
run 1000 us
run 1000 us
add_bp {C:/Vivado/i2s2/i2s2.srcs/sources_1/new/axis_i2s2.v} 51
run all
remove_bps -file {C:/Vivado/i2s2/i2s2.srcs/sources_1/new/axis_i2s2.v} -line 85
add_bp {C:/Vivado/i2s2/i2s2.srcs/sources_1/new/axis_i2s2.v} 79
run all
remove_bps -file {C:/Vivado/i2s2/i2s2.srcs/sources_1/new/axis_i2s2.v} -line 51
run all
add_bp {C:/Vivado/i2s2/i2s2.srcs/sources_1/new/axis_i2s2.v} 82
run all
add_bp {C:/Vivado/i2s2/i2s2.srcs/sources_1/new/axis_i2s2.v} 69
add_bp {C:/Vivado/i2s2/i2s2.srcs/sources_1/new/axis_i2s2.v} 71
add_bp {C:/Vivado/i2s2/i2s2.srcs/sources_1/new/axis_i2s2.v} 73
add_bp {C:/Vivado/i2s2/i2s2.srcs/sources_1/new/axis_i2s2.v} 75
run all
run all
run all
run all
remove_bps -file {C:/Vivado/i2s2/i2s2.srcs/sources_1/new/axis_i2s2.v} -line 69
run all
add_bp {C:/Vivado/i2s2/i2s2.srcs/sources_1/new/axis_i2s2.v} 151
add_bp {C:/Vivado/i2s2/i2s2.srcs/sources_1/new/axis_i2s2.v} 153
add_bp {C:/Vivado/i2s2/i2s2.srcs/sources_1/new/axis_i2s2.v} 155
run all
relaunch_sim
remove_bps -file {C:/Vivado/i2s2/i2s2.srcs/sources_1/new/axis_i2s2.v} -line 79
add_bp {C:/Vivado/i2s2/i2s2.srcs/sources_1/new/axis_i2s2.v} 81
remove_bps -file {C:/Vivado/i2s2/i2s2.srcs/sources_1/new/axis_i2s2.v} -line 82
remove_bps -file {C:/Vivado/i2s2/i2s2.srcs/sources_1/new/axis_i2s2.v} -line 81
run all
remove_bps -file {C:/Vivado/i2s2/i2s2.srcs/sources_1/new/axis_i2s2.v} -line 151
run all
run all
remove_bps -file {C:/Vivado/i2s2/i2s2.srcs/sources_1/new/axis_i2s2.v} -line 75
run all
remove_bps -file {C:/Vivado/i2s2/i2s2.srcs/sources_1/new/axis_i2s2.v} -line 153
run all
remove_bps -file {C:/Vivado/i2s2/i2s2.srcs/sources_1/new/axis_i2s2.v} -line 155
run all
remove_bps -file {C:/Vivado/i2s2/i2s2.srcs/sources_1/new/axis_i2s2.v} -line 71
remove_bps -file {C:/Vivado/i2s2/i2s2.srcs/sources_1/new/axis_i2s2.v} -line 73
run all
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -top top -part xc7z010clg400-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
open_run impl_1
startgroup
set_property package_pin "" [get_ports [list  {sw[0]}]]
place_ports reset G15
endgroup
set_property target_constrs_file C:/Vivado/i2s2/Zybo-Z7-Master.xdc [current_fileset -constrset]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
close_design
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
open_run impl_1
startgroup
set_property package_pin "" [get_ports [list  reset]]
place_ports {sw[0]} G15
endgroup
place_ports reset K18
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Vivado/i2s2/i2s2.runs/impl_1/top.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Vivado/i2s2/i2s2.runs/impl_1/top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Vivado/i2s2/i2s2.runs/impl_1/top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {420.831} \
  CONFIG.CLKOUT1_PHASE_ERROR {380.190} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {22.591} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {48.625} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {35.875} \
  CONFIG.MMCM_DIVCLK_DIVIDE {6} \
  CONFIG.USE_LOCKED {false} \
  CONFIG.USE_RESET {false} \
] [get_bd_cells clk_wiz_0]
create_bd_cell -type module -reference axis_i2s2 axis_i2s2_0
set_property location {1 277 -210} [get_bd_cells axis_i2s2_0]
set_property location {1.5 401 -200} [get_bd_cells axis_i2s2_0]
create_bd_cell -type module -reference axis_volume_controller axis_volume_controll_0
set_property location {2 364 129} [get_bd_cells axis_volume_controll_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (22 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_i2s2_0/axis_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (22 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_volume_controll_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz_0/clk_in1]
endgroup
delete_bd_objs [get_bd_nets rst_clk_wiz_0_22M_peripheral_aresetn]
delete_bd_objs [get_bd_cells rst_clk_wiz_0_22M]
startgroup
create_bd_port -dir I -type rst axis_resetn
connect_bd_net [get_bd_pins /axis_i2s2_0/axis_resetn] [get_bd_ports axis_resetn]
endgroup
startgroup
create_bd_port -dir I -from 3 -to 0 sw
connect_bd_net [get_bd_pins /axis_volume_controll_0/sw] [get_bd_ports sw]
endgroup
set_property location {2 448 67} [get_bd_cells axis_volume_controll_0]
startgroup
create_bd_port -dir O tx_sdout
connect_bd_net [get_bd_pins /axis_i2s2_0/tx_sdout] [get_bd_ports tx_sdout]
endgroup
set_property location {683 -157} [get_bd_ports tx_sdout]
set_property location {787 -155} [get_bd_ports tx_sdout]
set_property location {650 -165} [get_bd_ports tx_sdout]
connect_bd_net [get_bd_pins axis_volume_controll_0/s_axis_data] [get_bd_pins axis_i2s2_0/rx_axis_m_data]
connect_bd_net [get_bd_pins axis_i2s2_0/tx_axis_s_data] [get_bd_pins axis_volume_controll_0/m_axis_data]
connect_bd_net [get_bd_pins axis_i2s2_0/tx_axis_s_valid] [get_bd_pins axis_volume_controll_0/m_axis_valid]
connect_bd_net [get_bd_pins axis_i2s2_0/tx_axis_s_ready] [get_bd_pins axis_volume_controll_0/m_axis_ready]
connect_bd_net [get_bd_pins axis_i2s2_0/tx_axis_s_last] [get_bd_pins axis_volume_controll_0/m_axis_last]
connect_bd_net [get_bd_pins axis_i2s2_0/rx_axis_m_valid] [get_bd_pins axis_volume_controll_0/s_axis_valid]
connect_bd_net [get_bd_pins axis_i2s2_0/rx_axis_m_last] [get_bd_pins axis_volume_controll_0/s_axis_last]
connect_bd_net [get_bd_pins axis_i2s2_0/rx_axis_m_ready] [get_bd_pins axis_volume_controll_0/s_axis_ready]
startgroup
create_bd_port -dir I -type data rx_sdin
connect_bd_net [get_bd_pins /axis_i2s2_0/rx_sdin] [get_bd_ports rx_sdin]
endgroup
delete_bd_objs [get_bd_nets axis_resetn_1] [get_bd_ports axis_resetn]
startgroup
create_bd_port -dir I -type rst axis_resetn
connect_bd_net [get_bd_pins /axis_i2s2_0/axis_resetn] [get_bd_ports axis_resetn]
endgroup
set_property location {773 -159} [get_bd_ports tx_sdout]
startgroup
create_bd_port -dir O tx_mclk
connect_bd_net [get_bd_pins /axis_i2s2_0/tx_mclk] [get_bd_ports tx_mclk]
endgroup
startgroup
create_bd_port -dir O tx_lrck
connect_bd_net [get_bd_pins /axis_i2s2_0/tx_lrck] [get_bd_ports tx_lrck]
endgroup
startgroup
create_bd_port -dir O tx_sclk
connect_bd_net [get_bd_pins /axis_i2s2_0/tx_sclk] [get_bd_ports tx_sclk]
endgroup
startgroup
create_bd_port -dir O rx_mclk
connect_bd_net [get_bd_pins /axis_i2s2_0/rx_mclk] [get_bd_ports rx_mclk]
endgroup
startgroup
create_bd_port -dir O rx_lrck
connect_bd_net [get_bd_pins /axis_i2s2_0/rx_lrck] [get_bd_ports rx_lrck]
endgroup
startgroup
create_bd_port -dir O rx_sclk
connect_bd_net [get_bd_pins /axis_i2s2_0/rx_sclk] [get_bd_ports rx_sclk]
endgroup
open_bd_design {C:/Vivado/i2s2/i2s2.srcs/sources_1/bd/design_1/design_1.bd}
save_bd_design
make_wrapper -files [get_files C:/Vivado/i2s2/i2s2.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/Vivado/i2s2/i2s2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
generate_target all [get_files C:/Vivado/i2s2/i2s2.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Vivado/i2s2/i2s2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_axis_i2s2_0_0_synth_1
wait_on_run design_1_axis_i2s2_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
open_bd_design {C:/Vivado/i2s2/i2s2.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets sys_clock_1] [get_bd_ports sys_clock]
startgroup
create_bd_port -dir I -type clk -freq_hz 125000000 clk_in1
set_property -dict [list CONFIG.CLK_DOMAIN [get_property CONFIG.CLK_DOMAIN [get_bd_pins clk_wiz_0/clk_in1]]] [get_bd_ports clk_in1]
connect_bd_net [get_bd_pins /clk_wiz_0/clk_in1] [get_bd_ports clk_in1]
endgroup
export_ip_user_files -of_objects  [get_files c:/Vivado/i2s2/i2s2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  c:/Vivado/i2s2/i2s2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property name tx_data [get_bd_ports tx_sdout]
set_property name rx_data [get_bd_ports rx_sdin]
make_wrapper -files [get_files C:/Vivado/i2s2/i2s2.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/Vivado/i2s2/i2s2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Vivado/i2s2/i2s2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  c:/Vivado/i2s2/i2s2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
close_sim
