<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MotorController: mcuconf.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MotorController
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">mcuconf.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="mcuconf_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ab267f5da87116d29eefb716ca7b16d38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#ab267f5da87116d29eefb716ca7b16d38">STM32F3xx_MCUCONF</a></td></tr>
<tr class="separator:ab267f5da87116d29eefb716ca7b16d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affb519ca907542b6bff9104700c0009d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#affb519ca907542b6bff9104700c0009d">STM32_NO_INIT</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:affb519ca907542b6bff9104700c0009d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab70d9b5c3764aac6282d594d8f6a88ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#ab70d9b5c3764aac6282d594d8f6a88ec">STM32_PVD_ENABLE</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ab70d9b5c3764aac6282d594d8f6a88ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a6f4f9c19c6b1a1c3694278a542e3c60d">STM32_PLS</a>&#160;&#160;&#160;STM32_PLS_LEV0</td></tr>
<tr class="separator:a6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2044f0288f2c20b27d6eee1e1a1e6256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a2044f0288f2c20b27d6eee1e1a1e6256">STM32_HSI_ENABLED</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:a2044f0288f2c20b27d6eee1e1a1e6256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02b4e3e6222baab7ee448cbbb2273370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a02b4e3e6222baab7ee448cbbb2273370">STM32_LSI_ENABLED</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a02b4e3e6222baab7ee448cbbb2273370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#ad94c4a0da6c8c7a3d0b800fdc0dbebfa">STM32_HSE_ENABLED</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05b49e91f478558d33b2b862718758fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a05b49e91f478558d33b2b862718758fa">STM32_LSE_ENABLED</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a05b49e91f478558d33b2b862718758fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29204b81c265dd6e124fbcf12a2c8d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a29204b81c265dd6e124fbcf12a2c8d6f">STM32_SW</a>&#160;&#160;&#160;STM32_SW_PLL</td></tr>
<tr class="separator:a29204b81c265dd6e124fbcf12a2c8d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a811cfbd049f0ab00976def9593849d32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a>&#160;&#160;&#160;STM32_PLLSRC_HSI</td></tr>
<tr class="separator:a811cfbd049f0ab00976def9593849d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a1dc0d1f404db00250eee320ee70b60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a6a1dc0d1f404db00250eee320ee70b60">STM32_PREDIV_VALUE</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a6a1dc0d1f404db00250eee320ee70b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0015fc8f73017358a7025ba57a265a11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a0015fc8f73017358a7025ba57a265a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a035ea0d8259c0f89306c6a7d344705f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a035ea0d8259c0f89306c6a7d344705f2">STM32_HPRE</a>&#160;&#160;&#160;STM32_HPRE_DIV1</td></tr>
<tr class="separator:a035ea0d8259c0f89306c6a7d344705f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a5f9c3734d5d06c9ccd5214af5c78c4f8">STM32_PPRE1</a>&#160;&#160;&#160;STM32_PPRE1_DIV2</td></tr>
<tr class="separator:a5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3670f3886d02bb3010016bbf0db0db83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a3670f3886d02bb3010016bbf0db0db83">STM32_PPRE2</a>&#160;&#160;&#160;STM32_PPRE2_DIV2</td></tr>
<tr class="separator:a3670f3886d02bb3010016bbf0db0db83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab395c2abfb2e6fd501ce4529bf09a05f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#ab395c2abfb2e6fd501ce4529bf09a05f">STM32_MCOSEL</a>&#160;&#160;&#160;STM32_MCOSEL_NOCLOCK</td></tr>
<tr class="separator:ab395c2abfb2e6fd501ce4529bf09a05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53ddc8ca0ba8befeb086fbf9f1e529e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a53ddc8ca0ba8befeb086fbf9f1e529e0">STM32_ADC12PRES</a>&#160;&#160;&#160;STM32_ADC12PRES_DIV12</td></tr>
<tr class="separator:a53ddc8ca0ba8befeb086fbf9f1e529e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade0c8b4992afc59bd1256c66c794bdeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#ade0c8b4992afc59bd1256c66c794bdeb">STM32_USART1SW</a>&#160;&#160;&#160;STM32_USART1SW_PCLK</td></tr>
<tr class="separator:ade0c8b4992afc59bd1256c66c794bdeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb1ff66eb6982d137ed179e590485583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#abb1ff66eb6982d137ed179e590485583">STM32_USART2SW</a>&#160;&#160;&#160;STM32_USART2SW_PCLK</td></tr>
<tr class="separator:abb1ff66eb6982d137ed179e590485583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adee0147236bd6ccd062536f468d188f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#adee0147236bd6ccd062536f468d188f4">STM32_USART3SW</a>&#160;&#160;&#160;STM32_USART3SW_PCLK</td></tr>
<tr class="separator:adee0147236bd6ccd062536f468d188f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f73f584e60bf235f5440ce5cee2ca20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a5f73f584e60bf235f5440ce5cee2ca20">STM32_I2C1SW</a>&#160;&#160;&#160;STM32_I2C1SW_SYSCLK</td></tr>
<tr class="separator:a5f73f584e60bf235f5440ce5cee2ca20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18db0548b32c7d9b8bc4448c670bfd1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a18db0548b32c7d9b8bc4448c670bfd1b">STM32_I2C2SW</a>&#160;&#160;&#160;STM32_I2C2SW_HSI</td></tr>
<tr class="separator:a18db0548b32c7d9b8bc4448c670bfd1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27fd8ee5368f1d18800f60f190b53d44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a27fd8ee5368f1d18800f60f190b53d44">STM32_TIM1SW</a>&#160;&#160;&#160;STM32_TIM1SW_PCLK2</td></tr>
<tr class="separator:a27fd8ee5368f1d18800f60f190b53d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a945eb1f70822303bd0191ef633e5eaca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a945eb1f70822303bd0191ef633e5eaca">STM32_RTCSEL</a>&#160;&#160;&#160;STM32_RTCSEL_NOCLOCK</td></tr>
<tr class="separator:a945eb1f70822303bd0191ef633e5eaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29ec37e29ca93882fe4456620931b11e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a29ec37e29ca93882fe4456620931b11e">STM32_ADC_COMPACT_SAMPLES</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a29ec37e29ca93882fe4456620931b11e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7256aa7c13b88f877cfb8d4913dcec0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a7256aa7c13b88f877cfb8d4913dcec0a">STM32_ADC_USE_ADC1</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:a7256aa7c13b88f877cfb8d4913dcec0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a1f7bc818507d43f4d6592bff2ad486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a5a1f7bc818507d43f4d6592bff2ad486">STM32_ADC_ADC1_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 1)</td></tr>
<tr class="separator:a5a1f7bc818507d43f4d6592bff2ad486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad19de93466026d8b03a895cae792bce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#ad19de93466026d8b03a895cae792bce9">STM32_ADC_ADC1_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ad19de93466026d8b03a895cae792bce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c4714636fd4d6e1397bbd93874209a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a2c4714636fd4d6e1397bbd93874209a7">STM32_ADC_ADC12_IRQ_PRIORITY</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a2c4714636fd4d6e1397bbd93874209a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19080c8c395ae24df995fa57a2291465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a19080c8c395ae24df995fa57a2291465">STM32_ADC_ADC1_DMA_IRQ_PRIORITY</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a19080c8c395ae24df995fa57a2291465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0968c7cfcac38e436458339dc846291e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a0968c7cfcac38e436458339dc846291e">STM32_ADC_ADC12_CLOCK_MODE</a>&#160;&#160;&#160;ADC_CCR_CKMODE_AHB_DIV1</td></tr>
<tr class="separator:a0968c7cfcac38e436458339dc846291e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89f37b0b924eaabb6185f95446eed1dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a89f37b0b924eaabb6185f95446eed1dd">STM32_CAN_USE_CAN1</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a89f37b0b924eaabb6185f95446eed1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe8dc2c331e59b626884d0b40433bfab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#abe8dc2c331e59b626884d0b40433bfab">STM32_CAN_CAN1_IRQ_PRIORITY</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:abe8dc2c331e59b626884d0b40433bfab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aede2afbb11fd84b6db4e101664b4b722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#aede2afbb11fd84b6db4e101664b4b722">STM32_DAC_DUAL_MODE</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:aede2afbb11fd84b6db4e101664b4b722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44a9902eb911602a3e113a64907cc051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a44a9902eb911602a3e113a64907cc051">STM32_DAC_USE_DAC1_CH1</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a44a9902eb911602a3e113a64907cc051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50529a6ef0b6920d19203b8dd5473aa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a50529a6ef0b6920d19203b8dd5473aa9">STM32_DAC_USE_DAC1_CH2</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a50529a6ef0b6920d19203b8dd5473aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a077e5263d833c9d7da070be8af77f42d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a077e5263d833c9d7da070be8af77f42d">STM32_DAC_USE_DAC2_CH1</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a077e5263d833c9d7da070be8af77f42d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f4f7b6d6f81c3776c89d829bf32f318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a0f4f7b6d6f81c3776c89d829bf32f318">STM32_DAC_DAC1_CH1_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a0f4f7b6d6f81c3776c89d829bf32f318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2f70df5cf087cd6960d96a88fa9a8dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#aa2f70df5cf087cd6960d96a88fa9a8dc">STM32_DAC_DAC1_CH2_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:aa2f70df5cf087cd6960d96a88fa9a8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a757e813b13d497289293e21be3f1543a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a757e813b13d497289293e21be3f1543a">STM32_DAC_DAC2_CH1_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a757e813b13d497289293e21be3f1543a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97e3b10a8ba64b330697293890ae9dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a97e3b10a8ba64b330697293890ae9dfe">STM32_DAC_DAC1_CH1_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a97e3b10a8ba64b330697293890ae9dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5e7dd5c5bd6b91423c84da0f38b7821"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#af5e7dd5c5bd6b91423c84da0f38b7821">STM32_DAC_DAC1_CH2_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:af5e7dd5c5bd6b91423c84da0f38b7821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99dda91d3474c982d8441e7b1f6362b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a99dda91d3474c982d8441e7b1f6362b6">STM32_DAC_DAC2_CH1_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a99dda91d3474c982d8441e7b1f6362b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6279da05e644a4bd3bc531159ad34e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#aa6279da05e644a4bd3bc531159ad34e6">STM32_EXT_EXTI0_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:aa6279da05e644a4bd3bc531159ad34e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac582474e7199168a6fb09792124d6546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#ac582474e7199168a6fb09792124d6546">STM32_EXT_EXTI1_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ac582474e7199168a6fb09792124d6546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32a5323ec55bfb3e6590c8346ee76dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a32a5323ec55bfb3e6590c8346ee76dc4">STM32_EXT_EXTI2_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a32a5323ec55bfb3e6590c8346ee76dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a360ce89f2744ed7e4ec5789201f557c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a360ce89f2744ed7e4ec5789201f557c3">STM32_EXT_EXTI3_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a360ce89f2744ed7e4ec5789201f557c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09f92055e4901d4dc7613422ff8ca83e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a09f92055e4901d4dc7613422ff8ca83e">STM32_EXT_EXTI4_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a09f92055e4901d4dc7613422ff8ca83e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb8ec40127fee7c2c398e9e2ec096a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#afb8ec40127fee7c2c398e9e2ec096a71">STM32_EXT_EXTI5_9_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:afb8ec40127fee7c2c398e9e2ec096a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c45031ace768dff11d3791a466a7ad1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a3c45031ace768dff11d3791a466a7ad1">STM32_EXT_EXTI10_15_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a3c45031ace768dff11d3791a466a7ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd53222576d825b8a23d1d9fd6d78a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#abd53222576d825b8a23d1d9fd6d78a6a">STM32_EXT_EXTI16_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:abd53222576d825b8a23d1d9fd6d78a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff4ce61159313e9c4b43dd1c0f61fd47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#aff4ce61159313e9c4b43dd1c0f61fd47">STM32_EXT_EXTI17_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:aff4ce61159313e9c4b43dd1c0f61fd47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12385bdf4411e5e3f9df2d0fc03f9873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a12385bdf4411e5e3f9df2d0fc03f9873">STM32_EXT_EXTI18_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a12385bdf4411e5e3f9df2d0fc03f9873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22b733cbda9a4d21a53651971aa06372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a22b733cbda9a4d21a53651971aa06372">STM32_EXT_EXTI19_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a22b733cbda9a4d21a53651971aa06372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24c4b2fdc18208fbc2211c5b48a2cfc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a24c4b2fdc18208fbc2211c5b48a2cfc6">STM32_EXT_EXTI20_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a24c4b2fdc18208fbc2211c5b48a2cfc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34bf46924b6d9446721c6dd3b5c09ea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a34bf46924b6d9446721c6dd3b5c09ea7">STM32_EXT_EXTI21_22_29_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a34bf46924b6d9446721c6dd3b5c09ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af172c422c6aeaa11a0a6ff0227b4637a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#af172c422c6aeaa11a0a6ff0227b4637a">STM32_EXT_EXTI30_32_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:af172c422c6aeaa11a0a6ff0227b4637a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4566e8af2932b4c596780be65c722d58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a4566e8af2932b4c596780be65c722d58">STM32_EXT_EXTI33_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a4566e8af2932b4c596780be65c722d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44c0e5a4a20e05dbb598a408cf1ebee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a44c0e5a4a20e05dbb598a408cf1ebee7">STM32_GPT_USE_TIM1</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a44c0e5a4a20e05dbb598a408cf1ebee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87dac50603730367a564c5ba63c6e9a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a87dac50603730367a564c5ba63c6e9a1">STM32_GPT_USE_TIM2</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a87dac50603730367a564c5ba63c6e9a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13e83c85f2c204e9302199f07dfc982e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a13e83c85f2c204e9302199f07dfc982e">STM32_GPT_USE_TIM3</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a13e83c85f2c204e9302199f07dfc982e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab9d5547752dc673dc08c01b257bbc5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#aab9d5547752dc673dc08c01b257bbc5e">STM32_GPT_USE_TIM6</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:aab9d5547752dc673dc08c01b257bbc5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a841def6dae41ef14c28273dc71c917df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a841def6dae41ef14c28273dc71c917df">STM32_GPT_USE_TIM7</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a841def6dae41ef14c28273dc71c917df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e249eb52e9aafc7325e6cfde76db4cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a1e249eb52e9aafc7325e6cfde76db4cf">STM32_GPT_TIM1_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a1e249eb52e9aafc7325e6cfde76db4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a314cec15b23670096752964ec5caf3ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a314cec15b23670096752964ec5caf3ce">STM32_GPT_TIM2_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a314cec15b23670096752964ec5caf3ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0e96044581d47cc827e2cbeb0227a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#aa0e96044581d47cc827e2cbeb0227a8e">STM32_GPT_TIM3_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:aa0e96044581d47cc827e2cbeb0227a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fe3dc866ef2fdf7f3280ff2a81a0206"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a7fe3dc866ef2fdf7f3280ff2a81a0206">STM32_GPT_TIM6_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a7fe3dc866ef2fdf7f3280ff2a81a0206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39e918aab997f42ca310524e74dc44ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a39e918aab997f42ca310524e74dc44ae">STM32_GPT_TIM7_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a39e918aab997f42ca310524e74dc44ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad73fb3ae5b2aca05e0f5155cff7a8b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#ad73fb3ae5b2aca05e0f5155cff7a8b2d">STM32_I2C_USE_I2C1</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ad73fb3ae5b2aca05e0f5155cff7a8b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58845293676556a52d2046a00bcfbf9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a58845293676556a52d2046a00bcfbf9c">STM32_I2C_USE_I2C2</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:a58845293676556a52d2046a00bcfbf9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84197e5ed8ac37628137ae10b1e55a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a84197e5ed8ac37628137ae10b1e55a80">STM32_I2C_BUSY_TIMEOUT</a>&#160;&#160;&#160;50</td></tr>
<tr class="separator:a84197e5ed8ac37628137ae10b1e55a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a904706fc1fb970ddb6dc919a651cbc48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a904706fc1fb970ddb6dc919a651cbc48">STM32_I2C_I2C1_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a904706fc1fb970ddb6dc919a651cbc48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1566fe3aef27a80b09bbe82fae7eb16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#ab1566fe3aef27a80b09bbe82fae7eb16">STM32_I2C_USE_DMA</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ab1566fe3aef27a80b09bbe82fae7eb16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd104f0cde2014ea9788f9e3f71de00a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#afd104f0cde2014ea9788f9e3f71de00a">STM32_I2C_I2C1_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:afd104f0cde2014ea9788f9e3f71de00a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b4a662792401dae73ae072183bd8e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a6b4a662792401dae73ae072183bd8e02">STM32_I2C_I2C2_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a6b4a662792401dae73ae072183bd8e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98f682be6c4559a663f6279c867cd69a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a98f682be6c4559a663f6279c867cd69a">STM32_I2C_DMA_ERROR_HOOK</a>(i2cp)&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td></tr>
<tr class="separator:a98f682be6c4559a663f6279c867cd69a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f5e9b802c24ad1637cd2aaee14606ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a5f5e9b802c24ad1637cd2aaee14606ed">STM32_ICU_USE_TIM1</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a5f5e9b802c24ad1637cd2aaee14606ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d125141e8f301e2b6d590067fd7890e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a9d125141e8f301e2b6d590067fd7890e">STM32_ICU_USE_TIM2</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a9d125141e8f301e2b6d590067fd7890e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a877fa83cee0173d5f451b77e59180725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a877fa83cee0173d5f451b77e59180725">STM32_ICU_USE_TIM3</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a877fa83cee0173d5f451b77e59180725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51083eefd4e7d0303f11081df496d2ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a51083eefd4e7d0303f11081df496d2ed">STM32_ICU_TIM1_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a51083eefd4e7d0303f11081df496d2ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a639272943cb5b9bdcbd78e5ced2b52a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a639272943cb5b9bdcbd78e5ced2b52a0">STM32_ICU_TIM2_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a639272943cb5b9bdcbd78e5ced2b52a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a90d9b62fd7b1a0180c2aec7d00089d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a5a90d9b62fd7b1a0180c2aec7d00089d">STM32_ICU_TIM3_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a5a90d9b62fd7b1a0180c2aec7d00089d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a554728f749ad9aca0102d189cc6bb9e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a554728f749ad9aca0102d189cc6bb9e7">STM32_PWM_USE_ADVANCED</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a554728f749ad9aca0102d189cc6bb9e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f066eafb341c481f419dc609e1cd147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a6f066eafb341c481f419dc609e1cd147">STM32_PWM_USE_TIM1</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a6f066eafb341c481f419dc609e1cd147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061e9a31faab6d787c73d7f21893e483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a061e9a31faab6d787c73d7f21893e483">STM32_PWM_USE_TIM2</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:a061e9a31faab6d787c73d7f21893e483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f108deab28dba83858c5a6d5089a322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a3f108deab28dba83858c5a6d5089a322">STM32_PWM_USE_TIM3</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a3f108deab28dba83858c5a6d5089a322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae631e1c4b6541c9d67de9d009196b770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#ae631e1c4b6541c9d67de9d009196b770">STM32_PWM_TIM1_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ae631e1c4b6541c9d67de9d009196b770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01b2a27910cfaed8a40043c8efe1e9a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a01b2a27910cfaed8a40043c8efe1e9a4">STM32_PWM_TIM2_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a01b2a27910cfaed8a40043c8efe1e9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b4f8d9d4308f0503738704437284592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a8b4f8d9d4308f0503738704437284592">STM32_PWM_TIM3_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a8b4f8d9d4308f0503738704437284592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f657adda8b7f6aa955f0806a29b0b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a7f657adda8b7f6aa955f0806a29b0b9d">STM32_SERIAL_USE_USART1</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a7f657adda8b7f6aa955f0806a29b0b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf6b4949732fac0a1ded862174aabba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#acf6b4949732fac0a1ded862174aabba7">STM32_SERIAL_USE_USART2</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:acf6b4949732fac0a1ded862174aabba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59976b6c28b2561d2b6bd7e3940ea377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a59976b6c28b2561d2b6bd7e3940ea377">STM32_SERIAL_USE_USART3</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a59976b6c28b2561d2b6bd7e3940ea377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7509c7a01a83276aa7768474357ec61d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a7509c7a01a83276aa7768474357ec61d">STM32_SERIAL_USART1_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a7509c7a01a83276aa7768474357ec61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a562945e4ccd2bca4a4277eaa05ae70a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a562945e4ccd2bca4a4277eaa05ae70a0">STM32_SERIAL_USART2_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a562945e4ccd2bca4a4277eaa05ae70a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a228a6b5e5aed69db051dcea1ef58232a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a228a6b5e5aed69db051dcea1ef58232a">STM32_SERIAL_USART3_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a228a6b5e5aed69db051dcea1ef58232a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af105fbdfb7b9076472b373ed0c7b3fef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#af105fbdfb7b9076472b373ed0c7b3fef">STM32_SPI_USE_SPI1</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:af105fbdfb7b9076472b373ed0c7b3fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d3ce19419dc8bbc47f94c065f3271c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a22d3ce19419dc8bbc47f94c065f3271c">STM32_SPI_SPI1_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a22d3ce19419dc8bbc47f94c065f3271c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b3f4734d9855324ef89b57cb9858e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a0b3f4734d9855324ef89b57cb9858e49">STM32_SPI_SPI1_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a0b3f4734d9855324ef89b57cb9858e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afda450bd11b4c1408739367b23c9f852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#afda450bd11b4c1408739367b23c9f852">STM32_SPI_DMA_ERROR_HOOK</a>(spip)&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td></tr>
<tr class="separator:afda450bd11b4c1408739367b23c9f852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a626416dc22cf5f3deff2a8c7d8efa5b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a626416dc22cf5f3deff2a8c7d8efa5b2">STM32_SPI_USE_SPI2</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a626416dc22cf5f3deff2a8c7d8efa5b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d3ce19419dc8bbc47f94c065f3271c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a22d3ce19419dc8bbc47f94c065f3271c">STM32_SPI_SPI1_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a22d3ce19419dc8bbc47f94c065f3271c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b3f4734d9855324ef89b57cb9858e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a0b3f4734d9855324ef89b57cb9858e49">STM32_SPI_SPI1_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a0b3f4734d9855324ef89b57cb9858e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe588bf112fc8f8a22c767aa3d3bcbb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#afe588bf112fc8f8a22c767aa3d3bcbb7">STM32_SPI_USE_SPI3</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:afe588bf112fc8f8a22c767aa3d3bcbb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0330335b8223bb2fd7b30a8bf6748a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a0330335b8223bb2fd7b30a8bf6748a25">STM32_SPI_SPI3_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a0330335b8223bb2fd7b30a8bf6748a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a311306228435a4ddb879e8f0d80e3c10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a311306228435a4ddb879e8f0d80e3c10">STM32_SPI_SPI3_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a311306228435a4ddb879e8f0d80e3c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0086a7a701003e795861e93bd2c7a7fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a0086a7a701003e795861e93bd2c7a7fd">STM32_ST_IRQ_PRIORITY</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a0086a7a701003e795861e93bd2c7a7fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a607a901e51e89bc6f1a2a1051a3cf359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a607a901e51e89bc6f1a2a1051a3cf359">STM32_ST_USE_TIMER</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a607a901e51e89bc6f1a2a1051a3cf359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b366b1eb660467c7ef9667705ad8308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a7b366b1eb660467c7ef9667705ad8308">STM32_UART_USE_USART1</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a7b366b1eb660467c7ef9667705ad8308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9f8b9dcf8dd01e163b8d47c56cee1aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#ad9f8b9dcf8dd01e163b8d47c56cee1aa">STM32_UART_USE_USART2</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ad9f8b9dcf8dd01e163b8d47c56cee1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42b1761cd3b7e70eb3c5c90d9b92f52c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a42b1761cd3b7e70eb3c5c90d9b92f52c">STM32_UART_USE_USART3</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a42b1761cd3b7e70eb3c5c90d9b92f52c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a050fc59913309402f34dd2ea6ab3cdf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a050fc59913309402f34dd2ea6ab3cdf8">STM32_UART_USART1_IRQ_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a050fc59913309402f34dd2ea6ab3cdf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1d292d78abf8f0b5a9e210d217a1cfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#ad1d292d78abf8f0b5a9e210d217a1cfe">STM32_UART_USART2_IRQ_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ad1d292d78abf8f0b5a9e210d217a1cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c9553fdd3fc1f7790cbcbd784d54d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a9c9553fdd3fc1f7790cbcbd784d54d54">STM32_UART_USART3_IRQ_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a9c9553fdd3fc1f7790cbcbd784d54d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8307c6c43bf456405efe19e5908d5a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a8307c6c43bf456405efe19e5908d5a25">STM32_UART_USART1_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a8307c6c43bf456405efe19e5908d5a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02ab064f32c429288dce0b15b2e443a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a02ab064f32c429288dce0b15b2e443a1">STM32_UART_USART2_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a02ab064f32c429288dce0b15b2e443a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f49346cf0c36ac85466517ceff6299b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a4f49346cf0c36ac85466517ceff6299b">STM32_UART_USART3_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a4f49346cf0c36ac85466517ceff6299b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a4cb321d74c57b544a1628faaae1569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a9a4cb321d74c57b544a1628faaae1569">STM32_UART_DMA_ERROR_HOOK</a>(uartp)&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td></tr>
<tr class="separator:a9a4cb321d74c57b544a1628faaae1569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a1f666e68948aec51fec38353e872c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a9a1f666e68948aec51fec38353e872c4">STM32_USB_USE_USB1</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a9a1f666e68948aec51fec38353e872c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d89a31bf8ff315d8c13102cea1284ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a3d89a31bf8ff315d8c13102cea1284ac">STM32_WDG_USE_IWDG</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a3d89a31bf8ff315d8c13102cea1284ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a53ddc8ca0ba8befeb086fbf9f1e529e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53ddc8ca0ba8befeb086fbf9f1e529e0">&sect;&nbsp;</a></span>STM32_ADC12PRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC12PRES&#160;&#160;&#160;STM32_ADC12PRES_DIV12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0968c7cfcac38e436458339dc846291e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0968c7cfcac38e436458339dc846291e">&sect;&nbsp;</a></span>STM32_ADC_ADC12_CLOCK_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC12_CLOCK_MODE&#160;&#160;&#160;ADC_CCR_CKMODE_AHB_DIV1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c4714636fd4d6e1397bbd93874209a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c4714636fd4d6e1397bbd93874209a7">&sect;&nbsp;</a></span>STM32_ADC_ADC12_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC12_IRQ_PRIORITY&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19080c8c395ae24df995fa57a2291465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19080c8c395ae24df995fa57a2291465">&sect;&nbsp;</a></span>STM32_ADC_ADC1_DMA_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC1_DMA_IRQ_PRIORITY&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad19de93466026d8b03a895cae792bce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad19de93466026d8b03a895cae792bce9">&sect;&nbsp;</a></span>STM32_ADC_ADC1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC1_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a1f7bc818507d43f4d6592bff2ad486"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a1f7bc818507d43f4d6592bff2ad486">&sect;&nbsp;</a></span>STM32_ADC_ADC1_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC1_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29ec37e29ca93882fe4456620931b11e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29ec37e29ca93882fe4456620931b11e">&sect;&nbsp;</a></span>STM32_ADC_COMPACT_SAMPLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_COMPACT_SAMPLES&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7256aa7c13b88f877cfb8d4913dcec0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7256aa7c13b88f877cfb8d4913dcec0a">&sect;&nbsp;</a></span>STM32_ADC_USE_ADC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_USE_ADC1&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe8dc2c331e59b626884d0b40433bfab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe8dc2c331e59b626884d0b40433bfab">&sect;&nbsp;</a></span>STM32_CAN_CAN1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_CAN_CAN1_IRQ_PRIORITY&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89f37b0b924eaabb6185f95446eed1dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89f37b0b924eaabb6185f95446eed1dd">&sect;&nbsp;</a></span>STM32_CAN_USE_CAN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_CAN_USE_CAN1&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97e3b10a8ba64b330697293890ae9dfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97e3b10a8ba64b330697293890ae9dfe">&sect;&nbsp;</a></span>STM32_DAC_DAC1_CH1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH1_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f4f7b6d6f81c3776c89d829bf32f318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f4f7b6d6f81c3776c89d829bf32f318">&sect;&nbsp;</a></span>STM32_DAC_DAC1_CH1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH1_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5e7dd5c5bd6b91423c84da0f38b7821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5e7dd5c5bd6b91423c84da0f38b7821">&sect;&nbsp;</a></span>STM32_DAC_DAC1_CH2_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH2_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2f70df5cf087cd6960d96a88fa9a8dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2f70df5cf087cd6960d96a88fa9a8dc">&sect;&nbsp;</a></span>STM32_DAC_DAC1_CH2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH2_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99dda91d3474c982d8441e7b1f6362b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99dda91d3474c982d8441e7b1f6362b6">&sect;&nbsp;</a></span>STM32_DAC_DAC2_CH1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC2_CH1_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a757e813b13d497289293e21be3f1543a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a757e813b13d497289293e21be3f1543a">&sect;&nbsp;</a></span>STM32_DAC_DAC2_CH1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC2_CH1_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aede2afbb11fd84b6db4e101664b4b722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aede2afbb11fd84b6db4e101664b4b722">&sect;&nbsp;</a></span>STM32_DAC_DUAL_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DUAL_MODE&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44a9902eb911602a3e113a64907cc051"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44a9902eb911602a3e113a64907cc051">&sect;&nbsp;</a></span>STM32_DAC_USE_DAC1_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_USE_DAC1_CH1&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50529a6ef0b6920d19203b8dd5473aa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50529a6ef0b6920d19203b8dd5473aa9">&sect;&nbsp;</a></span>STM32_DAC_USE_DAC1_CH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_USE_DAC1_CH2&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a077e5263d833c9d7da070be8af77f42d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a077e5263d833c9d7da070be8af77f42d">&sect;&nbsp;</a></span>STM32_DAC_USE_DAC2_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_USE_DAC2_CH1&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6279da05e644a4bd3bc531159ad34e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6279da05e644a4bd3bc531159ad34e6">&sect;&nbsp;</a></span>STM32_EXT_EXTI0_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI0_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c45031ace768dff11d3791a466a7ad1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c45031ace768dff11d3791a466a7ad1">&sect;&nbsp;</a></span>STM32_EXT_EXTI10_15_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI10_15_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd53222576d825b8a23d1d9fd6d78a6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd53222576d825b8a23d1d9fd6d78a6a">&sect;&nbsp;</a></span>STM32_EXT_EXTI16_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI16_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff4ce61159313e9c4b43dd1c0f61fd47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff4ce61159313e9c4b43dd1c0f61fd47">&sect;&nbsp;</a></span>STM32_EXT_EXTI17_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI17_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12385bdf4411e5e3f9df2d0fc03f9873"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12385bdf4411e5e3f9df2d0fc03f9873">&sect;&nbsp;</a></span>STM32_EXT_EXTI18_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI18_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22b733cbda9a4d21a53651971aa06372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22b733cbda9a4d21a53651971aa06372">&sect;&nbsp;</a></span>STM32_EXT_EXTI19_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI19_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac582474e7199168a6fb09792124d6546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac582474e7199168a6fb09792124d6546">&sect;&nbsp;</a></span>STM32_EXT_EXTI1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI1_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24c4b2fdc18208fbc2211c5b48a2cfc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24c4b2fdc18208fbc2211c5b48a2cfc6">&sect;&nbsp;</a></span>STM32_EXT_EXTI20_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI20_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34bf46924b6d9446721c6dd3b5c09ea7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34bf46924b6d9446721c6dd3b5c09ea7">&sect;&nbsp;</a></span>STM32_EXT_EXTI21_22_29_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI21_22_29_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32a5323ec55bfb3e6590c8346ee76dc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32a5323ec55bfb3e6590c8346ee76dc4">&sect;&nbsp;</a></span>STM32_EXT_EXTI2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI2_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af172c422c6aeaa11a0a6ff0227b4637a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af172c422c6aeaa11a0a6ff0227b4637a">&sect;&nbsp;</a></span>STM32_EXT_EXTI30_32_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI30_32_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4566e8af2932b4c596780be65c722d58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4566e8af2932b4c596780be65c722d58">&sect;&nbsp;</a></span>STM32_EXT_EXTI33_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI33_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a360ce89f2744ed7e4ec5789201f557c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a360ce89f2744ed7e4ec5789201f557c3">&sect;&nbsp;</a></span>STM32_EXT_EXTI3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI3_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09f92055e4901d4dc7613422ff8ca83e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09f92055e4901d4dc7613422ff8ca83e">&sect;&nbsp;</a></span>STM32_EXT_EXTI4_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI4_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb8ec40127fee7c2c398e9e2ec096a71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb8ec40127fee7c2c398e9e2ec096a71">&sect;&nbsp;</a></span>STM32_EXT_EXTI5_9_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI5_9_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e249eb52e9aafc7325e6cfde76db4cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e249eb52e9aafc7325e6cfde76db4cf">&sect;&nbsp;</a></span>STM32_GPT_TIM1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM1_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a314cec15b23670096752964ec5caf3ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a314cec15b23670096752964ec5caf3ce">&sect;&nbsp;</a></span>STM32_GPT_TIM2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM2_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0e96044581d47cc827e2cbeb0227a8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0e96044581d47cc827e2cbeb0227a8e">&sect;&nbsp;</a></span>STM32_GPT_TIM3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM3_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fe3dc866ef2fdf7f3280ff2a81a0206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fe3dc866ef2fdf7f3280ff2a81a0206">&sect;&nbsp;</a></span>STM32_GPT_TIM6_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM6_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39e918aab997f42ca310524e74dc44ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39e918aab997f42ca310524e74dc44ae">&sect;&nbsp;</a></span>STM32_GPT_TIM7_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM7_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44c0e5a4a20e05dbb598a408cf1ebee7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44c0e5a4a20e05dbb598a408cf1ebee7">&sect;&nbsp;</a></span>STM32_GPT_USE_TIM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM1&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87dac50603730367a564c5ba63c6e9a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87dac50603730367a564c5ba63c6e9a1">&sect;&nbsp;</a></span>STM32_GPT_USE_TIM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM2&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13e83c85f2c204e9302199f07dfc982e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13e83c85f2c204e9302199f07dfc982e">&sect;&nbsp;</a></span>STM32_GPT_USE_TIM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM3&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab9d5547752dc673dc08c01b257bbc5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab9d5547752dc673dc08c01b257bbc5e">&sect;&nbsp;</a></span>STM32_GPT_USE_TIM6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM6&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a841def6dae41ef14c28273dc71c917df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a841def6dae41ef14c28273dc71c917df">&sect;&nbsp;</a></span>STM32_GPT_USE_TIM7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM7&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a035ea0d8259c0f89306c6a7d344705f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a035ea0d8259c0f89306c6a7d344705f2">&sect;&nbsp;</a></span>STM32_HPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE&#160;&#160;&#160;STM32_HPRE_DIV1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad94c4a0da6c8c7a3d0b800fdc0dbebfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad94c4a0da6c8c7a3d0b800fdc0dbebfa">&sect;&nbsp;</a></span>STM32_HSE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSE_ENABLED&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2044f0288f2c20b27d6eee1e1a1e6256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2044f0288f2c20b27d6eee1e1a1e6256">&sect;&nbsp;</a></span>STM32_HSI_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSI_ENABLED&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f73f584e60bf235f5440ce5cee2ca20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f73f584e60bf235f5440ce5cee2ca20">&sect;&nbsp;</a></span>STM32_I2C1SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C1SW&#160;&#160;&#160;STM32_I2C1SW_SYSCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18db0548b32c7d9b8bc4448c670bfd1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18db0548b32c7d9b8bc4448c670bfd1b">&sect;&nbsp;</a></span>STM32_I2C2SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C2SW&#160;&#160;&#160;STM32_I2C2SW_HSI</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84197e5ed8ac37628137ae10b1e55a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84197e5ed8ac37628137ae10b1e55a80">&sect;&nbsp;</a></span>STM32_I2C_BUSY_TIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_BUSY_TIMEOUT&#160;&#160;&#160;50</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98f682be6c4559a663f6279c867cd69a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98f682be6c4559a663f6279c867cd69a">&sect;&nbsp;</a></span>STM32_I2C_DMA_ERROR_HOOK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_DMA_ERROR_HOOK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2cp</td><td>)</td>
          <td>&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd104f0cde2014ea9788f9e3f71de00a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd104f0cde2014ea9788f9e3f71de00a">&sect;&nbsp;</a></span>STM32_I2C_I2C1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C1_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a904706fc1fb970ddb6dc919a651cbc48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a904706fc1fb970ddb6dc919a651cbc48">&sect;&nbsp;</a></span>STM32_I2C_I2C1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C1_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b4a662792401dae73ae072183bd8e02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b4a662792401dae73ae072183bd8e02">&sect;&nbsp;</a></span>STM32_I2C_I2C2_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C2_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1566fe3aef27a80b09bbe82fae7eb16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1566fe3aef27a80b09bbe82fae7eb16">&sect;&nbsp;</a></span>STM32_I2C_USE_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_USE_DMA&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad73fb3ae5b2aca05e0f5155cff7a8b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad73fb3ae5b2aca05e0f5155cff7a8b2d">&sect;&nbsp;</a></span>STM32_I2C_USE_I2C1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_USE_I2C1&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58845293676556a52d2046a00bcfbf9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58845293676556a52d2046a00bcfbf9c">&sect;&nbsp;</a></span>STM32_I2C_USE_I2C2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_USE_I2C2&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51083eefd4e7d0303f11081df496d2ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51083eefd4e7d0303f11081df496d2ed">&sect;&nbsp;</a></span>STM32_ICU_TIM1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_TIM1_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a639272943cb5b9bdcbd78e5ced2b52a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a639272943cb5b9bdcbd78e5ced2b52a0">&sect;&nbsp;</a></span>STM32_ICU_TIM2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_TIM2_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a90d9b62fd7b1a0180c2aec7d00089d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a90d9b62fd7b1a0180c2aec7d00089d">&sect;&nbsp;</a></span>STM32_ICU_TIM3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_TIM3_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f5e9b802c24ad1637cd2aaee14606ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f5e9b802c24ad1637cd2aaee14606ed">&sect;&nbsp;</a></span>STM32_ICU_USE_TIM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_USE_TIM1&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d125141e8f301e2b6d590067fd7890e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d125141e8f301e2b6d590067fd7890e">&sect;&nbsp;</a></span>STM32_ICU_USE_TIM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_USE_TIM2&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a877fa83cee0173d5f451b77e59180725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a877fa83cee0173d5f451b77e59180725">&sect;&nbsp;</a></span>STM32_ICU_USE_TIM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_USE_TIM3&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05b49e91f478558d33b2b862718758fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05b49e91f478558d33b2b862718758fa">&sect;&nbsp;</a></span>STM32_LSE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSE_ENABLED&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02b4e3e6222baab7ee448cbbb2273370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02b4e3e6222baab7ee448cbbb2273370">&sect;&nbsp;</a></span>STM32_LSI_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSI_ENABLED&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab395c2abfb2e6fd501ce4529bf09a05f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab395c2abfb2e6fd501ce4529bf09a05f">&sect;&nbsp;</a></span>STM32_MCOSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCOSEL&#160;&#160;&#160;STM32_MCOSEL_NOCLOCK</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affb519ca907542b6bff9104700c0009d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affb519ca907542b6bff9104700c0009d">&sect;&nbsp;</a></span>STM32_NO_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_NO_INIT&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0015fc8f73017358a7025ba57a265a11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0015fc8f73017358a7025ba57a265a11">&sect;&nbsp;</a></span>STM32_PLLMUL_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLMUL_VALUE&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a811cfbd049f0ab00976def9593849d32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a811cfbd049f0ab00976def9593849d32">&sect;&nbsp;</a></span>STM32_PLLSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSRC&#160;&#160;&#160;STM32_PLLSRC_HSI</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f4f9c19c6b1a1c3694278a542e3c60d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f4f9c19c6b1a1c3694278a542e3c60d">&sect;&nbsp;</a></span>STM32_PLS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLS&#160;&#160;&#160;STM32_PLS_LEV0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f9c3734d5d06c9ccd5214af5c78c4f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f9c3734d5d06c9ccd5214af5c78c4f8">&sect;&nbsp;</a></span>STM32_PPRE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1&#160;&#160;&#160;STM32_PPRE1_DIV2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3670f3886d02bb3010016bbf0db0db83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3670f3886d02bb3010016bbf0db0db83">&sect;&nbsp;</a></span>STM32_PPRE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2&#160;&#160;&#160;STM32_PPRE2_DIV2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a1dc0d1f404db00250eee320ee70b60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a1dc0d1f404db00250eee320ee70b60">&sect;&nbsp;</a></span>STM32_PREDIV_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PREDIV_VALUE&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab70d9b5c3764aac6282d594d8f6a88ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab70d9b5c3764aac6282d594d8f6a88ec">&sect;&nbsp;</a></span>STM32_PVD_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PVD_ENABLE&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae631e1c4b6541c9d67de9d009196b770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae631e1c4b6541c9d67de9d009196b770">&sect;&nbsp;</a></span>STM32_PWM_TIM1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_TIM1_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01b2a27910cfaed8a40043c8efe1e9a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01b2a27910cfaed8a40043c8efe1e9a4">&sect;&nbsp;</a></span>STM32_PWM_TIM2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_TIM2_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b4f8d9d4308f0503738704437284592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b4f8d9d4308f0503738704437284592">&sect;&nbsp;</a></span>STM32_PWM_TIM3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_TIM3_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a554728f749ad9aca0102d189cc6bb9e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a554728f749ad9aca0102d189cc6bb9e7">&sect;&nbsp;</a></span>STM32_PWM_USE_ADVANCED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_USE_ADVANCED&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f066eafb341c481f419dc609e1cd147"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f066eafb341c481f419dc609e1cd147">&sect;&nbsp;</a></span>STM32_PWM_USE_TIM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_USE_TIM1&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a061e9a31faab6d787c73d7f21893e483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a061e9a31faab6d787c73d7f21893e483">&sect;&nbsp;</a></span>STM32_PWM_USE_TIM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_USE_TIM2&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f108deab28dba83858c5a6d5089a322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f108deab28dba83858c5a6d5089a322">&sect;&nbsp;</a></span>STM32_PWM_USE_TIM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_USE_TIM3&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a945eb1f70822303bd0191ef633e5eaca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a945eb1f70822303bd0191ef633e5eaca">&sect;&nbsp;</a></span>STM32_RTCSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCSEL&#160;&#160;&#160;STM32_RTCSEL_NOCLOCK</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7509c7a01a83276aa7768474357ec61d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7509c7a01a83276aa7768474357ec61d">&sect;&nbsp;</a></span>STM32_SERIAL_USART1_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USART1_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a562945e4ccd2bca4a4277eaa05ae70a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a562945e4ccd2bca4a4277eaa05ae70a0">&sect;&nbsp;</a></span>STM32_SERIAL_USART2_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USART2_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a228a6b5e5aed69db051dcea1ef58232a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a228a6b5e5aed69db051dcea1ef58232a">&sect;&nbsp;</a></span>STM32_SERIAL_USART3_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USART3_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f657adda8b7f6aa955f0806a29b0b9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f657adda8b7f6aa955f0806a29b0b9d">&sect;&nbsp;</a></span>STM32_SERIAL_USE_USART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USE_USART1&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf6b4949732fac0a1ded862174aabba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf6b4949732fac0a1ded862174aabba7">&sect;&nbsp;</a></span>STM32_SERIAL_USE_USART2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USE_USART2&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59976b6c28b2561d2b6bd7e3940ea377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59976b6c28b2561d2b6bd7e3940ea377">&sect;&nbsp;</a></span>STM32_SERIAL_USE_USART3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USE_USART3&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afda450bd11b4c1408739367b23c9f852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afda450bd11b4c1408739367b23c9f852">&sect;&nbsp;</a></span>STM32_SPI_DMA_ERROR_HOOK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_DMA_ERROR_HOOK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spip</td><td>)</td>
          <td>&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22d3ce19419dc8bbc47f94c065f3271c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22d3ce19419dc8bbc47f94c065f3271c">&sect;&nbsp;</a></span>STM32_SPI_SPI1_DMA_PRIORITY <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI1_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22d3ce19419dc8bbc47f94c065f3271c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22d3ce19419dc8bbc47f94c065f3271c">&sect;&nbsp;</a></span>STM32_SPI_SPI1_DMA_PRIORITY <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI1_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b3f4734d9855324ef89b57cb9858e49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b3f4734d9855324ef89b57cb9858e49">&sect;&nbsp;</a></span>STM32_SPI_SPI1_IRQ_PRIORITY <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI1_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b3f4734d9855324ef89b57cb9858e49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b3f4734d9855324ef89b57cb9858e49">&sect;&nbsp;</a></span>STM32_SPI_SPI1_IRQ_PRIORITY <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI1_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0330335b8223bb2fd7b30a8bf6748a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0330335b8223bb2fd7b30a8bf6748a25">&sect;&nbsp;</a></span>STM32_SPI_SPI3_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI3_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a311306228435a4ddb879e8f0d80e3c10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a311306228435a4ddb879e8f0d80e3c10">&sect;&nbsp;</a></span>STM32_SPI_SPI3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI3_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af105fbdfb7b9076472b373ed0c7b3fef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af105fbdfb7b9076472b373ed0c7b3fef">&sect;&nbsp;</a></span>STM32_SPI_USE_SPI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_USE_SPI1&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a626416dc22cf5f3deff2a8c7d8efa5b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a626416dc22cf5f3deff2a8c7d8efa5b2">&sect;&nbsp;</a></span>STM32_SPI_USE_SPI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_USE_SPI2&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe588bf112fc8f8a22c767aa3d3bcbb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe588bf112fc8f8a22c767aa3d3bcbb7">&sect;&nbsp;</a></span>STM32_SPI_USE_SPI3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_USE_SPI3&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0086a7a701003e795861e93bd2c7a7fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0086a7a701003e795861e93bd2c7a7fd">&sect;&nbsp;</a></span>STM32_ST_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ST_IRQ_PRIORITY&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a607a901e51e89bc6f1a2a1051a3cf359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a607a901e51e89bc6f1a2a1051a3cf359">&sect;&nbsp;</a></span>STM32_ST_USE_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ST_USE_TIMER&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29204b81c265dd6e124fbcf12a2c8d6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29204b81c265dd6e124fbcf12a2c8d6f">&sect;&nbsp;</a></span>STM32_SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SW&#160;&#160;&#160;STM32_SW_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27fd8ee5368f1d18800f60f190b53d44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27fd8ee5368f1d18800f60f190b53d44">&sect;&nbsp;</a></span>STM32_TIM1SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_TIM1SW&#160;&#160;&#160;STM32_TIM1SW_PCLK2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a4cb321d74c57b544a1628faaae1569"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a4cb321d74c57b544a1628faaae1569">&sect;&nbsp;</a></span>STM32_UART_DMA_ERROR_HOOK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_DMA_ERROR_HOOK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">uartp</td><td>)</td>
          <td>&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8307c6c43bf456405efe19e5908d5a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8307c6c43bf456405efe19e5908d5a25">&sect;&nbsp;</a></span>STM32_UART_USART1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART1_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a050fc59913309402f34dd2ea6ab3cdf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a050fc59913309402f34dd2ea6ab3cdf8">&sect;&nbsp;</a></span>STM32_UART_USART1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART1_IRQ_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02ab064f32c429288dce0b15b2e443a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02ab064f32c429288dce0b15b2e443a1">&sect;&nbsp;</a></span>STM32_UART_USART2_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART2_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1d292d78abf8f0b5a9e210d217a1cfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1d292d78abf8f0b5a9e210d217a1cfe">&sect;&nbsp;</a></span>STM32_UART_USART2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART2_IRQ_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f49346cf0c36ac85466517ceff6299b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f49346cf0c36ac85466517ceff6299b">&sect;&nbsp;</a></span>STM32_UART_USART3_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART3_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c9553fdd3fc1f7790cbcbd784d54d54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c9553fdd3fc1f7790cbcbd784d54d54">&sect;&nbsp;</a></span>STM32_UART_USART3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART3_IRQ_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b366b1eb660467c7ef9667705ad8308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b366b1eb660467c7ef9667705ad8308">&sect;&nbsp;</a></span>STM32_UART_USE_USART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USE_USART1&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9f8b9dcf8dd01e163b8d47c56cee1aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9f8b9dcf8dd01e163b8d47c56cee1aa">&sect;&nbsp;</a></span>STM32_UART_USE_USART2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USE_USART2&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42b1761cd3b7e70eb3c5c90d9b92f52c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42b1761cd3b7e70eb3c5c90d9b92f52c">&sect;&nbsp;</a></span>STM32_UART_USE_USART3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USE_USART3&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade0c8b4992afc59bd1256c66c794bdeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade0c8b4992afc59bd1256c66c794bdeb">&sect;&nbsp;</a></span>STM32_USART1SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART1SW&#160;&#160;&#160;STM32_USART1SW_PCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb1ff66eb6982d137ed179e590485583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb1ff66eb6982d137ed179e590485583">&sect;&nbsp;</a></span>STM32_USART2SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART2SW&#160;&#160;&#160;STM32_USART2SW_PCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adee0147236bd6ccd062536f468d188f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adee0147236bd6ccd062536f468d188f4">&sect;&nbsp;</a></span>STM32_USART3SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART3SW&#160;&#160;&#160;STM32_USART3SW_PCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a1f666e68948aec51fec38353e872c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a1f666e68948aec51fec38353e872c4">&sect;&nbsp;</a></span>STM32_USB_USE_USB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_USE_USB1&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d89a31bf8ff315d8c13102cea1284ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d89a31bf8ff315d8c13102cea1284ac">&sect;&nbsp;</a></span>STM32_WDG_USE_IWDG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_WDG_USE_IWDG&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab267f5da87116d29eefb716ca7b16d38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab267f5da87116d29eefb716ca7b16d38">&sect;&nbsp;</a></span>STM32F3xx_MCUCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32F3xx_MCUCONF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
