{"Source Block": ["hdl/library/jesd204/ad_ip_jesd204_tpl_adc/ad_ip_jesd204_tpl_adc_core.v@72:82@HdlStmAssign", "  reg adc_sync_d1 = 1'b0;\n\n  assign link_ready = 1'b1;\n  assign adc_valid = {NUM_CHANNELS{link_valid}};\n  assign adc_sync_status = adc_sync_armed;\n  assign adc_rst_sync = adc_sync_armed;\n\n  always @(posedge clk) begin\n    adc_sync_in_d1 <= adc_sync_in;\n    adc_sync_d1 <= adc_sync;\n    if ((~adc_sync_d1 & adc_sync) == 1'b1) begin\n"], "Clone Blocks": [["hdl/library/jesd204/ad_ip_jesd204_tpl_adc/ad_ip_jesd204_tpl_adc_core.v@74:92", "  assign link_ready = 1'b1;\n  assign adc_valid = {NUM_CHANNELS{link_valid}};\n  assign adc_sync_status = adc_sync_armed;\n  assign adc_rst_sync = adc_sync_armed;\n\n  always @(posedge clk) begin\n    adc_sync_in_d1 <= adc_sync_in;\n    adc_sync_d1 <= adc_sync;\n    if ((~adc_sync_d1 & adc_sync) == 1'b1) begin\n      adc_sync_armed <= ~adc_sync_armed;\n    end else if ((~adc_sync_in_d1 & adc_sync_in) == 1'b1) begin\n      adc_sync_armed <= 1'b0;\n    end\n  end\n\n  // synchronization logic\n\n  ad_ip_jesd204_tpl_adc_deframer #(\n    .NUM_LANES (NUM_LANES),\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_adc/ad_ip_jesd204_tpl_adc_core.v@71:81", "  reg adc_sync_in_d1 = 1'b0;\n  reg adc_sync_d1 = 1'b0;\n\n  assign link_ready = 1'b1;\n  assign adc_valid = {NUM_CHANNELS{link_valid}};\n  assign adc_sync_status = adc_sync_armed;\n  assign adc_rst_sync = adc_sync_armed;\n\n  always @(posedge clk) begin\n    adc_sync_in_d1 <= adc_sync_in;\n    adc_sync_d1 <= adc_sync;\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_adc/ad_ip_jesd204_tpl_adc_core.v@69:79", "\n  reg adc_sync_armed = 1'b0;\n  reg adc_sync_in_d1 = 1'b0;\n  reg adc_sync_d1 = 1'b0;\n\n  assign link_ready = 1'b1;\n  assign adc_valid = {NUM_CHANNELS{link_valid}};\n  assign adc_sync_status = adc_sync_armed;\n  assign adc_rst_sync = adc_sync_armed;\n\n  always @(posedge clk) begin\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_adc/ad_ip_jesd204_tpl_adc_core.v@67:77", "\n  wire [ADC_DATA_WIDTH-1:0] raw_data_s;\n\n  reg adc_sync_armed = 1'b0;\n  reg adc_sync_in_d1 = 1'b0;\n  reg adc_sync_d1 = 1'b0;\n\n  assign link_ready = 1'b1;\n  assign adc_valid = {NUM_CHANNELS{link_valid}};\n  assign adc_sync_status = adc_sync_armed;\n  assign adc_rst_sync = adc_sync_armed;\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_adc/ad_ip_jesd204_tpl_adc_core.v@70:80", "  reg adc_sync_armed = 1'b0;\n  reg adc_sync_in_d1 = 1'b0;\n  reg adc_sync_d1 = 1'b0;\n\n  assign link_ready = 1'b1;\n  assign adc_valid = {NUM_CHANNELS{link_valid}};\n  assign adc_sync_status = adc_sync_armed;\n  assign adc_rst_sync = adc_sync_armed;\n\n  always @(posedge clk) begin\n    adc_sync_in_d1 <= adc_sync_in;\n"]], "Diff Content": {"Delete": [], "Add": [[77, "  always @(posedge clk) begin\n"], [77, "    link_valid_d <= link_valid;\n"], [77, "  end\n"]]}}