

================================================================
== Vitis HLS Report for 'kernel_mhsa_Outline_SOFTMAX_HEADS'
================================================================
* Date:           Tue Sep 30 23:58:40 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.696 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      481|    37285|  1.924 us|  0.149 ms|  481|  37285|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- SOFTMAX_HEADS  |      480|    37284|  40 ~ 3107|          -|          -|    12|        no|
        +-----------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.36>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%h = alloca i32 1" [kernel_MHSA.cpp:141]   --->   Operation 4 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%add141_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add141"   --->   Operation 5 'read' 'add141_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.36ns)   --->   "%store_ln141 = store i4 0, i4 %h" [kernel_MHSA.cpp:141]   --->   Operation 6 'store' 'store_ln141' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc142"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.66>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%h_1 = load i4 %h" [kernel_MHSA.cpp:141]   --->   Operation 8 'load' 'h_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.66ns)   --->   "%add_ln141 = add i4 %h_1, i4 1" [kernel_MHSA.cpp:141]   --->   Operation 9 'add' 'add_ln141' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.43ns)   --->   "%icmp_ln141 = icmp_eq  i4 %h_1, i4 12" [kernel_MHSA.cpp:141]   --->   Operation 10 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 0.43> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %for.inc142.split, void %for.inc152.preheader.exitStub" [kernel_MHSA.cpp:141]   --->   Operation 11 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%speclooptripcount_ln141 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12" [kernel_MHSA.cpp:141]   --->   Operation 12 'speclooptripcount' 'speclooptripcount_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specloopname_ln141 = specloopname void @_ssdm_op_SpecLoopName, void @empty_95" [kernel_MHSA.cpp:141]   --->   Operation 13 'specloopname' 'specloopname_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.43ns)   --->   "%switch_ln143 = switch i4 %h_1, void %.case.11, i4 0, void %xlx_occurrence..case.0.12, i4 1, void %xlx_occurrence..case.1.11, i4 2, void %xlx_occurrence..case.2.10, i4 3, void %xlx_occurrence..case.3.9, i4 4, void %xlx_occurrence..case.4.8, i4 5, void %xlx_occurrence..case.5.7, i4 6, void %xlx_occurrence..case.6.6, i4 7, void %xlx_occurrence..case.7.5, i4 8, void %xlx_occurrence..case.8.4, i4 9, void %xlx_occurrence..case.9.3, i4 10, void %xlx_occurrence..case.10.2" [kernel_MHSA.cpp:143]   --->   Operation 14 'switch' 'switch_ln143' <Predicate = (!icmp_ln141)> <Delay = 0.43>
ST_2 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln143 = call void @kernel_softmax, i32 %att_10, i32 %add141_read" [kernel_MHSA.cpp:143]   --->   Operation 15 'call' 'call_ln143' <Predicate = (!icmp_ln141 & h_1 == 10)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln143 = call void @kernel_softmax, i32 %att_9, i32 %add141_read" [kernel_MHSA.cpp:143]   --->   Operation 16 'call' 'call_ln143' <Predicate = (!icmp_ln141 & h_1 == 9)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln143 = call void @kernel_softmax, i32 %att_8, i32 %add141_read" [kernel_MHSA.cpp:143]   --->   Operation 17 'call' 'call_ln143' <Predicate = (!icmp_ln141 & h_1 == 8)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln143 = call void @kernel_softmax, i32 %att_7, i32 %add141_read" [kernel_MHSA.cpp:143]   --->   Operation 18 'call' 'call_ln143' <Predicate = (!icmp_ln141 & h_1 == 7)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln143 = call void @kernel_softmax, i32 %att_6, i32 %add141_read" [kernel_MHSA.cpp:143]   --->   Operation 19 'call' 'call_ln143' <Predicate = (!icmp_ln141 & h_1 == 6)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln143 = call void @kernel_softmax, i32 %att_5, i32 %add141_read" [kernel_MHSA.cpp:143]   --->   Operation 20 'call' 'call_ln143' <Predicate = (!icmp_ln141 & h_1 == 5)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln143 = call void @kernel_softmax, i32 %att_4, i32 %add141_read" [kernel_MHSA.cpp:143]   --->   Operation 21 'call' 'call_ln143' <Predicate = (!icmp_ln141 & h_1 == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln143 = call void @kernel_softmax, i32 %att_3, i32 %add141_read" [kernel_MHSA.cpp:143]   --->   Operation 22 'call' 'call_ln143' <Predicate = (!icmp_ln141 & h_1 == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln143 = call void @kernel_softmax, i32 %att_2, i32 %add141_read" [kernel_MHSA.cpp:143]   --->   Operation 23 'call' 'call_ln143' <Predicate = (!icmp_ln141 & h_1 == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln143 = call void @kernel_softmax, i32 %att_1, i32 %add141_read" [kernel_MHSA.cpp:143]   --->   Operation 24 'call' 'call_ln143' <Predicate = (!icmp_ln141 & h_1 == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln143 = call void @kernel_softmax, i32 %att, i32 %add141_read" [kernel_MHSA.cpp:143]   --->   Operation 25 'call' 'call_ln143' <Predicate = (!icmp_ln141 & h_1 == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln143 = call void @kernel_softmax, i32 %att_11, i32 %add141_read" [kernel_MHSA.cpp:143]   --->   Operation 26 'call' 'call_ln143' <Predicate = (!icmp_ln141 & h_1 != 0 & h_1 != 1 & h_1 != 2 & h_1 != 3 & h_1 != 4 & h_1 != 5 & h_1 != 6 & h_1 != 7 & h_1 != 8 & h_1 != 9 & h_1 != 10)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln141)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.36>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_114" [kernel_MHSA.cpp:143]   --->   Operation 28 'specregionbegin' 'rbegin11' <Predicate = (h_1 == 10)> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln143 = call void @kernel_softmax, i32 %att_10, i32 %add141_read" [kernel_MHSA.cpp:143]   --->   Operation 29 'call' 'call_ln143' <Predicate = (h_1 == 10)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specoccurrence_ln143 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 12, void @empty_115" [kernel_MHSA.cpp:143]   --->   Operation 30 'specoccurrence' 'specoccurrence_ln143' <Predicate = (h_1 == 10)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%rend451 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_114, i32 %rbegin11" [kernel_MHSA.cpp:143]   --->   Operation 31 'specregionend' 'rend451' <Predicate = (h_1 == 10)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln143 = br void %.exit" [kernel_MHSA.cpp:143]   --->   Operation 32 'br' 'br_ln143' <Predicate = (h_1 == 10)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_118" [kernel_MHSA.cpp:143]   --->   Operation 33 'specregionbegin' 'rbegin10' <Predicate = (h_1 == 9)> <Delay = 0.00>
ST_3 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln143 = call void @kernel_softmax, i32 %att_9, i32 %add141_read" [kernel_MHSA.cpp:143]   --->   Operation 34 'call' 'call_ln143' <Predicate = (h_1 == 9)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specoccurrence_ln143 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 12, void @empty_115" [kernel_MHSA.cpp:143]   --->   Operation 35 'specoccurrence' 'specoccurrence_ln143' <Predicate = (h_1 == 9)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%rend467 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_118, i32 %rbegin10" [kernel_MHSA.cpp:143]   --->   Operation 36 'specregionend' 'rend467' <Predicate = (h_1 == 9)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln143 = br void %.exit" [kernel_MHSA.cpp:143]   --->   Operation 37 'br' 'br_ln143' <Predicate = (h_1 == 9)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13" [kernel_MHSA.cpp:143]   --->   Operation 38 'specregionbegin' 'rbegin9' <Predicate = (h_1 == 8)> <Delay = 0.00>
ST_3 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln143 = call void @kernel_softmax, i32 %att_8, i32 %add141_read" [kernel_MHSA.cpp:143]   --->   Operation 39 'call' 'call_ln143' <Predicate = (h_1 == 8)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specoccurrence_ln143 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 12, void @empty_115" [kernel_MHSA.cpp:143]   --->   Operation 40 'specoccurrence' 'specoccurrence_ln143' <Predicate = (h_1 == 8)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%rend465 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin9" [kernel_MHSA.cpp:143]   --->   Operation 41 'specregionend' 'rend465' <Predicate = (h_1 == 8)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln143 = br void %.exit" [kernel_MHSA.cpp:143]   --->   Operation 42 'br' 'br_ln143' <Predicate = (h_1 == 8)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_86" [kernel_MHSA.cpp:143]   --->   Operation 43 'specregionbegin' 'rbegin8' <Predicate = (h_1 == 7)> <Delay = 0.00>
ST_3 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln143 = call void @kernel_softmax, i32 %att_7, i32 %add141_read" [kernel_MHSA.cpp:143]   --->   Operation 44 'call' 'call_ln143' <Predicate = (h_1 == 7)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specoccurrence_ln143 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 12, void @empty_115" [kernel_MHSA.cpp:143]   --->   Operation 45 'specoccurrence' 'specoccurrence_ln143' <Predicate = (h_1 == 7)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%rend463 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_86, i32 %rbegin8" [kernel_MHSA.cpp:143]   --->   Operation 46 'specregionend' 'rend463' <Predicate = (h_1 == 7)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln143 = br void %.exit" [kernel_MHSA.cpp:143]   --->   Operation 47 'br' 'br_ln143' <Predicate = (h_1 == 7)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_116" [kernel_MHSA.cpp:143]   --->   Operation 48 'specregionbegin' 'rbegin7' <Predicate = (h_1 == 6)> <Delay = 0.00>
ST_3 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln143 = call void @kernel_softmax, i32 %att_6, i32 %add141_read" [kernel_MHSA.cpp:143]   --->   Operation 49 'call' 'call_ln143' <Predicate = (h_1 == 6)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specoccurrence_ln143 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 12, void @empty_115" [kernel_MHSA.cpp:143]   --->   Operation 50 'specoccurrence' 'specoccurrence_ln143' <Predicate = (h_1 == 6)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%rend461 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_116, i32 %rbegin7" [kernel_MHSA.cpp:143]   --->   Operation 51 'specregionend' 'rend461' <Predicate = (h_1 == 6)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln143 = br void %.exit" [kernel_MHSA.cpp:143]   --->   Operation 52 'br' 'br_ln143' <Predicate = (h_1 == 6)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_117" [kernel_MHSA.cpp:143]   --->   Operation 53 'specregionbegin' 'rbegin6' <Predicate = (h_1 == 5)> <Delay = 0.00>
ST_3 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln143 = call void @kernel_softmax, i32 %att_5, i32 %add141_read" [kernel_MHSA.cpp:143]   --->   Operation 54 'call' 'call_ln143' <Predicate = (h_1 == 5)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specoccurrence_ln143 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 12, void @empty_115" [kernel_MHSA.cpp:143]   --->   Operation 55 'specoccurrence' 'specoccurrence_ln143' <Predicate = (h_1 == 5)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%rend459 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_117, i32 %rbegin6" [kernel_MHSA.cpp:143]   --->   Operation 56 'specregionend' 'rend459' <Predicate = (h_1 == 5)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln143 = br void %.exit" [kernel_MHSA.cpp:143]   --->   Operation 57 'br' 'br_ln143' <Predicate = (h_1 == 5)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [kernel_MHSA.cpp:143]   --->   Operation 58 'specregionbegin' 'rbegin5' <Predicate = (h_1 == 4)> <Delay = 0.00>
ST_3 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln143 = call void @kernel_softmax, i32 %att_4, i32 %add141_read" [kernel_MHSA.cpp:143]   --->   Operation 59 'call' 'call_ln143' <Predicate = (h_1 == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specoccurrence_ln143 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 12, void @empty_115" [kernel_MHSA.cpp:143]   --->   Operation 60 'specoccurrence' 'specoccurrence_ln143' <Predicate = (h_1 == 4)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%rend457 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin5" [kernel_MHSA.cpp:143]   --->   Operation 61 'specregionend' 'rend457' <Predicate = (h_1 == 4)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln143 = br void %.exit" [kernel_MHSA.cpp:143]   --->   Operation 62 'br' 'br_ln143' <Predicate = (h_1 == 4)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [kernel_MHSA.cpp:143]   --->   Operation 63 'specregionbegin' 'rbegin4' <Predicate = (h_1 == 3)> <Delay = 0.00>
ST_3 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln143 = call void @kernel_softmax, i32 %att_3, i32 %add141_read" [kernel_MHSA.cpp:143]   --->   Operation 64 'call' 'call_ln143' <Predicate = (h_1 == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specoccurrence_ln143 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 12, void @empty_115" [kernel_MHSA.cpp:143]   --->   Operation 65 'specoccurrence' 'specoccurrence_ln143' <Predicate = (h_1 == 3)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%rend455 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin4" [kernel_MHSA.cpp:143]   --->   Operation 66 'specregionend' 'rend455' <Predicate = (h_1 == 3)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln143 = br void %.exit" [kernel_MHSA.cpp:143]   --->   Operation 67 'br' 'br_ln143' <Predicate = (h_1 == 3)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [kernel_MHSA.cpp:143]   --->   Operation 68 'specregionbegin' 'rbegin3' <Predicate = (h_1 == 2)> <Delay = 0.00>
ST_3 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln143 = call void @kernel_softmax, i32 %att_2, i32 %add141_read" [kernel_MHSA.cpp:143]   --->   Operation 69 'call' 'call_ln143' <Predicate = (h_1 == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%specoccurrence_ln143 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 12, void @empty_115" [kernel_MHSA.cpp:143]   --->   Operation 70 'specoccurrence' 'specoccurrence_ln143' <Predicate = (h_1 == 2)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%rend453 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin3" [kernel_MHSA.cpp:143]   --->   Operation 71 'specregionend' 'rend453' <Predicate = (h_1 == 2)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln143 = br void %.exit" [kernel_MHSA.cpp:143]   --->   Operation 72 'br' 'br_ln143' <Predicate = (h_1 == 2)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [kernel_MHSA.cpp:143]   --->   Operation 73 'specregionbegin' 'rbegin2' <Predicate = (h_1 == 1)> <Delay = 0.00>
ST_3 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln143 = call void @kernel_softmax, i32 %att_1, i32 %add141_read" [kernel_MHSA.cpp:143]   --->   Operation 74 'call' 'call_ln143' <Predicate = (h_1 == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%specoccurrence_ln143 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 12, void @empty_115" [kernel_MHSA.cpp:143]   --->   Operation 75 'specoccurrence' 'specoccurrence_ln143' <Predicate = (h_1 == 1)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%rend449 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin2" [kernel_MHSA.cpp:143]   --->   Operation 76 'specregionend' 'rend449' <Predicate = (h_1 == 1)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln143 = br void %.exit" [kernel_MHSA.cpp:143]   --->   Operation 77 'br' 'br_ln143' <Predicate = (h_1 == 1)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [kernel_MHSA.cpp:143]   --->   Operation 78 'specregionbegin' 'rbegin1' <Predicate = (h_1 == 0)> <Delay = 0.00>
ST_3 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln143 = call void @kernel_softmax, i32 %att, i32 %add141_read" [kernel_MHSA.cpp:143]   --->   Operation 79 'call' 'call_ln143' <Predicate = (h_1 == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%specoccurrence_ln143 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 12, void @empty_115" [kernel_MHSA.cpp:143]   --->   Operation 80 'specoccurrence' 'specoccurrence_ln143' <Predicate = (h_1 == 0)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%rend447 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin1" [kernel_MHSA.cpp:143]   --->   Operation 81 'specregionend' 'rend447' <Predicate = (h_1 == 0)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln143 = br void %.exit" [kernel_MHSA.cpp:143]   --->   Operation 82 'br' 'br_ln143' <Predicate = (h_1 == 0)> <Delay = 0.00>
ST_3 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln143 = call void @kernel_softmax, i32 %att_11, i32 %add141_read" [kernel_MHSA.cpp:143]   --->   Operation 83 'call' 'call_ln143' <Predicate = (h_1 != 0 & h_1 != 1 & h_1 != 2 & h_1 != 3 & h_1 != 4 & h_1 != 5 & h_1 != 6 & h_1 != 7 & h_1 != 8 & h_1 != 9 & h_1 != 10)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln143 = br void %.exit" [kernel_MHSA.cpp:143]   --->   Operation 84 'br' 'br_ln143' <Predicate = (h_1 != 0 & h_1 != 1 & h_1 != 2 & h_1 != 3 & h_1 != 4 & h_1 != 5 & h_1 != 6 & h_1 != 7 & h_1 != 8 & h_1 != 9 & h_1 != 10)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.36ns)   --->   "%store_ln141 = store i4 %add_ln141, i4 %h" [kernel_MHSA.cpp:141]   --->   Operation 85 'store' 'store_ln141' <Predicate = true> <Delay = 0.36>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln141 = br void %for.inc142" [kernel_MHSA.cpp:141]   --->   Operation 86 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 0.360ns
The critical path consists of the following:
	'alloca' operation 4 bit ('h', kernel_MHSA.cpp:141) [14]  (0.000 ns)
	'store' operation 0 bit ('store_ln141', kernel_MHSA.cpp:141) of constant 0 on local variable 'h', kernel_MHSA.cpp:141 [16]  (0.360 ns)

 <State 2>: 0.663ns
The critical path consists of the following:
	'load' operation 4 bit ('h', kernel_MHSA.cpp:141) on local variable 'h', kernel_MHSA.cpp:141 [19]  (0.000 ns)
	'add' operation 4 bit ('add_ln141', kernel_MHSA.cpp:141) [20]  (0.663 ns)

 <State 3>: 0.360ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln141', kernel_MHSA.cpp:141) of variable 'add_ln141', kernel_MHSA.cpp:141 on local variable 'h', kernel_MHSA.cpp:141 [97]  (0.360 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
