
tgl103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d20  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08003e30  08003e30  00013e30  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003eb8  08003eb8  00013eb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003ebc  08003ebc  00013ebc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000006c  20000000  08003ec0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000001bc  2000006c  08003f2c  0002006c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000228  08003f2c  00020228  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
  9 .debug_line   00006fdc  00000000  00000000  00020095  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00017b52  00000000  00000000  00027071  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000032d2  00000000  00000000  0003ebc3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000a08  00000000  00000000  00041e98  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000e90  00000000  00000000  000428a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000075a4  00000000  00000000  00043730  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003a7b  00000000  00000000  0004acd4  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0004e74f  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002364  00000000  00000000  0004e7cc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000006c 	.word	0x2000006c
 800012c:	00000000 	.word	0x00000000
 8000130:	08003e18 	.word	0x08003e18

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000070 	.word	0x20000070
 800014c:	08003e18 	.word	0x08003e18

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f092 0f00 	teq	r2, #0
 800043a:	bf14      	ite	ne
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	4770      	bxeq	lr
 8000442:	b530      	push	{r4, r5, lr}
 8000444:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000448:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800044c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000450:	e720      	b.n	8000294 <__adddf3+0x138>
 8000452:	bf00      	nop

08000454 <__aeabi_ul2d>:
 8000454:	ea50 0201 	orrs.w	r2, r0, r1
 8000458:	bf08      	it	eq
 800045a:	4770      	bxeq	lr
 800045c:	b530      	push	{r4, r5, lr}
 800045e:	f04f 0500 	mov.w	r5, #0
 8000462:	e00a      	b.n	800047a <__aeabi_l2d+0x16>

08000464 <__aeabi_l2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000472:	d502      	bpl.n	800047a <__aeabi_l2d+0x16>
 8000474:	4240      	negs	r0, r0
 8000476:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800047a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000482:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000486:	f43f aedc 	beq.w	8000242 <__adddf3+0xe6>
 800048a:	f04f 0203 	mov.w	r2, #3
 800048e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000492:	bf18      	it	ne
 8000494:	3203      	addne	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004a2:	f1c2 0320 	rsb	r3, r2, #32
 80004a6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004aa:	fa20 f002 	lsr.w	r0, r0, r2
 80004ae:	fa01 fe03 	lsl.w	lr, r1, r3
 80004b2:	ea40 000e 	orr.w	r0, r0, lr
 80004b6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ba:	4414      	add	r4, r2
 80004bc:	e6c1      	b.n	8000242 <__adddf3+0xe6>
 80004be:	bf00      	nop

080004c0 <__aeabi_dmul>:
 80004c0:	b570      	push	{r4, r5, r6, lr}
 80004c2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004c6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004ce:	bf1d      	ittte	ne
 80004d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004d4:	ea94 0f0c 	teqne	r4, ip
 80004d8:	ea95 0f0c 	teqne	r5, ip
 80004dc:	f000 f8de 	bleq	800069c <__aeabi_dmul+0x1dc>
 80004e0:	442c      	add	r4, r5
 80004e2:	ea81 0603 	eor.w	r6, r1, r3
 80004e6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004ea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004ee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004f2:	bf18      	it	ne
 80004f4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80004f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80004fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000500:	d038      	beq.n	8000574 <__aeabi_dmul+0xb4>
 8000502:	fba0 ce02 	umull	ip, lr, r0, r2
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800050e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000512:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000516:	f04f 0600 	mov.w	r6, #0
 800051a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800051e:	f09c 0f00 	teq	ip, #0
 8000522:	bf18      	it	ne
 8000524:	f04e 0e01 	orrne.w	lr, lr, #1
 8000528:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800052c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000530:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000534:	d204      	bcs.n	8000540 <__aeabi_dmul+0x80>
 8000536:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800053a:	416d      	adcs	r5, r5
 800053c:	eb46 0606 	adc.w	r6, r6, r6
 8000540:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000544:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000548:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800054c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000550:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000554:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000558:	bf88      	it	hi
 800055a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800055e:	d81e      	bhi.n	800059e <__aeabi_dmul+0xde>
 8000560:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000564:	bf08      	it	eq
 8000566:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800056a:	f150 0000 	adcs.w	r0, r0, #0
 800056e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000572:	bd70      	pop	{r4, r5, r6, pc}
 8000574:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000578:	ea46 0101 	orr.w	r1, r6, r1
 800057c:	ea40 0002 	orr.w	r0, r0, r2
 8000580:	ea81 0103 	eor.w	r1, r1, r3
 8000584:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000588:	bfc2      	ittt	gt
 800058a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800058e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000592:	bd70      	popgt	{r4, r5, r6, pc}
 8000594:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000598:	f04f 0e00 	mov.w	lr, #0
 800059c:	3c01      	subs	r4, #1
 800059e:	f300 80ab 	bgt.w	80006f8 <__aeabi_dmul+0x238>
 80005a2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005a6:	bfde      	ittt	le
 80005a8:	2000      	movle	r0, #0
 80005aa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005ae:	bd70      	pople	{r4, r5, r6, pc}
 80005b0:	f1c4 0400 	rsb	r4, r4, #0
 80005b4:	3c20      	subs	r4, #32
 80005b6:	da35      	bge.n	8000624 <__aeabi_dmul+0x164>
 80005b8:	340c      	adds	r4, #12
 80005ba:	dc1b      	bgt.n	80005f4 <__aeabi_dmul+0x134>
 80005bc:	f104 0414 	add.w	r4, r4, #20
 80005c0:	f1c4 0520 	rsb	r5, r4, #32
 80005c4:	fa00 f305 	lsl.w	r3, r0, r5
 80005c8:	fa20 f004 	lsr.w	r0, r0, r4
 80005cc:	fa01 f205 	lsl.w	r2, r1, r5
 80005d0:	ea40 0002 	orr.w	r0, r0, r2
 80005d4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e0:	fa21 f604 	lsr.w	r6, r1, r4
 80005e4:	eb42 0106 	adc.w	r1, r2, r6
 80005e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005ec:	bf08      	it	eq
 80005ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f1c4 040c 	rsb	r4, r4, #12
 80005f8:	f1c4 0520 	rsb	r5, r4, #32
 80005fc:	fa00 f304 	lsl.w	r3, r0, r4
 8000600:	fa20 f005 	lsr.w	r0, r0, r5
 8000604:	fa01 f204 	lsl.w	r2, r1, r4
 8000608:	ea40 0002 	orr.w	r0, r0, r2
 800060c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000610:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000614:	f141 0100 	adc.w	r1, r1, #0
 8000618:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800061c:	bf08      	it	eq
 800061e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000622:	bd70      	pop	{r4, r5, r6, pc}
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f205 	lsl.w	r2, r0, r5
 800062c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000630:	fa20 f304 	lsr.w	r3, r0, r4
 8000634:	fa01 f205 	lsl.w	r2, r1, r5
 8000638:	ea43 0302 	orr.w	r3, r3, r2
 800063c:	fa21 f004 	lsr.w	r0, r1, r4
 8000640:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000644:	fa21 f204 	lsr.w	r2, r1, r4
 8000648:	ea20 0002 	bic.w	r0, r0, r2
 800064c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000650:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000654:	bf08      	it	eq
 8000656:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f094 0f00 	teq	r4, #0
 8000660:	d10f      	bne.n	8000682 <__aeabi_dmul+0x1c2>
 8000662:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000666:	0040      	lsls	r0, r0, #1
 8000668:	eb41 0101 	adc.w	r1, r1, r1
 800066c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000670:	bf08      	it	eq
 8000672:	3c01      	subeq	r4, #1
 8000674:	d0f7      	beq.n	8000666 <__aeabi_dmul+0x1a6>
 8000676:	ea41 0106 	orr.w	r1, r1, r6
 800067a:	f095 0f00 	teq	r5, #0
 800067e:	bf18      	it	ne
 8000680:	4770      	bxne	lr
 8000682:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000686:	0052      	lsls	r2, r2, #1
 8000688:	eb43 0303 	adc.w	r3, r3, r3
 800068c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000690:	bf08      	it	eq
 8000692:	3d01      	subeq	r5, #1
 8000694:	d0f7      	beq.n	8000686 <__aeabi_dmul+0x1c6>
 8000696:	ea43 0306 	orr.w	r3, r3, r6
 800069a:	4770      	bx	lr
 800069c:	ea94 0f0c 	teq	r4, ip
 80006a0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006a4:	bf18      	it	ne
 80006a6:	ea95 0f0c 	teqne	r5, ip
 80006aa:	d00c      	beq.n	80006c6 <__aeabi_dmul+0x206>
 80006ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b0:	bf18      	it	ne
 80006b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006b6:	d1d1      	bne.n	800065c <__aeabi_dmul+0x19c>
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c0:	f04f 0000 	mov.w	r0, #0
 80006c4:	bd70      	pop	{r4, r5, r6, pc}
 80006c6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006ca:	bf06      	itte	eq
 80006cc:	4610      	moveq	r0, r2
 80006ce:	4619      	moveq	r1, r3
 80006d0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006d4:	d019      	beq.n	800070a <__aeabi_dmul+0x24a>
 80006d6:	ea94 0f0c 	teq	r4, ip
 80006da:	d102      	bne.n	80006e2 <__aeabi_dmul+0x222>
 80006dc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e0:	d113      	bne.n	800070a <__aeabi_dmul+0x24a>
 80006e2:	ea95 0f0c 	teq	r5, ip
 80006e6:	d105      	bne.n	80006f4 <__aeabi_dmul+0x234>
 80006e8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006ec:	bf1c      	itt	ne
 80006ee:	4610      	movne	r0, r2
 80006f0:	4619      	movne	r1, r3
 80006f2:	d10a      	bne.n	800070a <__aeabi_dmul+0x24a>
 80006f4:	ea81 0103 	eor.w	r1, r1, r3
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000700:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000704:	f04f 0000 	mov.w	r0, #0
 8000708:	bd70      	pop	{r4, r5, r6, pc}
 800070a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800070e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000712:	bd70      	pop	{r4, r5, r6, pc}

08000714 <__aeabi_ddiv>:
 8000714:	b570      	push	{r4, r5, r6, lr}
 8000716:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800071a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800071e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000722:	bf1d      	ittte	ne
 8000724:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000728:	ea94 0f0c 	teqne	r4, ip
 800072c:	ea95 0f0c 	teqne	r5, ip
 8000730:	f000 f8a7 	bleq	8000882 <__aeabi_ddiv+0x16e>
 8000734:	eba4 0405 	sub.w	r4, r4, r5
 8000738:	ea81 0e03 	eor.w	lr, r1, r3
 800073c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000740:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000744:	f000 8088 	beq.w	8000858 <__aeabi_ddiv+0x144>
 8000748:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800074c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000750:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000754:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000758:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800075c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000760:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000764:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000768:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800076c:	429d      	cmp	r5, r3
 800076e:	bf08      	it	eq
 8000770:	4296      	cmpeq	r6, r2
 8000772:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000776:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800077a:	d202      	bcs.n	8000782 <__aeabi_ddiv+0x6e>
 800077c:	085b      	lsrs	r3, r3, #1
 800077e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000782:	1ab6      	subs	r6, r6, r2
 8000784:	eb65 0503 	sbc.w	r5, r5, r3
 8000788:	085b      	lsrs	r3, r3, #1
 800078a:	ea4f 0232 	mov.w	r2, r2, rrx
 800078e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000792:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000796:	ebb6 0e02 	subs.w	lr, r6, r2
 800079a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800079e:	bf22      	ittt	cs
 80007a0:	1ab6      	subcs	r6, r6, r2
 80007a2:	4675      	movcs	r5, lr
 80007a4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f0:	ea55 0e06 	orrs.w	lr, r5, r6
 80007f4:	d018      	beq.n	8000828 <__aeabi_ddiv+0x114>
 80007f6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80007fa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80007fe:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000802:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000806:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800080a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800080e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000812:	d1c0      	bne.n	8000796 <__aeabi_ddiv+0x82>
 8000814:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000818:	d10b      	bne.n	8000832 <__aeabi_ddiv+0x11e>
 800081a:	ea41 0100 	orr.w	r1, r1, r0
 800081e:	f04f 0000 	mov.w	r0, #0
 8000822:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000826:	e7b6      	b.n	8000796 <__aeabi_ddiv+0x82>
 8000828:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800082c:	bf04      	itt	eq
 800082e:	4301      	orreq	r1, r0
 8000830:	2000      	moveq	r0, #0
 8000832:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000836:	bf88      	it	hi
 8000838:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800083c:	f63f aeaf 	bhi.w	800059e <__aeabi_dmul+0xde>
 8000840:	ebb5 0c03 	subs.w	ip, r5, r3
 8000844:	bf04      	itt	eq
 8000846:	ebb6 0c02 	subseq.w	ip, r6, r2
 800084a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800084e:	f150 0000 	adcs.w	r0, r0, #0
 8000852:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000856:	bd70      	pop	{r4, r5, r6, pc}
 8000858:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800085c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000860:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000864:	bfc2      	ittt	gt
 8000866:	ebd4 050c 	rsbsgt	r5, r4, ip
 800086a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800086e:	bd70      	popgt	{r4, r5, r6, pc}
 8000870:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000874:	f04f 0e00 	mov.w	lr, #0
 8000878:	3c01      	subs	r4, #1
 800087a:	e690      	b.n	800059e <__aeabi_dmul+0xde>
 800087c:	ea45 0e06 	orr.w	lr, r5, r6
 8000880:	e68d      	b.n	800059e <__aeabi_dmul+0xde>
 8000882:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000886:	ea94 0f0c 	teq	r4, ip
 800088a:	bf08      	it	eq
 800088c:	ea95 0f0c 	teqeq	r5, ip
 8000890:	f43f af3b 	beq.w	800070a <__aeabi_dmul+0x24a>
 8000894:	ea94 0f0c 	teq	r4, ip
 8000898:	d10a      	bne.n	80008b0 <__aeabi_ddiv+0x19c>
 800089a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800089e:	f47f af34 	bne.w	800070a <__aeabi_dmul+0x24a>
 80008a2:	ea95 0f0c 	teq	r5, ip
 80008a6:	f47f af25 	bne.w	80006f4 <__aeabi_dmul+0x234>
 80008aa:	4610      	mov	r0, r2
 80008ac:	4619      	mov	r1, r3
 80008ae:	e72c      	b.n	800070a <__aeabi_dmul+0x24a>
 80008b0:	ea95 0f0c 	teq	r5, ip
 80008b4:	d106      	bne.n	80008c4 <__aeabi_ddiv+0x1b0>
 80008b6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ba:	f43f aefd 	beq.w	80006b8 <__aeabi_dmul+0x1f8>
 80008be:	4610      	mov	r0, r2
 80008c0:	4619      	mov	r1, r3
 80008c2:	e722      	b.n	800070a <__aeabi_dmul+0x24a>
 80008c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008c8:	bf18      	it	ne
 80008ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ce:	f47f aec5 	bne.w	800065c <__aeabi_dmul+0x19c>
 80008d2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008d6:	f47f af0d 	bne.w	80006f4 <__aeabi_dmul+0x234>
 80008da:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008de:	f47f aeeb 	bne.w	80006b8 <__aeabi_dmul+0x1f8>
 80008e2:	e712      	b.n	800070a <__aeabi_dmul+0x24a>

080008e4 <__gedf2>:
 80008e4:	f04f 3cff 	mov.w	ip, #4294967295
 80008e8:	e006      	b.n	80008f8 <__cmpdf2+0x4>
 80008ea:	bf00      	nop

080008ec <__ledf2>:
 80008ec:	f04f 0c01 	mov.w	ip, #1
 80008f0:	e002      	b.n	80008f8 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__cmpdf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80008fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000900:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000904:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000908:	bf18      	it	ne
 800090a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800090e:	d01b      	beq.n	8000948 <__cmpdf2+0x54>
 8000910:	b001      	add	sp, #4
 8000912:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000916:	bf0c      	ite	eq
 8000918:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800091c:	ea91 0f03 	teqne	r1, r3
 8000920:	bf02      	ittt	eq
 8000922:	ea90 0f02 	teqeq	r0, r2
 8000926:	2000      	moveq	r0, #0
 8000928:	4770      	bxeq	lr
 800092a:	f110 0f00 	cmn.w	r0, #0
 800092e:	ea91 0f03 	teq	r1, r3
 8000932:	bf58      	it	pl
 8000934:	4299      	cmppl	r1, r3
 8000936:	bf08      	it	eq
 8000938:	4290      	cmpeq	r0, r2
 800093a:	bf2c      	ite	cs
 800093c:	17d8      	asrcs	r0, r3, #31
 800093e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000942:	f040 0001 	orr.w	r0, r0, #1
 8000946:	4770      	bx	lr
 8000948:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800094c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000950:	d102      	bne.n	8000958 <__cmpdf2+0x64>
 8000952:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000956:	d107      	bne.n	8000968 <__cmpdf2+0x74>
 8000958:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800095c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000960:	d1d6      	bne.n	8000910 <__cmpdf2+0x1c>
 8000962:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000966:	d0d3      	beq.n	8000910 <__cmpdf2+0x1c>
 8000968:	f85d 0b04 	ldr.w	r0, [sp], #4
 800096c:	4770      	bx	lr
 800096e:	bf00      	nop

08000970 <__aeabi_cdrcmple>:
 8000970:	4684      	mov	ip, r0
 8000972:	4610      	mov	r0, r2
 8000974:	4662      	mov	r2, ip
 8000976:	468c      	mov	ip, r1
 8000978:	4619      	mov	r1, r3
 800097a:	4663      	mov	r3, ip
 800097c:	e000      	b.n	8000980 <__aeabi_cdcmpeq>
 800097e:	bf00      	nop

08000980 <__aeabi_cdcmpeq>:
 8000980:	b501      	push	{r0, lr}
 8000982:	f7ff ffb7 	bl	80008f4 <__cmpdf2>
 8000986:	2800      	cmp	r0, #0
 8000988:	bf48      	it	mi
 800098a:	f110 0f00 	cmnmi.w	r0, #0
 800098e:	bd01      	pop	{r0, pc}

08000990 <__aeabi_dcmpeq>:
 8000990:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000994:	f7ff fff4 	bl	8000980 <__aeabi_cdcmpeq>
 8000998:	bf0c      	ite	eq
 800099a:	2001      	moveq	r0, #1
 800099c:	2000      	movne	r0, #0
 800099e:	f85d fb08 	ldr.w	pc, [sp], #8
 80009a2:	bf00      	nop

080009a4 <__aeabi_dcmplt>:
 80009a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009a8:	f7ff ffea 	bl	8000980 <__aeabi_cdcmpeq>
 80009ac:	bf34      	ite	cc
 80009ae:	2001      	movcc	r0, #1
 80009b0:	2000      	movcs	r0, #0
 80009b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009b6:	bf00      	nop

080009b8 <__aeabi_dcmple>:
 80009b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009bc:	f7ff ffe0 	bl	8000980 <__aeabi_cdcmpeq>
 80009c0:	bf94      	ite	ls
 80009c2:	2001      	movls	r0, #1
 80009c4:	2000      	movhi	r0, #0
 80009c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ca:	bf00      	nop

080009cc <__aeabi_dcmpge>:
 80009cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d0:	f7ff ffce 	bl	8000970 <__aeabi_cdrcmple>
 80009d4:	bf94      	ite	ls
 80009d6:	2001      	movls	r0, #1
 80009d8:	2000      	movhi	r0, #0
 80009da:	f85d fb08 	ldr.w	pc, [sp], #8
 80009de:	bf00      	nop

080009e0 <__aeabi_dcmpgt>:
 80009e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e4:	f7ff ffc4 	bl	8000970 <__aeabi_cdrcmple>
 80009e8:	bf34      	ite	cc
 80009ea:	2001      	movcc	r0, #1
 80009ec:	2000      	movcs	r0, #0
 80009ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f2:	bf00      	nop

080009f4 <__aeabi_dcmpun>:
 80009f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009fc:	d102      	bne.n	8000a04 <__aeabi_dcmpun+0x10>
 80009fe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a02:	d10a      	bne.n	8000a1a <__aeabi_dcmpun+0x26>
 8000a04:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	d102      	bne.n	8000a14 <__aeabi_dcmpun+0x20>
 8000a0e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a12:	d102      	bne.n	8000a1a <__aeabi_dcmpun+0x26>
 8000a14:	f04f 0000 	mov.w	r0, #0
 8000a18:	4770      	bx	lr
 8000a1a:	f04f 0001 	mov.w	r0, #1
 8000a1e:	4770      	bx	lr

08000a20 <__aeabi_frsub>:
 8000a20:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a24:	e002      	b.n	8000a2c <__addsf3>
 8000a26:	bf00      	nop

08000a28 <__aeabi_fsub>:
 8000a28:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a2c <__addsf3>:
 8000a2c:	0042      	lsls	r2, r0, #1
 8000a2e:	bf1f      	itttt	ne
 8000a30:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a34:	ea92 0f03 	teqne	r2, r3
 8000a38:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a3c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a40:	d06a      	beq.n	8000b18 <__addsf3+0xec>
 8000a42:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a46:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a4a:	bfc1      	itttt	gt
 8000a4c:	18d2      	addgt	r2, r2, r3
 8000a4e:	4041      	eorgt	r1, r0
 8000a50:	4048      	eorgt	r0, r1
 8000a52:	4041      	eorgt	r1, r0
 8000a54:	bfb8      	it	lt
 8000a56:	425b      	neglt	r3, r3
 8000a58:	2b19      	cmp	r3, #25
 8000a5a:	bf88      	it	hi
 8000a5c:	4770      	bxhi	lr
 8000a5e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000a62:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a66:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000a6a:	bf18      	it	ne
 8000a6c:	4240      	negne	r0, r0
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a72:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000a76:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000a7a:	bf18      	it	ne
 8000a7c:	4249      	negne	r1, r1
 8000a7e:	ea92 0f03 	teq	r2, r3
 8000a82:	d03f      	beq.n	8000b04 <__addsf3+0xd8>
 8000a84:	f1a2 0201 	sub.w	r2, r2, #1
 8000a88:	fa41 fc03 	asr.w	ip, r1, r3
 8000a8c:	eb10 000c 	adds.w	r0, r0, ip
 8000a90:	f1c3 0320 	rsb	r3, r3, #32
 8000a94:	fa01 f103 	lsl.w	r1, r1, r3
 8000a98:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a9c:	d502      	bpl.n	8000aa4 <__addsf3+0x78>
 8000a9e:	4249      	negs	r1, r1
 8000aa0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000aa4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000aa8:	d313      	bcc.n	8000ad2 <__addsf3+0xa6>
 8000aaa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000aae:	d306      	bcc.n	8000abe <__addsf3+0x92>
 8000ab0:	0840      	lsrs	r0, r0, #1
 8000ab2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000ab6:	f102 0201 	add.w	r2, r2, #1
 8000aba:	2afe      	cmp	r2, #254	; 0xfe
 8000abc:	d251      	bcs.n	8000b62 <__addsf3+0x136>
 8000abe:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000ac2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ac6:	bf08      	it	eq
 8000ac8:	f020 0001 	biceq.w	r0, r0, #1
 8000acc:	ea40 0003 	orr.w	r0, r0, r3
 8000ad0:	4770      	bx	lr
 8000ad2:	0049      	lsls	r1, r1, #1
 8000ad4:	eb40 0000 	adc.w	r0, r0, r0
 8000ad8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000adc:	f1a2 0201 	sub.w	r2, r2, #1
 8000ae0:	d1ed      	bne.n	8000abe <__addsf3+0x92>
 8000ae2:	fab0 fc80 	clz	ip, r0
 8000ae6:	f1ac 0c08 	sub.w	ip, ip, #8
 8000aea:	ebb2 020c 	subs.w	r2, r2, ip
 8000aee:	fa00 f00c 	lsl.w	r0, r0, ip
 8000af2:	bfaa      	itet	ge
 8000af4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000af8:	4252      	neglt	r2, r2
 8000afa:	4318      	orrge	r0, r3
 8000afc:	bfbc      	itt	lt
 8000afe:	40d0      	lsrlt	r0, r2
 8000b00:	4318      	orrlt	r0, r3
 8000b02:	4770      	bx	lr
 8000b04:	f092 0f00 	teq	r2, #0
 8000b08:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b0c:	bf06      	itte	eq
 8000b0e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b12:	3201      	addeq	r2, #1
 8000b14:	3b01      	subne	r3, #1
 8000b16:	e7b5      	b.n	8000a84 <__addsf3+0x58>
 8000b18:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b1c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b20:	bf18      	it	ne
 8000b22:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b26:	d021      	beq.n	8000b6c <__addsf3+0x140>
 8000b28:	ea92 0f03 	teq	r2, r3
 8000b2c:	d004      	beq.n	8000b38 <__addsf3+0x10c>
 8000b2e:	f092 0f00 	teq	r2, #0
 8000b32:	bf08      	it	eq
 8000b34:	4608      	moveq	r0, r1
 8000b36:	4770      	bx	lr
 8000b38:	ea90 0f01 	teq	r0, r1
 8000b3c:	bf1c      	itt	ne
 8000b3e:	2000      	movne	r0, #0
 8000b40:	4770      	bxne	lr
 8000b42:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000b46:	d104      	bne.n	8000b52 <__addsf3+0x126>
 8000b48:	0040      	lsls	r0, r0, #1
 8000b4a:	bf28      	it	cs
 8000b4c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000b50:	4770      	bx	lr
 8000b52:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000b56:	bf3c      	itt	cc
 8000b58:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000b5c:	4770      	bxcc	lr
 8000b5e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b62:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000b66:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6a:	4770      	bx	lr
 8000b6c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000b70:	bf16      	itet	ne
 8000b72:	4608      	movne	r0, r1
 8000b74:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000b78:	4601      	movne	r1, r0
 8000b7a:	0242      	lsls	r2, r0, #9
 8000b7c:	bf06      	itte	eq
 8000b7e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000b82:	ea90 0f01 	teqeq	r0, r1
 8000b86:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000b8a:	4770      	bx	lr

08000b8c <__aeabi_ui2f>:
 8000b8c:	f04f 0300 	mov.w	r3, #0
 8000b90:	e004      	b.n	8000b9c <__aeabi_i2f+0x8>
 8000b92:	bf00      	nop

08000b94 <__aeabi_i2f>:
 8000b94:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000b98:	bf48      	it	mi
 8000b9a:	4240      	negmi	r0, r0
 8000b9c:	ea5f 0c00 	movs.w	ip, r0
 8000ba0:	bf08      	it	eq
 8000ba2:	4770      	bxeq	lr
 8000ba4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000ba8:	4601      	mov	r1, r0
 8000baa:	f04f 0000 	mov.w	r0, #0
 8000bae:	e01c      	b.n	8000bea <__aeabi_l2f+0x2a>

08000bb0 <__aeabi_ul2f>:
 8000bb0:	ea50 0201 	orrs.w	r2, r0, r1
 8000bb4:	bf08      	it	eq
 8000bb6:	4770      	bxeq	lr
 8000bb8:	f04f 0300 	mov.w	r3, #0
 8000bbc:	e00a      	b.n	8000bd4 <__aeabi_l2f+0x14>
 8000bbe:	bf00      	nop

08000bc0 <__aeabi_l2f>:
 8000bc0:	ea50 0201 	orrs.w	r2, r0, r1
 8000bc4:	bf08      	it	eq
 8000bc6:	4770      	bxeq	lr
 8000bc8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000bcc:	d502      	bpl.n	8000bd4 <__aeabi_l2f+0x14>
 8000bce:	4240      	negs	r0, r0
 8000bd0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bd4:	ea5f 0c01 	movs.w	ip, r1
 8000bd8:	bf02      	ittt	eq
 8000bda:	4684      	moveq	ip, r0
 8000bdc:	4601      	moveq	r1, r0
 8000bde:	2000      	moveq	r0, #0
 8000be0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000be4:	bf08      	it	eq
 8000be6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000bea:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000bee:	fabc f28c 	clz	r2, ip
 8000bf2:	3a08      	subs	r2, #8
 8000bf4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000bf8:	db10      	blt.n	8000c1c <__aeabi_l2f+0x5c>
 8000bfa:	fa01 fc02 	lsl.w	ip, r1, r2
 8000bfe:	4463      	add	r3, ip
 8000c00:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c04:	f1c2 0220 	rsb	r2, r2, #32
 8000c08:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c0c:	fa20 f202 	lsr.w	r2, r0, r2
 8000c10:	eb43 0002 	adc.w	r0, r3, r2
 8000c14:	bf08      	it	eq
 8000c16:	f020 0001 	biceq.w	r0, r0, #1
 8000c1a:	4770      	bx	lr
 8000c1c:	f102 0220 	add.w	r2, r2, #32
 8000c20:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c24:	f1c2 0220 	rsb	r2, r2, #32
 8000c28:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c2c:	fa21 f202 	lsr.w	r2, r1, r2
 8000c30:	eb43 0002 	adc.w	r0, r3, r2
 8000c34:	bf08      	it	eq
 8000c36:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c3a:	4770      	bx	lr

08000c3c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000c3c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000c3e:	e003      	b.n	8000c48 <LoopCopyDataInit>

08000c40 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000c40:	4b0b      	ldr	r3, [pc, #44]	; (8000c70 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000c42:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000c44:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000c46:	3104      	adds	r1, #4

08000c48 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000c48:	480a      	ldr	r0, [pc, #40]	; (8000c74 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000c4a:	4b0b      	ldr	r3, [pc, #44]	; (8000c78 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000c4c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000c4e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000c50:	d3f6      	bcc.n	8000c40 <CopyDataInit>
  ldr r2, =_sbss
 8000c52:	4a0a      	ldr	r2, [pc, #40]	; (8000c7c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000c54:	e002      	b.n	8000c5c <LoopFillZerobss>

08000c56 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000c56:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000c58:	f842 3b04 	str.w	r3, [r2], #4

08000c5c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000c5c:	4b08      	ldr	r3, [pc, #32]	; (8000c80 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000c5e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000c60:	d3f9      	bcc.n	8000c56 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000c62:	f000 f811 	bl	8000c88 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c66:	f002 fa1d 	bl	80030a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c6a:	f001 febd 	bl	80029e8 <main>
  bx lr
 8000c6e:	4770      	bx	lr
  ldr r3, =_sidata
 8000c70:	08003ec0 	.word	0x08003ec0
  ldr r0, =_sdata
 8000c74:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000c78:	2000006c 	.word	0x2000006c
  ldr r2, =_sbss
 8000c7c:	2000006c 	.word	0x2000006c
  ldr r3, = _ebss
 8000c80:	20000228 	.word	0x20000228

08000c84 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c84:	e7fe      	b.n	8000c84 <CAN1_RX1_IRQHandler>
	...

08000c88 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000c88:	4b0f      	ldr	r3, [pc, #60]	; (8000cc8 <SystemInit+0x40>)
 8000c8a:	681a      	ldr	r2, [r3, #0]
 8000c8c:	f042 0201 	orr.w	r2, r2, #1
 8000c90:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8000c92:	6859      	ldr	r1, [r3, #4]
 8000c94:	4a0d      	ldr	r2, [pc, #52]	; (8000ccc <SystemInit+0x44>)
 8000c96:	400a      	ands	r2, r1
 8000c98:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000c9a:	681a      	ldr	r2, [r3, #0]
 8000c9c:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8000ca0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000ca4:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000ca6:	681a      	ldr	r2, [r3, #0]
 8000ca8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000cac:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8000cae:	685a      	ldr	r2, [r3, #4]
 8000cb0:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8000cb4:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8000cb6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000cba:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000cbc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000cc0:	4b03      	ldr	r3, [pc, #12]	; (8000cd0 <SystemInit+0x48>)
 8000cc2:	609a      	str	r2, [r3, #8]
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop
 8000cc8:	40021000 	.word	0x40021000
 8000ccc:	f8ff0000 	.word	0xf8ff0000
 8000cd0:	e000ed00 	.word	0xe000ed00

08000cd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cd4:	b510      	push	{r4, lr}
 8000cd6:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8000cd8:	f001 f900 	bl	8001edc <HAL_RCC_GetHCLKFreq>
 8000cdc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ce0:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ce4:	f000 fb78 	bl	80013d8 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8000ce8:	2200      	movs	r2, #0
 8000cea:	4621      	mov	r1, r4
 8000cec:	f04f 30ff 	mov.w	r0, #4294967295
 8000cf0:	f000 fb32 	bl	8001358 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000cf4:	2000      	movs	r0, #0
 8000cf6:	bd10      	pop	{r4, pc}

08000cf8 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cf8:	4a07      	ldr	r2, [pc, #28]	; (8000d18 <HAL_Init+0x20>)
{
 8000cfa:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cfc:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cfe:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d00:	f043 0310 	orr.w	r3, r3, #16
 8000d04:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d06:	f000 fb15 	bl	8001334 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d0a:	2000      	movs	r0, #0
 8000d0c:	f7ff ffe2 	bl	8000cd4 <HAL_InitTick>
  HAL_MspInit();
 8000d10:	f001 ffa0 	bl	8002c54 <HAL_MspInit>
}
 8000d14:	2000      	movs	r0, #0
 8000d16:	bd08      	pop	{r3, pc}
 8000d18:	40022000 	.word	0x40022000

08000d1c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000d1c:	4a02      	ldr	r2, [pc, #8]	; (8000d28 <HAL_IncTick+0xc>)
 8000d1e:	6813      	ldr	r3, [r2, #0]
 8000d20:	3301      	adds	r3, #1
 8000d22:	6013      	str	r3, [r2, #0]
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop
 8000d28:	20000088 	.word	0x20000088

08000d2c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000d2c:	4b01      	ldr	r3, [pc, #4]	; (8000d34 <HAL_GetTick+0x8>)
 8000d2e:	6818      	ldr	r0, [r3, #0]
}
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop
 8000d34:	20000088 	.word	0x20000088

08000d38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000d38:	b513      	push	{r0, r1, r4, lr}
 8000d3a:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0;
  tickstart = HAL_GetTick();
 8000d3c:	f7ff fff6 	bl	8000d2c <HAL_GetTick>
 8000d40:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 8000d42:	f7ff fff3 	bl	8000d2c <HAL_GetTick>
 8000d46:	9b01      	ldr	r3, [sp, #4]
 8000d48:	1b00      	subs	r0, r0, r4
 8000d4a:	4298      	cmp	r0, r3
 8000d4c:	d3f9      	bcc.n	8000d42 <HAL_Delay+0xa>
  {
  }
}
 8000d4e:	b002      	add	sp, #8
 8000d50:	bd10      	pop	{r4, pc}

08000d52 <HAL_ADC_ConvCpltCallback>:
 8000d52:	4770      	bx	lr

08000d54 <ADC_DMAConvCplt>:
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000d54:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8000d56:	b510      	push	{r4, lr}
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000d58:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000d5a:	f012 0f50 	tst.w	r2, #80	; 0x50
 8000d5e:	d11b      	bne.n	8000d98 <ADC_DMAConvCplt+0x44>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000d60:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000d62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000d66:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000d68:	681a      	ldr	r2, [r3, #0]
 8000d6a:	6892      	ldr	r2, [r2, #8]
 8000d6c:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8000d70:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000d74:	d10c      	bne.n	8000d90 <ADC_DMAConvCplt+0x3c>
 8000d76:	68da      	ldr	r2, [r3, #12]
 8000d78:	b952      	cbnz	r2, 8000d90 <ADC_DMAConvCplt+0x3c>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000d7a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000d7c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000d80:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000d82:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000d84:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000d86:	bf5e      	ittt	pl
 8000d88:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
 8000d8a:	f042 0201 	orrpl.w	r2, r2, #1
 8000d8e:	629a      	strpl	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 8000d90:	4618      	mov	r0, r3
 8000d92:	f7ff ffde 	bl	8000d52 <HAL_ADC_ConvCpltCallback>
 8000d96:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000d98:	6a1b      	ldr	r3, [r3, #32]
  }
}
 8000d9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000da0:	4718      	bx	r3

08000da2 <HAL_ADC_ConvHalfCpltCallback>:
 8000da2:	4770      	bx	lr

08000da4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8000da4:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8000da6:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8000da8:	f7ff fffb 	bl	8000da2 <HAL_ADC_ConvHalfCpltCallback>
 8000dac:	bd08      	pop	{r3, pc}

08000dae <HAL_ADC_LevelOutOfWindowCallback>:
 8000dae:	4770      	bx	lr

08000db0 <HAL_ADC_IRQHandler>:
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8000db0:	6803      	ldr	r3, [r0, #0]
{
 8000db2:	b510      	push	{r4, lr}
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8000db4:	685a      	ldr	r2, [r3, #4]
{
 8000db6:	4604      	mov	r4, r0
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8000db8:	0690      	lsls	r0, r2, #26
 8000dba:	d527      	bpl.n	8000e0c <HAL_ADC_IRQHandler+0x5c>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8000dbc:	681a      	ldr	r2, [r3, #0]
 8000dbe:	0791      	lsls	r1, r2, #30
 8000dc0:	d524      	bpl.n	8000e0c <HAL_ADC_IRQHandler+0x5c>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000dc2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000dc4:	06d2      	lsls	r2, r2, #27
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8000dc6:	bf5e      	ittt	pl
 8000dc8:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 8000dca:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 8000dce:	62a2      	strpl	r2, [r4, #40]	; 0x28
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000dd0:	689a      	ldr	r2, [r3, #8]
 8000dd2:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8000dd6:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000dda:	d110      	bne.n	8000dfe <HAL_ADC_IRQHandler+0x4e>
 8000ddc:	68e2      	ldr	r2, [r4, #12]
 8000dde:	b972      	cbnz	r2, 8000dfe <HAL_ADC_IRQHandler+0x4e>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000de0:	685a      	ldr	r2, [r3, #4]
 8000de2:	f022 0220 	bic.w	r2, r2, #32
 8000de6:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000de8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000dea:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000dee:	62a3      	str	r3, [r4, #40]	; 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000df0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000df2:	04db      	lsls	r3, r3, #19
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000df4:	bf5e      	ittt	pl
 8000df6:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 8000df8:	f043 0301 	orrpl.w	r3, r3, #1
 8000dfc:	62a3      	strpl	r3, [r4, #40]	; 0x28
      HAL_ADC_ConvCpltCallback(hadc);
 8000dfe:	4620      	mov	r0, r4
 8000e00:	f7ff ffa7 	bl	8000d52 <HAL_ADC_ConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000e04:	f06f 0212 	mvn.w	r2, #18
 8000e08:	6823      	ldr	r3, [r4, #0]
 8000e0a:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8000e0c:	6823      	ldr	r3, [r4, #0]
 8000e0e:	685a      	ldr	r2, [r3, #4]
 8000e10:	0610      	lsls	r0, r2, #24
 8000e12:	d530      	bpl.n	8000e76 <HAL_ADC_IRQHandler+0xc6>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8000e14:	681a      	ldr	r2, [r3, #0]
 8000e16:	0751      	lsls	r1, r2, #29
 8000e18:	d52d      	bpl.n	8000e76 <HAL_ADC_IRQHandler+0xc6>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000e1a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000e1c:	06d2      	lsls	r2, r2, #27
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8000e1e:	bf5e      	ittt	pl
 8000e20:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 8000e22:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 8000e26:	62a2      	strpl	r2, [r4, #40]	; 0x28
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8000e28:	689a      	ldr	r2, [r3, #8]
 8000e2a:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
 8000e2e:	f5b2 4fe0 	cmp.w	r2, #28672	; 0x7000
 8000e32:	d00a      	beq.n	8000e4a <HAL_ADC_IRQHandler+0x9a>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000e34:	685a      	ldr	r2, [r3, #4]
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8000e36:	0550      	lsls	r0, r2, #21
 8000e38:	d416      	bmi.n	8000e68 <HAL_ADC_IRQHandler+0xb8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8000e3a:	689a      	ldr	r2, [r3, #8]
 8000e3c:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000e40:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000e44:	d110      	bne.n	8000e68 <HAL_ADC_IRQHandler+0xb8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8000e46:	68e2      	ldr	r2, [r4, #12]
 8000e48:	b972      	cbnz	r2, 8000e68 <HAL_ADC_IRQHandler+0xb8>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000e4a:	685a      	ldr	r2, [r3, #4]
 8000e4c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000e50:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8000e52:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000e54:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000e58:	62a3      	str	r3, [r4, #40]	; 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8000e5a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000e5c:	05d9      	lsls	r1, r3, #23
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000e5e:	bf5e      	ittt	pl
 8000e60:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 8000e62:	f043 0301 	orrpl.w	r3, r3, #1
 8000e66:	62a3      	strpl	r3, [r4, #40]	; 0x28
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8000e68:	4620      	mov	r0, r4
 8000e6a:	f000 fa61 	bl	8001330 <HAL_ADCEx_InjectedConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8000e6e:	f06f 020c 	mvn.w	r2, #12
 8000e72:	6823      	ldr	r3, [r4, #0]
 8000e74:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8000e76:	6823      	ldr	r3, [r4, #0]
 8000e78:	685a      	ldr	r2, [r3, #4]
 8000e7a:	0652      	lsls	r2, r2, #25
 8000e7c:	d50d      	bpl.n	8000e9a <HAL_ADC_IRQHandler+0xea>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	07db      	lsls	r3, r3, #31
 8000e82:	d50a      	bpl.n	8000e9a <HAL_ADC_IRQHandler+0xea>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000e84:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000e86:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000e88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e8c:	62a3      	str	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000e8e:	f7ff ff8e 	bl	8000dae <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8000e92:	f06f 0201 	mvn.w	r2, #1
 8000e96:	6823      	ldr	r3, [r4, #0]
 8000e98:	601a      	str	r2, [r3, #0]
 8000e9a:	bd10      	pop	{r4, pc}

08000e9c <HAL_ADC_ErrorCallback>:
{
 8000e9c:	4770      	bx	lr

08000e9e <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000e9e:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8000ea0:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000ea2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000ea4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ea8:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000eaa:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000eac:	f043 0304 	orr.w	r3, r3, #4
 8000eb0:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8000eb2:	f7ff fff3 	bl	8000e9c <HAL_ADC_ErrorCallback>
 8000eb6:	bd08      	pop	{r3, pc}

08000eb8 <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0;
 8000eb8:	2300      	movs	r3, #0
{ 
 8000eba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0;
 8000ebc:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8000ebe:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000ec2:	2b01      	cmp	r3, #1
 8000ec4:	f000 80af 	beq.w	8001026 <HAL_ADC_ConfigChannel+0x16e>
 8000ec8:	2301      	movs	r3, #1
 8000eca:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7)
 8000ece:	684b      	ldr	r3, [r1, #4]
 8000ed0:	6804      	ldr	r4, [r0, #0]
 8000ed2:	2b06      	cmp	r3, #6
 8000ed4:	680d      	ldr	r5, [r1, #0]
 8000ed6:	d83f      	bhi.n	8000f58 <HAL_ADC_ConfigChannel+0xa0>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000ed8:	6b66      	ldr	r6, [r4, #52]	; 0x34
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000eda:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 8000ede:	fa92 f7a2 	rbit	r7, r2
 8000ee2:	fab7 f787 	clz	r7, r7
 8000ee6:	3b01      	subs	r3, #1
 8000ee8:	fa92 f2a2 	rbit	r2, r2
 8000eec:	fab2 f282 	clz	r2, r2
 8000ef0:	f04f 0e1f 	mov.w	lr, #31
 8000ef4:	435f      	muls	r7, r3
 8000ef6:	4353      	muls	r3, r2
 8000ef8:	fa0e f707 	lsl.w	r7, lr, r7
 8000efc:	ea26 0607 	bic.w	r6, r6, r7
 8000f00:	fa05 f303 	lsl.w	r3, r5, r3
 8000f04:	4333      	orrs	r3, r6
 8000f06:	6363      	str	r3, [r4, #52]	; 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000f08:	2d09      	cmp	r5, #9
 8000f0a:	f04f 0338 	mov.w	r3, #56	; 0x38
 8000f0e:	688f      	ldr	r7, [r1, #8]
 8000f10:	d954      	bls.n	8000fbc <HAL_ADC_ConfigChannel+0x104>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000f12:	68e6      	ldr	r6, [r4, #12]
 8000f14:	fa93 fea3 	rbit	lr, r3
 8000f18:	fabe fe8e 	clz	lr, lr
 8000f1c:	f1a5 010a 	sub.w	r1, r5, #10
 8000f20:	fa93 f3a3 	rbit	r3, r3
 8000f24:	fab3 f283 	clz	r2, r3
 8000f28:	fb01 f30e 	mul.w	r3, r1, lr
 8000f2c:	f04f 0e07 	mov.w	lr, #7
 8000f30:	434a      	muls	r2, r1
 8000f32:	fa0e f303 	lsl.w	r3, lr, r3
 8000f36:	ea26 0303 	bic.w	r3, r6, r3
 8000f3a:	fa07 f202 	lsl.w	r2, r7, r2
 8000f3e:	431a      	orrs	r2, r3
 8000f40:	60e2      	str	r2, [r4, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000f42:	f1a5 0310 	sub.w	r3, r5, #16
 8000f46:	2b01      	cmp	r3, #1
 8000f48:	d94d      	bls.n	8000fe6 <HAL_ADC_ConfigChannel+0x12e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f4a:	2300      	movs	r3, #0
  __HAL_UNLOCK(hadc);
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	b003      	add	sp, #12
 8000f56:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if (sConfig->Rank < 13)
 8000f58:	2b0c      	cmp	r3, #12
 8000f5a:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 8000f5e:	d816      	bhi.n	8000f8e <HAL_ADC_ConfigChannel+0xd6>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000f60:	6b26      	ldr	r6, [r4, #48]	; 0x30
 8000f62:	fa92 f7a2 	rbit	r7, r2
 8000f66:	fab7 f787 	clz	r7, r7
 8000f6a:	3b07      	subs	r3, #7
 8000f6c:	fa92 f2a2 	rbit	r2, r2
 8000f70:	fab2 f282 	clz	r2, r2
 8000f74:	f04f 0e1f 	mov.w	lr, #31
 8000f78:	435f      	muls	r7, r3
 8000f7a:	435a      	muls	r2, r3
 8000f7c:	fa0e f707 	lsl.w	r7, lr, r7
 8000f80:	ea26 0607 	bic.w	r6, r6, r7
 8000f84:	fa05 f202 	lsl.w	r2, r5, r2
 8000f88:	4332      	orrs	r2, r6
 8000f8a:	6322      	str	r2, [r4, #48]	; 0x30
 8000f8c:	e7bc      	b.n	8000f08 <HAL_ADC_ConfigChannel+0x50>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000f8e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8000f90:	fa92 f7a2 	rbit	r7, r2
 8000f94:	fab7 f787 	clz	r7, r7
 8000f98:	3b0d      	subs	r3, #13
 8000f9a:	fa92 f2a2 	rbit	r2, r2
 8000f9e:	fab2 f282 	clz	r2, r2
 8000fa2:	f04f 0e1f 	mov.w	lr, #31
 8000fa6:	435f      	muls	r7, r3
 8000fa8:	4353      	muls	r3, r2
 8000faa:	fa0e f707 	lsl.w	r7, lr, r7
 8000fae:	ea26 0607 	bic.w	r6, r6, r7
 8000fb2:	fa05 f303 	lsl.w	r3, r5, r3
 8000fb6:	4333      	orrs	r3, r6
 8000fb8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000fba:	e7a5      	b.n	8000f08 <HAL_ADC_ConfigChannel+0x50>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000fbc:	6926      	ldr	r6, [r4, #16]
 8000fbe:	fa93 f2a3 	rbit	r2, r3
 8000fc2:	fab2 f282 	clz	r2, r2
 8000fc6:	fa93 f3a3 	rbit	r3, r3
 8000fca:	fab3 f383 	clz	r3, r3
 8000fce:	2107      	movs	r1, #7
 8000fd0:	436a      	muls	r2, r5
 8000fd2:	436b      	muls	r3, r5
 8000fd4:	fa01 f202 	lsl.w	r2, r1, r2
 8000fd8:	ea26 0602 	bic.w	r6, r6, r2
 8000fdc:	fa07 f303 	lsl.w	r3, r7, r3
 8000fe0:	4333      	orrs	r3, r6
 8000fe2:	6123      	str	r3, [r4, #16]
 8000fe4:	e7ad      	b.n	8000f42 <HAL_ADC_ConfigChannel+0x8a>
    if (hadc->Instance == ADC1)
 8000fe6:	4b11      	ldr	r3, [pc, #68]	; (800102c <HAL_ADC_ConfigChannel+0x174>)
 8000fe8:	429c      	cmp	r4, r3
 8000fea:	d116      	bne.n	800101a <HAL_ADC_ConfigChannel+0x162>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000fec:	68a3      	ldr	r3, [r4, #8]
 8000fee:	021b      	lsls	r3, r3, #8
 8000ff0:	d4ab      	bmi.n	8000f4a <HAL_ADC_ConfigChannel+0x92>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000ff2:	68a3      	ldr	r3, [r4, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000ff4:	2d10      	cmp	r5, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000ff6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000ffa:	60a3      	str	r3, [r4, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000ffc:	d1a5      	bne.n	8000f4a <HAL_ADC_ConfigChannel+0x92>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8000ffe:	4b0c      	ldr	r3, [pc, #48]	; (8001030 <HAL_ADC_ConfigChannel+0x178>)
 8001000:	4a0c      	ldr	r2, [pc, #48]	; (8001034 <HAL_ADC_ConfigChannel+0x17c>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	fbb3 f2f2 	udiv	r2, r3, r2
 8001008:	230a      	movs	r3, #10
 800100a:	4353      	muls	r3, r2
            wait_loop_index--;
 800100c:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0)
 800100e:	9b01      	ldr	r3, [sp, #4]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d09a      	beq.n	8000f4a <HAL_ADC_ConfigChannel+0x92>
            wait_loop_index--;
 8001014:	9b01      	ldr	r3, [sp, #4]
 8001016:	3b01      	subs	r3, #1
 8001018:	e7f8      	b.n	800100c <HAL_ADC_ConfigChannel+0x154>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800101a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800101c:	f043 0320 	orr.w	r3, r3, #32
 8001020:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8001022:	2301      	movs	r3, #1
 8001024:	e792      	b.n	8000f4c <HAL_ADC_ConfigChannel+0x94>
  __HAL_LOCK(hadc);
 8001026:	2302      	movs	r3, #2
 8001028:	e793      	b.n	8000f52 <HAL_ADC_ConfigChannel+0x9a>
 800102a:	bf00      	nop
 800102c:	40012400 	.word	0x40012400
 8001030:	20000000 	.word	0x20000000
 8001034:	000f4240 	.word	0x000f4240

08001038 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0;
 8001038:	2300      	movs	r3, #0
{
 800103a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0;
 800103c:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 800103e:	6803      	ldr	r3, [r0, #0]
{
 8001040:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001042:	689a      	ldr	r2, [r3, #8]
 8001044:	07d2      	lsls	r2, r2, #31
 8001046:	d502      	bpl.n	800104e <ADC_Enable+0x16>
  return HAL_OK;
 8001048:	2000      	movs	r0, #0
}
 800104a:	b002      	add	sp, #8
 800104c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 800104e:	689a      	ldr	r2, [r3, #8]
 8001050:	f042 0201 	orr.w	r2, r2, #1
 8001054:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8001056:	4b12      	ldr	r3, [pc, #72]	; (80010a0 <ADC_Enable+0x68>)
 8001058:	4a12      	ldr	r2, [pc, #72]	; (80010a4 <ADC_Enable+0x6c>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 8001060:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0)
 8001062:	9b01      	ldr	r3, [sp, #4]
 8001064:	b9c3      	cbnz	r3, 8001098 <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 8001066:	f7ff fe61 	bl	8000d2c <HAL_GetTick>
 800106a:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 800106c:	6823      	ldr	r3, [r4, #0]
 800106e:	689d      	ldr	r5, [r3, #8]
 8001070:	f015 0501 	ands.w	r5, r5, #1
 8001074:	d1e8      	bne.n	8001048 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001076:	f7ff fe59 	bl	8000d2c <HAL_GetTick>
 800107a:	1b80      	subs	r0, r0, r6
 800107c:	2802      	cmp	r0, #2
 800107e:	d9f5      	bls.n	800106c <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001080:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 8001082:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001086:	f043 0310 	orr.w	r3, r3, #16
 800108a:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800108c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 800108e:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001090:	f043 0301 	orr.w	r3, r3, #1
 8001094:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001096:	e7d8      	b.n	800104a <ADC_Enable+0x12>
      wait_loop_index--;
 8001098:	9b01      	ldr	r3, [sp, #4]
 800109a:	3b01      	subs	r3, #1
 800109c:	e7e0      	b.n	8001060 <ADC_Enable+0x28>
 800109e:	bf00      	nop
 80010a0:	20000000 	.word	0x20000000
 80010a4:	000f4240 	.word	0x000f4240

080010a8 <HAL_ADC_Start_DMA>:
{
 80010a8:	e92d 41d8 	stmdb	sp!, {r3, r4, r6, r7, r8, lr}
 80010ac:	4690      	mov	r8, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80010ae:	4b40      	ldr	r3, [pc, #256]	; (80011b0 <HAL_ADC_Start_DMA+0x108>)
 80010b0:	6802      	ldr	r2, [r0, #0]
{
 80010b2:	4604      	mov	r4, r0
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80010b4:	429a      	cmp	r2, r3
{
 80010b6:	460f      	mov	r7, r1
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80010b8:	d002      	beq.n	80010c0 <HAL_ADC_Start_DMA+0x18>
 80010ba:	493e      	ldr	r1, [pc, #248]	; (80011b4 <HAL_ADC_Start_DMA+0x10c>)
 80010bc:	428a      	cmp	r2, r1
 80010be:	d103      	bne.n	80010c8 <HAL_ADC_Start_DMA+0x20>
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 80010c6:	d16e      	bne.n	80011a6 <HAL_ADC_Start_DMA+0xfe>
    __HAL_LOCK(hadc);
 80010c8:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80010cc:	2b01      	cmp	r3, #1
 80010ce:	d06c      	beq.n	80011aa <HAL_ADC_Start_DMA+0x102>
 80010d0:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 80010d2:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 80010d4:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    tmp_hal_status = ADC_Enable(hadc);
 80010d8:	f7ff ffae 	bl	8001038 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80010dc:	4606      	mov	r6, r0
 80010de:	2800      	cmp	r0, #0
 80010e0:	d15d      	bne.n	800119e <HAL_ADC_Start_DMA+0xf6>
      ADC_STATE_CLR_SET(hadc->State,
 80010e2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80010e4:	6821      	ldr	r1, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 80010e6:	f420 6070 	bic.w	r0, r0, #3840	; 0xf00
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80010ea:	4b32      	ldr	r3, [pc, #200]	; (80011b4 <HAL_ADC_Start_DMA+0x10c>)
      ADC_STATE_CLR_SET(hadc->State,
 80010ec:	f020 0001 	bic.w	r0, r0, #1
 80010f0:	f440 7080 	orr.w	r0, r0, #256	; 0x100
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80010f4:	4299      	cmp	r1, r3
      ADC_STATE_CLR_SET(hadc->State,
 80010f6:	62a0      	str	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80010f8:	d104      	bne.n	8001104 <HAL_ADC_Start_DMA+0x5c>
 80010fa:	4a2d      	ldr	r2, [pc, #180]	; (80011b0 <HAL_ADC_Start_DMA+0x108>)
 80010fc:	6853      	ldr	r3, [r2, #4]
 80010fe:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8001102:	d13e      	bne.n	8001182 <HAL_ADC_Start_DMA+0xda>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001104:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001106:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800110a:	62a3      	str	r3, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800110c:	684b      	ldr	r3, [r1, #4]
 800110e:	055a      	lsls	r2, r3, #21
 8001110:	d505      	bpl.n	800111e <HAL_ADC_Start_DMA+0x76>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001112:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001114:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001118:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800111c:	62a3      	str	r3, [r4, #40]	; 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800111e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001120:	6a20      	ldr	r0, [r4, #32]
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001122:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001126:	bf18      	it	ne
 8001128:	6ae3      	ldrne	r3, [r4, #44]	; 0x2c
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800112a:	463a      	mov	r2, r7
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800112c:	bf18      	it	ne
 800112e:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 8001132:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_UNLOCK(hadc);
 8001134:	2300      	movs	r3, #0
 8001136:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800113a:	4b1f      	ldr	r3, [pc, #124]	; (80011b8 <HAL_ADC_Start_DMA+0x110>)
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800113c:	314c      	adds	r1, #76	; 0x4c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800113e:	6283      	str	r3, [r0, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001140:	4b1e      	ldr	r3, [pc, #120]	; (80011bc <HAL_ADC_Start_DMA+0x114>)
 8001142:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001144:	4b1e      	ldr	r3, [pc, #120]	; (80011c0 <HAL_ADC_Start_DMA+0x118>)
 8001146:	6303      	str	r3, [r0, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001148:	f06f 0302 	mvn.w	r3, #2
 800114c:	f841 3c4c 	str.w	r3, [r1, #-76]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001150:	f851 3c44 	ldr.w	r3, [r1, #-68]
 8001154:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001158:	f841 3c44 	str.w	r3, [r1, #-68]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800115c:	4643      	mov	r3, r8
 800115e:	f000 f987 	bl	8001470 <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001162:	6823      	ldr	r3, [r4, #0]
 8001164:	689a      	ldr	r2, [r3, #8]
 8001166:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 800116a:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800116e:	689a      	ldr	r2, [r3, #8]
 8001170:	bf0c      	ite	eq
 8001172:	f442 02a0 	orreq.w	r2, r2, #5242880	; 0x500000
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001176:	f442 1280 	orrne.w	r2, r2, #1048576	; 0x100000
 800117a:	609a      	str	r2, [r3, #8]
}
 800117c:	4630      	mov	r0, r6
 800117e:	e8bd 81d8 	ldmia.w	sp!, {r3, r4, r6, r7, r8, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001182:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001184:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001188:	62a3      	str	r3, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800118a:	6853      	ldr	r3, [r2, #4]
 800118c:	055b      	lsls	r3, r3, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800118e:	bf41      	itttt	mi
 8001190:	6aa0      	ldrmi	r0, [r4, #40]	; 0x28
 8001192:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 8001196:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 800119a:	62a0      	strmi	r0, [r4, #40]	; 0x28
 800119c:	e7bf      	b.n	800111e <HAL_ADC_Start_DMA+0x76>
      __HAL_UNLOCK(hadc);
 800119e:	2300      	movs	r3, #0
 80011a0:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 80011a4:	e7ea      	b.n	800117c <HAL_ADC_Start_DMA+0xd4>
    tmp_hal_status = HAL_ERROR;
 80011a6:	2601      	movs	r6, #1
 80011a8:	e7e8      	b.n	800117c <HAL_ADC_Start_DMA+0xd4>
    __HAL_LOCK(hadc);
 80011aa:	2602      	movs	r6, #2
 80011ac:	e7e6      	b.n	800117c <HAL_ADC_Start_DMA+0xd4>
 80011ae:	bf00      	nop
 80011b0:	40012400 	.word	0x40012400
 80011b4:	40012800 	.word	0x40012800
 80011b8:	08000d55 	.word	0x08000d55
 80011bc:	08000da5 	.word	0x08000da5
 80011c0:	08000e9f 	.word	0x08000e9f

080011c4 <ADC_ConversionStop_Disable>:
{
 80011c4:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 80011c6:	6803      	ldr	r3, [r0, #0]
{
 80011c8:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 80011ca:	689a      	ldr	r2, [r3, #8]
 80011cc:	07d2      	lsls	r2, r2, #31
 80011ce:	d401      	bmi.n	80011d4 <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 80011d0:	2000      	movs	r0, #0
 80011d2:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 80011d4:	689a      	ldr	r2, [r3, #8]
 80011d6:	f022 0201 	bic.w	r2, r2, #1
 80011da:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80011dc:	f7ff fda6 	bl	8000d2c <HAL_GetTick>
 80011e0:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 80011e2:	6823      	ldr	r3, [r4, #0]
 80011e4:	689b      	ldr	r3, [r3, #8]
 80011e6:	07db      	lsls	r3, r3, #31
 80011e8:	d5f2      	bpl.n	80011d0 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80011ea:	f7ff fd9f 	bl	8000d2c <HAL_GetTick>
 80011ee:	1b40      	subs	r0, r0, r5
 80011f0:	2802      	cmp	r0, #2
 80011f2:	d9f6      	bls.n	80011e2 <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011f4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011f6:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011f8:	f043 0310 	orr.w	r3, r3, #16
 80011fc:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011fe:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001200:	f043 0301 	orr.w	r3, r3, #1
 8001204:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001206:	bd38      	pop	{r3, r4, r5, pc}

08001208 <HAL_ADC_Init>:
{
 8001208:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 800120a:	4604      	mov	r4, r0
 800120c:	2800      	cmp	r0, #0
 800120e:	f000 8085 	beq.w	800131c <HAL_ADC_Init+0x114>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001212:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001214:	b923      	cbnz	r3, 8001220 <HAL_ADC_Init+0x18>
    ADC_CLEAR_ERRORCODE(hadc);
 8001216:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8001218:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 800121c:	f001 fd60 	bl	8002ce0 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001220:	4620      	mov	r0, r4
 8001222:	f7ff ffcf 	bl	80011c4 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001226:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001228:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 800122c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800122e:	d177      	bne.n	8001320 <HAL_ADC_Init+0x118>
 8001230:	2800      	cmp	r0, #0
 8001232:	d175      	bne.n	8001320 <HAL_ADC_Init+0x118>
    ADC_STATE_CLR_SET(hadc->State,
 8001234:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001238:	f023 0302 	bic.w	r3, r3, #2
 800123c:	f043 0302 	orr.w	r3, r3, #2
 8001240:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8001242:	68e6      	ldr	r6, [r4, #12]
 8001244:	2302      	movs	r3, #2
 8001246:	fa93 f3a3 	rbit	r3, r3
 800124a:	fab3 f383 	clz	r3, r3
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 800124e:	6862      	ldr	r2, [r4, #4]
 8001250:	69e1      	ldr	r1, [r4, #28]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001252:	68a5      	ldr	r5, [r4, #8]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8001254:	430a      	orrs	r2, r1
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8001256:	fa06 f303 	lsl.w	r3, r6, r3
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800125a:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 800125e:	ea42 0203 	orr.w	r2, r2, r3
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001262:	d044      	beq.n	80012ee <HAL_ADC_Init+0xe6>
 8001264:	2d01      	cmp	r5, #1
 8001266:	bf14      	ite	ne
 8001268:	4601      	movne	r1, r0
 800126a:	f44f 7180 	moveq.w	r1, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800126e:	6963      	ldr	r3, [r4, #20]
 8001270:	2b01      	cmp	r3, #1
 8001272:	d10d      	bne.n	8001290 <HAL_ADC_Init+0x88>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001274:	2e00      	cmp	r6, #0
 8001276:	d13c      	bne.n	80012f2 <HAL_ADC_Init+0xea>
 8001278:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800127c:	fa93 f3a3 	rbit	r3, r3
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001280:	fab3 f683 	clz	r6, r3
 8001284:	69a3      	ldr	r3, [r4, #24]
 8001286:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800128a:	3b01      	subs	r3, #1
 800128c:	40b3      	lsls	r3, r6
 800128e:	4319      	orrs	r1, r3
      MODIFY_REG(hadc->Instance->CR1,
 8001290:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001292:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 8001296:	685e      	ldr	r6, [r3, #4]
 8001298:	f426 4669 	bic.w	r6, r6, #59648	; 0xe900
 800129c:	ea41 0106 	orr.w	r1, r1, r6
 80012a0:	6059      	str	r1, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 80012a2:	689e      	ldr	r6, [r3, #8]
 80012a4:	4920      	ldr	r1, [pc, #128]	; (8001328 <HAL_ADC_Init+0x120>)
 80012a6:	ea01 0106 	and.w	r1, r1, r6
 80012aa:	ea41 0102 	orr.w	r1, r1, r2
 80012ae:	6099      	str	r1, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80012b0:	d001      	beq.n	80012b6 <HAL_ADC_Init+0xae>
 80012b2:	2d01      	cmp	r5, #1
 80012b4:	d126      	bne.n	8001304 <HAL_ADC_Init+0xfc>
 80012b6:	f44f 0170 	mov.w	r1, #15728640	; 0xf00000
 80012ba:	fa91 f1a1 	rbit	r1, r1
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80012be:	fab1 f581 	clz	r5, r1
 80012c2:	6921      	ldr	r1, [r4, #16]
 80012c4:	3901      	subs	r1, #1
 80012c6:	40a9      	lsls	r1, r5
    MODIFY_REG(hadc->Instance->SQR1,
 80012c8:	6add      	ldr	r5, [r3, #44]	; 0x2c
 80012ca:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 80012ce:	4329      	orrs	r1, r5
 80012d0:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80012d2:	6899      	ldr	r1, [r3, #8]
 80012d4:	4b15      	ldr	r3, [pc, #84]	; (800132c <HAL_ADC_Init+0x124>)
 80012d6:	400b      	ands	r3, r1
 80012d8:	429a      	cmp	r2, r3
 80012da:	d115      	bne.n	8001308 <HAL_ADC_Init+0x100>
      ADC_CLEAR_ERRORCODE(hadc);
 80012dc:	2300      	movs	r3, #0
 80012de:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 80012e0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80012e2:	f023 0303 	bic.w	r3, r3, #3
 80012e6:	f043 0301 	orr.w	r3, r3, #1
 80012ea:	62a3      	str	r3, [r4, #40]	; 0x28
 80012ec:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80012ee:	4629      	mov	r1, r5
 80012f0:	e7bd      	b.n	800126e <HAL_ADC_Init+0x66>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012f2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80012f4:	f043 0320 	orr.w	r3, r3, #32
 80012f8:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012fa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80012fc:	f043 0301 	orr.w	r3, r3, #1
 8001300:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001302:	e7c5      	b.n	8001290 <HAL_ADC_Init+0x88>
  uint32_t tmp_sqr1 = 0;
 8001304:	2100      	movs	r1, #0
 8001306:	e7df      	b.n	80012c8 <HAL_ADC_Init+0xc0>
      ADC_STATE_CLR_SET(hadc->State,
 8001308:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800130a:	f023 0312 	bic.w	r3, r3, #18
 800130e:	f043 0310 	orr.w	r3, r3, #16
 8001312:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001314:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001316:	f043 0301 	orr.w	r3, r3, #1
 800131a:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 800131c:	2001      	movs	r0, #1
}
 800131e:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001320:	f043 0310 	orr.w	r3, r3, #16
 8001324:	62a3      	str	r3, [r4, #40]	; 0x28
 8001326:	e7f9      	b.n	800131c <HAL_ADC_Init+0x114>
 8001328:	ffe1f7fd 	.word	0xffe1f7fd
 800132c:	ff1f0efe 	.word	0xff1f0efe

08001330 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001330:	4770      	bx	lr
	...

08001334 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001334:	4a07      	ldr	r2, [pc, #28]	; (8001354 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001336:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001338:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800133a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800133e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001342:	041b      	lsls	r3, r3, #16
 8001344:	0c1b      	lsrs	r3, r3, #16
 8001346:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800134a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 800134e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001350:	60d3      	str	r3, [r2, #12]
 8001352:	4770      	bx	lr
 8001354:	e000ed00 	.word	0xe000ed00

08001358 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001358:	4b17      	ldr	r3, [pc, #92]	; (80013b8 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800135a:	b530      	push	{r4, r5, lr}
 800135c:	68dc      	ldr	r4, [r3, #12]
 800135e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001362:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001366:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001368:	2b04      	cmp	r3, #4
 800136a:	bf28      	it	cs
 800136c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800136e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001370:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001374:	bf98      	it	ls
 8001376:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001378:	fa05 f303 	lsl.w	r3, r5, r3
 800137c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001380:	bf88      	it	hi
 8001382:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001384:	4019      	ands	r1, r3
 8001386:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001388:	fa05 f404 	lsl.w	r4, r5, r4
 800138c:	3c01      	subs	r4, #1
 800138e:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8001390:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001392:	ea42 0201 	orr.w	r2, r2, r1
 8001396:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800139a:	bfaf      	iteee	ge
 800139c:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013a0:	4b06      	ldrlt	r3, [pc, #24]	; (80013bc <HAL_NVIC_SetPriority+0x64>)
 80013a2:	f000 000f 	andlt.w	r0, r0, #15
 80013a6:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013a8:	bfa5      	ittet	ge
 80013aa:	b2d2      	uxtbge	r2, r2
 80013ac:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013b0:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013b2:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80013b6:	bd30      	pop	{r4, r5, pc}
 80013b8:	e000ed00 	.word	0xe000ed00
 80013bc:	e000ed14 	.word	0xe000ed14

080013c0 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80013c0:	2301      	movs	r3, #1
 80013c2:	0942      	lsrs	r2, r0, #5
 80013c4:	f000 001f 	and.w	r0, r0, #31
 80013c8:	fa03 f000 	lsl.w	r0, r3, r0
 80013cc:	4b01      	ldr	r3, [pc, #4]	; (80013d4 <HAL_NVIC_EnableIRQ+0x14>)
 80013ce:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80013d2:	4770      	bx	lr
 80013d4:	e000e100 	.word	0xe000e100

080013d8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013d8:	3801      	subs	r0, #1
 80013da:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80013de:	d20a      	bcs.n	80013f6 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013e0:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013e2:	4b06      	ldr	r3, [pc, #24]	; (80013fc <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013e4:	4a06      	ldr	r2, [pc, #24]	; (8001400 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013e6:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013e8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013ec:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013ee:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013f0:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013f2:	601a      	str	r2, [r3, #0]
 80013f4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80013f6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80013f8:	4770      	bx	lr
 80013fa:	bf00      	nop
 80013fc:	e000e010 	.word	0xe000e010
 8001400:	e000ed00 	.word	0xe000ed00

08001404 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001404:	4b04      	ldr	r3, [pc, #16]	; (8001418 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001406:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001408:	681a      	ldr	r2, [r3, #0]
 800140a:	bf0c      	ite	eq
 800140c:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001410:	f022 0204 	bicne.w	r2, r2, #4
 8001414:	601a      	str	r2, [r3, #0]
 8001416:	4770      	bx	lr
 8001418:	e000e010 	.word	0xe000e010

0800141c <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800141c:	4770      	bx	lr

0800141e <HAL_SYSTICK_IRQHandler>:
{
 800141e:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8001420:	f7ff fffc 	bl	800141c <HAL_SYSTICK_Callback>
 8001424:	bd08      	pop	{r3, pc}

08001426 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8001426:	b510      	push	{r4, lr}
  uint32_t tmp = 0;
  
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001428:	b300      	cbz	r0, 800146c <HAL_DMA_Init+0x46>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  if(hdma->State == HAL_DMA_STATE_RESET)
 800142a:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 800142e:	b90b      	cbnz	r3, 8001434 <HAL_DMA_Init+0xe>
  {  
    /* Allocate lock resource and initialize it */
    hdma->Lock = HAL_UNLOCKED;
 8001430:	f880 3020 	strb.w	r3, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001434:	6884      	ldr	r4, [r0, #8]
 8001436:	6843      	ldr	r3, [r0, #4]
  tmp = hdma->Instance->CCR;
 8001438:	6801      	ldr	r1, [r0, #0]
  tmp |=  hdma->Init.Direction        |
 800143a:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800143c:	68c4      	ldr	r4, [r0, #12]
  tmp = hdma->Instance->CCR;
 800143e:	680a      	ldr	r2, [r1, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001440:	4323      	orrs	r3, r4
 8001442:	6904      	ldr	r4, [r0, #16]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001444:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001448:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800144a:	6944      	ldr	r4, [r0, #20]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800144c:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001450:	4323      	orrs	r3, r4
 8001452:	6984      	ldr	r4, [r0, #24]
 8001454:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8001456:	69c4      	ldr	r4, [r0, #28]
 8001458:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 800145a:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 800145c:	600b      	str	r3, [r1, #0]
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800145e:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001460:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001462:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001466:	6343      	str	r3, [r0, #52]	; 0x34
  
  return HAL_OK;
 8001468:	4618      	mov	r0, r3
 800146a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800146c:	2001      	movs	r0, #1
}
 800146e:	bd10      	pop	{r4, pc}

08001470 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001470:	b530      	push	{r4, r5, lr}
  /* Process locked */
  __HAL_LOCK(hdma);
 8001472:	f890 4020 	ldrb.w	r4, [r0, #32]
 8001476:	2c01      	cmp	r4, #1
 8001478:	f04f 0402 	mov.w	r4, #2
 800147c:	d023      	beq.n	80014c6 <HAL_DMA_Start_IT+0x56>
 800147e:	2501      	movs	r5, #1

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001480:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21

   /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001484:	6804      	ldr	r4, [r0, #0]
  __HAL_LOCK(hdma);
 8001486:	f880 5020 	strb.w	r5, [r0, #32]
  __HAL_DMA_DISABLE(hdma);
 800148a:	6825      	ldr	r5, [r4, #0]
 800148c:	f025 0501 	bic.w	r5, r5, #1
 8001490:	6025      	str	r5, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001492:	6063      	str	r3, [r4, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001494:	6843      	ldr	r3, [r0, #4]
  return HAL_OK;
 8001496:	2000      	movs	r0, #0
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001498:	2b10      	cmp	r3, #16
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800149a:	bf0b      	itete	eq
 800149c:	60a2      	streq	r2, [r4, #8]
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 800149e:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80014a0:	60e1      	streq	r1, [r4, #12]
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80014a2:	60e2      	strne	r2, [r4, #12]
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_TC);
 80014a4:	6823      	ldr	r3, [r4, #0]
 80014a6:	f043 0302 	orr.w	r3, r3, #2
 80014aa:	6023      	str	r3, [r4, #0]
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);  
 80014ac:	6823      	ldr	r3, [r4, #0]
 80014ae:	f043 0304 	orr.w	r3, r3, #4
 80014b2:	6023      	str	r3, [r4, #0]
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_TE);
 80014b4:	6823      	ldr	r3, [r4, #0]
 80014b6:	f043 0308 	orr.w	r3, r3, #8
 80014ba:	6023      	str	r3, [r4, #0]
  __HAL_DMA_ENABLE(hdma);
 80014bc:	6823      	ldr	r3, [r4, #0]
 80014be:	f043 0301 	orr.w	r3, r3, #1
 80014c2:	6023      	str	r3, [r4, #0]
  return HAL_OK;
 80014c4:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(hdma);
 80014c6:	4620      	mov	r0, r4
} 
 80014c8:	bd30      	pop	{r4, r5, pc}
	...

080014cc <HAL_DMA_IRQHandler>:
{
 80014cc:	b570      	push	{r4, r5, r6, lr}
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 80014ce:	6802      	ldr	r2, [r0, #0]
 80014d0:	4d5f      	ldr	r5, [pc, #380]	; (8001650 <HAL_DMA_IRQHandler+0x184>)
 80014d2:	4b60      	ldr	r3, [pc, #384]	; (8001654 <HAL_DMA_IRQHandler+0x188>)
 80014d4:	42aa      	cmp	r2, r5
{
 80014d6:	4604      	mov	r4, r0
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 80014d8:	6819      	ldr	r1, [r3, #0]
 80014da:	f000 8091 	beq.w	8001600 <HAL_DMA_IRQHandler+0x134>
 80014de:	331c      	adds	r3, #28
 80014e0:	429a      	cmp	r2, r3
 80014e2:	f000 808f 	beq.w	8001604 <HAL_DMA_IRQHandler+0x138>
 80014e6:	3314      	adds	r3, #20
 80014e8:	429a      	cmp	r2, r3
 80014ea:	f000 808d 	beq.w	8001608 <HAL_DMA_IRQHandler+0x13c>
 80014ee:	3314      	adds	r3, #20
 80014f0:	429a      	cmp	r2, r3
 80014f2:	f000 808c 	beq.w	800160e <HAL_DMA_IRQHandler+0x142>
 80014f6:	3314      	adds	r3, #20
 80014f8:	429a      	cmp	r2, r3
 80014fa:	f000 808b 	beq.w	8001614 <HAL_DMA_IRQHandler+0x148>
 80014fe:	3314      	adds	r3, #20
 8001500:	429a      	cmp	r2, r3
 8001502:	bf0c      	ite	eq
 8001504:	f44f 0300 	moveq.w	r3, #8388608	; 0x800000
 8001508:	f04f 6300 	movne.w	r3, #134217728	; 0x8000000
 800150c:	420b      	tst	r3, r1
 800150e:	d016      	beq.n	800153e <HAL_DMA_IRQHandler+0x72>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001510:	6811      	ldr	r1, [r2, #0]
 8001512:	0708      	lsls	r0, r1, #28
 8001514:	d513      	bpl.n	800153e <HAL_DMA_IRQHandler+0x72>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE);
 8001516:	6811      	ldr	r1, [r2, #0]
 8001518:	f021 0108 	bic.w	r1, r1, #8
 800151c:	6011      	str	r1, [r2, #0]
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800151e:	4a4d      	ldr	r2, [pc, #308]	; (8001654 <HAL_DMA_IRQHandler+0x188>)
 8001520:	6053      	str	r3, [r2, #4]
      SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_TE);
 8001522:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001524:	f043 0301 	orr.w	r3, r3, #1
 8001528:	6363      	str	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_ERROR;
 800152a:	2304      	movs	r3, #4
 800152c:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
      __HAL_UNLOCK(hdma); 
 8001530:	2300      	movs	r3, #0
 8001532:	f884 3020 	strb.w	r3, [r4, #32]
      if (hdma->XferErrorCallback != NULL)
 8001536:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001538:	b10b      	cbz	r3, 800153e <HAL_DMA_IRQHandler+0x72>
        hdma->XferErrorCallback(hdma);
 800153a:	4620      	mov	r0, r4
 800153c:	4798      	blx	r3
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET)
 800153e:	4b45      	ldr	r3, [pc, #276]	; (8001654 <HAL_DMA_IRQHandler+0x188>)
 8001540:	6819      	ldr	r1, [r3, #0]
 8001542:	6823      	ldr	r3, [r4, #0]
 8001544:	42ab      	cmp	r3, r5
 8001546:	d068      	beq.n	800161a <HAL_DMA_IRQHandler+0x14e>
 8001548:	4a43      	ldr	r2, [pc, #268]	; (8001658 <HAL_DMA_IRQHandler+0x18c>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d067      	beq.n	800161e <HAL_DMA_IRQHandler+0x152>
 800154e:	3214      	adds	r2, #20
 8001550:	4293      	cmp	r3, r2
 8001552:	d066      	beq.n	8001622 <HAL_DMA_IRQHandler+0x156>
 8001554:	3214      	adds	r2, #20
 8001556:	4293      	cmp	r3, r2
 8001558:	d066      	beq.n	8001628 <HAL_DMA_IRQHandler+0x15c>
 800155a:	3214      	adds	r2, #20
 800155c:	4293      	cmp	r3, r2
 800155e:	d066      	beq.n	800162e <HAL_DMA_IRQHandler+0x162>
 8001560:	3214      	adds	r2, #20
 8001562:	4293      	cmp	r3, r2
 8001564:	bf0c      	ite	eq
 8001566:	f44f 0280 	moveq.w	r2, #4194304	; 0x400000
 800156a:	f04f 6280 	movne.w	r2, #67108864	; 0x4000000
 800156e:	420a      	tst	r2, r1
 8001570:	d012      	beq.n	8001598 <HAL_DMA_IRQHandler+0xcc>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001572:	6819      	ldr	r1, [r3, #0]
 8001574:	0749      	lsls	r1, r1, #29
 8001576:	d50f      	bpl.n	8001598 <HAL_DMA_IRQHandler+0xcc>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 8001578:	6819      	ldr	r1, [r3, #0]
 800157a:	068e      	lsls	r6, r1, #26
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800157c:	bf5e      	ittt	pl
 800157e:	6819      	ldrpl	r1, [r3, #0]
 8001580:	f021 0104 	bicpl.w	r1, r1, #4
 8001584:	6019      	strpl	r1, [r3, #0]
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001586:	4b33      	ldr	r3, [pc, #204]	; (8001654 <HAL_DMA_IRQHandler+0x188>)
 8001588:	605a      	str	r2, [r3, #4]
      hdma->State = HAL_DMA_STATE_READY_HALF;
 800158a:	2311      	movs	r3, #17
 800158c:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
      if(hdma->XferHalfCpltCallback != NULL)
 8001590:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001592:	b10b      	cbz	r3, 8001598 <HAL_DMA_IRQHandler+0xcc>
        hdma->XferHalfCpltCallback(hdma);
 8001594:	4620      	mov	r0, r4
 8001596:	4798      	blx	r3
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
 8001598:	4b2e      	ldr	r3, [pc, #184]	; (8001654 <HAL_DMA_IRQHandler+0x188>)
 800159a:	6819      	ldr	r1, [r3, #0]
 800159c:	6823      	ldr	r3, [r4, #0]
 800159e:	42ab      	cmp	r3, r5
 80015a0:	d048      	beq.n	8001634 <HAL_DMA_IRQHandler+0x168>
 80015a2:	4a2d      	ldr	r2, [pc, #180]	; (8001658 <HAL_DMA_IRQHandler+0x18c>)
 80015a4:	4293      	cmp	r3, r2
 80015a6:	d047      	beq.n	8001638 <HAL_DMA_IRQHandler+0x16c>
 80015a8:	3214      	adds	r2, #20
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d046      	beq.n	800163c <HAL_DMA_IRQHandler+0x170>
 80015ae:	3214      	adds	r2, #20
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d046      	beq.n	8001642 <HAL_DMA_IRQHandler+0x176>
 80015b4:	3214      	adds	r2, #20
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d046      	beq.n	8001648 <HAL_DMA_IRQHandler+0x17c>
 80015ba:	3214      	adds	r2, #20
 80015bc:	4293      	cmp	r3, r2
 80015be:	bf0c      	ite	eq
 80015c0:	f44f 1200 	moveq.w	r2, #2097152	; 0x200000
 80015c4:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
 80015c8:	420a      	tst	r2, r1
 80015ca:	d040      	beq.n	800164e <HAL_DMA_IRQHandler+0x182>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80015cc:	6819      	ldr	r1, [r3, #0]
 80015ce:	0788      	lsls	r0, r1, #30
 80015d0:	d53d      	bpl.n	800164e <HAL_DMA_IRQHandler+0x182>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 80015d2:	6819      	ldr	r1, [r3, #0]
 80015d4:	0689      	lsls	r1, r1, #26
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TC);
 80015d6:	bf5e      	ittt	pl
 80015d8:	6819      	ldrpl	r1, [r3, #0]
 80015da:	f021 0102 	bicpl.w	r1, r1, #2
 80015de:	6019      	strpl	r1, [r3, #0]
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80015e0:	4b1c      	ldr	r3, [pc, #112]	; (8001654 <HAL_DMA_IRQHandler+0x188>)
 80015e2:	605a      	str	r2, [r3, #4]
      SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_NONE);
 80015e4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80015e6:	6363      	str	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 80015e8:	2301      	movs	r3, #1
 80015ea:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
      __HAL_UNLOCK(hdma);
 80015ee:	2300      	movs	r3, #0
 80015f0:	f884 3020 	strb.w	r3, [r4, #32]
      if(hdma->XferCpltCallback != NULL)
 80015f4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80015f6:	b353      	cbz	r3, 800164e <HAL_DMA_IRQHandler+0x182>
        hdma->XferCpltCallback(hdma);
 80015f8:	4620      	mov	r0, r4
}
 80015fa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        hdma->XferCpltCallback(hdma);
 80015fe:	4718      	bx	r3
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 8001600:	2308      	movs	r3, #8
 8001602:	e783      	b.n	800150c <HAL_DMA_IRQHandler+0x40>
 8001604:	2380      	movs	r3, #128	; 0x80
 8001606:	e781      	b.n	800150c <HAL_DMA_IRQHandler+0x40>
 8001608:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800160c:	e77e      	b.n	800150c <HAL_DMA_IRQHandler+0x40>
 800160e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001612:	e77b      	b.n	800150c <HAL_DMA_IRQHandler+0x40>
 8001614:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001618:	e778      	b.n	800150c <HAL_DMA_IRQHandler+0x40>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET)
 800161a:	2204      	movs	r2, #4
 800161c:	e7a7      	b.n	800156e <HAL_DMA_IRQHandler+0xa2>
 800161e:	2240      	movs	r2, #64	; 0x40
 8001620:	e7a5      	b.n	800156e <HAL_DMA_IRQHandler+0xa2>
 8001622:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001626:	e7a2      	b.n	800156e <HAL_DMA_IRQHandler+0xa2>
 8001628:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800162c:	e79f      	b.n	800156e <HAL_DMA_IRQHandler+0xa2>
 800162e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001632:	e79c      	b.n	800156e <HAL_DMA_IRQHandler+0xa2>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
 8001634:	2202      	movs	r2, #2
 8001636:	e7c7      	b.n	80015c8 <HAL_DMA_IRQHandler+0xfc>
 8001638:	2220      	movs	r2, #32
 800163a:	e7c5      	b.n	80015c8 <HAL_DMA_IRQHandler+0xfc>
 800163c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001640:	e7c2      	b.n	80015c8 <HAL_DMA_IRQHandler+0xfc>
 8001642:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001646:	e7bf      	b.n	80015c8 <HAL_DMA_IRQHandler+0xfc>
 8001648:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800164c:	e7bc      	b.n	80015c8 <HAL_DMA_IRQHandler+0xfc>
 800164e:	bd70      	pop	{r4, r5, r6, pc}
 8001650:	40020008 	.word	0x40020008
 8001654:	40020000 	.word	0x40020000
 8001658:	4002001c 	.word	0x4002001c

0800165c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800165c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00;
  uint32_t iocurrent = 0x00;
  uint32_t temp = 0x00;
  uint32_t config = 0x00;
 8001660:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001662:	4616      	mov	r6, r2
 8001664:	4b65      	ldr	r3, [pc, #404]	; (80017fc <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001666:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 800180c <HAL_GPIO_Init+0x1b0>
 800166a:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8001810 <HAL_GPIO_Init+0x1b4>
    ioposition = ((uint32_t)0x01) << position;
 800166e:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001672:	680c      	ldr	r4, [r1, #0]
    ioposition = ((uint32_t)0x01) << position;
 8001674:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001678:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 800167c:	45a0      	cmp	r8, r4
 800167e:	d17f      	bne.n	8001780 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 8001680:	684d      	ldr	r5, [r1, #4]
 8001682:	2d12      	cmp	r5, #18
 8001684:	f000 80af 	beq.w	80017e6 <HAL_GPIO_Init+0x18a>
 8001688:	f200 8088 	bhi.w	800179c <HAL_GPIO_Init+0x140>
 800168c:	2d02      	cmp	r5, #2
 800168e:	f000 80a7 	beq.w	80017e0 <HAL_GPIO_Init+0x184>
 8001692:	d87c      	bhi.n	800178e <HAL_GPIO_Init+0x132>
 8001694:	2d00      	cmp	r5, #0
 8001696:	f000 808e 	beq.w	80017b6 <HAL_GPIO_Init+0x15a>
 800169a:	2d01      	cmp	r5, #1
 800169c:	f000 809e 	beq.w	80017dc <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2) : ((position - 8) << 2);
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 80016a0:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80016a4:	2cff      	cmp	r4, #255	; 0xff
 80016a6:	bf93      	iteet	ls
 80016a8:	4682      	movls	sl, r0
 80016aa:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 80016ae:	3d08      	subhi	r5, #8
 80016b0:	f8d0 b000 	ldrls.w	fp, [r0]
 80016b4:	bf92      	itee	ls
 80016b6:	00b5      	lslls	r5, r6, #2
 80016b8:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 80016bc:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 80016be:	fa09 f805 	lsl.w	r8, r9, r5
 80016c2:	ea2b 0808 	bic.w	r8, fp, r8
 80016c6:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80016ca:	bf88      	it	hi
 80016cc:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 80016d0:	ea48 0505 	orr.w	r5, r8, r5
 80016d4:	f8ca 5000 	str.w	r5, [sl]
      
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80016d8:	f8d1 a004 	ldr.w	sl, [r1, #4]
 80016dc:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 80016e0:	d04e      	beq.n	8001780 <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80016e2:	4d47      	ldr	r5, [pc, #284]	; (8001800 <HAL_GPIO_Init+0x1a4>)
 80016e4:	4f46      	ldr	r7, [pc, #280]	; (8001800 <HAL_GPIO_Init+0x1a4>)
 80016e6:	69ad      	ldr	r5, [r5, #24]
 80016e8:	f026 0803 	bic.w	r8, r6, #3
 80016ec:	f045 0501 	orr.w	r5, r5, #1
 80016f0:	61bd      	str	r5, [r7, #24]
 80016f2:	69bd      	ldr	r5, [r7, #24]
 80016f4:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 80016f8:	f005 0501 	and.w	r5, r5, #1
 80016fc:	9501      	str	r5, [sp, #4]
 80016fe:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2];
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001702:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001706:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001708:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2];
 800170c:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001710:	fa09 f90b 	lsl.w	r9, r9, fp
 8001714:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001718:	4d3a      	ldr	r5, [pc, #232]	; (8001804 <HAL_GPIO_Init+0x1a8>)
 800171a:	42a8      	cmp	r0, r5
 800171c:	d068      	beq.n	80017f0 <HAL_GPIO_Init+0x194>
 800171e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001722:	42a8      	cmp	r0, r5
 8001724:	d066      	beq.n	80017f4 <HAL_GPIO_Init+0x198>
 8001726:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800172a:	42a8      	cmp	r0, r5
 800172c:	d064      	beq.n	80017f8 <HAL_GPIO_Init+0x19c>
 800172e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001732:	42a8      	cmp	r0, r5
 8001734:	bf0c      	ite	eq
 8001736:	2503      	moveq	r5, #3
 8001738:	2504      	movne	r5, #4
 800173a:	fa05 f50b 	lsl.w	r5, r5, fp
 800173e:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2] = temp;
 8001742:	f8c8 5008 	str.w	r5, [r8, #8]
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 8001746:	681d      	ldr	r5, [r3, #0]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001748:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent); 
 800174c:	bf14      	ite	ne
 800174e:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
 8001750:	43a5      	biceq	r5, r4
 8001752:	601d      	str	r5, [r3, #0]
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 8001754:	685d      	ldr	r5, [r3, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001756:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent); 
 800175a:	bf14      	ite	ne
 800175c:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
 800175e:	43a5      	biceq	r5, r4
 8001760:	605d      	str	r5, [r3, #4]
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 8001762:	689d      	ldr	r5, [r3, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001764:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent); 
 8001768:	bf14      	ite	ne
 800176a:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
 800176c:	43a5      	biceq	r5, r4
 800176e:	609d      	str	r5, [r3, #8]
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 8001770:	68dd      	ldr	r5, [r3, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001772:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent); 
 8001776:	bf14      	ite	ne
 8001778:	432c      	orrne	r4, r5
        } 
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
 800177a:	ea25 0404 	biceq.w	r4, r5, r4
 800177e:	60dc      	str	r4, [r3, #12]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001780:	3601      	adds	r6, #1
 8001782:	2e10      	cmp	r6, #16
 8001784:	f47f af73 	bne.w	800166e <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 8001788:	b003      	add	sp, #12
 800178a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 800178e:	2d03      	cmp	r5, #3
 8001790:	d022      	beq.n	80017d8 <HAL_GPIO_Init+0x17c>
 8001792:	2d11      	cmp	r5, #17
 8001794:	d184      	bne.n	80016a0 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001796:	68ca      	ldr	r2, [r1, #12]
 8001798:	3204      	adds	r2, #4
          break;
 800179a:	e781      	b.n	80016a0 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 800179c:	4f1a      	ldr	r7, [pc, #104]	; (8001808 <HAL_GPIO_Init+0x1ac>)
 800179e:	42bd      	cmp	r5, r7
 80017a0:	d009      	beq.n	80017b6 <HAL_GPIO_Init+0x15a>
 80017a2:	d812      	bhi.n	80017ca <HAL_GPIO_Init+0x16e>
 80017a4:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8001814 <HAL_GPIO_Init+0x1b8>
 80017a8:	454d      	cmp	r5, r9
 80017aa:	d004      	beq.n	80017b6 <HAL_GPIO_Init+0x15a>
 80017ac:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 80017b0:	454d      	cmp	r5, r9
 80017b2:	f47f af75 	bne.w	80016a0 <HAL_GPIO_Init+0x44>
          if(GPIO_Init->Pull == GPIO_NOPULL)
 80017b6:	688a      	ldr	r2, [r1, #8]
 80017b8:	b1c2      	cbz	r2, 80017ec <HAL_GPIO_Init+0x190>
          else if(GPIO_Init->Pull == GPIO_PULLUP)
 80017ba:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 80017bc:	bf0c      	ite	eq
 80017be:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 80017c2:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017c6:	2208      	movs	r2, #8
 80017c8:	e76a      	b.n	80016a0 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 80017ca:	4575      	cmp	r5, lr
 80017cc:	d0f3      	beq.n	80017b6 <HAL_GPIO_Init+0x15a>
 80017ce:	4565      	cmp	r5, ip
 80017d0:	d0f1      	beq.n	80017b6 <HAL_GPIO_Init+0x15a>
 80017d2:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8001818 <HAL_GPIO_Init+0x1bc>
 80017d6:	e7eb      	b.n	80017b0 <HAL_GPIO_Init+0x154>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80017d8:	2200      	movs	r2, #0
 80017da:	e761      	b.n	80016a0 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80017dc:	68ca      	ldr	r2, [r1, #12]
          break;
 80017de:	e75f      	b.n	80016a0 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80017e0:	68ca      	ldr	r2, [r1, #12]
 80017e2:	3208      	adds	r2, #8
          break;
 80017e4:	e75c      	b.n	80016a0 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80017e6:	68ca      	ldr	r2, [r1, #12]
 80017e8:	320c      	adds	r2, #12
          break;
 80017ea:	e759      	b.n	80016a0 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80017ec:	2204      	movs	r2, #4
 80017ee:	e757      	b.n	80016a0 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80017f0:	2500      	movs	r5, #0
 80017f2:	e7a2      	b.n	800173a <HAL_GPIO_Init+0xde>
 80017f4:	2501      	movs	r5, #1
 80017f6:	e7a0      	b.n	800173a <HAL_GPIO_Init+0xde>
 80017f8:	2502      	movs	r5, #2
 80017fa:	e79e      	b.n	800173a <HAL_GPIO_Init+0xde>
 80017fc:	40010400 	.word	0x40010400
 8001800:	40021000 	.word	0x40021000
 8001804:	40010800 	.word	0x40010800
 8001808:	10210000 	.word	0x10210000
 800180c:	10310000 	.word	0x10310000
 8001810:	10320000 	.word	0x10320000
 8001814:	10110000 	.word	0x10110000
 8001818:	10220000 	.word	0x10220000

0800181c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800181c:	b10a      	cbz	r2, 8001822 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800181e:	6101      	str	r1, [r0, #16]
 8001820:	4770      	bx	lr
 8001822:	0409      	lsls	r1, r1, #16
 8001824:	e7fb      	b.n	800181e <HAL_GPIO_WritePin+0x2>

08001826 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001826:	68c3      	ldr	r3, [r0, #12]
 8001828:	4059      	eors	r1, r3
 800182a:	60c1      	str	r1, [r0, #12]
 800182c:	4770      	bx	lr
	...

08001830 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001830:	6803      	ldr	r3, [r0, #0]
{
 8001832:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001836:	07de      	lsls	r6, r3, #31
{
 8001838:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800183a:	d434      	bmi.n	80018a6 <HAL_RCC_OscConfig+0x76>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800183c:	682b      	ldr	r3, [r5, #0]
 800183e:	079c      	lsls	r4, r3, #30
 8001840:	f100 80a7 	bmi.w	8001992 <HAL_RCC_OscConfig+0x162>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001844:	682b      	ldr	r3, [r5, #0]
 8001846:	071a      	lsls	r2, r3, #28
 8001848:	d523      	bpl.n	8001892 <HAL_RCC_OscConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800184a:	69aa      	ldr	r2, [r5, #24]
 800184c:	4cbe      	ldr	r4, [pc, #760]	; (8001b48 <HAL_RCC_OscConfig+0x318>)
 800184e:	2301      	movs	r3, #1
 8001850:	49be      	ldr	r1, [pc, #760]	; (8001b4c <HAL_RCC_OscConfig+0x31c>)
 8001852:	2a00      	cmp	r2, #0
 8001854:	f000 8115 	beq.w	8001a82 <HAL_RCC_OscConfig+0x252>
 8001858:	fa93 f2a3 	rbit	r2, r3
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800185c:	fab2 f282 	clz	r2, r2
 8001860:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001864:	f7ff fa62 	bl	8000d2c <HAL_GetTick>
 8001868:	2602      	movs	r6, #2
 800186a:	4607      	mov	r7, r0
 800186c:	fa96 f3a6 	rbit	r3, r6
 8001870:	fa96 f3a6 	rbit	r3, r6
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001874:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001876:	fa96 f3a6 	rbit	r3, r6
 800187a:	fab3 f383 	clz	r3, r3
 800187e:	f003 031f 	and.w	r3, r3, #31
 8001882:	fa22 f303 	lsr.w	r3, r2, r3
 8001886:	07db      	lsls	r3, r3, #31
 8001888:	f140 80f4 	bpl.w	8001a74 <HAL_RCC_OscConfig+0x244>
          return HAL_TIMEOUT;
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      HAL_Delay(1);
 800188c:	2001      	movs	r0, #1
 800188e:	f7ff fa53 	bl	8000d38 <HAL_Delay>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001892:	682b      	ldr	r3, [r5, #0]
 8001894:	0759      	lsls	r1, r3, #29
 8001896:	f100 8114 	bmi.w	8001ac2 <HAL_RCC_OscConfig+0x292>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800189a:	69ea      	ldr	r2, [r5, #28]
 800189c:	2a00      	cmp	r2, #0
 800189e:	f040 8193 	bne.w	8001bc8 <HAL_RCC_OscConfig+0x398>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 80018a2:	2000      	movs	r0, #0
 80018a4:	e020      	b.n	80018e8 <HAL_RCC_OscConfig+0xb8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80018a6:	4ca8      	ldr	r4, [pc, #672]	; (8001b48 <HAL_RCC_OscConfig+0x318>)
 80018a8:	6863      	ldr	r3, [r4, #4]
 80018aa:	f003 030c 	and.w	r3, r3, #12
 80018ae:	2b04      	cmp	r3, #4
 80018b0:	d007      	beq.n	80018c2 <HAL_RCC_OscConfig+0x92>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80018b2:	6863      	ldr	r3, [r4, #4]
 80018b4:	f003 030c 	and.w	r3, r3, #12
 80018b8:	2b08      	cmp	r3, #8
 80018ba:	d118      	bne.n	80018ee <HAL_RCC_OscConfig+0xbe>
 80018bc:	6863      	ldr	r3, [r4, #4]
 80018be:	03d8      	lsls	r0, r3, #15
 80018c0:	d515      	bpl.n	80018ee <HAL_RCC_OscConfig+0xbe>
 80018c2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80018c6:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018ca:	6822      	ldr	r2, [r4, #0]
 80018cc:	fa93 f3a3 	rbit	r3, r3
 80018d0:	fab3 f383 	clz	r3, r3
 80018d4:	f003 031f 	and.w	r3, r3, #31
 80018d8:	fa22 f303 	lsr.w	r3, r2, r3
 80018dc:	07d9      	lsls	r1, r3, #31
 80018de:	d5ad      	bpl.n	800183c <HAL_RCC_OscConfig+0xc>
 80018e0:	686b      	ldr	r3, [r5, #4]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d1aa      	bne.n	800183c <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 80018e6:	2001      	movs	r0, #1
}
 80018e8:	b003      	add	sp, #12
 80018ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018ee:	686b      	ldr	r3, [r5, #4]
 80018f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018f4:	d11c      	bne.n	8001930 <HAL_RCC_OscConfig+0x100>
 80018f6:	6823      	ldr	r3, [r4, #0]
 80018f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018fc:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80018fe:	f7ff fa15 	bl	8000d2c <HAL_GetTick>
 8001902:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8001906:	4607      	mov	r7, r0
 8001908:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800190c:	6822      	ldr	r2, [r4, #0]
 800190e:	fa96 f3a6 	rbit	r3, r6
 8001912:	fab3 f383 	clz	r3, r3
 8001916:	f003 031f 	and.w	r3, r3, #31
 800191a:	fa22 f303 	lsr.w	r3, r2, r3
 800191e:	07da      	lsls	r2, r3, #31
 8001920:	d48c      	bmi.n	800183c <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001922:	f7ff fa03 	bl	8000d2c <HAL_GetTick>
 8001926:	1bc0      	subs	r0, r0, r7
 8001928:	2864      	cmp	r0, #100	; 0x64
 800192a:	d9ed      	bls.n	8001908 <HAL_RCC_OscConfig+0xd8>
            return HAL_TIMEOUT;
 800192c:	2003      	movs	r0, #3
 800192e:	e7db      	b.n	80018e8 <HAL_RCC_OscConfig+0xb8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001930:	bb03      	cbnz	r3, 8001974 <HAL_RCC_OscConfig+0x144>
 8001932:	6823      	ldr	r3, [r4, #0]
 8001934:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8001938:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800193c:	6023      	str	r3, [r4, #0]
 800193e:	6823      	ldr	r3, [r4, #0]
 8001940:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001944:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001946:	f7ff f9f1 	bl	8000d2c <HAL_GetTick>
 800194a:	4607      	mov	r7, r0
 800194c:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001950:	6822      	ldr	r2, [r4, #0]
 8001952:	fa96 f3a6 	rbit	r3, r6
 8001956:	fab3 f383 	clz	r3, r3
 800195a:	f003 031f 	and.w	r3, r3, #31
 800195e:	fa22 f303 	lsr.w	r3, r2, r3
 8001962:	07db      	lsls	r3, r3, #31
 8001964:	f57f af6a 	bpl.w	800183c <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001968:	f7ff f9e0 	bl	8000d2c <HAL_GetTick>
 800196c:	1bc0      	subs	r0, r0, r7
 800196e:	2864      	cmp	r0, #100	; 0x64
 8001970:	d9ec      	bls.n	800194c <HAL_RCC_OscConfig+0x11c>
 8001972:	e7db      	b.n	800192c <HAL_RCC_OscConfig+0xfc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001974:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001978:	6823      	ldr	r3, [r4, #0]
 800197a:	d103      	bne.n	8001984 <HAL_RCC_OscConfig+0x154>
 800197c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001980:	6023      	str	r3, [r4, #0]
 8001982:	e7b8      	b.n	80018f6 <HAL_RCC_OscConfig+0xc6>
 8001984:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001988:	6023      	str	r3, [r4, #0]
 800198a:	6823      	ldr	r3, [r4, #0]
 800198c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001990:	e7b4      	b.n	80018fc <HAL_RCC_OscConfig+0xcc>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001992:	4c6d      	ldr	r4, [pc, #436]	; (8001b48 <HAL_RCC_OscConfig+0x318>)
 8001994:	6863      	ldr	r3, [r4, #4]
 8001996:	f013 0f0c 	tst.w	r3, #12
 800199a:	d007      	beq.n	80019ac <HAL_RCC_OscConfig+0x17c>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800199c:	6863      	ldr	r3, [r4, #4]
 800199e:	f003 030c 	and.w	r3, r3, #12
 80019a2:	2b08      	cmp	r3, #8
 80019a4:	d120      	bne.n	80019e8 <HAL_RCC_OscConfig+0x1b8>
 80019a6:	6863      	ldr	r3, [r4, #4]
 80019a8:	03df      	lsls	r7, r3, #15
 80019aa:	d41d      	bmi.n	80019e8 <HAL_RCC_OscConfig+0x1b8>
 80019ac:	2302      	movs	r3, #2
 80019ae:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019b2:	6822      	ldr	r2, [r4, #0]
 80019b4:	fa93 f3a3 	rbit	r3, r3
 80019b8:	fab3 f383 	clz	r3, r3
 80019bc:	f003 031f 	and.w	r3, r3, #31
 80019c0:	fa22 f303 	lsr.w	r3, r2, r3
 80019c4:	07de      	lsls	r6, r3, #31
 80019c6:	d502      	bpl.n	80019ce <HAL_RCC_OscConfig+0x19e>
 80019c8:	692b      	ldr	r3, [r5, #16]
 80019ca:	2b01      	cmp	r3, #1
 80019cc:	d18b      	bne.n	80018e6 <HAL_RCC_OscConfig+0xb6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019ce:	6821      	ldr	r1, [r4, #0]
 80019d0:	23f8      	movs	r3, #248	; 0xf8
 80019d2:	fa93 f3a3 	rbit	r3, r3
 80019d6:	fab3 f283 	clz	r2, r3
 80019da:	696b      	ldr	r3, [r5, #20]
 80019dc:	4093      	lsls	r3, r2
 80019de:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 80019e2:	4313      	orrs	r3, r2
 80019e4:	6023      	str	r3, [r4, #0]
 80019e6:	e72d      	b.n	8001844 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80019e8:	692a      	ldr	r2, [r5, #16]
 80019ea:	2301      	movs	r3, #1
 80019ec:	b302      	cbz	r2, 8001a30 <HAL_RCC_OscConfig+0x200>
 80019ee:	fa93 f2a3 	rbit	r2, r3
        __HAL_RCC_HSI_ENABLE();
 80019f2:	fab2 f282 	clz	r2, r2
 80019f6:	0092      	lsls	r2, r2, #2
 80019f8:	f102 4284 	add.w	r2, r2, #1107296256	; 0x42000000
 80019fc:	f502 0284 	add.w	r2, r2, #4325376	; 0x420000
 8001a00:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001a02:	f7ff f993 	bl	8000d2c <HAL_GetTick>
 8001a06:	2602      	movs	r6, #2
 8001a08:	4607      	mov	r7, r0
 8001a0a:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a0e:	6822      	ldr	r2, [r4, #0]
 8001a10:	fa96 f3a6 	rbit	r3, r6
 8001a14:	fab3 f383 	clz	r3, r3
 8001a18:	f003 031f 	and.w	r3, r3, #31
 8001a1c:	fa22 f303 	lsr.w	r3, r2, r3
 8001a20:	07d8      	lsls	r0, r3, #31
 8001a22:	d4d4      	bmi.n	80019ce <HAL_RCC_OscConfig+0x19e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a24:	f7ff f982 	bl	8000d2c <HAL_GetTick>
 8001a28:	1bc0      	subs	r0, r0, r7
 8001a2a:	2802      	cmp	r0, #2
 8001a2c:	d9ed      	bls.n	8001a0a <HAL_RCC_OscConfig+0x1da>
 8001a2e:	e77d      	b.n	800192c <HAL_RCC_OscConfig+0xfc>
 8001a30:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_HSI_DISABLE();
 8001a34:	fab3 f383 	clz	r3, r3
 8001a38:	009b      	lsls	r3, r3, #2
 8001a3a:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8001a3e:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8001a42:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001a44:	f7ff f972 	bl	8000d2c <HAL_GetTick>
 8001a48:	2602      	movs	r6, #2
 8001a4a:	4607      	mov	r7, r0
 8001a4c:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a50:	6822      	ldr	r2, [r4, #0]
 8001a52:	fa96 f3a6 	rbit	r3, r6
 8001a56:	fab3 f383 	clz	r3, r3
 8001a5a:	f003 031f 	and.w	r3, r3, #31
 8001a5e:	fa22 f303 	lsr.w	r3, r2, r3
 8001a62:	07d9      	lsls	r1, r3, #31
 8001a64:	f57f aeee 	bpl.w	8001844 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a68:	f7ff f960 	bl	8000d2c <HAL_GetTick>
 8001a6c:	1bc0      	subs	r0, r0, r7
 8001a6e:	2802      	cmp	r0, #2
 8001a70:	d9ec      	bls.n	8001a4c <HAL_RCC_OscConfig+0x21c>
 8001a72:	e75b      	b.n	800192c <HAL_RCC_OscConfig+0xfc>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a74:	f7ff f95a 	bl	8000d2c <HAL_GetTick>
 8001a78:	1bc0      	subs	r0, r0, r7
 8001a7a:	2802      	cmp	r0, #2
 8001a7c:	f67f aef6 	bls.w	800186c <HAL_RCC_OscConfig+0x3c>
 8001a80:	e754      	b.n	800192c <HAL_RCC_OscConfig+0xfc>
 8001a82:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_LSI_DISABLE();
 8001a86:	fab3 f383 	clz	r3, r3
 8001a8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      tickstart = HAL_GetTick();
 8001a8e:	f7ff f94d 	bl	8000d2c <HAL_GetTick>
 8001a92:	2602      	movs	r6, #2
 8001a94:	4607      	mov	r7, r0
 8001a96:	fa96 f3a6 	rbit	r3, r6
 8001a9a:	fa96 f3a6 	rbit	r3, r6
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a9e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001aa0:	fa96 f3a6 	rbit	r3, r6
 8001aa4:	fab3 f383 	clz	r3, r3
 8001aa8:	f003 031f 	and.w	r3, r3, #31
 8001aac:	fa22 f303 	lsr.w	r3, r2, r3
 8001ab0:	07d8      	lsls	r0, r3, #31
 8001ab2:	f57f aeee 	bpl.w	8001892 <HAL_RCC_OscConfig+0x62>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ab6:	f7ff f939 	bl	8000d2c <HAL_GetTick>
 8001aba:	1bc0      	subs	r0, r0, r7
 8001abc:	2802      	cmp	r0, #2
 8001abe:	d9ea      	bls.n	8001a96 <HAL_RCC_OscConfig+0x266>
 8001ac0:	e734      	b.n	800192c <HAL_RCC_OscConfig+0xfc>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ac2:	4c21      	ldr	r4, [pc, #132]	; (8001b48 <HAL_RCC_OscConfig+0x318>)
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ac4:	4e22      	ldr	r6, [pc, #136]	; (8001b50 <HAL_RCC_OscConfig+0x320>)
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ac6:	69e3      	ldr	r3, [r4, #28]
 8001ac8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001acc:	61e3      	str	r3, [r4, #28]
 8001ace:	69e3      	ldr	r3, [r4, #28]
 8001ad0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ad4:	9301      	str	r3, [sp, #4]
 8001ad6:	9b01      	ldr	r3, [sp, #4]
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ad8:	6833      	ldr	r3, [r6, #0]
 8001ada:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ade:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001ae0:	f7ff f924 	bl	8000d2c <HAL_GetTick>
 8001ae4:	4607      	mov	r7, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001ae6:	6833      	ldr	r3, [r6, #0]
 8001ae8:	05da      	lsls	r2, r3, #23
 8001aea:	d526      	bpl.n	8001b3a <HAL_RCC_OscConfig+0x30a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001aec:	68eb      	ldr	r3, [r5, #12]
 8001aee:	2b01      	cmp	r3, #1
 8001af0:	d130      	bne.n	8001b54 <HAL_RCC_OscConfig+0x324>
 8001af2:	6a23      	ldr	r3, [r4, #32]
 8001af4:	f043 0301 	orr.w	r3, r3, #1
 8001af8:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001afa:	f7ff f917 	bl	8000d2c <HAL_GetTick>
 8001afe:	2602      	movs	r6, #2
 8001b00:	4681      	mov	r9, r0
 8001b02:	46b0      	mov	r8, r6
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b04:	f241 3788 	movw	r7, #5000	; 0x1388
 8001b08:	fa96 f3a6 	rbit	r3, r6
 8001b0c:	fa96 f3a6 	rbit	r3, r6
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d055      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x390>
 8001b14:	6a22      	ldr	r2, [r4, #32]
 8001b16:	fa98 f3a8 	rbit	r3, r8
 8001b1a:	fab3 f383 	clz	r3, r3
 8001b1e:	f003 031f 	and.w	r3, r3, #31
 8001b22:	fa22 f303 	lsr.w	r3, r2, r3
 8001b26:	07db      	lsls	r3, r3, #31
 8001b28:	f53f aeb7 	bmi.w	800189a <HAL_RCC_OscConfig+0x6a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b2c:	f7ff f8fe 	bl	8000d2c <HAL_GetTick>
 8001b30:	eba0 0009 	sub.w	r0, r0, r9
 8001b34:	42b8      	cmp	r0, r7
 8001b36:	d9e7      	bls.n	8001b08 <HAL_RCC_OscConfig+0x2d8>
 8001b38:	e6f8      	b.n	800192c <HAL_RCC_OscConfig+0xfc>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b3a:	f7ff f8f7 	bl	8000d2c <HAL_GetTick>
 8001b3e:	1bc0      	subs	r0, r0, r7
 8001b40:	2864      	cmp	r0, #100	; 0x64
 8001b42:	d9d0      	bls.n	8001ae6 <HAL_RCC_OscConfig+0x2b6>
 8001b44:	e6f2      	b.n	800192c <HAL_RCC_OscConfig+0xfc>
 8001b46:	bf00      	nop
 8001b48:	40021000 	.word	0x40021000
 8001b4c:	42420480 	.word	0x42420480
 8001b50:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b54:	bb33      	cbnz	r3, 8001ba4 <HAL_RCC_OscConfig+0x374>
 8001b56:	6a23      	ldr	r3, [r4, #32]
 8001b58:	2602      	movs	r6, #2
 8001b5a:	f023 0301 	bic.w	r3, r3, #1
 8001b5e:	6223      	str	r3, [r4, #32]
 8001b60:	6a23      	ldr	r3, [r4, #32]
 8001b62:	4637      	mov	r7, r6
 8001b64:	f023 0304 	bic.w	r3, r3, #4
 8001b68:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001b6a:	f7ff f8df 	bl	8000d2c <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b6e:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001b72:	4680      	mov	r8, r0
 8001b74:	fa96 f3a6 	rbit	r3, r6
 8001b78:	fa96 f3a6 	rbit	r3, r6
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b7c:	b313      	cbz	r3, 8001bc4 <HAL_RCC_OscConfig+0x394>
 8001b7e:	6a22      	ldr	r2, [r4, #32]
 8001b80:	fa97 f3a7 	rbit	r3, r7
 8001b84:	fab3 f383 	clz	r3, r3
 8001b88:	f003 031f 	and.w	r3, r3, #31
 8001b8c:	fa22 f303 	lsr.w	r3, r2, r3
 8001b90:	07d8      	lsls	r0, r3, #31
 8001b92:	f57f ae82 	bpl.w	800189a <HAL_RCC_OscConfig+0x6a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b96:	f7ff f8c9 	bl	8000d2c <HAL_GetTick>
 8001b9a:	eba0 0008 	sub.w	r0, r0, r8
 8001b9e:	4548      	cmp	r0, r9
 8001ba0:	d9e8      	bls.n	8001b74 <HAL_RCC_OscConfig+0x344>
 8001ba2:	e6c3      	b.n	800192c <HAL_RCC_OscConfig+0xfc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ba4:	2b05      	cmp	r3, #5
 8001ba6:	6a23      	ldr	r3, [r4, #32]
 8001ba8:	d103      	bne.n	8001bb2 <HAL_RCC_OscConfig+0x382>
 8001baa:	f043 0304 	orr.w	r3, r3, #4
 8001bae:	6223      	str	r3, [r4, #32]
 8001bb0:	e79f      	b.n	8001af2 <HAL_RCC_OscConfig+0x2c2>
 8001bb2:	f023 0301 	bic.w	r3, r3, #1
 8001bb6:	6223      	str	r3, [r4, #32]
 8001bb8:	6a23      	ldr	r3, [r4, #32]
 8001bba:	f023 0304 	bic.w	r3, r3, #4
 8001bbe:	e79b      	b.n	8001af8 <HAL_RCC_OscConfig+0x2c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bc0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001bc2:	e7a8      	b.n	8001b16 <HAL_RCC_OscConfig+0x2e6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bc4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001bc6:	e7db      	b.n	8001b80 <HAL_RCC_OscConfig+0x350>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001bc8:	4c44      	ldr	r4, [pc, #272]	; (8001cdc <HAL_RCC_OscConfig+0x4ac>)
 8001bca:	6863      	ldr	r3, [r4, #4]
 8001bcc:	f003 030c 	and.w	r3, r3, #12
 8001bd0:	2b08      	cmp	r3, #8
 8001bd2:	f43f ae88 	beq.w	80018e6 <HAL_RCC_OscConfig+0xb6>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bd6:	2a02      	cmp	r2, #2
 8001bd8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001bdc:	d159      	bne.n	8001c92 <HAL_RCC_OscConfig+0x462>
 8001bde:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8001be2:	fab3 f383 	clz	r3, r3
 8001be6:	2200      	movs	r2, #0
 8001be8:	009b      	lsls	r3, r3, #2
 8001bea:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8001bee:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8001bf2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001bf4:	f7ff f89a 	bl	8000d2c <HAL_GetTick>
 8001bf8:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
 8001bfc:	4607      	mov	r7, r0
 8001bfe:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c02:	6822      	ldr	r2, [r4, #0]
 8001c04:	fa96 f3a6 	rbit	r3, r6
 8001c08:	fab3 f383 	clz	r3, r3
 8001c0c:	f003 031f 	and.w	r3, r3, #31
 8001c10:	fa22 f303 	lsr.w	r3, r2, r3
 8001c14:	07d9      	lsls	r1, r3, #31
 8001c16:	d436      	bmi.n	8001c86 <HAL_RCC_OscConfig+0x456>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001c18:	6a2b      	ldr	r3, [r5, #32]
 8001c1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c1e:	d105      	bne.n	8001c2c <HAL_RCC_OscConfig+0x3fc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001c20:	6862      	ldr	r2, [r4, #4]
 8001c22:	68a9      	ldr	r1, [r5, #8]
 8001c24:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001c28:	430a      	orrs	r2, r1
 8001c2a:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c2c:	6862      	ldr	r2, [r4, #4]
 8001c2e:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8001c30:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8001c34:	430b      	orrs	r3, r1
 8001c36:	4313      	orrs	r3, r2
 8001c38:	6063      	str	r3, [r4, #4]
 8001c3a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001c3e:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8001c42:	fab3 f383 	clz	r3, r3
 8001c46:	2201      	movs	r2, #1
 8001c48:	009b      	lsls	r3, r3, #2
 8001c4a:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8001c4e:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8001c52:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001c54:	f7ff f86a 	bl	8000d2c <HAL_GetTick>
 8001c58:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8001c5c:	4606      	mov	r6, r0
 8001c5e:	fa95 f3a5 	rbit	r3, r5
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c62:	6822      	ldr	r2, [r4, #0]
 8001c64:	fa95 f3a5 	rbit	r3, r5
 8001c68:	fab3 f383 	clz	r3, r3
 8001c6c:	f003 031f 	and.w	r3, r3, #31
 8001c70:	fa22 f303 	lsr.w	r3, r2, r3
 8001c74:	07da      	lsls	r2, r3, #31
 8001c76:	f53f ae14 	bmi.w	80018a2 <HAL_RCC_OscConfig+0x72>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c7a:	f7ff f857 	bl	8000d2c <HAL_GetTick>
 8001c7e:	1b80      	subs	r0, r0, r6
 8001c80:	2802      	cmp	r0, #2
 8001c82:	d9ec      	bls.n	8001c5e <HAL_RCC_OscConfig+0x42e>
 8001c84:	e652      	b.n	800192c <HAL_RCC_OscConfig+0xfc>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c86:	f7ff f851 	bl	8000d2c <HAL_GetTick>
 8001c8a:	1bc0      	subs	r0, r0, r7
 8001c8c:	2802      	cmp	r0, #2
 8001c8e:	d9b6      	bls.n	8001bfe <HAL_RCC_OscConfig+0x3ce>
 8001c90:	e64c      	b.n	800192c <HAL_RCC_OscConfig+0xfc>
 8001c92:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8001c96:	fab3 f383 	clz	r3, r3
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	009b      	lsls	r3, r3, #2
 8001c9e:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8001ca2:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8001ca6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001ca8:	f7ff f840 	bl	8000d2c <HAL_GetTick>
 8001cac:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8001cb0:	4606      	mov	r6, r0
 8001cb2:	fa95 f3a5 	rbit	r3, r5
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cb6:	6822      	ldr	r2, [r4, #0]
 8001cb8:	fa95 f3a5 	rbit	r3, r5
 8001cbc:	fab3 f383 	clz	r3, r3
 8001cc0:	f003 031f 	and.w	r3, r3, #31
 8001cc4:	fa22 f303 	lsr.w	r3, r2, r3
 8001cc8:	07db      	lsls	r3, r3, #31
 8001cca:	f57f adea 	bpl.w	80018a2 <HAL_RCC_OscConfig+0x72>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cce:	f7ff f82d 	bl	8000d2c <HAL_GetTick>
 8001cd2:	1b80      	subs	r0, r0, r6
 8001cd4:	2802      	cmp	r0, #2
 8001cd6:	d9ec      	bls.n	8001cb2 <HAL_RCC_OscConfig+0x482>
 8001cd8:	e628      	b.n	800192c <HAL_RCC_OscConfig+0xfc>
 8001cda:	bf00      	nop
 8001cdc:	40021000 	.word	0x40021000

08001ce0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ce0:	b530      	push	{r4, r5, lr}
#if   defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001ce2:	4b20      	ldr	r3, [pc, #128]	; (8001d64 <HAL_RCC_GetSysClockFreq+0x84>)
{
 8001ce4:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001ce6:	ac02      	add	r4, sp, #8
 8001ce8:	f103 0510 	add.w	r5, r3, #16
 8001cec:	4622      	mov	r2, r4
 8001cee:	6818      	ldr	r0, [r3, #0]
 8001cf0:	6859      	ldr	r1, [r3, #4]
 8001cf2:	3308      	adds	r3, #8
 8001cf4:	c203      	stmia	r2!, {r0, r1}
 8001cf6:	42ab      	cmp	r3, r5
 8001cf8:	4614      	mov	r4, r2
 8001cfa:	d1f7      	bne.n	8001cec <HAL_RCC_GetSysClockFreq+0xc>
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = { 1, 2};
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	f88d 3004 	strb.w	r3, [sp, #4]
 8001d02:	2302      	movs	r3, #2
  uint32_t sysclockfreq = 0;
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0, pll2mul = 0;
#endif /*RCC_CFGR2_PREDIV1SRC*/
  
  tmpreg = RCC->CFGR;
 8001d04:	4c18      	ldr	r4, [pc, #96]	; (8001d68 <HAL_RCC_GetSysClockFreq+0x88>)
  const uint8_t aPredivFactorTable[2] = { 1, 2};
 8001d06:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8001d0a:	6861      	ldr	r1, [r4, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d0c:	f001 030c 	and.w	r3, r1, #12
 8001d10:	2b08      	cmp	r3, #8
 8001d12:	d124      	bne.n	8001d5e <HAL_RCC_GetSysClockFreq+0x7e>
 8001d14:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8001d18:	fa93 f3a3 	rbit	r3, r3
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> POSITION_VAL(RCC_CFGR_PLLMULL)];
 8001d1c:	fab3 f283 	clz	r2, r3
 8001d20:	f401 1370 	and.w	r3, r1, #3932160	; 0x3c0000
 8001d24:	40d3      	lsrs	r3, r2
 8001d26:	aa06      	add	r2, sp, #24
 8001d28:	4413      	add	r3, r2
 8001d2a:	f813 0c10 	ldrb.w	r0, [r3, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001d2e:	03cb      	lsls	r3, r1, #15
 8001d30:	d513      	bpl.n	8001d5a <HAL_RCC_GetSysClockFreq+0x7a>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> POSITION_VAL(RCC_CFGR2_PREDIV1)];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> POSITION_VAL(RCC_CFGR_PLLXTPRE)];
 8001d32:	6863      	ldr	r3, [r4, #4]
 8001d34:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001d38:	fa92 f2a2 	rbit	r2, r2
 8001d3c:	fab2 f282 	clz	r2, r2
 8001d40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d44:	40d3      	lsrs	r3, r2
 8001d46:	aa06      	add	r2, sp, #24
 8001d48:	4413      	add	r3, r2
 8001d4a:	f813 2c14 	ldrb.w	r2, [r3, #-20]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 8001d4e:	4b07      	ldr	r3, [pc, #28]	; (8001d6c <HAL_RCC_GetSysClockFreq+0x8c>)
 8001d50:	fbb3 f3f2 	udiv	r3, r3, r2
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001d54:	4358      	muls	r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001d56:	b007      	add	sp, #28
 8001d58:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001d5a:	4b05      	ldr	r3, [pc, #20]	; (8001d70 <HAL_RCC_GetSysClockFreq+0x90>)
 8001d5c:	e7fa      	b.n	8001d54 <HAL_RCC_GetSysClockFreq+0x74>
      sysclockfreq = HSE_VALUE;
 8001d5e:	4803      	ldr	r0, [pc, #12]	; (8001d6c <HAL_RCC_GetSysClockFreq+0x8c>)
  return sysclockfreq;
 8001d60:	e7f9      	b.n	8001d56 <HAL_RCC_GetSysClockFreq+0x76>
 8001d62:	bf00      	nop
 8001d64:	08003e30 	.word	0x08003e30
 8001d68:	40021000 	.word	0x40021000
 8001d6c:	007a1200 	.word	0x007a1200
 8001d70:	003d0900 	.word	0x003d0900

08001d74 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001d74:	4a55      	ldr	r2, [pc, #340]	; (8001ecc <HAL_RCC_ClockConfig+0x158>)
{
 8001d76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001d7a:	6813      	ldr	r3, [r2, #0]
{
 8001d7c:	4606      	mov	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001d7e:	f003 0307 	and.w	r3, r3, #7
 8001d82:	428b      	cmp	r3, r1
{
 8001d84:	460d      	mov	r5, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001d86:	d330      	bcc.n	8001dea <HAL_RCC_ClockConfig+0x76>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d88:	6832      	ldr	r2, [r6, #0]
 8001d8a:	0794      	lsls	r4, r2, #30
 8001d8c:	d43a      	bmi.n	8001e04 <HAL_RCC_ClockConfig+0x90>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d8e:	07d0      	lsls	r0, r2, #31
 8001d90:	d440      	bmi.n	8001e14 <HAL_RCC_ClockConfig+0xa0>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001d92:	4a4e      	ldr	r2, [pc, #312]	; (8001ecc <HAL_RCC_ClockConfig+0x158>)
 8001d94:	6813      	ldr	r3, [r2, #0]
 8001d96:	f003 0307 	and.w	r3, r3, #7
 8001d9a:	429d      	cmp	r5, r3
 8001d9c:	f0c0 8084 	bcc.w	8001ea8 <HAL_RCC_ClockConfig+0x134>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001da0:	6832      	ldr	r2, [r6, #0]
 8001da2:	4c4b      	ldr	r4, [pc, #300]	; (8001ed0 <HAL_RCC_ClockConfig+0x15c>)
 8001da4:	f012 0f04 	tst.w	r2, #4
 8001da8:	f040 8089 	bne.w	8001ebe <HAL_RCC_ClockConfig+0x14a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dac:	0713      	lsls	r3, r2, #28
 8001dae:	d506      	bpl.n	8001dbe <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001db0:	6863      	ldr	r3, [r4, #4]
 8001db2:	6932      	ldr	r2, [r6, #16]
 8001db4:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001db8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001dbc:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001dbe:	f7ff ff8f 	bl	8001ce0 <HAL_RCC_GetSysClockFreq>
 8001dc2:	6863      	ldr	r3, [r4, #4]
 8001dc4:	22f0      	movs	r2, #240	; 0xf0
 8001dc6:	fa92 f2a2 	rbit	r2, r2
 8001dca:	fab2 f282 	clz	r2, r2
 8001dce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001dd2:	40d3      	lsrs	r3, r2
 8001dd4:	4a3f      	ldr	r2, [pc, #252]	; (8001ed4 <HAL_RCC_ClockConfig+0x160>)
 8001dd6:	5cd3      	ldrb	r3, [r2, r3]
 8001dd8:	40d8      	lsrs	r0, r3
 8001dda:	4b3f      	ldr	r3, [pc, #252]	; (8001ed8 <HAL_RCC_ClockConfig+0x164>)
 8001ddc:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001dde:	2000      	movs	r0, #0
 8001de0:	f7fe ff78 	bl	8000cd4 <HAL_InitTick>
  return HAL_OK;
 8001de4:	2000      	movs	r0, #0
}
 8001de6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dea:	6813      	ldr	r3, [r2, #0]
 8001dec:	f023 0307 	bic.w	r3, r3, #7
 8001df0:	430b      	orrs	r3, r1
 8001df2:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001df4:	6813      	ldr	r3, [r2, #0]
 8001df6:	f003 0307 	and.w	r3, r3, #7
 8001dfa:	4299      	cmp	r1, r3
 8001dfc:	d0c4      	beq.n	8001d88 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8001dfe:	2001      	movs	r0, #1
 8001e00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e04:	4932      	ldr	r1, [pc, #200]	; (8001ed0 <HAL_RCC_ClockConfig+0x15c>)
 8001e06:	68b0      	ldr	r0, [r6, #8]
 8001e08:	684b      	ldr	r3, [r1, #4]
 8001e0a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001e0e:	4303      	orrs	r3, r0
 8001e10:	604b      	str	r3, [r1, #4]
 8001e12:	e7bc      	b.n	8001d8e <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e14:	6872      	ldr	r2, [r6, #4]
 8001e16:	4c2e      	ldr	r4, [pc, #184]	; (8001ed0 <HAL_RCC_ClockConfig+0x15c>)
 8001e18:	2a01      	cmp	r2, #1
 8001e1a:	d128      	bne.n	8001e6e <HAL_RCC_ClockConfig+0xfa>
 8001e1c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001e20:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e24:	6821      	ldr	r1, [r4, #0]
 8001e26:	fa93 f3a3 	rbit	r3, r3
 8001e2a:	fab3 f383 	clz	r3, r3
 8001e2e:	f003 031f 	and.w	r3, r3, #31
 8001e32:	fa21 f303 	lsr.w	r3, r1, r3
 8001e36:	07d9      	lsls	r1, r3, #31
 8001e38:	d5e1      	bpl.n	8001dfe <HAL_RCC_ClockConfig+0x8a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e3a:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e3c:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e40:	f023 0303 	bic.w	r3, r3, #3
 8001e44:	431a      	orrs	r2, r3
 8001e46:	6062      	str	r2, [r4, #4]
    tickstart = HAL_GetTick();
 8001e48:	f7fe ff70 	bl	8000d2c <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e4c:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8001e4e:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	d112      	bne.n	8001e7a <HAL_RCC_ClockConfig+0x106>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e54:	6863      	ldr	r3, [r4, #4]
 8001e56:	f003 030c 	and.w	r3, r3, #12
 8001e5a:	2b04      	cmp	r3, #4
 8001e5c:	d099      	beq.n	8001d92 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e5e:	f7fe ff65 	bl	8000d2c <HAL_GetTick>
 8001e62:	1bc0      	subs	r0, r0, r7
 8001e64:	4540      	cmp	r0, r8
 8001e66:	d9f5      	bls.n	8001e54 <HAL_RCC_ClockConfig+0xe0>
          return HAL_TIMEOUT;
 8001e68:	2003      	movs	r0, #3
 8001e6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e6e:	2a02      	cmp	r2, #2
 8001e70:	bf0c      	ite	eq
 8001e72:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8001e76:	2302      	movne	r3, #2
 8001e78:	e7d2      	b.n	8001e20 <HAL_RCC_ClockConfig+0xac>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e7a:	2b02      	cmp	r3, #2
 8001e7c:	d10f      	bne.n	8001e9e <HAL_RCC_ClockConfig+0x12a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e7e:	6863      	ldr	r3, [r4, #4]
 8001e80:	f003 030c 	and.w	r3, r3, #12
 8001e84:	2b08      	cmp	r3, #8
 8001e86:	d084      	beq.n	8001d92 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e88:	f7fe ff50 	bl	8000d2c <HAL_GetTick>
 8001e8c:	1bc0      	subs	r0, r0, r7
 8001e8e:	4540      	cmp	r0, r8
 8001e90:	d9f5      	bls.n	8001e7e <HAL_RCC_ClockConfig+0x10a>
 8001e92:	e7e9      	b.n	8001e68 <HAL_RCC_ClockConfig+0xf4>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e94:	f7fe ff4a 	bl	8000d2c <HAL_GetTick>
 8001e98:	1bc0      	subs	r0, r0, r7
 8001e9a:	4540      	cmp	r0, r8
 8001e9c:	d8e4      	bhi.n	8001e68 <HAL_RCC_ClockConfig+0xf4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e9e:	6863      	ldr	r3, [r4, #4]
 8001ea0:	f013 0f0c 	tst.w	r3, #12
 8001ea4:	d1f6      	bne.n	8001e94 <HAL_RCC_ClockConfig+0x120>
 8001ea6:	e774      	b.n	8001d92 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ea8:	6813      	ldr	r3, [r2, #0]
 8001eaa:	f023 0307 	bic.w	r3, r3, #7
 8001eae:	432b      	orrs	r3, r5
 8001eb0:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001eb2:	6813      	ldr	r3, [r2, #0]
 8001eb4:	f003 0307 	and.w	r3, r3, #7
 8001eb8:	429d      	cmp	r5, r3
 8001eba:	d1a0      	bne.n	8001dfe <HAL_RCC_ClockConfig+0x8a>
 8001ebc:	e770      	b.n	8001da0 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ebe:	6863      	ldr	r3, [r4, #4]
 8001ec0:	68f1      	ldr	r1, [r6, #12]
 8001ec2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001ec6:	430b      	orrs	r3, r1
 8001ec8:	6063      	str	r3, [r4, #4]
 8001eca:	e76f      	b.n	8001dac <HAL_RCC_ClockConfig+0x38>
 8001ecc:	40022000 	.word	0x40022000
 8001ed0:	40021000 	.word	0x40021000
 8001ed4:	08003e40 	.word	0x08003e40
 8001ed8:	20000000 	.word	0x20000000

08001edc <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001edc:	4b01      	ldr	r3, [pc, #4]	; (8001ee4 <HAL_RCC_GetHCLKFreq+0x8>)
 8001ede:	6818      	ldr	r0, [r3, #0]
 8001ee0:	4770      	bx	lr
 8001ee2:	bf00      	nop
 8001ee4:	20000000 	.word	0x20000000

08001ee8 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001ee8:	4b08      	ldr	r3, [pc, #32]	; (8001f0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001eea:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	fa92 f2a2 	rbit	r2, r2
 8001ef4:	fab2 f282 	clz	r2, r2
 8001ef8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001efc:	40d3      	lsrs	r3, r2
 8001efe:	4a04      	ldr	r2, [pc, #16]	; (8001f10 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001f00:	5cd3      	ldrb	r3, [r2, r3]
 8001f02:	4a04      	ldr	r2, [pc, #16]	; (8001f14 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8001f04:	6810      	ldr	r0, [r2, #0]
}    
 8001f06:	40d8      	lsrs	r0, r3
 8001f08:	4770      	bx	lr
 8001f0a:	bf00      	nop
 8001f0c:	40021000 	.word	0x40021000
 8001f10:	08003e50 	.word	0x08003e50
 8001f14:	20000000 	.word	0x20000000

08001f18 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001f18:	4b08      	ldr	r3, [pc, #32]	; (8001f3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f1a:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	fa92 f2a2 	rbit	r2, r2
 8001f24:	fab2 f282 	clz	r2, r2
 8001f28:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001f2c:	40d3      	lsrs	r3, r2
 8001f2e:	4a04      	ldr	r2, [pc, #16]	; (8001f40 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001f30:	5cd3      	ldrb	r3, [r2, r3]
 8001f32:	4a04      	ldr	r2, [pc, #16]	; (8001f44 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8001f34:	6810      	ldr	r0, [r2, #0]
} 
 8001f36:	40d8      	lsrs	r0, r3
 8001f38:	4770      	bx	lr
 8001f3a:	bf00      	nop
 8001f3c:	40021000 	.word	0x40021000
 8001f40:	08003e50 	.word	0x08003e50
 8001f44:	20000000 	.word	0x20000000

08001f48 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001f48:	6803      	ldr	r3, [r0, #0]
{
 8001f4a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001f4e:	07dc      	lsls	r4, r3, #31
{
 8001f50:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001f52:	d51e      	bpl.n	8001f92 <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001f54:	4c3c      	ldr	r4, [pc, #240]	; (8002048 <HAL_RCCEx_PeriphCLKConfig+0x100>)
    
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f56:	4e3d      	ldr	r6, [pc, #244]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x104>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8001f58:	69e3      	ldr	r3, [r4, #28]
 8001f5a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f5e:	61e3      	str	r3, [r4, #28]
 8001f60:	69e3      	ldr	r3, [r4, #28]
 8001f62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f66:	9301      	str	r3, [sp, #4]
 8001f68:	9b01      	ldr	r3, [sp, #4]
    SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f6a:	6833      	ldr	r3, [r6, #0]
 8001f6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f70:	6033      	str	r3, [r6, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001f72:	f7fe fedb 	bl	8000d2c <HAL_GetTick>
 8001f76:	4607      	mov	r7, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001f78:	6833      	ldr	r3, [r6, #0]
 8001f7a:	05d8      	lsls	r0, r3, #23
 8001f7c:	d51f      	bpl.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0x76>
        return HAL_TIMEOUT;
      }      
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001f7e:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001f80:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001f84:	d124      	bne.n	8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x88>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8001f86:	6a23      	ldr	r3, [r4, #32]
 8001f88:	686a      	ldr	r2, [r5, #4]
 8001f8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	6223      	str	r3, [r4, #32]
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001f92:	6828      	ldr	r0, [r5, #0]
 8001f94:	0783      	lsls	r3, r0, #30
 8001f96:	d506      	bpl.n	8001fa6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001f98:	4a2b      	ldr	r2, [pc, #172]	; (8002048 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8001f9a:	68a9      	ldr	r1, [r5, #8]
 8001f9c:	6853      	ldr	r3, [r2, #4]
 8001f9e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001fa2:	430b      	orrs	r3, r1
 8001fa4:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001fa6:	f010 0010 	ands.w	r0, r0, #16
 8001faa:	d00e      	beq.n	8001fca <HAL_RCCEx_PeriphCLKConfig+0x82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001fac:	4a26      	ldr	r2, [pc, #152]	; (8002048 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8001fae:	68e9      	ldr	r1, [r5, #12]
 8001fb0:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001fb2:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001fb4:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001fb8:	430b      	orrs	r3, r1
 8001fba:	6053      	str	r3, [r2, #4]
 8001fbc:	e005      	b.n	8001fca <HAL_RCCEx_PeriphCLKConfig+0x82>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fbe:	f7fe feb5 	bl	8000d2c <HAL_GetTick>
 8001fc2:	1bc0      	subs	r0, r0, r7
 8001fc4:	2864      	cmp	r0, #100	; 0x64
 8001fc6:	d9d7      	bls.n	8001f78 <HAL_RCCEx_PeriphCLKConfig+0x30>
        return HAL_TIMEOUT;
 8001fc8:	2003      	movs	r0, #3
}
 8001fca:	b003      	add	sp, #12
 8001fcc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001fd0:	686a      	ldr	r2, [r5, #4]
 8001fd2:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d0d5      	beq.n	8001f86 <HAL_RCCEx_PeriphCLKConfig+0x3e>
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001fda:	6a21      	ldr	r1, [r4, #32]
 8001fdc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001fe0:	f421 7640 	bic.w	r6, r1, #768	; 0x300
 8001fe4:	fa93 f2a3 	rbit	r2, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 8001fe8:	2701      	movs	r7, #1
 8001fea:	fab2 f282 	clz	r2, r2
 8001fee:	4818      	ldr	r0, [pc, #96]	; (8002050 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8001ff0:	f840 7022 	str.w	r7, [r0, r2, lsl #2]
 8001ff4:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	fab3 f383 	clz	r3, r3
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001ffe:	07c9      	lsls	r1, r1, #31
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002000:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      RCC->BDCR = temp_reg;
 8002004:	6226      	str	r6, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002006:	d5be      	bpl.n	8001f86 <HAL_RCCEx_PeriphCLKConfig+0x3e>
        tickstart = HAL_GetTick();
 8002008:	f7fe fe90 	bl	8000d2c <HAL_GetTick>
 800200c:	2602      	movs	r6, #2
 800200e:	4680      	mov	r8, r0
 8002010:	4637      	mov	r7, r6
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002012:	f241 3988 	movw	r9, #5000	; 0x1388
 8002016:	fa96 f3a6 	rbit	r3, r6
 800201a:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800201e:	b18b      	cbz	r3, 8002044 <HAL_RCCEx_PeriphCLKConfig+0xfc>
 8002020:	6a22      	ldr	r2, [r4, #32]
 8002022:	fa97 f3a7 	rbit	r3, r7
 8002026:	fab3 f383 	clz	r3, r3
 800202a:	f003 031f 	and.w	r3, r3, #31
 800202e:	fa22 f303 	lsr.w	r3, r2, r3
 8002032:	07da      	lsls	r2, r3, #31
 8002034:	d4a7      	bmi.n	8001f86 <HAL_RCCEx_PeriphCLKConfig+0x3e>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002036:	f7fe fe79 	bl	8000d2c <HAL_GetTick>
 800203a:	eba0 0008 	sub.w	r0, r0, r8
 800203e:	4548      	cmp	r0, r9
 8002040:	d9e9      	bls.n	8002016 <HAL_RCCEx_PeriphCLKConfig+0xce>
 8002042:	e7c1      	b.n	8001fc8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002044:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002046:	e7ec      	b.n	8002022 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8002048:	40021000 	.word	0x40021000
 800204c:	40007000 	.word	0x40007000
 8002050:	42420400 	.word	0x42420400

08002054 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002054:	6803      	ldr	r3, [r0, #0]
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);

  /* Return function status */
  return HAL_OK;
}
 8002056:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002058:	68da      	ldr	r2, [r3, #12]
 800205a:	f042 0201 	orr.w	r2, r2, #1
 800205e:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8002060:	681a      	ldr	r2, [r3, #0]
 8002062:	f042 0201 	orr.w	r2, r2, #1
 8002066:	601a      	str	r2, [r3, #0]
}
 8002068:	4770      	bx	lr

0800206a <HAL_TIM_ConfigClockSource>:
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
  uint32_t tmpsmcr = 0;

  /* Process Locked */
  __HAL_LOCK(htim);
 800206a:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
{
 800206e:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8002070:	2b01      	cmp	r3, #1
 8002072:	f04f 0302 	mov.w	r3, #2
 8002076:	d01c      	beq.n	80020b2 <HAL_TIM_ConfigClockSource+0x48>
 8002078:	2201      	movs	r2, #1

  htim->State = HAL_TIM_STATE_BUSY;
 800207a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800207e:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8002080:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  tmpsmcr = htim->Instance->SMCR;
 8002084:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002086:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800208a:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 800208e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002090:	680a      	ldr	r2, [r1, #0]
 8002092:	2a40      	cmp	r2, #64	; 0x40
 8002094:	d079      	beq.n	800218a <HAL_TIM_ConfigClockSource+0x120>
 8002096:	d819      	bhi.n	80020cc <HAL_TIM_ConfigClockSource+0x62>
 8002098:	2a10      	cmp	r2, #16
 800209a:	f000 8093 	beq.w	80021c4 <HAL_TIM_ConfigClockSource+0x15a>
 800209e:	d80a      	bhi.n	80020b6 <HAL_TIM_ConfigClockSource+0x4c>
 80020a0:	2a00      	cmp	r2, #0
 80020a2:	f000 8089 	beq.w	80021b8 <HAL_TIM_ConfigClockSource+0x14e>
    break;

  default:
    break;
  }
  htim->State = HAL_TIM_STATE_READY;
 80020a6:	2301      	movs	r3, #1
 80020a8:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  __HAL_UNLOCK(htim);
 80020ac:	2300      	movs	r3, #0
 80020ae:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 80020b2:	4618      	mov	r0, r3

  return HAL_OK;
}
 80020b4:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 80020b6:	2a20      	cmp	r2, #32
 80020b8:	f000 808a 	beq.w	80021d0 <HAL_TIM_ConfigClockSource+0x166>
 80020bc:	2a30      	cmp	r2, #48	; 0x30
 80020be:	d1f2      	bne.n	80020a6 <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80020c0:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80020c2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80020c6:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 80020ca:	e036      	b.n	800213a <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80020cc:	2a70      	cmp	r2, #112	; 0x70
 80020ce:	d036      	beq.n	800213e <HAL_TIM_ConfigClockSource+0xd4>
 80020d0:	d81b      	bhi.n	800210a <HAL_TIM_ConfigClockSource+0xa0>
 80020d2:	2a50      	cmp	r2, #80	; 0x50
 80020d4:	d042      	beq.n	800215c <HAL_TIM_ConfigClockSource+0xf2>
 80020d6:	2a60      	cmp	r2, #96	; 0x60
 80020d8:	d1e5      	bne.n	80020a6 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80020da:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80020dc:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80020de:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 80020e2:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80020e4:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80020e6:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 80020e8:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80020ea:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80020ee:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4);
 80020f2:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12);
 80020f6:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80020fa:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80020fc:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80020fe:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002100:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002104:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 8002108:	e017      	b.n	800213a <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 800210a:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800210e:	d011      	beq.n	8002134 <HAL_TIM_ConfigClockSource+0xca>
 8002110:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002114:	d1c7      	bne.n	80020a6 <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002116:	688a      	ldr	r2, [r1, #8]
 8002118:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800211a:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800211c:	68c9      	ldr	r1, [r1, #12]
 800211e:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002120:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002124:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002128:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800212a:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800212c:	689a      	ldr	r2, [r3, #8]
 800212e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002132:	e002      	b.n	800213a <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002134:	689a      	ldr	r2, [r3, #8]
 8002136:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 800213a:	609a      	str	r2, [r3, #8]
 800213c:	e7b3      	b.n	80020a6 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800213e:	688a      	ldr	r2, [r1, #8]
 8002140:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8002142:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002144:	68c9      	ldr	r1, [r1, #12]
 8002146:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002148:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800214c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002150:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8002152:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8002154:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002156:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 800215a:	e7ee      	b.n	800213a <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800215c:	684c      	ldr	r4, [r1, #4]
 800215e:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002160:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002162:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002164:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002168:	f025 0501 	bic.w	r5, r5, #1
 800216c:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800216e:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8002170:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002172:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4);
 8002176:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800217a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800217c:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800217e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002180:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002184:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 8002188:	e7d7      	b.n	800213a <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800218a:	684c      	ldr	r4, [r1, #4]
 800218c:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 800218e:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002190:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002192:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002196:	f025 0501 	bic.w	r5, r5, #1
 800219a:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800219c:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 800219e:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80021a0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4);
 80021a4:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80021a8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80021aa:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80021ac:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80021ae:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80021b2:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 80021b6:	e7c0      	b.n	800213a <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80021b8:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80021ba:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80021be:	f042 0207 	orr.w	r2, r2, #7
 80021c2:	e7ba      	b.n	800213a <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80021c4:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80021c6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80021ca:	f042 0217 	orr.w	r2, r2, #23
 80021ce:	e7b4      	b.n	800213a <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80021d0:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80021d2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80021d6:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 80021da:	e7ae      	b.n	800213a <HAL_TIM_ConfigClockSource+0xd0>

080021dc <HAL_TIM_OC_DelayElapsedCallback>:
 80021dc:	4770      	bx	lr

080021de <HAL_TIM_IC_CaptureCallback>:
 80021de:	4770      	bx	lr

080021e0 <HAL_TIM_PWM_PulseFinishedCallback>:
 80021e0:	4770      	bx	lr

080021e2 <HAL_TIM_TriggerCallback>:
 80021e2:	4770      	bx	lr

080021e4 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80021e4:	6803      	ldr	r3, [r0, #0]
{
 80021e6:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80021e8:	691a      	ldr	r2, [r3, #16]
{
 80021ea:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80021ec:	0791      	lsls	r1, r2, #30
 80021ee:	d50e      	bpl.n	800220e <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80021f0:	68da      	ldr	r2, [r3, #12]
 80021f2:	0792      	lsls	r2, r2, #30
 80021f4:	d50b      	bpl.n	800220e <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80021f6:	f06f 0202 	mvn.w	r2, #2
 80021fa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80021fc:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 80021fe:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002200:	7602      	strb	r2, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8002202:	079b      	lsls	r3, r3, #30
 8002204:	d077      	beq.n	80022f6 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8002206:	f7ff ffea 	bl	80021de <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800220a:	2300      	movs	r3, #0
 800220c:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800220e:	6823      	ldr	r3, [r4, #0]
 8002210:	691a      	ldr	r2, [r3, #16]
 8002212:	0750      	lsls	r0, r2, #29
 8002214:	d510      	bpl.n	8002238 <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8002216:	68da      	ldr	r2, [r3, #12]
 8002218:	0751      	lsls	r1, r2, #29
 800221a:	d50d      	bpl.n	8002238 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800221c:	f06f 0204 	mvn.w	r2, #4
 8002220:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002222:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8002224:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002226:	7622      	strb	r2, [r4, #24]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8002228:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 800222c:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 800222e:	d068      	beq.n	8002302 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8002230:	f7ff ffd5 	bl	80021de <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002234:	2300      	movs	r3, #0
 8002236:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002238:	6823      	ldr	r3, [r4, #0]
 800223a:	691a      	ldr	r2, [r3, #16]
 800223c:	0712      	lsls	r2, r2, #28
 800223e:	d50f      	bpl.n	8002260 <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002240:	68da      	ldr	r2, [r3, #12]
 8002242:	0710      	lsls	r0, r2, #28
 8002244:	d50c      	bpl.n	8002260 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002246:	f06f 0208 	mvn.w	r2, #8
 800224a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800224c:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 800224e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002250:	7622      	strb	r2, [r4, #24]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8002252:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8002254:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8002256:	d05a      	beq.n	800230e <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002258:	f7ff ffc1 	bl	80021de <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800225c:	2300      	movs	r3, #0
 800225e:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002260:	6823      	ldr	r3, [r4, #0]
 8002262:	691a      	ldr	r2, [r3, #16]
 8002264:	06d2      	lsls	r2, r2, #27
 8002266:	d510      	bpl.n	800228a <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8002268:	68da      	ldr	r2, [r3, #12]
 800226a:	06d0      	lsls	r0, r2, #27
 800226c:	d50d      	bpl.n	800228a <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800226e:	f06f 0210 	mvn.w	r2, #16
 8002272:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002274:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8002276:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002278:	7622      	strb	r2, [r4, #24]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 800227a:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 800227e:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8002280:	d04b      	beq.n	800231a <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8002282:	f7ff ffac 	bl	80021de <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002286:	2300      	movs	r3, #0
 8002288:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800228a:	6823      	ldr	r3, [r4, #0]
 800228c:	691a      	ldr	r2, [r3, #16]
 800228e:	07d1      	lsls	r1, r2, #31
 8002290:	d508      	bpl.n	80022a4 <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8002292:	68da      	ldr	r2, [r3, #12]
 8002294:	07d2      	lsls	r2, r2, #31
 8002296:	d505      	bpl.n	80022a4 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002298:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 800229c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800229e:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80022a0:	f000 fad2 	bl	8002848 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80022a4:	6823      	ldr	r3, [r4, #0]
 80022a6:	691a      	ldr	r2, [r3, #16]
 80022a8:	0610      	lsls	r0, r2, #24
 80022aa:	d508      	bpl.n	80022be <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80022ac:	68da      	ldr	r2, [r3, #12]
 80022ae:	0611      	lsls	r1, r2, #24
 80022b0:	d505      	bpl.n	80022be <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80022b2:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 80022b6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80022b8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80022ba:	f000 f8a6 	bl	800240a <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80022be:	6823      	ldr	r3, [r4, #0]
 80022c0:	691a      	ldr	r2, [r3, #16]
 80022c2:	0652      	lsls	r2, r2, #25
 80022c4:	d508      	bpl.n	80022d8 <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80022c6:	68da      	ldr	r2, [r3, #12]
 80022c8:	0650      	lsls	r0, r2, #25
 80022ca:	d505      	bpl.n	80022d8 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80022cc:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 80022d0:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80022d2:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80022d4:	f7ff ff85 	bl	80021e2 <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80022d8:	6823      	ldr	r3, [r4, #0]
 80022da:	691a      	ldr	r2, [r3, #16]
 80022dc:	0691      	lsls	r1, r2, #26
 80022de:	d522      	bpl.n	8002326 <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80022e0:	68da      	ldr	r2, [r3, #12]
 80022e2:	0692      	lsls	r2, r2, #26
 80022e4:	d51f      	bpl.n	8002326 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80022e6:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 80022ea:	4620      	mov	r0, r4
}
 80022ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80022f0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80022f2:	f000 b889 	b.w	8002408 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80022f6:	f7ff ff71 	bl	80021dc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022fa:	4620      	mov	r0, r4
 80022fc:	f7ff ff70 	bl	80021e0 <HAL_TIM_PWM_PulseFinishedCallback>
 8002300:	e783      	b.n	800220a <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002302:	f7ff ff6b 	bl	80021dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002306:	4620      	mov	r0, r4
 8002308:	f7ff ff6a 	bl	80021e0 <HAL_TIM_PWM_PulseFinishedCallback>
 800230c:	e792      	b.n	8002234 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800230e:	f7ff ff65 	bl	80021dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002312:	4620      	mov	r0, r4
 8002314:	f7ff ff64 	bl	80021e0 <HAL_TIM_PWM_PulseFinishedCallback>
 8002318:	e7a0      	b.n	800225c <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800231a:	f7ff ff5f 	bl	80021dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800231e:	4620      	mov	r0, r4
 8002320:	f7ff ff5e 	bl	80021e0 <HAL_TIM_PWM_PulseFinishedCallback>
 8002324:	e7af      	b.n	8002286 <HAL_TIM_IRQHandler+0xa2>
 8002326:	bd10      	pop	{r4, pc}

08002328 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002328:	4a18      	ldr	r2, [pc, #96]	; (800238c <TIM_Base_SetConfig+0x64>)
  tmpcr1 = TIMx->CR1;
 800232a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800232c:	4290      	cmp	r0, r2
 800232e:	d00a      	beq.n	8002346 <TIM_Base_SetConfig+0x1e>
 8002330:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002334:	d007      	beq.n	8002346 <TIM_Base_SetConfig+0x1e>
 8002336:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800233a:	4290      	cmp	r0, r2
 800233c:	d003      	beq.n	8002346 <TIM_Base_SetConfig+0x1e>
 800233e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002342:	4290      	cmp	r0, r2
 8002344:	d115      	bne.n	8002372 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8002346:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002348:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800234c:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800234e:	4a0f      	ldr	r2, [pc, #60]	; (800238c <TIM_Base_SetConfig+0x64>)
 8002350:	4290      	cmp	r0, r2
 8002352:	d00a      	beq.n	800236a <TIM_Base_SetConfig+0x42>
 8002354:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002358:	d007      	beq.n	800236a <TIM_Base_SetConfig+0x42>
 800235a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800235e:	4290      	cmp	r0, r2
 8002360:	d003      	beq.n	800236a <TIM_Base_SetConfig+0x42>
 8002362:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002366:	4290      	cmp	r0, r2
 8002368:	d103      	bne.n	8002372 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800236a:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800236c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002370:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002372:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002374:	688b      	ldr	r3, [r1, #8]
 8002376:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002378:	680b      	ldr	r3, [r1, #0]
 800237a:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800237c:	4b03      	ldr	r3, [pc, #12]	; (800238c <TIM_Base_SetConfig+0x64>)
 800237e:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8002380:	bf04      	itt	eq
 8002382:	690b      	ldreq	r3, [r1, #16]
 8002384:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002386:	2301      	movs	r3, #1
 8002388:	6143      	str	r3, [r0, #20]
 800238a:	4770      	bx	lr
 800238c:	40012c00 	.word	0x40012c00

08002390 <HAL_TIM_Base_Init>:
{
 8002390:	b510      	push	{r4, lr}
  if(htim == NULL)
 8002392:	4604      	mov	r4, r0
 8002394:	b1a0      	cbz	r0, 80023c0 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002396:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800239a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800239e:	b91b      	cbnz	r3, 80023a8 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80023a0:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 80023a4:	f000 fce4 	bl	8002d70 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80023a8:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023aa:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 80023ac:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023b0:	1d21      	adds	r1, r4, #4
 80023b2:	f7ff ffb9 	bl	8002328 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80023b6:	2301      	movs	r3, #1
  return HAL_OK;
 80023b8:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80023ba:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 80023be:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80023c0:	2001      	movs	r0, #1
}
 80023c2:	bd10      	pop	{r4, pc}

080023c4 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 80023c4:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
{
 80023c8:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	f04f 0302 	mov.w	r3, #2
 80023d0:	d018      	beq.n	8002404 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 80023d2:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80023d6:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80023d8:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80023da:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80023dc:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80023de:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80023e2:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80023e4:	685a      	ldr	r2, [r3, #4]
 80023e6:	4322      	orrs	r2, r4
 80023e8:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80023ea:	689a      	ldr	r2, [r3, #8]
 80023ec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80023f0:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80023f2:	689a      	ldr	r2, [r3, #8]
 80023f4:	430a      	orrs	r2, r1
 80023f6:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 80023f8:	2301      	movs	r3, #1
 80023fa:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  __HAL_UNLOCK(htim);
 80023fe:	2300      	movs	r3, #0
 8002400:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8002404:	4618      	mov	r0, r3

  return HAL_OK;
}
 8002406:	bd10      	pop	{r4, pc}

08002408 <HAL_TIMEx_CommutationCallback>:
 8002408:	4770      	bx	lr

0800240a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800240a:	4770      	bx	lr

0800240c <UART_SetConfig>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800240c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002410:	6805      	ldr	r5, [r0, #0]
 8002412:	68c2      	ldr	r2, [r0, #12]
 8002414:	692b      	ldr	r3, [r5, #16]
  /*------- UART-associated USART registers setting : CR1 Configuration ------*/
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode ;
 8002416:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002418:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800241c:	4313      	orrs	r3, r2
 800241e:	612b      	str	r3, [r5, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode ;
 8002420:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 8002422:	68ea      	ldr	r2, [r5, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode ;
 8002424:	430b      	orrs	r3, r1
 8002426:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 8002428:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 800242c:	f022 020c 	bic.w	r2, r2, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode ;
 8002430:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 8002432:	4313      	orrs	r3, r2
 8002434:	60eb      	str	r3, [r5, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE), 
             tmpreg);
  
  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002436:	696b      	ldr	r3, [r5, #20]
 8002438:	6982      	ldr	r2, [r0, #24]
 800243a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800243e:	4313      	orrs	r3, r2
 8002440:	616b      	str	r3, [r5, #20]
  
  /*------- UART-associated USART registers setting : BRR Configuration ------*/
  if((huart->Instance == USART1))
 8002442:	4b40      	ldr	r3, [pc, #256]	; (8002544 <UART_SetConfig+0x138>)
{
 8002444:	4681      	mov	r9, r0
  if((huart->Instance == USART1))
 8002446:	429d      	cmp	r5, r3
 8002448:	f04f 0419 	mov.w	r4, #25
 800244c:	d146      	bne.n	80024dc <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800244e:	f7ff fd63 	bl	8001f18 <HAL_RCC_GetPCLK2Freq>
 8002452:	fb04 f300 	mul.w	r3, r4, r0
 8002456:	f8d9 6004 	ldr.w	r6, [r9, #4]
 800245a:	f04f 0864 	mov.w	r8, #100	; 0x64
 800245e:	00b6      	lsls	r6, r6, #2
 8002460:	fbb3 f3f6 	udiv	r3, r3, r6
 8002464:	fbb3 f3f8 	udiv	r3, r3, r8
 8002468:	011e      	lsls	r6, r3, #4
 800246a:	f7ff fd55 	bl	8001f18 <HAL_RCC_GetPCLK2Freq>
 800246e:	4360      	muls	r0, r4
 8002470:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002474:	009b      	lsls	r3, r3, #2
 8002476:	fbb0 f7f3 	udiv	r7, r0, r3
 800247a:	f7ff fd4d 	bl	8001f18 <HAL_RCC_GetPCLK2Freq>
 800247e:	4360      	muls	r0, r4
 8002480:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002484:	009b      	lsls	r3, r3, #2
 8002486:	fbb0 f3f3 	udiv	r3, r0, r3
 800248a:	fbb3 f3f8 	udiv	r3, r3, r8
 800248e:	fb08 7313 	mls	r3, r8, r3, r7
 8002492:	011b      	lsls	r3, r3, #4
 8002494:	3332      	adds	r3, #50	; 0x32
 8002496:	fbb3 f3f8 	udiv	r3, r3, r8
 800249a:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 800249e:	f7ff fd3b 	bl	8001f18 <HAL_RCC_GetPCLK2Freq>
 80024a2:	4360      	muls	r0, r4
 80024a4:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80024a8:	0092      	lsls	r2, r2, #2
 80024aa:	fbb0 faf2 	udiv	sl, r0, r2
 80024ae:	f7ff fd33 	bl	8001f18 <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80024b2:	4360      	muls	r0, r4
 80024b4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80024b8:	009b      	lsls	r3, r3, #2
 80024ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80024be:	fbb3 f3f8 	udiv	r3, r3, r8
 80024c2:	fb08 a313 	mls	r3, r8, r3, sl
 80024c6:	011b      	lsls	r3, r3, #4
 80024c8:	3332      	adds	r3, #50	; 0x32
 80024ca:	fbb3 f3f8 	udiv	r3, r3, r8
 80024ce:	f003 030f 	and.w	r3, r3, #15
 80024d2:	433b      	orrs	r3, r7
 80024d4:	4433      	add	r3, r6
 80024d6:	60ab      	str	r3, [r5, #8]
 80024d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80024dc:	f7ff fd04 	bl	8001ee8 <HAL_RCC_GetPCLK1Freq>
 80024e0:	fb04 f300 	mul.w	r3, r4, r0
 80024e4:	f8d9 6004 	ldr.w	r6, [r9, #4]
 80024e8:	f04f 0864 	mov.w	r8, #100	; 0x64
 80024ec:	00b6      	lsls	r6, r6, #2
 80024ee:	fbb3 f3f6 	udiv	r3, r3, r6
 80024f2:	fbb3 f3f8 	udiv	r3, r3, r8
 80024f6:	011e      	lsls	r6, r3, #4
 80024f8:	f7ff fcf6 	bl	8001ee8 <HAL_RCC_GetPCLK1Freq>
 80024fc:	4360      	muls	r0, r4
 80024fe:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	fbb0 f7f3 	udiv	r7, r0, r3
 8002508:	f7ff fcee 	bl	8001ee8 <HAL_RCC_GetPCLK1Freq>
 800250c:	4360      	muls	r0, r4
 800250e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002512:	009b      	lsls	r3, r3, #2
 8002514:	fbb0 f3f3 	udiv	r3, r0, r3
 8002518:	fbb3 f3f8 	udiv	r3, r3, r8
 800251c:	fb08 7313 	mls	r3, r8, r3, r7
 8002520:	011b      	lsls	r3, r3, #4
 8002522:	3332      	adds	r3, #50	; 0x32
 8002524:	fbb3 f3f8 	udiv	r3, r3, r8
 8002528:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 800252c:	f7ff fcdc 	bl	8001ee8 <HAL_RCC_GetPCLK1Freq>
 8002530:	4360      	muls	r0, r4
 8002532:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8002536:	0092      	lsls	r2, r2, #2
 8002538:	fbb0 faf2 	udiv	sl, r0, r2
 800253c:	f7ff fcd4 	bl	8001ee8 <HAL_RCC_GetPCLK1Freq>
 8002540:	e7b7      	b.n	80024b2 <UART_SetConfig+0xa6>
 8002542:	bf00      	nop
 8002544:	40013800 	.word	0x40013800

08002548 <UART_WaitOnFlagUntilTimeout.constprop.1>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Timeout)
 8002548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800254a:	4604      	mov	r4, r0
 800254c:	460e      	mov	r6, r1
 800254e:	4615      	mov	r5, r2
  tickstart = HAL_GetTick();
 8002550:	f7fe fbec 	bl	8000d2c <HAL_GetTick>
 8002554:	4607      	mov	r7, r0
    while(__HAL_UART_GET_FLAG(huart, Flag) == RESET)
 8002556:	6822      	ldr	r2, [r4, #0]
 8002558:	6813      	ldr	r3, [r2, #0]
 800255a:	ea36 0303 	bics.w	r3, r6, r3
 800255e:	d101      	bne.n	8002564 <UART_WaitOnFlagUntilTimeout.constprop.1+0x1c>
  return HAL_OK;
 8002560:	2000      	movs	r0, #0
}
 8002562:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(Timeout != HAL_MAX_DELAY)
 8002564:	1c6b      	adds	r3, r5, #1
 8002566:	d0f7      	beq.n	8002558 <UART_WaitOnFlagUntilTimeout.constprop.1+0x10>
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8002568:	b9c5      	cbnz	r5, 800259c <UART_WaitOnFlagUntilTimeout.constprop.1+0x54>
          __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800256a:	6823      	ldr	r3, [r4, #0]
          return HAL_TIMEOUT;
 800256c:	2003      	movs	r0, #3
          __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800256e:	68da      	ldr	r2, [r3, #12]
 8002570:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002574:	60da      	str	r2, [r3, #12]
          __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002576:	68da      	ldr	r2, [r3, #12]
 8002578:	f022 0220 	bic.w	r2, r2, #32
 800257c:	60da      	str	r2, [r3, #12]
          __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800257e:	68da      	ldr	r2, [r3, #12]
 8002580:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002584:	60da      	str	r2, [r3, #12]
          __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002586:	695a      	ldr	r2, [r3, #20]
 8002588:	f022 0201 	bic.w	r2, r2, #1
 800258c:	615a      	str	r2, [r3, #20]
          huart->State= HAL_UART_STATE_READY;
 800258e:	2301      	movs	r3, #1
 8002590:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
          __HAL_UNLOCK(huart);
 8002594:	2300      	movs	r3, #0
 8002596:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 800259a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 800259c:	f7fe fbc6 	bl	8000d2c <HAL_GetTick>
 80025a0:	1bc0      	subs	r0, r0, r7
 80025a2:	4285      	cmp	r5, r0
 80025a4:	d2d7      	bcs.n	8002556 <UART_WaitOnFlagUntilTimeout.constprop.1+0xe>
 80025a6:	e7e0      	b.n	800256a <UART_WaitOnFlagUntilTimeout.constprop.1+0x22>

080025a8 <HAL_UART_Init>:
{
 80025a8:	b510      	push	{r4, lr}
  if(huart == NULL)
 80025aa:	4604      	mov	r4, r0
 80025ac:	b330      	cbz	r0, 80025fc <HAL_UART_Init+0x54>
  if(huart->State == HAL_UART_STATE_RESET)
 80025ae:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80025b2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80025b6:	b91b      	cbnz	r3, 80025c0 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80025b8:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80025bc:	f000 fc0c 	bl	8002dd8 <HAL_UART_MspInit>
  huart->State = HAL_UART_STATE_BUSY;
 80025c0:	2302      	movs	r3, #2
  __HAL_UART_DISABLE(huart);
 80025c2:	6822      	ldr	r2, [r4, #0]
  huart->State = HAL_UART_STATE_BUSY;
 80025c4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80025c8:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 80025ca:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 80025cc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80025d0:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80025d2:	f7ff ff1b 	bl	800240c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025d6:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025d8:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025da:	691a      	ldr	r2, [r3, #16]
 80025dc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80025e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80025e2:	695a      	ldr	r2, [r3, #20]
 80025e4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80025e8:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80025ea:	68da      	ldr	r2, [r3, #12]
 80025ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80025f0:	60da      	str	r2, [r3, #12]
  huart->State= HAL_UART_STATE_READY;
 80025f2:	2301      	movs	r3, #1
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025f4:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->State= HAL_UART_STATE_READY;
 80025f6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 80025fa:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80025fc:	2001      	movs	r0, #1
}
 80025fe:	bd10      	pop	{r4, pc}

08002600 <HAL_UART_Transmit>:
{
 8002600:	b570      	push	{r4, r5, r6, lr}
 8002602:	460d      	mov	r5, r1
  tmp_state = huart->State;
 8002604:	f890 1039 	ldrb.w	r1, [r0, #57]	; 0x39
{
 8002608:	4604      	mov	r4, r0
  tmp_state = huart->State;
 800260a:	b2c9      	uxtb	r1, r1
  if((tmp_state == HAL_UART_STATE_READY) || (tmp_state == HAL_UART_STATE_BUSY_RX))
 800260c:	2901      	cmp	r1, #1
{
 800260e:	461e      	mov	r6, r3
  if((tmp_state == HAL_UART_STATE_READY) || (tmp_state == HAL_UART_STATE_BUSY_RX))
 8002610:	d001      	beq.n	8002616 <HAL_UART_Transmit+0x16>
 8002612:	2922      	cmp	r1, #34	; 0x22
 8002614:	d14d      	bne.n	80026b2 <HAL_UART_Transmit+0xb2>
    if((pData == NULL) || (Size == 0))
 8002616:	2d00      	cmp	r5, #0
 8002618:	d049      	beq.n	80026ae <HAL_UART_Transmit+0xae>
 800261a:	2a00      	cmp	r2, #0
 800261c:	d047      	beq.n	80026ae <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 800261e:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8002622:	2b01      	cmp	r3, #1
 8002624:	d045      	beq.n	80026b2 <HAL_UART_Transmit+0xb2>
 8002626:	2301      	movs	r3, #1
 8002628:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800262c:	2300      	movs	r3, #0
 800262e:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->State == HAL_UART_STATE_BUSY_RX) 
 8002630:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
    huart->TxXferSize = Size;
 8002634:	84a2      	strh	r2, [r4, #36]	; 0x24
    if(huart->State == HAL_UART_STATE_BUSY_RX) 
 8002636:	2b22      	cmp	r3, #34	; 0x22
      huart->State = HAL_UART_STATE_BUSY_TX_RX;
 8002638:	bf0c      	ite	eq
 800263a:	2332      	moveq	r3, #50	; 0x32
      huart->State = HAL_UART_STATE_BUSY_TX;
 800263c:	2312      	movne	r3, #18
    huart->TxXferCount = Size;
 800263e:	84e2      	strh	r2, [r4, #38]	; 0x26
      huart->State = HAL_UART_STATE_BUSY_TX;
 8002640:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    while(huart->TxXferCount > 0)
 8002644:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8002646:	b98a      	cbnz	r2, 800266c <HAL_UART_Transmit+0x6c>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, Timeout) != HAL_OK)
 8002648:	4632      	mov	r2, r6
 800264a:	2140      	movs	r1, #64	; 0x40
 800264c:	4620      	mov	r0, r4
 800264e:	f7ff ff7b 	bl	8002548 <UART_WaitOnFlagUntilTimeout.constprop.1>
 8002652:	b9c0      	cbnz	r0, 8002686 <HAL_UART_Transmit+0x86>
    if(huart->State == HAL_UART_STATE_BUSY_TX_RX) 
 8002654:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 8002658:	2b32      	cmp	r3, #50	; 0x32
      huart->State = HAL_UART_STATE_BUSY_RX;
 800265a:	bf0c      	ite	eq
 800265c:	2322      	moveq	r3, #34	; 0x22
      huart->State = HAL_UART_STATE_READY;
 800265e:	2301      	movne	r3, #1
 8002660:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8002664:	2300      	movs	r3, #0
 8002666:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
    return HAL_OK;
 800266a:	bd70      	pop	{r4, r5, r6, pc}
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800266c:	68a3      	ldr	r3, [r4, #8]
      huart->TxXferCount--;
 800266e:	3a01      	subs	r2, #1
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002670:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
      huart->TxXferCount--;
 8002674:	84e2      	strh	r2, [r4, #38]	; 0x26
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, Timeout) != HAL_OK)
 8002676:	f04f 0180 	mov.w	r1, #128	; 0x80
 800267a:	4632      	mov	r2, r6
 800267c:	4620      	mov	r0, r4
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800267e:	d10d      	bne.n	800269c <HAL_UART_Transmit+0x9c>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, Timeout) != HAL_OK)
 8002680:	f7ff ff62 	bl	8002548 <UART_WaitOnFlagUntilTimeout.constprop.1>
 8002684:	b108      	cbz	r0, 800268a <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 8002686:	2003      	movs	r0, #3
 8002688:	bd70      	pop	{r4, r5, r6, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800268a:	882b      	ldrh	r3, [r5, #0]
 800268c:	6822      	ldr	r2, [r4, #0]
 800268e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002692:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8002694:	6923      	ldr	r3, [r4, #16]
 8002696:	b943      	cbnz	r3, 80026aa <HAL_UART_Transmit+0xaa>
          pData +=2;
 8002698:	3502      	adds	r5, #2
 800269a:	e7d3      	b.n	8002644 <HAL_UART_Transmit+0x44>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, Timeout) != HAL_OK)
 800269c:	f7ff ff54 	bl	8002548 <UART_WaitOnFlagUntilTimeout.constprop.1>
 80026a0:	2800      	cmp	r0, #0
 80026a2:	d1f0      	bne.n	8002686 <HAL_UART_Transmit+0x86>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80026a4:	6823      	ldr	r3, [r4, #0]
 80026a6:	782a      	ldrb	r2, [r5, #0]
 80026a8:	605a      	str	r2, [r3, #4]
 80026aa:	3501      	adds	r5, #1
 80026ac:	e7ca      	b.n	8002644 <HAL_UART_Transmit+0x44>
      return  HAL_ERROR;
 80026ae:	2001      	movs	r0, #1
 80026b0:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 80026b2:	2002      	movs	r0, #2
}
 80026b4:	bd70      	pop	{r4, r5, r6, pc}

080026b6 <HAL_UART_TxCpltCallback>:
 80026b6:	4770      	bx	lr

080026b8 <HAL_UART_RxCpltCallback>:
 80026b8:	4770      	bx	lr

080026ba <HAL_UART_ErrorCallback>:
{
 80026ba:	4770      	bx	lr

080026bc <HAL_UART_IRQHandler>:
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_PE);
 80026bc:	6802      	ldr	r2, [r0, #0]
{
 80026be:	b513      	push	{r0, r1, r4, lr}
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_PE);
 80026c0:	6811      	ldr	r1, [r2, #0]
{
 80026c2:	4604      	mov	r4, r0
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 80026c4:	07c9      	lsls	r1, r1, #31
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_PE);  
 80026c6:	68d3      	ldr	r3, [r2, #12]
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 80026c8:	d505      	bpl.n	80026d6 <HAL_UART_IRQHandler+0x1a>
 80026ca:	05db      	lsls	r3, r3, #23
    huart->ErrorCode |= HAL_UART_ERROR_PE;
 80026cc:	bf42      	ittt	mi
 80026ce:	6bc3      	ldrmi	r3, [r0, #60]	; 0x3c
 80026d0:	f043 0301 	orrmi.w	r3, r3, #1
 80026d4:	63c3      	strmi	r3, [r0, #60]	; 0x3c
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_FE);
 80026d6:	6811      	ldr	r1, [r2, #0]
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 80026d8:	6953      	ldr	r3, [r2, #20]
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 80026da:	0788      	lsls	r0, r1, #30
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 80026dc:	f003 0301 	and.w	r3, r3, #1
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 80026e0:	d504      	bpl.n	80026ec <HAL_UART_IRQHandler+0x30>
 80026e2:	b11b      	cbz	r3, 80026ec <HAL_UART_IRQHandler+0x30>
    huart->ErrorCode |= HAL_UART_ERROR_FE;
 80026e4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80026e6:	f041 0104 	orr.w	r1, r1, #4
 80026ea:	63e1      	str	r1, [r4, #60]	; 0x3c
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_NE);
 80026ec:	6811      	ldr	r1, [r2, #0]
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 80026ee:	0749      	lsls	r1, r1, #29
 80026f0:	d504      	bpl.n	80026fc <HAL_UART_IRQHandler+0x40>
 80026f2:	b11b      	cbz	r3, 80026fc <HAL_UART_IRQHandler+0x40>
    huart->ErrorCode |= HAL_UART_ERROR_NE;
 80026f4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80026f6:	f041 0102 	orr.w	r1, r1, #2
 80026fa:	63e1      	str	r1, [r4, #60]	; 0x3c
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_ORE);
 80026fc:	6811      	ldr	r1, [r2, #0]
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 80026fe:	0708      	lsls	r0, r1, #28
 8002700:	d504      	bpl.n	800270c <HAL_UART_IRQHandler+0x50>
 8002702:	b11b      	cbz	r3, 800270c <HAL_UART_IRQHandler+0x50>
    huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002704:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002706:	f043 0308 	orr.w	r3, r3, #8
 800270a:	63e3      	str	r3, [r4, #60]	; 0x3c
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE);
 800270c:	6811      	ldr	r1, [r2, #0]
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_RXNE);
 800270e:	68d3      	ldr	r3, [r2, #12]
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 8002710:	0689      	lsls	r1, r1, #26
 8002712:	d533      	bpl.n	800277c <HAL_UART_IRQHandler+0xc0>
 8002714:	0698      	lsls	r0, r3, #26
 8002716:	d531      	bpl.n	800277c <HAL_UART_IRQHandler+0xc0>
  tmp_state = huart->State; 
 8002718:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
  if((tmp_state == HAL_UART_STATE_BUSY_RX) || (tmp_state == HAL_UART_STATE_BUSY_TX_RX))
 800271c:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 8002720:	2b22      	cmp	r3, #34	; 0x22
 8002722:	d12b      	bne.n	800277c <HAL_UART_IRQHandler+0xc0>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002724:	68a3      	ldr	r3, [r4, #8]
 8002726:	6921      	ldr	r1, [r4, #16]
 8002728:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800272c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800272e:	d176      	bne.n	800281e <HAL_UART_IRQHandler+0x162>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002730:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002732:	2900      	cmp	r1, #0
 8002734:	d16f      	bne.n	8002816 <HAL_UART_IRQHandler+0x15a>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002736:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800273a:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1;
 800273e:	62a3      	str	r3, [r4, #40]	; 0x28
    if(--huart->RxXferCount == 0)
 8002740:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8002742:	3b01      	subs	r3, #1
 8002744:	b29b      	uxth	r3, r3
 8002746:	85e3      	strh	r3, [r4, #46]	; 0x2e
 8002748:	b9c3      	cbnz	r3, 800277c <HAL_UART_IRQHandler+0xc0>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800274a:	6823      	ldr	r3, [r4, #0]
      HAL_UART_RxCpltCallback(huart);
 800274c:	4620      	mov	r0, r4
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800274e:	68da      	ldr	r2, [r3, #12]
 8002750:	f022 0220 	bic.w	r2, r2, #32
 8002754:	60da      	str	r2, [r3, #12]
      if(huart->State == HAL_UART_STATE_BUSY_TX_RX) 
 8002756:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 800275a:	2a32      	cmp	r2, #50	; 0x32
        __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800275c:	bf17      	itett	ne
 800275e:	68da      	ldrne	r2, [r3, #12]
        huart->State = HAL_UART_STATE_BUSY_TX;
 8002760:	2312      	moveq	r3, #18
        __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002762:	f422 7280 	bicne.w	r2, r2, #256	; 0x100
 8002766:	60da      	strne	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002768:	bf1f      	itttt	ne
 800276a:	695a      	ldrne	r2, [r3, #20]
 800276c:	f022 0201 	bicne.w	r2, r2, #1
 8002770:	615a      	strne	r2, [r3, #20]
        huart->State = HAL_UART_STATE_READY;
 8002772:	2301      	movne	r3, #1
 8002774:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
      HAL_UART_RxCpltCallback(huart);
 8002778:	f7ff ff9e 	bl	80026b8 <HAL_UART_RxCpltCallback>
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_TXE);
 800277c:	6823      	ldr	r3, [r4, #0]
 800277e:	6819      	ldr	r1, [r3, #0]
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_TXE);
 8002780:	68da      	ldr	r2, [r3, #12]
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 8002782:	0609      	lsls	r1, r1, #24
 8002784:	d522      	bpl.n	80027cc <HAL_UART_IRQHandler+0x110>
 8002786:	0610      	lsls	r0, r2, #24
 8002788:	d520      	bpl.n	80027cc <HAL_UART_IRQHandler+0x110>
  tmp_state = huart->State;
 800278a:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
  if((tmp_state == HAL_UART_STATE_BUSY_TX) || (tmp_state == HAL_UART_STATE_BUSY_TX_RX))
 800278e:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8002792:	2a12      	cmp	r2, #18
 8002794:	d11a      	bne.n	80027cc <HAL_UART_IRQHandler+0x110>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002796:	68a2      	ldr	r2, [r4, #8]
 8002798:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800279c:	6a22      	ldr	r2, [r4, #32]
 800279e:	d14c      	bne.n	800283a <HAL_UART_IRQHandler+0x17e>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80027a0:	8811      	ldrh	r1, [r2, #0]
 80027a2:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80027a6:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80027a8:	6921      	ldr	r1, [r4, #16]
 80027aa:	2900      	cmp	r1, #0
 80027ac:	d143      	bne.n	8002836 <HAL_UART_IRQHandler+0x17a>
        huart->pTxBuffPtr += 2;
 80027ae:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1;
 80027b0:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0)
 80027b2:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80027b4:	3a01      	subs	r2, #1
 80027b6:	b292      	uxth	r2, r2
 80027b8:	84e2      	strh	r2, [r4, #38]	; 0x26
 80027ba:	b93a      	cbnz	r2, 80027cc <HAL_UART_IRQHandler+0x110>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80027bc:	68da      	ldr	r2, [r3, #12]
 80027be:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80027c2:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80027c4:	68da      	ldr	r2, [r3, #12]
 80027c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80027ca:	60da      	str	r2, [r3, #12]
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_TC);
 80027cc:	6819      	ldr	r1, [r3, #0]
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_TC);
 80027ce:	68da      	ldr	r2, [r3, #12]
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 80027d0:	0649      	lsls	r1, r1, #25
 80027d2:	d510      	bpl.n	80027f6 <HAL_UART_IRQHandler+0x13a>
 80027d4:	0652      	lsls	r2, r2, #25
 80027d6:	d50e      	bpl.n	80027f6 <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80027d8:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 80027da:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80027dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80027e0:	60da      	str	r2, [r3, #12]
  if(huart->State == HAL_UART_STATE_BUSY_TX_RX) 
 80027e2:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 80027e6:	2b32      	cmp	r3, #50	; 0x32
    huart->State = HAL_UART_STATE_BUSY_RX;
 80027e8:	bf0c      	ite	eq
 80027ea:	2322      	moveq	r3, #34	; 0x22
    huart->State = HAL_UART_STATE_READY;
 80027ec:	2301      	movne	r3, #1
 80027ee:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80027f2:	f7ff ff60 	bl	80026b6 <HAL_UART_TxCpltCallback>
  if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80027f6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80027f8:	b15b      	cbz	r3, 8002812 <HAL_UART_IRQHandler+0x156>
    __HAL_UART_CLEAR_PEFLAG(huart);
 80027fa:	6823      	ldr	r3, [r4, #0]
    HAL_UART_ErrorCallback(huart);
 80027fc:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_PEFLAG(huart);
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	9201      	str	r2, [sp, #4]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	9301      	str	r3, [sp, #4]
 8002806:	9b01      	ldr	r3, [sp, #4]
    huart->State = HAL_UART_STATE_READY;
 8002808:	2301      	movs	r3, #1
 800280a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    HAL_UART_ErrorCallback(huart);
 800280e:	f7ff ff54 	bl	80026ba <HAL_UART_ErrorCallback>
}
 8002812:	b002      	add	sp, #8
 8002814:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002816:	b2d2      	uxtb	r2, r2
 8002818:	f823 2b01 	strh.w	r2, [r3], #1
 800281c:	e78f      	b.n	800273e <HAL_UART_IRQHandler+0x82>
      if(huart->Init.Parity == UART_PARITY_NONE)
 800281e:	b921      	cbnz	r1, 800282a <HAL_UART_IRQHandler+0x16e>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002820:	1c59      	adds	r1, r3, #1
 8002822:	6852      	ldr	r2, [r2, #4]
 8002824:	62a1      	str	r1, [r4, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002826:	701a      	strb	r2, [r3, #0]
 8002828:	e78a      	b.n	8002740 <HAL_UART_IRQHandler+0x84>
 800282a:	6852      	ldr	r2, [r2, #4]
 800282c:	1c59      	adds	r1, r3, #1
 800282e:	62a1      	str	r1, [r4, #40]	; 0x28
 8002830:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002834:	e7f7      	b.n	8002826 <HAL_UART_IRQHandler+0x16a>
        huart->pTxBuffPtr += 1;
 8002836:	3201      	adds	r2, #1
 8002838:	e7ba      	b.n	80027b0 <HAL_UART_IRQHandler+0xf4>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800283a:	1c51      	adds	r1, r2, #1
 800283c:	6221      	str	r1, [r4, #32]
 800283e:	7812      	ldrb	r2, [r2, #0]
 8002840:	605a      	str	r2, [r3, #4]
 8002842:	e7b6      	b.n	80027b2 <HAL_UART_IRQHandler+0xf6>
 8002844:	0000      	movs	r0, r0
	...

08002848 <HAL_TIM_PeriodElapsedCallback>:
	uint8_t t;
	double    fV,Resistance;
    double Temp = 0.0;
//    uint16_t Resistance;

	if(htim->Instance==TIM2) {
 8002848:	6803      	ldr	r3, [r0, #0]
{
 800284a:	b537      	push	{r0, r1, r2, r4, r5, lr}
	if(htim->Instance==TIM2) {
 800284c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002850:	d162      	bne.n	8002918 <HAL_TIM_PeriodElapsedCallback+0xd0>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_12);
 8002852:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002856:	483a      	ldr	r0, [pc, #232]	; (8002940 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8002858:	f7fe ffe5 	bl	8001826 <HAL_GPIO_TogglePin>
		for(t=0;t<2;t++) {
			gADCDATA[t] = con_ADCDATA[t];
 800285c:	4a39      	ldr	r2, [pc, #228]	; (8002944 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 800285e:	4c3a      	ldr	r4, [pc, #232]	; (8002948 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8002860:	8813      	ldrh	r3, [r2, #0]
 8002862:	b29b      	uxth	r3, r3
 8002864:	8023      	strh	r3, [r4, #0]
 8002866:	8853      	ldrh	r3, [r2, #2]
 8002868:	b29b      	uxth	r3, r3
 800286a:	8063      	strh	r3, [r4, #2]
		/* Utilizes the Steinhart-Hart Thermistor Equation:				*/
		/*    Temperature in Kelvin = 1 / {A + B[ln(R)] + C[ln(R)]^3}		*/
		/*    where A = 0.001129148, B = 0.000234125 and C = 8.76741E-08	*/
		/******************************************************************/

		Resistance=((40960000.0/(4095-(float)gADCDATA[0])) - 10000.0);
 800286c:	8820      	ldrh	r0, [r4, #0]
 800286e:	b280      	uxth	r0, r0
 8002870:	f7fe f98c 	bl	8000b8c <__aeabi_ui2f>
 8002874:	4601      	mov	r1, r0
 8002876:	4835      	ldr	r0, [pc, #212]	; (800294c <HAL_TIM_PeriodElapsedCallback+0x104>)
 8002878:	f7fe f8d6 	bl	8000a28 <__aeabi_fsub>
 800287c:	f7fd fdcc 	bl	8000418 <__aeabi_f2d>
 8002880:	4602      	mov	r2, r0
 8002882:	460b      	mov	r3, r1
 8002884:	2000      	movs	r0, #0
 8002886:	4932      	ldr	r1, [pc, #200]	; (8002950 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8002888:	f7fd ff44 	bl	8000714 <__aeabi_ddiv>
 800288c:	a324      	add	r3, pc, #144	; (adr r3, 8002920 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 800288e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002892:	f7fd fc61 	bl	8000158 <__aeabi_dsub>
		fV = log(Resistance);
 8002896:	f001 f855 	bl	8003944 <log>
		Temp = 1 / (0.001129148 + (0.000234125 * fV));//  + (0.0000000876741 * fV * fV * fV));
 800289a:	a323      	add	r3, pc, #140	; (adr r3, 8002928 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 800289c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028a0:	f7fd fe0e 	bl	80004c0 <__aeabi_dmul>
 80028a4:	a322      	add	r3, pc, #136	; (adr r3, 8002930 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80028a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028aa:	f7fd fc57 	bl	800015c <__adddf3>
 80028ae:	4602      	mov	r2, r0
 80028b0:	460b      	mov	r3, r1
 80028b2:	2000      	movs	r0, #0
 80028b4:	4927      	ldr	r1, [pc, #156]	; (8002954 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 80028b6:	f7fd ff2d 	bl	8000714 <__aeabi_ddiv>
		Temp = Temp - 298.15;  // Convert Kelvin to Celsius
 80028ba:	a31f      	add	r3, pc, #124	; (adr r3, 8002938 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80028bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028c0:	f7fd fc4a 	bl	8000158 <__aeabi_dsub>
		sprintf(mathStr,"[%6u%6.2f]",(gADCDATA[0]),Temp);
 80028c4:	8825      	ldrh	r5, [r4, #0]
 80028c6:	e9cd 0100 	strd	r0, r1, [sp]
 80028ca:	b2ad      	uxth	r5, r5
 80028cc:	462a      	mov	r2, r5
 80028ce:	4922      	ldr	r1, [pc, #136]	; (8002958 <HAL_TIM_PeriodElapsedCallback+0x110>)
 80028d0:	4822      	ldr	r0, [pc, #136]	; (800295c <HAL_TIM_PeriodElapsedCallback+0x114>)
 80028d2:	f000 fc0b 	bl	80030ec <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t *)mathStr, 14,1000);
 80028d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80028da:	220e      	movs	r2, #14
 80028dc:	491f      	ldr	r1, [pc, #124]	; (800295c <HAL_TIM_PeriodElapsedCallback+0x114>)
 80028de:	4820      	ldr	r0, [pc, #128]	; (8002960 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80028e0:	f7ff fe8e 	bl	8002600 <HAL_UART_Transmit>
		// TLCD_Init(GPIOB,GPIO_PIN_3,GPIO_PIN_4,GPIO_PIN_5,GPIO_PIN_6,GPIO_PIN_7,GPIO_PIN_8);
		TLCD_Puts(1,0,mathStr);
 80028e4:	4a1d      	ldr	r2, [pc, #116]	; (800295c <HAL_TIM_PeriodElapsedCallback+0x114>)
 80028e6:	2100      	movs	r1, #0
 80028e8:	2001      	movs	r0, #1
 80028ea:	f000 fbb4 	bl	8003056 <TLCD_Puts>

		/*
		sprintf(mathStr,"*%10u%10.2f\r\n",gADCDATA[1],MMF(gADCDATA[1]));
		HAL_UART_Transmit(&huart1, (uint8_t *)mathStr, 23,1000);*/
		sprintf(mathStr,"[%10u]\r\n",gADCDATA[1]);
 80028ee:	8862      	ldrh	r2, [r4, #2]
 80028f0:	491c      	ldr	r1, [pc, #112]	; (8002964 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 80028f2:	b292      	uxth	r2, r2
 80028f4:	4819      	ldr	r0, [pc, #100]	; (800295c <HAL_TIM_PeriodElapsedCallback+0x114>)
 80028f6:	f000 fbf9 	bl	80030ec <siprintf>
		TLCD_Puts(2,0,mathStr);
 80028fa:	4a18      	ldr	r2, [pc, #96]	; (800295c <HAL_TIM_PeriodElapsedCallback+0x114>)
 80028fc:	2100      	movs	r1, #0
 80028fe:	2002      	movs	r0, #2
 8002900:	f000 fba9 	bl	8003056 <TLCD_Puts>
		HAL_UART_Transmit(&huart1, (uint8_t *)mathStr, 14,1000);
 8002904:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002908:	220e      	movs	r2, #14
 800290a:	4914      	ldr	r1, [pc, #80]	; (800295c <HAL_TIM_PeriodElapsedCallback+0x114>)
 800290c:	4814      	ldr	r0, [pc, #80]	; (8002960 <HAL_TIM_PeriodElapsedCallback+0x118>)
		sprintf(mathStr,"Sin(%03d) = %15.10lf\r\n",snum, sin(snum*3.141592/180));
		HAL_UART_Transmit(&huart1, (uint8_t *)mathStr, 28,1000);
		ui8++;
		snum++; */
	}
}
 800290e:	b003      	add	sp, #12
 8002910:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		HAL_UART_Transmit(&huart1, (uint8_t *)mathStr, 14,1000);
 8002914:	f7ff be74 	b.w	8002600 <HAL_UART_Transmit>
}
 8002918:	b003      	add	sp, #12
 800291a:	bd30      	pop	{r4, r5, pc}
 800291c:	f3af 8000 	nop.w
 8002920:	00000000 	.word	0x00000000
 8002924:	40c38800 	.word	0x40c38800
 8002928:	6fb4c3c2 	.word	0x6fb4c3c2
 800292c:	3f2eafee 	.word	0x3f2eafee
 8002930:	6edeb890 	.word	0x6edeb890
 8002934:	3f527ffd 	.word	0x3f527ffd
 8002938:	66666666 	.word	0x66666666
 800293c:	4072a266 	.word	0x4072a266
 8002940:	40010c00 	.word	0x40010c00
 8002944:	20000218 	.word	0x20000218
 8002948:	200000f4 	.word	0x200000f4
 800294c:	457ff000 	.word	0x457ff000
 8002950:	41838800 	.word	0x41838800
 8002954:	3ff00000 	.word	0x3ff00000
 8002958:	08003e58 	.word	0x08003e58
 800295c:	200001b0 	.word	0x200001b0
 8002960:	20000134 	.word	0x20000134
 8002964:	08003e63 	.word	0x08003e63

08002968 <SystemClock_Config>:
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002968:	f44f 3380 	mov.w	r3, #65536	; 0x10000
{
 800296c:	b510      	push	{r4, lr}
 800296e:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002970:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002972:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002974:	2100      	movs	r1, #0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002976:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002978:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800297a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800297e:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002980:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002982:	910c      	str	r1, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002984:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002986:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002988:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800298a:	f7fe ff51 	bl	8001830 <HAL_RCC_OscConfig>
 800298e:	b100      	cbz	r0, 8002992 <SystemClock_Config+0x2a>
 8002990:	e7fe      	b.n	8002990 <SystemClock_Config+0x28>
    Error_Handler();
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002992:	230f      	movs	r3, #15
 8002994:	9305      	str	r3, [sp, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002996:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800299a:	9007      	str	r0, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800299c:	9009      	str	r0, [sp, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800299e:	4621      	mov	r1, r4
 80029a0:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80029a2:	9406      	str	r4, [sp, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80029a4:	9308      	str	r3, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80029a6:	f7ff f9e5 	bl	8001d74 <HAL_RCC_ClockConfig>
 80029aa:	b100      	cbz	r0, 80029ae <SystemClock_Config+0x46>
 80029ac:	e7fe      	b.n	80029ac <SystemClock_Config+0x44>
  {
    Error_Handler();
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80029ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80029b2:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80029b4:	9401      	str	r4, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80029b6:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80029b8:	f7ff fac6 	bl	8001f48 <HAL_RCCEx_PeriphCLKConfig>
 80029bc:	4604      	mov	r4, r0
 80029be:	b100      	cbz	r0, 80029c2 <SystemClock_Config+0x5a>
 80029c0:	e7fe      	b.n	80029c0 <SystemClock_Config+0x58>
    Error_Handler();
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80029c2:	f7ff fa8b 	bl	8001edc <HAL_RCC_GetHCLKFreq>
 80029c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80029ca:	fbb0 f0f3 	udiv	r0, r0, r3
 80029ce:	f7fe fd03 	bl	80013d8 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80029d2:	2004      	movs	r0, #4
 80029d4:	f7fe fd16 	bl	8001404 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80029d8:	4622      	mov	r2, r4
 80029da:	4621      	mov	r1, r4
 80029dc:	f04f 30ff 	mov.w	r0, #4294967295
 80029e0:	f7fe fcba 	bl	8001358 <HAL_NVIC_SetPriority>
}
 80029e4:	b014      	add	sp, #80	; 0x50
 80029e6:	bd10      	pop	{r4, pc}

080029e8 <main>:
{
 80029e8:	b580      	push	{r7, lr}
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80029ea:	4c8c      	ldr	r4, [pc, #560]	; (8002c1c <main+0x234>)
{
 80029ec:	b090      	sub	sp, #64	; 0x40
  HAL_Init();
 80029ee:	f7fe f983 	bl	8000cf8 <HAL_Init>
  SystemClock_Config();
 80029f2:	f7ff ffb9 	bl	8002968 <SystemClock_Config>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80029f6:	69a3      	ldr	r3, [r4, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_15, GPIO_PIN_RESET);
 80029f8:	2200      	movs	r2, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80029fa:	f043 0310 	orr.w	r3, r3, #16
 80029fe:	61a3      	str	r3, [r4, #24]
 8002a00:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_15, GPIO_PIN_RESET);
 8002a02:	f44f 4120 	mov.w	r1, #40960	; 0xa000
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a06:	f003 0310 	and.w	r3, r3, #16
 8002a0a:	9306      	str	r3, [sp, #24]
 8002a0c:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a0e:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_15, GPIO_PIN_RESET);
 8002a10:	4883      	ldr	r0, [pc, #524]	; (8002c20 <main+0x238>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a12:	f043 0320 	orr.w	r3, r3, #32
 8002a16:	61a3      	str	r3, [r4, #24]
 8002a18:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a1a:	2501      	movs	r5, #1
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a1c:	f003 0320 	and.w	r3, r3, #32
 8002a20:	9307      	str	r3, [sp, #28]
 8002a22:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a24:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a26:	2602      	movs	r6, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a28:	f043 0304 	orr.w	r3, r3, #4
 8002a2c:	61a3      	str	r3, [r4, #24]
 8002a2e:	69a3      	ldr	r3, [r4, #24]
 8002a30:	f003 0304 	and.w	r3, r3, #4
 8002a34:	9308      	str	r3, [sp, #32]
 8002a36:	9b08      	ldr	r3, [sp, #32]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a38:	69a3      	ldr	r3, [r4, #24]
 8002a3a:	f043 0308 	orr.w	r3, r3, #8
 8002a3e:	61a3      	str	r3, [r4, #24]
 8002a40:	69a3      	ldr	r3, [r4, #24]
 8002a42:	f003 0308 	and.w	r3, r3, #8
 8002a46:	9309      	str	r3, [sp, #36]	; 0x24
 8002a48:	9b09      	ldr	r3, [sp, #36]	; 0x24
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_15, GPIO_PIN_RESET);
 8002a4a:	f7fe fee7 	bl	800181c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
 8002a4e:	2200      	movs	r2, #0
 8002a50:	f241 11f8 	movw	r1, #4600	; 0x11f8
 8002a54:	4873      	ldr	r0, [pc, #460]	; (8002c24 <main+0x23c>)
 8002a56:	f7fe fee1 	bl	800181c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002a5a:	f44f 4320 	mov.w	r3, #40960	; 0xa000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a5e:	a90c      	add	r1, sp, #48	; 0x30
 8002a60:	486f      	ldr	r0, [pc, #444]	; (8002c20 <main+0x238>)
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002a62:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a64:	950d      	str	r5, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a66:	960f      	str	r6, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a68:	f7fe fdf8 	bl	800165c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB3 PB4 PB5 
                           PB6 PB7 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
 8002a6c:	f241 13f8 	movw	r3, #4600	; 0x11f8
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a70:	a90c      	add	r1, sp, #48	; 0x30
 8002a72:	486c      	ldr	r0, [pc, #432]	; (8002c24 <main+0x23c>)
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
 8002a74:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a76:	950d      	str	r5, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a78:	960f      	str	r6, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a7a:	f7fe fdef 	bl	800165c <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002a7e:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002a80:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002a82:	4611      	mov	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002a84:	432b      	orrs	r3, r5
 8002a86:	6163      	str	r3, [r4, #20]
 8002a88:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002a8a:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002a8c:	402b      	ands	r3, r5
 8002a8e:	9305      	str	r3, [sp, #20]
 8002a90:	9b05      	ldr	r3, [sp, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002a92:	f7fe fc61 	bl	8001358 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002a96:	200b      	movs	r0, #11
 8002a98:	f7fe fc92 	bl	80013c0 <HAL_NVIC_EnableIRQ>
  huart1.Init.BaudRate = 115200;
 8002a9c:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
  huart1.Instance = USART1;
 8002aa0:	4861      	ldr	r0, [pc, #388]	; (8002c28 <main+0x240>)
  huart1.Init.BaudRate = 115200;
 8002aa2:	4b62      	ldr	r3, [pc, #392]	; (8002c2c <main+0x244>)
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002aa4:	220c      	movs	r2, #12
  huart1.Init.BaudRate = 115200;
 8002aa6:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002aaa:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002aac:	6142      	str	r2, [r0, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002aae:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002ab0:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002ab2:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ab4:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ab6:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002ab8:	f7ff fd76 	bl	80025a8 <HAL_UART_Init>
 8002abc:	b100      	cbz	r0, 8002ac0 <main+0xd8>
 8002abe:	e7fe      	b.n	8002abe <main+0xd6>
  htim2.Init.Prescaler = 59999;
 8002ac0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002ac4:	f64e 275f 	movw	r7, #59999	; 0xea5f
  htim2.Instance = TIM2;
 8002ac8:	4c59      	ldr	r4, [pc, #356]	; (8002c30 <main+0x248>)
  htim2.Init.Prescaler = 59999;
 8002aca:	e884 0088 	stmia.w	r4, {r3, r7}
  htim2.Init.Period = 1199;
 8002ace:	f240 43af 	movw	r3, #1199	; 0x4af
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ad2:	60a0      	str	r0, [r4, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ad4:	6120      	str	r0, [r4, #16]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002ad6:	4620      	mov	r0, r4
  htim2.Init.Period = 1199;
 8002ad8:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002ada:	f7ff fc59 	bl	8002390 <HAL_TIM_Base_Init>
 8002ade:	b100      	cbz	r0, 8002ae2 <main+0xfa>
 8002ae0:	e7fe      	b.n	8002ae0 <main+0xf8>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ae2:	f44f 5880 	mov.w	r8, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002ae6:	a90c      	add	r1, sp, #48	; 0x30
 8002ae8:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002aea:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002aee:	f7ff fabc 	bl	800206a <HAL_TIM_ConfigClockSource>
 8002af2:	b100      	cbz	r0, 8002af6 <main+0x10e>
 8002af4:	e7fe      	b.n	8002af4 <main+0x10c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002af6:	900a      	str	r0, [sp, #40]	; 0x28
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002af8:	900b      	str	r0, [sp, #44]	; 0x2c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002afa:	a90a      	add	r1, sp, #40	; 0x28
 8002afc:	4620      	mov	r0, r4
 8002afe:	f7ff fc61 	bl	80023c4 <HAL_TIMEx_MasterConfigSynchronization>
 8002b02:	b100      	cbz	r0, 8002b06 <main+0x11e>
 8002b04:	e7fe      	b.n	8002b04 <main+0x11c>
  htim3.Instance = TIM3;
 8002b06:	4c4b      	ldr	r4, [pc, #300]	; (8002c34 <main+0x24c>)
 8002b08:	4b4b      	ldr	r3, [pc, #300]	; (8002c38 <main+0x250>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b0a:	60a0      	str	r0, [r4, #8]
  htim3.Init.Prescaler = 59999;
 8002b0c:	e884 0088 	stmia.w	r4, {r3, r7}
  htim3.Init.Period = 599;
 8002b10:	f240 2357 	movw	r3, #599	; 0x257
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b14:	6120      	str	r0, [r4, #16]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002b16:	4620      	mov	r0, r4
  htim3.Init.Period = 599;
 8002b18:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002b1a:	f7ff fc39 	bl	8002390 <HAL_TIM_Base_Init>
 8002b1e:	b100      	cbz	r0, 8002b22 <main+0x13a>
 8002b20:	e7fe      	b.n	8002b20 <main+0x138>
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002b22:	a90c      	add	r1, sp, #48	; 0x30
 8002b24:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b26:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002b2a:	f7ff fa9e 	bl	800206a <HAL_TIM_ConfigClockSource>
 8002b2e:	b100      	cbz	r0, 8002b32 <main+0x14a>
 8002b30:	e7fe      	b.n	8002b30 <main+0x148>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b32:	900a      	str	r0, [sp, #40]	; 0x28
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b34:	900b      	str	r0, [sp, #44]	; 0x2c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002b36:	a90a      	add	r1, sp, #40	; 0x28
 8002b38:	4620      	mov	r0, r4
 8002b3a:	f7ff fc43 	bl	80023c4 <HAL_TIMEx_MasterConfigSynchronization>
 8002b3e:	b100      	cbz	r0, 8002b42 <main+0x15a>
 8002b40:	e7fe      	b.n	8002b40 <main+0x158>
  hadc1.Instance = ADC1;
 8002b42:	4c3e      	ldr	r4, [pc, #248]	; (8002c3c <main+0x254>)
 8002b44:	4b3e      	ldr	r3, [pc, #248]	; (8002c40 <main+0x258>)
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002b46:	6160      	str	r0, [r4, #20]
  hadc1.Instance = ADC1;
 8002b48:	6023      	str	r3, [r4, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002b4a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b4e:	60a3      	str	r3, [r4, #8]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002b50:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 8002b54:	61e3      	str	r3, [r4, #28]
  hadc1.Init.NbrOfConversion = 4;
 8002b56:	2304      	movs	r3, #4
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002b58:	6060      	str	r0, [r4, #4]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002b5a:	4620      	mov	r0, r4
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002b5c:	60e5      	str	r5, [r4, #12]
  hadc1.Init.NbrOfConversion = 4;
 8002b5e:	6123      	str	r3, [r4, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002b60:	f7fe fb52 	bl	8001208 <HAL_ADC_Init>
 8002b64:	b100      	cbz	r0, 8002b68 <main+0x180>
 8002b66:	e7fe      	b.n	8002b66 <main+0x17e>
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8002b68:	2307      	movs	r3, #7
  sConfig.Channel = ADC_CHANNEL_0;
 8002b6a:	900c      	str	r0, [sp, #48]	; 0x30
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002b6c:	a90c      	add	r1, sp, #48	; 0x30
 8002b6e:	4620      	mov	r0, r4
  sConfig.Rank = 1;
 8002b70:	950d      	str	r5, [sp, #52]	; 0x34
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8002b72:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002b74:	f7fe f9a0 	bl	8000eb8 <HAL_ADC_ConfigChannel>
 8002b78:	b100      	cbz	r0, 8002b7c <main+0x194>
 8002b7a:	e7fe      	b.n	8002b7a <main+0x192>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002b7c:	a90c      	add	r1, sp, #48	; 0x30
 8002b7e:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_1;
 8002b80:	950c      	str	r5, [sp, #48]	; 0x30
  sConfig.Rank = 2;
 8002b82:	960d      	str	r6, [sp, #52]	; 0x34
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002b84:	f7fe f998 	bl	8000eb8 <HAL_ADC_ConfigChannel>
 8002b88:	b100      	cbz	r0, 8002b8c <main+0x1a4>
 8002b8a:	e7fe      	b.n	8002b8a <main+0x1a2>
  sConfig.Channel = ADC_CHANNEL_2;
 8002b8c:	2502      	movs	r5, #2
  sConfig.Rank = 3;
 8002b8e:	2403      	movs	r4, #3
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002b90:	a90c      	add	r1, sp, #48	; 0x30
 8002b92:	482a      	ldr	r0, [pc, #168]	; (8002c3c <main+0x254>)
  sConfig.Channel = ADC_CHANNEL_2;
 8002b94:	950c      	str	r5, [sp, #48]	; 0x30
  sConfig.Rank = 3;
 8002b96:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002b98:	f7fe f98e 	bl	8000eb8 <HAL_ADC_ConfigChannel>
 8002b9c:	b100      	cbz	r0, 8002ba0 <main+0x1b8>
 8002b9e:	e7fe      	b.n	8002b9e <main+0x1b6>
  sConfig.Rank = 4;
 8002ba0:	2304      	movs	r3, #4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002ba2:	a90c      	add	r1, sp, #48	; 0x30
 8002ba4:	4825      	ldr	r0, [pc, #148]	; (8002c3c <main+0x254>)
  sConfig.Channel = ADC_CHANNEL_3;
 8002ba6:	940c      	str	r4, [sp, #48]	; 0x30
  sConfig.Rank = 4;
 8002ba8:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002baa:	f7fe f985 	bl	8000eb8 <HAL_ADC_ConfigChannel>
 8002bae:	4604      	mov	r4, r0
 8002bb0:	b100      	cbz	r0, 8002bb4 <main+0x1cc>
 8002bb2:	e7fe      	b.n	8002bb2 <main+0x1ca>
  TLCD_Init(GPIOB,GPIO_PIN_3,GPIO_PIN_4,GPIO_PIN_5,GPIO_PIN_6,GPIO_PIN_7,GPIO_PIN_8);
 8002bb4:	2140      	movs	r1, #64	; 0x40
 8002bb6:	2280      	movs	r2, #128	; 0x80
 8002bb8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002bbc:	4819      	ldr	r0, [pc, #100]	; (8002c24 <main+0x23c>)
 8002bbe:	e88d 000e 	stmia.w	sp, {r1, r2, r3}
 8002bc2:	2320      	movs	r3, #32
 8002bc4:	2210      	movs	r2, #16
 8002bc6:	2108      	movs	r1, #8
 8002bc8:	f000 f9dc 	bl	8002f84 <TLCD_Init>
  TLCD_Puts(1,0,"12345678");
 8002bcc:	4621      	mov	r1, r4
 8002bce:	4a1d      	ldr	r2, [pc, #116]	; (8002c44 <main+0x25c>)
 8002bd0:	2001      	movs	r0, #1
 8002bd2:	f000 fa40 	bl	8003056 <TLCD_Puts>
  TLCD_Puts(2,0,"asdfghjk");
 8002bd6:	4621      	mov	r1, r4
 8002bd8:	4a1b      	ldr	r2, [pc, #108]	; (8002c48 <main+0x260>)
 8002bda:	4628      	mov	r0, r5
 8002bdc:	f000 fa3b 	bl	8003056 <TLCD_Puts>
  while(HAL_TIM_Base_Start_IT(&htim2)!=HAL_OK);
 8002be0:	4c13      	ldr	r4, [pc, #76]	; (8002c30 <main+0x248>)
 8002be2:	4620      	mov	r0, r4
 8002be4:	f7ff fa36 	bl	8002054 <HAL_TIM_Base_Start_IT>
 8002be8:	2800      	cmp	r0, #0
 8002bea:	d1fa      	bne.n	8002be2 <main+0x1fa>
  while(HAL_TIM_Base_Start_IT(&htim3)!=HAL_OK);
 8002bec:	4c11      	ldr	r4, [pc, #68]	; (8002c34 <main+0x24c>)
 8002bee:	4620      	mov	r0, r4
 8002bf0:	f7ff fa30 	bl	8002054 <HAL_TIM_Base_Start_IT>
 8002bf4:	2800      	cmp	r0, #0
 8002bf6:	d1fa      	bne.n	8002bee <main+0x206>
  HAL_ADC_Start_DMA(&hadc1,(uint32_t *)&con_ADCDATA,6);
 8002bf8:	2206      	movs	r2, #6
 8002bfa:	4914      	ldr	r1, [pc, #80]	; (8002c4c <main+0x264>)
 8002bfc:	480f      	ldr	r0, [pc, #60]	; (8002c3c <main+0x254>)
 8002bfe:	f7fe fa53 	bl	80010a8 <HAL_ADC_Start_DMA>
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12, GPIO_PIN_SET);
 8002c02:	2201      	movs	r2, #1
 8002c04:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002c08:	4806      	ldr	r0, [pc, #24]	; (8002c24 <main+0x23c>)
 8002c0a:	f7fe fe07 	bl	800181c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_13, GPIO_PIN_SET);
 8002c0e:	2201      	movs	r2, #1
 8002c10:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002c14:	4802      	ldr	r0, [pc, #8]	; (8002c20 <main+0x238>)
 8002c16:	f7fe fe01 	bl	800181c <HAL_GPIO_WritePin>
 8002c1a:	e7fe      	b.n	8002c1a <main+0x232>
 8002c1c:	40021000 	.word	0x40021000
 8002c20:	40011000 	.word	0x40011000
 8002c24:	40010c00 	.word	0x40010c00
 8002c28:	20000134 	.word	0x20000134
 8002c2c:	40013800 	.word	0x40013800
 8002c30:	200001d8 	.word	0x200001d8
 8002c34:	200000b8 	.word	0x200000b8
 8002c38:	40000400 	.word	0x40000400
 8002c3c:	20000104 	.word	0x20000104
 8002c40:	40012400 	.word	0x40012400
 8002c44:	08003e6c 	.word	0x08003e6c
 8002c48:	08003e75 	.word	0x08003e75
 8002c4c:	20000218 	.word	0x20000218

08002c50 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 8002c50:	e7fe      	b.n	8002c50 <Error_Handler>
	...

08002c54 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002c54:	4b20      	ldr	r3, [pc, #128]	; (8002cd8 <HAL_MspInit+0x84>)
{
 8002c56:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 8002c58:	699a      	ldr	r2, [r3, #24]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c5a:	2003      	movs	r0, #3
  __HAL_RCC_AFIO_CLK_ENABLE();
 8002c5c:	f042 0201 	orr.w	r2, r2, #1
 8002c60:	619a      	str	r2, [r3, #24]
 8002c62:	699b      	ldr	r3, [r3, #24]
 8002c64:	f003 0301 	and.w	r3, r3, #1
 8002c68:	9301      	str	r3, [sp, #4]
 8002c6a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c6c:	f7fe fb62 	bl	8001334 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002c70:	2200      	movs	r2, #0
 8002c72:	f06f 000b 	mvn.w	r0, #11
 8002c76:	4611      	mov	r1, r2
 8002c78:	f7fe fb6e 	bl	8001358 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	f06f 000a 	mvn.w	r0, #10
 8002c82:	4611      	mov	r1, r2
 8002c84:	f7fe fb68 	bl	8001358 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8002c88:	2200      	movs	r2, #0
 8002c8a:	f06f 0009 	mvn.w	r0, #9
 8002c8e:	4611      	mov	r1, r2
 8002c90:	f7fe fb62 	bl	8001358 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8002c94:	2200      	movs	r2, #0
 8002c96:	f06f 0004 	mvn.w	r0, #4
 8002c9a:	4611      	mov	r1, r2
 8002c9c:	f7fe fb5c 	bl	8001358 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	f06f 0003 	mvn.w	r0, #3
 8002ca6:	4611      	mov	r1, r2
 8002ca8:	f7fe fb56 	bl	8001358 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8002cac:	2200      	movs	r2, #0
 8002cae:	f06f 0001 	mvn.w	r0, #1
 8002cb2:	4611      	mov	r1, r2
 8002cb4:	f7fe fb50 	bl	8001358 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002cb8:	2200      	movs	r2, #0
 8002cba:	f04f 30ff 	mov.w	r0, #4294967295
 8002cbe:	4611      	mov	r1, r2
 8002cc0:	f7fe fb4a 	bl	8001358 <HAL_NVIC_SetPriority>

    /**DISABLE: JTAG-DP Disabled and SW-DP Disabled 
    */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8002cc4:	4a05      	ldr	r2, [pc, #20]	; (8002cdc <HAL_MspInit+0x88>)
 8002cc6:	6853      	ldr	r3, [r2, #4]
 8002cc8:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002ccc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002cd0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002cd2:	b003      	add	sp, #12
 8002cd4:	f85d fb04 	ldr.w	pc, [sp], #4
 8002cd8:	40021000 	.word	0x40021000
 8002cdc:	40010000 	.word	0x40010000

08002ce0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002ce0:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8002ce2:	6802      	ldr	r2, [r0, #0]
 8002ce4:	4b1e      	ldr	r3, [pc, #120]	; (8002d60 <HAL_ADC_MspInit+0x80>)
{
 8002ce6:	b087      	sub	sp, #28
  if(hadc->Instance==ADC1)
 8002ce8:	429a      	cmp	r2, r3
{
 8002cea:	4605      	mov	r5, r0
  if(hadc->Instance==ADC1)
 8002cec:	d135      	bne.n	8002d5a <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002cee:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8002cf2:	699a      	ldr	r2, [r3, #24]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cf4:	481b      	ldr	r0, [pc, #108]	; (8002d64 <HAL_ADC_MspInit+0x84>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002cf6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cfa:	619a      	str	r2, [r3, #24]
 8002cfc:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cfe:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002d00:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d04:	9301      	str	r3, [sp, #4]
 8002d06:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002d08:	230f      	movs	r3, #15
 8002d0a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002d0c:	2303      	movs	r3, #3

    /* Peripheral DMA init*/
  
    hdma_adc1.Instance = DMA1_Channel1;
 8002d0e:	4c16      	ldr	r4, [pc, #88]	; (8002d68 <HAL_ADC_MspInit+0x88>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002d10:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d12:	f7fe fca3 	bl	800165c <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 8002d16:	4b15      	ldr	r3, [pc, #84]	; (8002d6c <HAL_ADC_MspInit+0x8c>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002d18:	4620      	mov	r0, r4
    hdma_adc1.Instance = DMA1_Channel1;
 8002d1a:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d20:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002d22:	2380      	movs	r3, #128	; 0x80
 8002d24:	60e3      	str	r3, [r4, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002d26:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d2a:	6123      	str	r3, [r4, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002d2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d30:	6163      	str	r3, [r4, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002d32:	2320      	movs	r3, #32
 8002d34:	61a3      	str	r3, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8002d36:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002d3a:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002d3c:	f7fe fb73 	bl	8001426 <HAL_DMA_Init>
 8002d40:	b108      	cbz	r0, 8002d46 <HAL_ADC_MspInit+0x66>
    {
      Error_Handler();
 8002d42:	f7ff ff85 	bl	8002c50 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002d46:	2200      	movs	r2, #0
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002d48:	622c      	str	r4, [r5, #32]
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002d4a:	2012      	movs	r0, #18
 8002d4c:	4611      	mov	r1, r2
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002d4e:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002d50:	f7fe fb02 	bl	8001358 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002d54:	2012      	movs	r0, #18
 8002d56:	f7fe fb33 	bl	80013c0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002d5a:	b007      	add	sp, #28
 8002d5c:	bd30      	pop	{r4, r5, pc}
 8002d5e:	bf00      	nop
 8002d60:	40012400 	.word	0x40012400
 8002d64:	40010800 	.word	0x40010800
 8002d68:	20000174 	.word	0x20000174
 8002d6c:	40020008 	.word	0x40020008

08002d70 <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM2)
 8002d70:	6803      	ldr	r3, [r0, #0]
{
 8002d72:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM2)
 8002d74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d78:	d115      	bne.n	8002da6 <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002d7a:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002d7e:	69da      	ldr	r2, [r3, #28]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002d80:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002d82:	f042 0201 	orr.w	r2, r2, #1
 8002d86:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002d88:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002d8a:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002d8c:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002d8e:	f003 0301 	and.w	r3, r3, #1
 8002d92:	9300      	str	r3, [sp, #0]
 8002d94:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002d96:	f7fe fadf 	bl	8001358 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002d9a:	201c      	movs	r0, #28
  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002d9c:	f7fe fb10 	bl	80013c0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002da0:	b003      	add	sp, #12
 8002da2:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(htim_base->Instance==TIM3)
 8002da6:	4a0a      	ldr	r2, [pc, #40]	; (8002dd0 <HAL_TIM_Base_MspInit+0x60>)
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d1f9      	bne.n	8002da0 <HAL_TIM_Base_MspInit+0x30>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002dac:	4b09      	ldr	r3, [pc, #36]	; (8002dd4 <HAL_TIM_Base_MspInit+0x64>)
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002dae:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002db0:	69da      	ldr	r2, [r3, #28]
 8002db2:	f042 0202 	orr.w	r2, r2, #2
 8002db6:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002db8:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002dba:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002dbc:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002dbe:	f003 0302 	and.w	r3, r3, #2
 8002dc2:	9301      	str	r3, [sp, #4]
 8002dc4:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002dc6:	f7fe fac7 	bl	8001358 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002dca:	201d      	movs	r0, #29
 8002dcc:	e7e6      	b.n	8002d9c <HAL_TIM_Base_MspInit+0x2c>
 8002dce:	bf00      	nop
 8002dd0:	40000400 	.word	0x40000400
 8002dd4:	40021000 	.word	0x40021000

08002dd8 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002dd8:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 8002dda:	6802      	ldr	r2, [r0, #0]
 8002ddc:	4b16      	ldr	r3, [pc, #88]	; (8002e38 <HAL_UART_MspInit+0x60>)
{
 8002dde:	b086      	sub	sp, #24
  if(huart->Instance==USART1)
 8002de0:	429a      	cmp	r2, r3
 8002de2:	d127      	bne.n	8002e34 <HAL_UART_MspInit+0x5c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002de4:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8002de8:	699a      	ldr	r2, [r3, #24]
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dea:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 8002dec:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002df0:	619a      	str	r2, [r3, #24]
 8002df2:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002df4:	4811      	ldr	r0, [pc, #68]	; (8002e3c <HAL_UART_MspInit+0x64>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8002df6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002dfa:	9301      	str	r3, [sp, #4]
 8002dfc:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002dfe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002e02:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e04:	2302      	movs	r3, #2
 8002e06:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e08:	2303      	movs	r3, #3

    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e0a:	2400      	movs	r4, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e0c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e0e:	f7fe fc25 	bl	800165c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002e12:	f44f 6380 	mov.w	r3, #1024	; 0x400
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e16:	a902      	add	r1, sp, #8
 8002e18:	4808      	ldr	r0, [pc, #32]	; (8002e3c <HAL_UART_MspInit+0x64>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002e1a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e1c:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e1e:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e20:	f7fe fc1c 	bl	800165c <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002e24:	2025      	movs	r0, #37	; 0x25
 8002e26:	4622      	mov	r2, r4
 8002e28:	4621      	mov	r1, r4
 8002e2a:	f7fe fa95 	bl	8001358 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002e2e:	2025      	movs	r0, #37	; 0x25
 8002e30:	f7fe fac6 	bl	80013c0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002e34:	b006      	add	sp, #24
 8002e36:	bd10      	pop	{r4, pc}
 8002e38:	40013800 	.word	0x40013800
 8002e3c:	40010800 	.word	0x40010800

08002e40 <NMI_Handler>:
 8002e40:	4770      	bx	lr

08002e42 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8002e42:	e7fe      	b.n	8002e42 <HardFault_Handler>

08002e44 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8002e44:	e7fe      	b.n	8002e44 <MemManage_Handler>

08002e46 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8002e46:	e7fe      	b.n	8002e46 <BusFault_Handler>

08002e48 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8002e48:	e7fe      	b.n	8002e48 <UsageFault_Handler>

08002e4a <SVC_Handler>:
 8002e4a:	4770      	bx	lr

08002e4c <DebugMon_Handler>:
 8002e4c:	4770      	bx	lr

08002e4e <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8002e4e:	4770      	bx	lr

08002e50 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002e50:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e52:	f7fd ff63 	bl	8000d1c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e56:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8002e5a:	f7fe bae0 	b.w	800141e <HAL_SYSTICK_IRQHandler>
	...

08002e60 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002e60:	4801      	ldr	r0, [pc, #4]	; (8002e68 <DMA1_Channel1_IRQHandler+0x8>)
 8002e62:	f7fe bb33 	b.w	80014cc <HAL_DMA_IRQHandler>
 8002e66:	bf00      	nop
 8002e68:	20000174 	.word	0x20000174

08002e6c <ADC1_2_IRQHandler>:
void ADC1_2_IRQHandler(void)
{
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002e6c:	4801      	ldr	r0, [pc, #4]	; (8002e74 <ADC1_2_IRQHandler+0x8>)
 8002e6e:	f7fd bf9f 	b.w	8000db0 <HAL_ADC_IRQHandler>
 8002e72:	bf00      	nop
 8002e74:	20000104 	.word	0x20000104

08002e78 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002e78:	4801      	ldr	r0, [pc, #4]	; (8002e80 <TIM2_IRQHandler+0x8>)
 8002e7a:	f7ff b9b3 	b.w	80021e4 <HAL_TIM_IRQHandler>
 8002e7e:	bf00      	nop
 8002e80:	200001d8 	.word	0x200001d8

08002e84 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002e84:	4801      	ldr	r0, [pc, #4]	; (8002e8c <TIM3_IRQHandler+0x8>)
 8002e86:	f7ff b9ad 	b.w	80021e4 <HAL_TIM_IRQHandler>
 8002e8a:	bf00      	nop
 8002e8c:	200000b8 	.word	0x200000b8

08002e90 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002e90:	4801      	ldr	r0, [pc, #4]	; (8002e98 <USART1_IRQHandler+0x8>)
 8002e92:	f7ff bc13 	b.w	80026bc <HAL_UART_IRQHandler>
 8002e96:	bf00      	nop
 8002e98:	20000134 	.word	0x20000134

08002e9c <TLCD_Enable>:
	else			HAL_GPIO_WritePin(GPIOx, TData7 , GPIO_PIN_RESET);
	TLCD_Enable();
}

void	TLCD_Enable()
{
 8002e9c:	b538      	push	{r3, r4, r5, lr}
	HAL_GPIO_WritePin(GPIOx, TEN , GPIO_PIN_SET);
 8002e9e:	4d0e      	ldr	r5, [pc, #56]	; (8002ed8 <TLCD_Enable+0x3c>)
 8002ea0:	4c0e      	ldr	r4, [pc, #56]	; (8002edc <TLCD_Enable+0x40>)
 8002ea2:	8829      	ldrh	r1, [r5, #0]
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	6820      	ldr	r0, [r4, #0]
 8002ea8:	f7fe fcb8 	bl	800181c <HAL_GPIO_WritePin>
	delay_us(2);
 8002eac:	2002      	movs	r0, #2
 8002eae:	f000 f8e5 	bl	800307c <delay_us>
	HAL_GPIO_WritePin(GPIOx, TEN , GPIO_PIN_SET);
 8002eb2:	8829      	ldrh	r1, [r5, #0]
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	6820      	ldr	r0, [r4, #0]
 8002eb8:	f7fe fcb0 	bl	800181c <HAL_GPIO_WritePin>
	delay_us(2);
 8002ebc:	2002      	movs	r0, #2
 8002ebe:	f000 f8dd 	bl	800307c <delay_us>
	HAL_GPIO_WritePin(GPIOx, TEN , GPIO_PIN_RESET);
 8002ec2:	6820      	ldr	r0, [r4, #0]
 8002ec4:	8829      	ldrh	r1, [r5, #0]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	f7fe fca8 	bl	800181c <HAL_GPIO_WritePin>
	delay_us(40);
}
 8002ecc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	delay_us(40);
 8002ed0:	2028      	movs	r0, #40	; 0x28
 8002ed2:	f000 b8d3 	b.w	800307c <delay_us>
 8002ed6:	bf00      	nop
 8002ed8:	200000a8 	.word	0x200000a8
 8002edc:	20000098 	.word	0x20000098

08002ee0 <TLCD_4BitWrite>:
{
 8002ee0:	b538      	push	{r3, r4, r5, lr}
 8002ee2:	4604      	mov	r4, r0
 8002ee4:	4d14      	ldr	r5, [pc, #80]	; (8002f38 <TLCD_4BitWrite+0x58>)
 8002ee6:	4b15      	ldr	r3, [pc, #84]	; (8002f3c <TLCD_4BitWrite+0x5c>)
	if( c & 0x01 ) 	HAL_GPIO_WritePin(GPIOx, TData4 , GPIO_PIN_SET);
 8002ee8:	f010 0201 	ands.w	r2, r0, #1
	else			HAL_GPIO_WritePin(GPIOx, TData4 , GPIO_PIN_RESET);
 8002eec:	8819      	ldrh	r1, [r3, #0]
 8002eee:	6828      	ldr	r0, [r5, #0]
	if( c & 0x01 ) 	HAL_GPIO_WritePin(GPIOx, TData4 , GPIO_PIN_SET);
 8002ef0:	bf18      	it	ne
 8002ef2:	2201      	movne	r2, #1
	else			HAL_GPIO_WritePin(GPIOx, TData4 , GPIO_PIN_RESET);
 8002ef4:	f7fe fc92 	bl	800181c <HAL_GPIO_WritePin>
 8002ef8:	4b11      	ldr	r3, [pc, #68]	; (8002f40 <TLCD_4BitWrite+0x60>)
	if( c & 0x02 ) 	HAL_GPIO_WritePin(GPIOx, TData5 , GPIO_PIN_SET);
 8002efa:	f014 0202 	ands.w	r2, r4, #2
	else			HAL_GPIO_WritePin(GPIOx, TData5 , GPIO_PIN_RESET);
 8002efe:	8819      	ldrh	r1, [r3, #0]
 8002f00:	6828      	ldr	r0, [r5, #0]
	if( c & 0x02 ) 	HAL_GPIO_WritePin(GPIOx, TData5 , GPIO_PIN_SET);
 8002f02:	bf18      	it	ne
 8002f04:	2201      	movne	r2, #1
	else			HAL_GPIO_WritePin(GPIOx, TData5 , GPIO_PIN_RESET);
 8002f06:	f7fe fc89 	bl	800181c <HAL_GPIO_WritePin>
 8002f0a:	4b0e      	ldr	r3, [pc, #56]	; (8002f44 <TLCD_4BitWrite+0x64>)
	if( c & 0x04 ) 	HAL_GPIO_WritePin(GPIOx, TData6 , GPIO_PIN_SET);
 8002f0c:	f014 0204 	ands.w	r2, r4, #4
	else			HAL_GPIO_WritePin(GPIOx, TData6 , GPIO_PIN_RESET);
 8002f10:	8819      	ldrh	r1, [r3, #0]
 8002f12:	6828      	ldr	r0, [r5, #0]
	if( c & 0x04 ) 	HAL_GPIO_WritePin(GPIOx, TData6 , GPIO_PIN_SET);
 8002f14:	bf18      	it	ne
 8002f16:	2201      	movne	r2, #1
	else			HAL_GPIO_WritePin(GPIOx, TData6 , GPIO_PIN_RESET);
 8002f18:	f7fe fc80 	bl	800181c <HAL_GPIO_WritePin>
 8002f1c:	4b0a      	ldr	r3, [pc, #40]	; (8002f48 <TLCD_4BitWrite+0x68>)
	if( c & 0x08 ) 	HAL_GPIO_WritePin(GPIOx, TData7 , GPIO_PIN_SET);
 8002f1e:	f014 0208 	ands.w	r2, r4, #8
	else			HAL_GPIO_WritePin(GPIOx, TData7 , GPIO_PIN_RESET);
 8002f22:	8819      	ldrh	r1, [r3, #0]
 8002f24:	6828      	ldr	r0, [r5, #0]
	if( c & 0x08 ) 	HAL_GPIO_WritePin(GPIOx, TData7 , GPIO_PIN_SET);
 8002f26:	bf18      	it	ne
 8002f28:	2201      	movne	r2, #1
	else			HAL_GPIO_WritePin(GPIOx, TData7 , GPIO_PIN_RESET);
 8002f2a:	f7fe fc77 	bl	800181c <HAL_GPIO_WritePin>
}
 8002f2e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	TLCD_Enable();
 8002f32:	f7ff bfb3 	b.w	8002e9c <TLCD_Enable>
 8002f36:	bf00      	nop
 8002f38:	20000098 	.word	0x20000098
 8002f3c:	200000b0 	.word	0x200000b0
 8002f40:	200000a0 	.word	0x200000a0
 8002f44:	2000009c 	.word	0x2000009c
 8002f48:	200000a4 	.word	0x200000a4

08002f4c <TNLD_Send>:
{
	TNLD_Send(v,HIGH);
}

void	TNLD_Send(uint8_t v,uint8_t m)
{
 8002f4c:	b510      	push	{r4, lr}
	if( m ) 	HAL_GPIO_WritePin(GPIOx, TRS , GPIO_PIN_SET);
 8002f4e:	460a      	mov	r2, r1
{
 8002f50:	4604      	mov	r4, r0
 8002f52:	4b08      	ldr	r3, [pc, #32]	; (8002f74 <TNLD_Send+0x28>)
 8002f54:	4808      	ldr	r0, [pc, #32]	; (8002f78 <TNLD_Send+0x2c>)
	if( m ) 	HAL_GPIO_WritePin(GPIOx, TRS , GPIO_PIN_SET);
 8002f56:	b101      	cbz	r1, 8002f5a <TNLD_Send+0xe>
 8002f58:	2201      	movs	r2, #1
	else		HAL_GPIO_WritePin(GPIOx, TRS , GPIO_PIN_RESET);
 8002f5a:	8801      	ldrh	r1, [r0, #0]
 8002f5c:	6818      	ldr	r0, [r3, #0]
 8002f5e:	f7fe fc5d 	bl	800181c <HAL_GPIO_WritePin>

	TLCD_4BitWrite(v>>4);
 8002f62:	0920      	lsrs	r0, r4, #4
 8002f64:	f7ff ffbc 	bl	8002ee0 <TLCD_4BitWrite>
	TLCD_4BitWrite(v);
 8002f68:	4620      	mov	r0, r4
}
 8002f6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	TLCD_4BitWrite(v);
 8002f6e:	f7ff bfb7 	b.w	8002ee0 <TLCD_4BitWrite>
 8002f72:	bf00      	nop
 8002f74:	20000098 	.word	0x20000098
 8002f78:	200000ac 	.word	0x200000ac

08002f7c <TLCD_Cmd>:
	TNLD_Send(cmd,LOW);
 8002f7c:	2100      	movs	r1, #0
 8002f7e:	f7ff bfe5 	b.w	8002f4c <TNLD_Send>
	...

08002f84 <TLCD_Init>:
{
 8002f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	GPIOx = GPIOn;
 8002f86:	4f27      	ldr	r7, [pc, #156]	; (8003024 <TLCD_Init+0xa0>)
{
 8002f88:	9d06      	ldr	r5, [sp, #24]
	GPIOx = GPIOn;
 8002f8a:	6038      	str	r0, [r7, #0]
	TRS = RS;
 8002f8c:	4f26      	ldr	r7, [pc, #152]	; (8003028 <TLCD_Init+0xa4>)
{
 8002f8e:	9c07      	ldr	r4, [sp, #28]
	TRS = RS;
 8002f90:	6039      	str	r1, [r7, #0]
	TEN = EN;
 8002f92:	4f26      	ldr	r7, [pc, #152]	; (800302c <TLCD_Init+0xa8>)
{
 8002f94:	9e08      	ldr	r6, [sp, #32]
	TEN = EN;
 8002f96:	603a      	str	r2, [r7, #0]
	TData4 = Data4;
 8002f98:	4f25      	ldr	r7, [pc, #148]	; (8003030 <TLCD_Init+0xac>)
 8002f9a:	603b      	str	r3, [r7, #0]
	TData5 = Data5;
 8002f9c:	4f25      	ldr	r7, [pc, #148]	; (8003034 <TLCD_Init+0xb0>)
 8002f9e:	603d      	str	r5, [r7, #0]
	TData6 = Data6;
 8002fa0:	4f25      	ldr	r7, [pc, #148]	; (8003038 <TLCD_Init+0xb4>)
 8002fa2:	603c      	str	r4, [r7, #0]
	HAL_GPIO_WritePin(GPIOn , RS | EN | Data4 | Data5 | Data6 | Data7 , GPIO_PIN_RESET);
 8002fa4:	4334      	orrs	r4, r6
 8002fa6:	432c      	orrs	r4, r5
 8002fa8:	4323      	orrs	r3, r4
 8002faa:	431a      	orrs	r2, r3
	TData7 = Data7;
 8002fac:	4f23      	ldr	r7, [pc, #140]	; (800303c <TLCD_Init+0xb8>)
	HAL_GPIO_WritePin(GPIOn , RS | EN | Data4 | Data5 | Data6 | Data7 , GPIO_PIN_RESET);
 8002fae:	4311      	orrs	r1, r2
 8002fb0:	b289      	uxth	r1, r1
 8002fb2:	2200      	movs	r2, #0
	TData7 = Data7;
 8002fb4:	603e      	str	r6, [r7, #0]
	HAL_GPIO_WritePin(GPIOn , RS | EN | Data4 | Data5 | Data6 | Data7 , GPIO_PIN_RESET);
 8002fb6:	f7fe fc31 	bl	800181c <HAL_GPIO_WritePin>
	delay_ms(10);  // 10ms
 8002fba:	200a      	movs	r0, #10
 8002fbc:	f000 f867 	bl	800308e <delay_ms>
	TLCD_4BitWrite(0x03);
 8002fc0:	2003      	movs	r0, #3
 8002fc2:	f7ff ff8d 	bl	8002ee0 <TLCD_4BitWrite>
	delay_ms(5);   // 5ms
 8002fc6:	2005      	movs	r0, #5
 8002fc8:	f000 f861 	bl	800308e <delay_ms>
	TLCD_4BitWrite(0x03);
 8002fcc:	2003      	movs	r0, #3
 8002fce:	f7ff ff87 	bl	8002ee0 <TLCD_4BitWrite>
	delay_ms(5);   // 5ms
 8002fd2:	2005      	movs	r0, #5
 8002fd4:	f000 f85b 	bl	800308e <delay_ms>
	TLCD_4BitWrite(0x03);
 8002fd8:	2003      	movs	r0, #3
 8002fda:	f7ff ff81 	bl	8002ee0 <TLCD_4BitWrite>
	delay_ms(5);   // 5ms
 8002fde:	2005      	movs	r0, #5
 8002fe0:	f000 f855 	bl	800308e <delay_ms>
	TLCD_4BitWrite(0x02);
 8002fe4:	2002      	movs	r0, #2
 8002fe6:	f7ff ff7b 	bl	8002ee0 <TLCD_4BitWrite>
	delay_ms(5);   // 5ms
 8002fea:	2005      	movs	r0, #5
 8002fec:	f000 f84f 	bl	800308e <delay_ms>
	TLCD_Cmd( 0x28 );
 8002ff0:	2028      	movs	r0, #40	; 0x28
 8002ff2:	f7ff ffc3 	bl	8002f7c <TLCD_Cmd>
	delay_us(40);  // 40us
 8002ff6:	2028      	movs	r0, #40	; 0x28
 8002ff8:	f000 f840 	bl	800307c <delay_us>
	TLCD_Cmd( 0x0C );
 8002ffc:	200c      	movs	r0, #12
 8002ffe:	f7ff ffbd 	bl	8002f7c <TLCD_Cmd>
	delay_us(40);  // 40us
 8003002:	2028      	movs	r0, #40	; 0x28
 8003004:	f000 f83a 	bl	800307c <delay_us>
	TLCD_Cmd( 0x06 );
 8003008:	2006      	movs	r0, #6
 800300a:	f7ff ffb7 	bl	8002f7c <TLCD_Cmd>
	delay_us(40);  // 40us
 800300e:	2028      	movs	r0, #40	; 0x28
 8003010:	f000 f834 	bl	800307c <delay_us>
	TLCD_Cmd( 0x01 );
 8003014:	2001      	movs	r0, #1
 8003016:	f7ff ffb1 	bl	8002f7c <TLCD_Cmd>
}
 800301a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	delay_ms(2);   // 2ms
 800301e:	2002      	movs	r0, #2
 8003020:	f000 b835 	b.w	800308e <delay_ms>
 8003024:	20000098 	.word	0x20000098
 8003028:	200000ac 	.word	0x200000ac
 800302c:	200000a8 	.word	0x200000a8
 8003030:	200000b0 	.word	0x200000b0
 8003034:	200000a0 	.word	0x200000a0
 8003038:	2000009c 	.word	0x2000009c
 800303c:	200000a4 	.word	0x200000a4

08003040 <TLCD_Write>:
	TNLD_Send(v,HIGH);
 8003040:	2101      	movs	r1, #1
 8003042:	f7ff bf83 	b.w	8002f4c <TNLD_Send>

08003046 <TLCD_Putc>:

void	TLCD_Putc(char c)
{
 8003046:	b508      	push	{r3, lr}
	TLCD_Write((BYTE)c);
 8003048:	f7ff fffa 	bl	8003040 <TLCD_Write>
	delay_us(1);
}
 800304c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	delay_us(1);
 8003050:	2001      	movs	r0, #1
 8003052:	f000 b813 	b.w	800307c <delay_us>

08003056 <TLCD_Puts>:

void	TLCD_Puts(uint8_t line, uint8_t n,char *s)
{
	if(line==1)		TLCD_Cmd(0x80+n);
 8003056:	2801      	cmp	r0, #1
{
 8003058:	b510      	push	{r4, lr}
 800305a:	4614      	mov	r4, r2
	if(line==1)		TLCD_Cmd(0x80+n);
 800305c:	d108      	bne.n	8003070 <TLCD_Puts+0x1a>
 800305e:	f081 0080 	eor.w	r0, r1, #128	; 0x80
 8003062:	f7ff ff8b 	bl	8002f7c <TLCD_Cmd>
 8003066:	3c01      	subs	r4, #1
	else 			TLCD_Cmd(0xC0+n);

	while(*s) {
 8003068:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 800306c:	b918      	cbnz	r0, 8003076 <TLCD_Puts+0x20>
		TLCD_Putc(*s);
		s++;
	}
}
 800306e:	bd10      	pop	{r4, pc}
	else 			TLCD_Cmd(0xC0+n);
 8003070:	3940      	subs	r1, #64	; 0x40
 8003072:	b2c8      	uxtb	r0, r1
 8003074:	e7f5      	b.n	8003062 <TLCD_Puts+0xc>
		TLCD_Putc(*s);
 8003076:	f7ff ffe6 	bl	8003046 <TLCD_Putc>
 800307a:	e7f5      	b.n	8003068 <TLCD_Puts+0x12>

0800307c <delay_us>:

void delay_us(uint16_t count)
{
	int n;
    // 446re n=44
	for(;count!=0;count--)
 800307c:	b900      	cbnz	r0, 8003080 <delay_us+0x4>
	for(n=0;n<10;n++) asm volatile("NOP");
}
 800307e:	4770      	bx	lr
 8003080:	230a      	movs	r3, #10
	for(n=0;n<10;n++) asm volatile("NOP");
 8003082:	bf00      	nop
 8003084:	3b01      	subs	r3, #1
 8003086:	d1fc      	bne.n	8003082 <delay_us+0x6>
	for(;count!=0;count--)
 8003088:	3801      	subs	r0, #1
 800308a:	b280      	uxth	r0, r0
 800308c:	e7f6      	b.n	800307c <delay_us>

0800308e <delay_ms>:

void delay_ms(uint16_t count)
{
 800308e:	4602      	mov	r2, r0
 8003090:	b508      	push	{r3, lr}
	for(;count!=0;count--) delay_us(1000);
 8003092:	b902      	cbnz	r2, 8003096 <delay_ms+0x8>
}
 8003094:	bd08      	pop	{r3, pc}
	for(;count!=0;count--) delay_us(1000);
 8003096:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800309a:	f7ff ffef 	bl	800307c <delay_us>
 800309e:	3a01      	subs	r2, #1
 80030a0:	b292      	uxth	r2, r2
 80030a2:	e7f6      	b.n	8003092 <delay_ms+0x4>

080030a4 <__libc_init_array>:
 80030a4:	b570      	push	{r4, r5, r6, lr}
 80030a6:	2500      	movs	r5, #0
 80030a8:	4e0c      	ldr	r6, [pc, #48]	; (80030dc <__libc_init_array+0x38>)
 80030aa:	4c0d      	ldr	r4, [pc, #52]	; (80030e0 <__libc_init_array+0x3c>)
 80030ac:	1ba4      	subs	r4, r4, r6
 80030ae:	10a4      	asrs	r4, r4, #2
 80030b0:	42a5      	cmp	r5, r4
 80030b2:	d109      	bne.n	80030c8 <__libc_init_array+0x24>
 80030b4:	f000 feb0 	bl	8003e18 <_init>
 80030b8:	2500      	movs	r5, #0
 80030ba:	4e0a      	ldr	r6, [pc, #40]	; (80030e4 <__libc_init_array+0x40>)
 80030bc:	4c0a      	ldr	r4, [pc, #40]	; (80030e8 <__libc_init_array+0x44>)
 80030be:	1ba4      	subs	r4, r4, r6
 80030c0:	10a4      	asrs	r4, r4, #2
 80030c2:	42a5      	cmp	r5, r4
 80030c4:	d105      	bne.n	80030d2 <__libc_init_array+0x2e>
 80030c6:	bd70      	pop	{r4, r5, r6, pc}
 80030c8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80030cc:	4798      	blx	r3
 80030ce:	3501      	adds	r5, #1
 80030d0:	e7ee      	b.n	80030b0 <__libc_init_array+0xc>
 80030d2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80030d6:	4798      	blx	r3
 80030d8:	3501      	adds	r5, #1
 80030da:	e7f2      	b.n	80030c2 <__libc_init_array+0x1e>
 80030dc:	08003eb8 	.word	0x08003eb8
 80030e0:	08003eb8 	.word	0x08003eb8
 80030e4:	08003eb8 	.word	0x08003eb8
 80030e8:	08003ebc 	.word	0x08003ebc

080030ec <siprintf>:
 80030ec:	b40e      	push	{r1, r2, r3}
 80030ee:	f44f 7102 	mov.w	r1, #520	; 0x208
 80030f2:	b500      	push	{lr}
 80030f4:	b09c      	sub	sp, #112	; 0x70
 80030f6:	f8ad 1014 	strh.w	r1, [sp, #20]
 80030fa:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80030fe:	9104      	str	r1, [sp, #16]
 8003100:	9107      	str	r1, [sp, #28]
 8003102:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003106:	ab1d      	add	r3, sp, #116	; 0x74
 8003108:	9002      	str	r0, [sp, #8]
 800310a:	9006      	str	r0, [sp, #24]
 800310c:	4808      	ldr	r0, [pc, #32]	; (8003130 <siprintf+0x44>)
 800310e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003112:	f8ad 1016 	strh.w	r1, [sp, #22]
 8003116:	6800      	ldr	r0, [r0, #0]
 8003118:	a902      	add	r1, sp, #8
 800311a:	9301      	str	r3, [sp, #4]
 800311c:	f000 f866 	bl	80031ec <_svfiprintf_r>
 8003120:	2200      	movs	r2, #0
 8003122:	9b02      	ldr	r3, [sp, #8]
 8003124:	701a      	strb	r2, [r3, #0]
 8003126:	b01c      	add	sp, #112	; 0x70
 8003128:	f85d eb04 	ldr.w	lr, [sp], #4
 800312c:	b003      	add	sp, #12
 800312e:	4770      	bx	lr
 8003130:	20000004 	.word	0x20000004

08003134 <__ssputs_r>:
 8003134:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003138:	688e      	ldr	r6, [r1, #8]
 800313a:	4682      	mov	sl, r0
 800313c:	429e      	cmp	r6, r3
 800313e:	460c      	mov	r4, r1
 8003140:	4691      	mov	r9, r2
 8003142:	4698      	mov	r8, r3
 8003144:	d835      	bhi.n	80031b2 <__ssputs_r+0x7e>
 8003146:	898a      	ldrh	r2, [r1, #12]
 8003148:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800314c:	d031      	beq.n	80031b2 <__ssputs_r+0x7e>
 800314e:	2302      	movs	r3, #2
 8003150:	6825      	ldr	r5, [r4, #0]
 8003152:	6909      	ldr	r1, [r1, #16]
 8003154:	1a6f      	subs	r7, r5, r1
 8003156:	6965      	ldr	r5, [r4, #20]
 8003158:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800315c:	fb95 f5f3 	sdiv	r5, r5, r3
 8003160:	f108 0301 	add.w	r3, r8, #1
 8003164:	443b      	add	r3, r7
 8003166:	429d      	cmp	r5, r3
 8003168:	bf38      	it	cc
 800316a:	461d      	movcc	r5, r3
 800316c:	0553      	lsls	r3, r2, #21
 800316e:	d531      	bpl.n	80031d4 <__ssputs_r+0xa0>
 8003170:	4629      	mov	r1, r5
 8003172:	f000 fb47 	bl	8003804 <_malloc_r>
 8003176:	4606      	mov	r6, r0
 8003178:	b950      	cbnz	r0, 8003190 <__ssputs_r+0x5c>
 800317a:	230c      	movs	r3, #12
 800317c:	f8ca 3000 	str.w	r3, [sl]
 8003180:	89a3      	ldrh	r3, [r4, #12]
 8003182:	f04f 30ff 	mov.w	r0, #4294967295
 8003186:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800318a:	81a3      	strh	r3, [r4, #12]
 800318c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003190:	463a      	mov	r2, r7
 8003192:	6921      	ldr	r1, [r4, #16]
 8003194:	f000 fac4 	bl	8003720 <memcpy>
 8003198:	89a3      	ldrh	r3, [r4, #12]
 800319a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800319e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80031a2:	81a3      	strh	r3, [r4, #12]
 80031a4:	6126      	str	r6, [r4, #16]
 80031a6:	443e      	add	r6, r7
 80031a8:	6026      	str	r6, [r4, #0]
 80031aa:	4646      	mov	r6, r8
 80031ac:	6165      	str	r5, [r4, #20]
 80031ae:	1bed      	subs	r5, r5, r7
 80031b0:	60a5      	str	r5, [r4, #8]
 80031b2:	4546      	cmp	r6, r8
 80031b4:	bf28      	it	cs
 80031b6:	4646      	movcs	r6, r8
 80031b8:	4649      	mov	r1, r9
 80031ba:	4632      	mov	r2, r6
 80031bc:	6820      	ldr	r0, [r4, #0]
 80031be:	f000 faba 	bl	8003736 <memmove>
 80031c2:	68a3      	ldr	r3, [r4, #8]
 80031c4:	2000      	movs	r0, #0
 80031c6:	1b9b      	subs	r3, r3, r6
 80031c8:	60a3      	str	r3, [r4, #8]
 80031ca:	6823      	ldr	r3, [r4, #0]
 80031cc:	441e      	add	r6, r3
 80031ce:	6026      	str	r6, [r4, #0]
 80031d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80031d4:	462a      	mov	r2, r5
 80031d6:	f000 fb73 	bl	80038c0 <_realloc_r>
 80031da:	4606      	mov	r6, r0
 80031dc:	2800      	cmp	r0, #0
 80031de:	d1e1      	bne.n	80031a4 <__ssputs_r+0x70>
 80031e0:	6921      	ldr	r1, [r4, #16]
 80031e2:	4650      	mov	r0, sl
 80031e4:	f000 fac2 	bl	800376c <_free_r>
 80031e8:	e7c7      	b.n	800317a <__ssputs_r+0x46>
	...

080031ec <_svfiprintf_r>:
 80031ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031f0:	b09d      	sub	sp, #116	; 0x74
 80031f2:	9303      	str	r3, [sp, #12]
 80031f4:	898b      	ldrh	r3, [r1, #12]
 80031f6:	4680      	mov	r8, r0
 80031f8:	061c      	lsls	r4, r3, #24
 80031fa:	460d      	mov	r5, r1
 80031fc:	4616      	mov	r6, r2
 80031fe:	d50f      	bpl.n	8003220 <_svfiprintf_r+0x34>
 8003200:	690b      	ldr	r3, [r1, #16]
 8003202:	b96b      	cbnz	r3, 8003220 <_svfiprintf_r+0x34>
 8003204:	2140      	movs	r1, #64	; 0x40
 8003206:	f000 fafd 	bl	8003804 <_malloc_r>
 800320a:	6028      	str	r0, [r5, #0]
 800320c:	6128      	str	r0, [r5, #16]
 800320e:	b928      	cbnz	r0, 800321c <_svfiprintf_r+0x30>
 8003210:	230c      	movs	r3, #12
 8003212:	f8c8 3000 	str.w	r3, [r8]
 8003216:	f04f 30ff 	mov.w	r0, #4294967295
 800321a:	e0c4      	b.n	80033a6 <_svfiprintf_r+0x1ba>
 800321c:	2340      	movs	r3, #64	; 0x40
 800321e:	616b      	str	r3, [r5, #20]
 8003220:	2300      	movs	r3, #0
 8003222:	9309      	str	r3, [sp, #36]	; 0x24
 8003224:	2320      	movs	r3, #32
 8003226:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800322a:	2330      	movs	r3, #48	; 0x30
 800322c:	f04f 0b01 	mov.w	fp, #1
 8003230:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003234:	4637      	mov	r7, r6
 8003236:	463c      	mov	r4, r7
 8003238:	f814 3b01 	ldrb.w	r3, [r4], #1
 800323c:	2b00      	cmp	r3, #0
 800323e:	d13c      	bne.n	80032ba <_svfiprintf_r+0xce>
 8003240:	ebb7 0a06 	subs.w	sl, r7, r6
 8003244:	d00b      	beq.n	800325e <_svfiprintf_r+0x72>
 8003246:	4653      	mov	r3, sl
 8003248:	4632      	mov	r2, r6
 800324a:	4629      	mov	r1, r5
 800324c:	4640      	mov	r0, r8
 800324e:	f7ff ff71 	bl	8003134 <__ssputs_r>
 8003252:	3001      	adds	r0, #1
 8003254:	f000 80a2 	beq.w	800339c <_svfiprintf_r+0x1b0>
 8003258:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800325a:	4453      	add	r3, sl
 800325c:	9309      	str	r3, [sp, #36]	; 0x24
 800325e:	783b      	ldrb	r3, [r7, #0]
 8003260:	2b00      	cmp	r3, #0
 8003262:	f000 809b 	beq.w	800339c <_svfiprintf_r+0x1b0>
 8003266:	2300      	movs	r3, #0
 8003268:	f04f 32ff 	mov.w	r2, #4294967295
 800326c:	9304      	str	r3, [sp, #16]
 800326e:	9307      	str	r3, [sp, #28]
 8003270:	9205      	str	r2, [sp, #20]
 8003272:	9306      	str	r3, [sp, #24]
 8003274:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003278:	931a      	str	r3, [sp, #104]	; 0x68
 800327a:	2205      	movs	r2, #5
 800327c:	7821      	ldrb	r1, [r4, #0]
 800327e:	4850      	ldr	r0, [pc, #320]	; (80033c0 <_svfiprintf_r+0x1d4>)
 8003280:	f000 fa40 	bl	8003704 <memchr>
 8003284:	1c67      	adds	r7, r4, #1
 8003286:	9b04      	ldr	r3, [sp, #16]
 8003288:	b9d8      	cbnz	r0, 80032c2 <_svfiprintf_r+0xd6>
 800328a:	06d9      	lsls	r1, r3, #27
 800328c:	bf44      	itt	mi
 800328e:	2220      	movmi	r2, #32
 8003290:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003294:	071a      	lsls	r2, r3, #28
 8003296:	bf44      	itt	mi
 8003298:	222b      	movmi	r2, #43	; 0x2b
 800329a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800329e:	7822      	ldrb	r2, [r4, #0]
 80032a0:	2a2a      	cmp	r2, #42	; 0x2a
 80032a2:	d016      	beq.n	80032d2 <_svfiprintf_r+0xe6>
 80032a4:	2100      	movs	r1, #0
 80032a6:	200a      	movs	r0, #10
 80032a8:	9a07      	ldr	r2, [sp, #28]
 80032aa:	4627      	mov	r7, r4
 80032ac:	783b      	ldrb	r3, [r7, #0]
 80032ae:	3401      	adds	r4, #1
 80032b0:	3b30      	subs	r3, #48	; 0x30
 80032b2:	2b09      	cmp	r3, #9
 80032b4:	d950      	bls.n	8003358 <_svfiprintf_r+0x16c>
 80032b6:	b1c9      	cbz	r1, 80032ec <_svfiprintf_r+0x100>
 80032b8:	e011      	b.n	80032de <_svfiprintf_r+0xf2>
 80032ba:	2b25      	cmp	r3, #37	; 0x25
 80032bc:	d0c0      	beq.n	8003240 <_svfiprintf_r+0x54>
 80032be:	4627      	mov	r7, r4
 80032c0:	e7b9      	b.n	8003236 <_svfiprintf_r+0x4a>
 80032c2:	4a3f      	ldr	r2, [pc, #252]	; (80033c0 <_svfiprintf_r+0x1d4>)
 80032c4:	463c      	mov	r4, r7
 80032c6:	1a80      	subs	r0, r0, r2
 80032c8:	fa0b f000 	lsl.w	r0, fp, r0
 80032cc:	4318      	orrs	r0, r3
 80032ce:	9004      	str	r0, [sp, #16]
 80032d0:	e7d3      	b.n	800327a <_svfiprintf_r+0x8e>
 80032d2:	9a03      	ldr	r2, [sp, #12]
 80032d4:	1d11      	adds	r1, r2, #4
 80032d6:	6812      	ldr	r2, [r2, #0]
 80032d8:	9103      	str	r1, [sp, #12]
 80032da:	2a00      	cmp	r2, #0
 80032dc:	db01      	blt.n	80032e2 <_svfiprintf_r+0xf6>
 80032de:	9207      	str	r2, [sp, #28]
 80032e0:	e004      	b.n	80032ec <_svfiprintf_r+0x100>
 80032e2:	4252      	negs	r2, r2
 80032e4:	f043 0302 	orr.w	r3, r3, #2
 80032e8:	9207      	str	r2, [sp, #28]
 80032ea:	9304      	str	r3, [sp, #16]
 80032ec:	783b      	ldrb	r3, [r7, #0]
 80032ee:	2b2e      	cmp	r3, #46	; 0x2e
 80032f0:	d10d      	bne.n	800330e <_svfiprintf_r+0x122>
 80032f2:	787b      	ldrb	r3, [r7, #1]
 80032f4:	1c79      	adds	r1, r7, #1
 80032f6:	2b2a      	cmp	r3, #42	; 0x2a
 80032f8:	d132      	bne.n	8003360 <_svfiprintf_r+0x174>
 80032fa:	9b03      	ldr	r3, [sp, #12]
 80032fc:	3702      	adds	r7, #2
 80032fe:	1d1a      	adds	r2, r3, #4
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	9203      	str	r2, [sp, #12]
 8003304:	2b00      	cmp	r3, #0
 8003306:	bfb8      	it	lt
 8003308:	f04f 33ff 	movlt.w	r3, #4294967295
 800330c:	9305      	str	r3, [sp, #20]
 800330e:	4c2d      	ldr	r4, [pc, #180]	; (80033c4 <_svfiprintf_r+0x1d8>)
 8003310:	2203      	movs	r2, #3
 8003312:	7839      	ldrb	r1, [r7, #0]
 8003314:	4620      	mov	r0, r4
 8003316:	f000 f9f5 	bl	8003704 <memchr>
 800331a:	b138      	cbz	r0, 800332c <_svfiprintf_r+0x140>
 800331c:	2340      	movs	r3, #64	; 0x40
 800331e:	1b00      	subs	r0, r0, r4
 8003320:	fa03 f000 	lsl.w	r0, r3, r0
 8003324:	9b04      	ldr	r3, [sp, #16]
 8003326:	3701      	adds	r7, #1
 8003328:	4303      	orrs	r3, r0
 800332a:	9304      	str	r3, [sp, #16]
 800332c:	7839      	ldrb	r1, [r7, #0]
 800332e:	2206      	movs	r2, #6
 8003330:	4825      	ldr	r0, [pc, #148]	; (80033c8 <_svfiprintf_r+0x1dc>)
 8003332:	1c7e      	adds	r6, r7, #1
 8003334:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003338:	f000 f9e4 	bl	8003704 <memchr>
 800333c:	2800      	cmp	r0, #0
 800333e:	d035      	beq.n	80033ac <_svfiprintf_r+0x1c0>
 8003340:	4b22      	ldr	r3, [pc, #136]	; (80033cc <_svfiprintf_r+0x1e0>)
 8003342:	b9fb      	cbnz	r3, 8003384 <_svfiprintf_r+0x198>
 8003344:	9b03      	ldr	r3, [sp, #12]
 8003346:	3307      	adds	r3, #7
 8003348:	f023 0307 	bic.w	r3, r3, #7
 800334c:	3308      	adds	r3, #8
 800334e:	9303      	str	r3, [sp, #12]
 8003350:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003352:	444b      	add	r3, r9
 8003354:	9309      	str	r3, [sp, #36]	; 0x24
 8003356:	e76d      	b.n	8003234 <_svfiprintf_r+0x48>
 8003358:	fb00 3202 	mla	r2, r0, r2, r3
 800335c:	2101      	movs	r1, #1
 800335e:	e7a4      	b.n	80032aa <_svfiprintf_r+0xbe>
 8003360:	2300      	movs	r3, #0
 8003362:	240a      	movs	r4, #10
 8003364:	4618      	mov	r0, r3
 8003366:	9305      	str	r3, [sp, #20]
 8003368:	460f      	mov	r7, r1
 800336a:	783a      	ldrb	r2, [r7, #0]
 800336c:	3101      	adds	r1, #1
 800336e:	3a30      	subs	r2, #48	; 0x30
 8003370:	2a09      	cmp	r2, #9
 8003372:	d903      	bls.n	800337c <_svfiprintf_r+0x190>
 8003374:	2b00      	cmp	r3, #0
 8003376:	d0ca      	beq.n	800330e <_svfiprintf_r+0x122>
 8003378:	9005      	str	r0, [sp, #20]
 800337a:	e7c8      	b.n	800330e <_svfiprintf_r+0x122>
 800337c:	fb04 2000 	mla	r0, r4, r0, r2
 8003380:	2301      	movs	r3, #1
 8003382:	e7f1      	b.n	8003368 <_svfiprintf_r+0x17c>
 8003384:	ab03      	add	r3, sp, #12
 8003386:	9300      	str	r3, [sp, #0]
 8003388:	462a      	mov	r2, r5
 800338a:	4b11      	ldr	r3, [pc, #68]	; (80033d0 <_svfiprintf_r+0x1e4>)
 800338c:	a904      	add	r1, sp, #16
 800338e:	4640      	mov	r0, r8
 8003390:	f3af 8000 	nop.w
 8003394:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003398:	4681      	mov	r9, r0
 800339a:	d1d9      	bne.n	8003350 <_svfiprintf_r+0x164>
 800339c:	89ab      	ldrh	r3, [r5, #12]
 800339e:	065b      	lsls	r3, r3, #25
 80033a0:	f53f af39 	bmi.w	8003216 <_svfiprintf_r+0x2a>
 80033a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80033a6:	b01d      	add	sp, #116	; 0x74
 80033a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80033ac:	ab03      	add	r3, sp, #12
 80033ae:	9300      	str	r3, [sp, #0]
 80033b0:	462a      	mov	r2, r5
 80033b2:	4b07      	ldr	r3, [pc, #28]	; (80033d0 <_svfiprintf_r+0x1e4>)
 80033b4:	a904      	add	r1, sp, #16
 80033b6:	4640      	mov	r0, r8
 80033b8:	f000 f884 	bl	80034c4 <_printf_i>
 80033bc:	e7ea      	b.n	8003394 <_svfiprintf_r+0x1a8>
 80033be:	bf00      	nop
 80033c0:	08003e7e 	.word	0x08003e7e
 80033c4:	08003e84 	.word	0x08003e84
 80033c8:	08003e88 	.word	0x08003e88
 80033cc:	00000000 	.word	0x00000000
 80033d0:	08003135 	.word	0x08003135

080033d4 <_printf_common>:
 80033d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80033d8:	4691      	mov	r9, r2
 80033da:	461f      	mov	r7, r3
 80033dc:	688a      	ldr	r2, [r1, #8]
 80033de:	690b      	ldr	r3, [r1, #16]
 80033e0:	4606      	mov	r6, r0
 80033e2:	4293      	cmp	r3, r2
 80033e4:	bfb8      	it	lt
 80033e6:	4613      	movlt	r3, r2
 80033e8:	f8c9 3000 	str.w	r3, [r9]
 80033ec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80033f0:	460c      	mov	r4, r1
 80033f2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80033f6:	b112      	cbz	r2, 80033fe <_printf_common+0x2a>
 80033f8:	3301      	adds	r3, #1
 80033fa:	f8c9 3000 	str.w	r3, [r9]
 80033fe:	6823      	ldr	r3, [r4, #0]
 8003400:	0699      	lsls	r1, r3, #26
 8003402:	bf42      	ittt	mi
 8003404:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003408:	3302      	addmi	r3, #2
 800340a:	f8c9 3000 	strmi.w	r3, [r9]
 800340e:	6825      	ldr	r5, [r4, #0]
 8003410:	f015 0506 	ands.w	r5, r5, #6
 8003414:	d107      	bne.n	8003426 <_printf_common+0x52>
 8003416:	f104 0a19 	add.w	sl, r4, #25
 800341a:	68e3      	ldr	r3, [r4, #12]
 800341c:	f8d9 2000 	ldr.w	r2, [r9]
 8003420:	1a9b      	subs	r3, r3, r2
 8003422:	429d      	cmp	r5, r3
 8003424:	db2a      	blt.n	800347c <_printf_common+0xa8>
 8003426:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800342a:	6822      	ldr	r2, [r4, #0]
 800342c:	3300      	adds	r3, #0
 800342e:	bf18      	it	ne
 8003430:	2301      	movne	r3, #1
 8003432:	0692      	lsls	r2, r2, #26
 8003434:	d42f      	bmi.n	8003496 <_printf_common+0xc2>
 8003436:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800343a:	4639      	mov	r1, r7
 800343c:	4630      	mov	r0, r6
 800343e:	47c0      	blx	r8
 8003440:	3001      	adds	r0, #1
 8003442:	d022      	beq.n	800348a <_printf_common+0xb6>
 8003444:	6823      	ldr	r3, [r4, #0]
 8003446:	68e5      	ldr	r5, [r4, #12]
 8003448:	f003 0306 	and.w	r3, r3, #6
 800344c:	2b04      	cmp	r3, #4
 800344e:	bf18      	it	ne
 8003450:	2500      	movne	r5, #0
 8003452:	f8d9 2000 	ldr.w	r2, [r9]
 8003456:	f04f 0900 	mov.w	r9, #0
 800345a:	bf08      	it	eq
 800345c:	1aad      	subeq	r5, r5, r2
 800345e:	68a3      	ldr	r3, [r4, #8]
 8003460:	6922      	ldr	r2, [r4, #16]
 8003462:	bf08      	it	eq
 8003464:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003468:	4293      	cmp	r3, r2
 800346a:	bfc4      	itt	gt
 800346c:	1a9b      	subgt	r3, r3, r2
 800346e:	18ed      	addgt	r5, r5, r3
 8003470:	341a      	adds	r4, #26
 8003472:	454d      	cmp	r5, r9
 8003474:	d11b      	bne.n	80034ae <_printf_common+0xda>
 8003476:	2000      	movs	r0, #0
 8003478:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800347c:	2301      	movs	r3, #1
 800347e:	4652      	mov	r2, sl
 8003480:	4639      	mov	r1, r7
 8003482:	4630      	mov	r0, r6
 8003484:	47c0      	blx	r8
 8003486:	3001      	adds	r0, #1
 8003488:	d103      	bne.n	8003492 <_printf_common+0xbe>
 800348a:	f04f 30ff 	mov.w	r0, #4294967295
 800348e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003492:	3501      	adds	r5, #1
 8003494:	e7c1      	b.n	800341a <_printf_common+0x46>
 8003496:	2030      	movs	r0, #48	; 0x30
 8003498:	18e1      	adds	r1, r4, r3
 800349a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800349e:	1c5a      	adds	r2, r3, #1
 80034a0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80034a4:	4422      	add	r2, r4
 80034a6:	3302      	adds	r3, #2
 80034a8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80034ac:	e7c3      	b.n	8003436 <_printf_common+0x62>
 80034ae:	2301      	movs	r3, #1
 80034b0:	4622      	mov	r2, r4
 80034b2:	4639      	mov	r1, r7
 80034b4:	4630      	mov	r0, r6
 80034b6:	47c0      	blx	r8
 80034b8:	3001      	adds	r0, #1
 80034ba:	d0e6      	beq.n	800348a <_printf_common+0xb6>
 80034bc:	f109 0901 	add.w	r9, r9, #1
 80034c0:	e7d7      	b.n	8003472 <_printf_common+0x9e>
	...

080034c4 <_printf_i>:
 80034c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80034c8:	4617      	mov	r7, r2
 80034ca:	7e0a      	ldrb	r2, [r1, #24]
 80034cc:	b085      	sub	sp, #20
 80034ce:	2a6e      	cmp	r2, #110	; 0x6e
 80034d0:	4698      	mov	r8, r3
 80034d2:	4606      	mov	r6, r0
 80034d4:	460c      	mov	r4, r1
 80034d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80034d8:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80034dc:	f000 80bc 	beq.w	8003658 <_printf_i+0x194>
 80034e0:	d81a      	bhi.n	8003518 <_printf_i+0x54>
 80034e2:	2a63      	cmp	r2, #99	; 0x63
 80034e4:	d02e      	beq.n	8003544 <_printf_i+0x80>
 80034e6:	d80a      	bhi.n	80034fe <_printf_i+0x3a>
 80034e8:	2a00      	cmp	r2, #0
 80034ea:	f000 80c8 	beq.w	800367e <_printf_i+0x1ba>
 80034ee:	2a58      	cmp	r2, #88	; 0x58
 80034f0:	f000 808a 	beq.w	8003608 <_printf_i+0x144>
 80034f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80034f8:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80034fc:	e02a      	b.n	8003554 <_printf_i+0x90>
 80034fe:	2a64      	cmp	r2, #100	; 0x64
 8003500:	d001      	beq.n	8003506 <_printf_i+0x42>
 8003502:	2a69      	cmp	r2, #105	; 0x69
 8003504:	d1f6      	bne.n	80034f4 <_printf_i+0x30>
 8003506:	6821      	ldr	r1, [r4, #0]
 8003508:	681a      	ldr	r2, [r3, #0]
 800350a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800350e:	d023      	beq.n	8003558 <_printf_i+0x94>
 8003510:	1d11      	adds	r1, r2, #4
 8003512:	6019      	str	r1, [r3, #0]
 8003514:	6813      	ldr	r3, [r2, #0]
 8003516:	e027      	b.n	8003568 <_printf_i+0xa4>
 8003518:	2a73      	cmp	r2, #115	; 0x73
 800351a:	f000 80b4 	beq.w	8003686 <_printf_i+0x1c2>
 800351e:	d808      	bhi.n	8003532 <_printf_i+0x6e>
 8003520:	2a6f      	cmp	r2, #111	; 0x6f
 8003522:	d02a      	beq.n	800357a <_printf_i+0xb6>
 8003524:	2a70      	cmp	r2, #112	; 0x70
 8003526:	d1e5      	bne.n	80034f4 <_printf_i+0x30>
 8003528:	680a      	ldr	r2, [r1, #0]
 800352a:	f042 0220 	orr.w	r2, r2, #32
 800352e:	600a      	str	r2, [r1, #0]
 8003530:	e003      	b.n	800353a <_printf_i+0x76>
 8003532:	2a75      	cmp	r2, #117	; 0x75
 8003534:	d021      	beq.n	800357a <_printf_i+0xb6>
 8003536:	2a78      	cmp	r2, #120	; 0x78
 8003538:	d1dc      	bne.n	80034f4 <_printf_i+0x30>
 800353a:	2278      	movs	r2, #120	; 0x78
 800353c:	496f      	ldr	r1, [pc, #444]	; (80036fc <_printf_i+0x238>)
 800353e:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8003542:	e064      	b.n	800360e <_printf_i+0x14a>
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800354a:	1d11      	adds	r1, r2, #4
 800354c:	6019      	str	r1, [r3, #0]
 800354e:	6813      	ldr	r3, [r2, #0]
 8003550:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003554:	2301      	movs	r3, #1
 8003556:	e0a3      	b.n	80036a0 <_printf_i+0x1dc>
 8003558:	f011 0f40 	tst.w	r1, #64	; 0x40
 800355c:	f102 0104 	add.w	r1, r2, #4
 8003560:	6019      	str	r1, [r3, #0]
 8003562:	d0d7      	beq.n	8003514 <_printf_i+0x50>
 8003564:	f9b2 3000 	ldrsh.w	r3, [r2]
 8003568:	2b00      	cmp	r3, #0
 800356a:	da03      	bge.n	8003574 <_printf_i+0xb0>
 800356c:	222d      	movs	r2, #45	; 0x2d
 800356e:	425b      	negs	r3, r3
 8003570:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003574:	4962      	ldr	r1, [pc, #392]	; (8003700 <_printf_i+0x23c>)
 8003576:	220a      	movs	r2, #10
 8003578:	e017      	b.n	80035aa <_printf_i+0xe6>
 800357a:	6820      	ldr	r0, [r4, #0]
 800357c:	6819      	ldr	r1, [r3, #0]
 800357e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003582:	d003      	beq.n	800358c <_printf_i+0xc8>
 8003584:	1d08      	adds	r0, r1, #4
 8003586:	6018      	str	r0, [r3, #0]
 8003588:	680b      	ldr	r3, [r1, #0]
 800358a:	e006      	b.n	800359a <_printf_i+0xd6>
 800358c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003590:	f101 0004 	add.w	r0, r1, #4
 8003594:	6018      	str	r0, [r3, #0]
 8003596:	d0f7      	beq.n	8003588 <_printf_i+0xc4>
 8003598:	880b      	ldrh	r3, [r1, #0]
 800359a:	2a6f      	cmp	r2, #111	; 0x6f
 800359c:	bf14      	ite	ne
 800359e:	220a      	movne	r2, #10
 80035a0:	2208      	moveq	r2, #8
 80035a2:	4957      	ldr	r1, [pc, #348]	; (8003700 <_printf_i+0x23c>)
 80035a4:	2000      	movs	r0, #0
 80035a6:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80035aa:	6865      	ldr	r5, [r4, #4]
 80035ac:	2d00      	cmp	r5, #0
 80035ae:	60a5      	str	r5, [r4, #8]
 80035b0:	f2c0 809c 	blt.w	80036ec <_printf_i+0x228>
 80035b4:	6820      	ldr	r0, [r4, #0]
 80035b6:	f020 0004 	bic.w	r0, r0, #4
 80035ba:	6020      	str	r0, [r4, #0]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d13f      	bne.n	8003640 <_printf_i+0x17c>
 80035c0:	2d00      	cmp	r5, #0
 80035c2:	f040 8095 	bne.w	80036f0 <_printf_i+0x22c>
 80035c6:	4675      	mov	r5, lr
 80035c8:	2a08      	cmp	r2, #8
 80035ca:	d10b      	bne.n	80035e4 <_printf_i+0x120>
 80035cc:	6823      	ldr	r3, [r4, #0]
 80035ce:	07da      	lsls	r2, r3, #31
 80035d0:	d508      	bpl.n	80035e4 <_printf_i+0x120>
 80035d2:	6923      	ldr	r3, [r4, #16]
 80035d4:	6862      	ldr	r2, [r4, #4]
 80035d6:	429a      	cmp	r2, r3
 80035d8:	bfde      	ittt	le
 80035da:	2330      	movle	r3, #48	; 0x30
 80035dc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80035e0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80035e4:	ebae 0305 	sub.w	r3, lr, r5
 80035e8:	6123      	str	r3, [r4, #16]
 80035ea:	f8cd 8000 	str.w	r8, [sp]
 80035ee:	463b      	mov	r3, r7
 80035f0:	aa03      	add	r2, sp, #12
 80035f2:	4621      	mov	r1, r4
 80035f4:	4630      	mov	r0, r6
 80035f6:	f7ff feed 	bl	80033d4 <_printf_common>
 80035fa:	3001      	adds	r0, #1
 80035fc:	d155      	bne.n	80036aa <_printf_i+0x1e6>
 80035fe:	f04f 30ff 	mov.w	r0, #4294967295
 8003602:	b005      	add	sp, #20
 8003604:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003608:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800360c:	493c      	ldr	r1, [pc, #240]	; (8003700 <_printf_i+0x23c>)
 800360e:	6822      	ldr	r2, [r4, #0]
 8003610:	6818      	ldr	r0, [r3, #0]
 8003612:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003616:	f100 0504 	add.w	r5, r0, #4
 800361a:	601d      	str	r5, [r3, #0]
 800361c:	d001      	beq.n	8003622 <_printf_i+0x15e>
 800361e:	6803      	ldr	r3, [r0, #0]
 8003620:	e002      	b.n	8003628 <_printf_i+0x164>
 8003622:	0655      	lsls	r5, r2, #25
 8003624:	d5fb      	bpl.n	800361e <_printf_i+0x15a>
 8003626:	8803      	ldrh	r3, [r0, #0]
 8003628:	07d0      	lsls	r0, r2, #31
 800362a:	bf44      	itt	mi
 800362c:	f042 0220 	orrmi.w	r2, r2, #32
 8003630:	6022      	strmi	r2, [r4, #0]
 8003632:	b91b      	cbnz	r3, 800363c <_printf_i+0x178>
 8003634:	6822      	ldr	r2, [r4, #0]
 8003636:	f022 0220 	bic.w	r2, r2, #32
 800363a:	6022      	str	r2, [r4, #0]
 800363c:	2210      	movs	r2, #16
 800363e:	e7b1      	b.n	80035a4 <_printf_i+0xe0>
 8003640:	4675      	mov	r5, lr
 8003642:	fbb3 f0f2 	udiv	r0, r3, r2
 8003646:	fb02 3310 	mls	r3, r2, r0, r3
 800364a:	5ccb      	ldrb	r3, [r1, r3]
 800364c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003650:	4603      	mov	r3, r0
 8003652:	2800      	cmp	r0, #0
 8003654:	d1f5      	bne.n	8003642 <_printf_i+0x17e>
 8003656:	e7b7      	b.n	80035c8 <_printf_i+0x104>
 8003658:	6808      	ldr	r0, [r1, #0]
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003660:	6949      	ldr	r1, [r1, #20]
 8003662:	d004      	beq.n	800366e <_printf_i+0x1aa>
 8003664:	1d10      	adds	r0, r2, #4
 8003666:	6018      	str	r0, [r3, #0]
 8003668:	6813      	ldr	r3, [r2, #0]
 800366a:	6019      	str	r1, [r3, #0]
 800366c:	e007      	b.n	800367e <_printf_i+0x1ba>
 800366e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003672:	f102 0004 	add.w	r0, r2, #4
 8003676:	6018      	str	r0, [r3, #0]
 8003678:	6813      	ldr	r3, [r2, #0]
 800367a:	d0f6      	beq.n	800366a <_printf_i+0x1a6>
 800367c:	8019      	strh	r1, [r3, #0]
 800367e:	2300      	movs	r3, #0
 8003680:	4675      	mov	r5, lr
 8003682:	6123      	str	r3, [r4, #16]
 8003684:	e7b1      	b.n	80035ea <_printf_i+0x126>
 8003686:	681a      	ldr	r2, [r3, #0]
 8003688:	1d11      	adds	r1, r2, #4
 800368a:	6019      	str	r1, [r3, #0]
 800368c:	6815      	ldr	r5, [r2, #0]
 800368e:	2100      	movs	r1, #0
 8003690:	6862      	ldr	r2, [r4, #4]
 8003692:	4628      	mov	r0, r5
 8003694:	f000 f836 	bl	8003704 <memchr>
 8003698:	b108      	cbz	r0, 800369e <_printf_i+0x1da>
 800369a:	1b40      	subs	r0, r0, r5
 800369c:	6060      	str	r0, [r4, #4]
 800369e:	6863      	ldr	r3, [r4, #4]
 80036a0:	6123      	str	r3, [r4, #16]
 80036a2:	2300      	movs	r3, #0
 80036a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80036a8:	e79f      	b.n	80035ea <_printf_i+0x126>
 80036aa:	6923      	ldr	r3, [r4, #16]
 80036ac:	462a      	mov	r2, r5
 80036ae:	4639      	mov	r1, r7
 80036b0:	4630      	mov	r0, r6
 80036b2:	47c0      	blx	r8
 80036b4:	3001      	adds	r0, #1
 80036b6:	d0a2      	beq.n	80035fe <_printf_i+0x13a>
 80036b8:	6823      	ldr	r3, [r4, #0]
 80036ba:	079b      	lsls	r3, r3, #30
 80036bc:	d507      	bpl.n	80036ce <_printf_i+0x20a>
 80036be:	2500      	movs	r5, #0
 80036c0:	f104 0919 	add.w	r9, r4, #25
 80036c4:	68e3      	ldr	r3, [r4, #12]
 80036c6:	9a03      	ldr	r2, [sp, #12]
 80036c8:	1a9b      	subs	r3, r3, r2
 80036ca:	429d      	cmp	r5, r3
 80036cc:	db05      	blt.n	80036da <_printf_i+0x216>
 80036ce:	68e0      	ldr	r0, [r4, #12]
 80036d0:	9b03      	ldr	r3, [sp, #12]
 80036d2:	4298      	cmp	r0, r3
 80036d4:	bfb8      	it	lt
 80036d6:	4618      	movlt	r0, r3
 80036d8:	e793      	b.n	8003602 <_printf_i+0x13e>
 80036da:	2301      	movs	r3, #1
 80036dc:	464a      	mov	r2, r9
 80036de:	4639      	mov	r1, r7
 80036e0:	4630      	mov	r0, r6
 80036e2:	47c0      	blx	r8
 80036e4:	3001      	adds	r0, #1
 80036e6:	d08a      	beq.n	80035fe <_printf_i+0x13a>
 80036e8:	3501      	adds	r5, #1
 80036ea:	e7eb      	b.n	80036c4 <_printf_i+0x200>
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d1a7      	bne.n	8003640 <_printf_i+0x17c>
 80036f0:	780b      	ldrb	r3, [r1, #0]
 80036f2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80036f6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80036fa:	e765      	b.n	80035c8 <_printf_i+0x104>
 80036fc:	08003ea0 	.word	0x08003ea0
 8003700:	08003e8f 	.word	0x08003e8f

08003704 <memchr>:
 8003704:	b510      	push	{r4, lr}
 8003706:	b2c9      	uxtb	r1, r1
 8003708:	4402      	add	r2, r0
 800370a:	4290      	cmp	r0, r2
 800370c:	4603      	mov	r3, r0
 800370e:	d101      	bne.n	8003714 <memchr+0x10>
 8003710:	2000      	movs	r0, #0
 8003712:	bd10      	pop	{r4, pc}
 8003714:	781c      	ldrb	r4, [r3, #0]
 8003716:	3001      	adds	r0, #1
 8003718:	428c      	cmp	r4, r1
 800371a:	d1f6      	bne.n	800370a <memchr+0x6>
 800371c:	4618      	mov	r0, r3
 800371e:	bd10      	pop	{r4, pc}

08003720 <memcpy>:
 8003720:	b510      	push	{r4, lr}
 8003722:	1e43      	subs	r3, r0, #1
 8003724:	440a      	add	r2, r1
 8003726:	4291      	cmp	r1, r2
 8003728:	d100      	bne.n	800372c <memcpy+0xc>
 800372a:	bd10      	pop	{r4, pc}
 800372c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003730:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003734:	e7f7      	b.n	8003726 <memcpy+0x6>

08003736 <memmove>:
 8003736:	4288      	cmp	r0, r1
 8003738:	b510      	push	{r4, lr}
 800373a:	eb01 0302 	add.w	r3, r1, r2
 800373e:	d803      	bhi.n	8003748 <memmove+0x12>
 8003740:	1e42      	subs	r2, r0, #1
 8003742:	4299      	cmp	r1, r3
 8003744:	d10c      	bne.n	8003760 <memmove+0x2a>
 8003746:	bd10      	pop	{r4, pc}
 8003748:	4298      	cmp	r0, r3
 800374a:	d2f9      	bcs.n	8003740 <memmove+0xa>
 800374c:	1881      	adds	r1, r0, r2
 800374e:	1ad2      	subs	r2, r2, r3
 8003750:	42d3      	cmn	r3, r2
 8003752:	d100      	bne.n	8003756 <memmove+0x20>
 8003754:	bd10      	pop	{r4, pc}
 8003756:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800375a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800375e:	e7f7      	b.n	8003750 <memmove+0x1a>
 8003760:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003764:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003768:	e7eb      	b.n	8003742 <memmove+0xc>
	...

0800376c <_free_r>:
 800376c:	b538      	push	{r3, r4, r5, lr}
 800376e:	4605      	mov	r5, r0
 8003770:	2900      	cmp	r1, #0
 8003772:	d043      	beq.n	80037fc <_free_r+0x90>
 8003774:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003778:	1f0c      	subs	r4, r1, #4
 800377a:	2b00      	cmp	r3, #0
 800377c:	bfb8      	it	lt
 800377e:	18e4      	addlt	r4, r4, r3
 8003780:	f000 f8d4 	bl	800392c <__malloc_lock>
 8003784:	4a1e      	ldr	r2, [pc, #120]	; (8003800 <_free_r+0x94>)
 8003786:	6813      	ldr	r3, [r2, #0]
 8003788:	4610      	mov	r0, r2
 800378a:	b933      	cbnz	r3, 800379a <_free_r+0x2e>
 800378c:	6063      	str	r3, [r4, #4]
 800378e:	6014      	str	r4, [r2, #0]
 8003790:	4628      	mov	r0, r5
 8003792:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003796:	f000 b8ca 	b.w	800392e <__malloc_unlock>
 800379a:	42a3      	cmp	r3, r4
 800379c:	d90b      	bls.n	80037b6 <_free_r+0x4a>
 800379e:	6821      	ldr	r1, [r4, #0]
 80037a0:	1862      	adds	r2, r4, r1
 80037a2:	4293      	cmp	r3, r2
 80037a4:	bf01      	itttt	eq
 80037a6:	681a      	ldreq	r2, [r3, #0]
 80037a8:	685b      	ldreq	r3, [r3, #4]
 80037aa:	1852      	addeq	r2, r2, r1
 80037ac:	6022      	streq	r2, [r4, #0]
 80037ae:	6063      	str	r3, [r4, #4]
 80037b0:	6004      	str	r4, [r0, #0]
 80037b2:	e7ed      	b.n	8003790 <_free_r+0x24>
 80037b4:	4613      	mov	r3, r2
 80037b6:	685a      	ldr	r2, [r3, #4]
 80037b8:	b10a      	cbz	r2, 80037be <_free_r+0x52>
 80037ba:	42a2      	cmp	r2, r4
 80037bc:	d9fa      	bls.n	80037b4 <_free_r+0x48>
 80037be:	6819      	ldr	r1, [r3, #0]
 80037c0:	1858      	adds	r0, r3, r1
 80037c2:	42a0      	cmp	r0, r4
 80037c4:	d10b      	bne.n	80037de <_free_r+0x72>
 80037c6:	6820      	ldr	r0, [r4, #0]
 80037c8:	4401      	add	r1, r0
 80037ca:	1858      	adds	r0, r3, r1
 80037cc:	4282      	cmp	r2, r0
 80037ce:	6019      	str	r1, [r3, #0]
 80037d0:	d1de      	bne.n	8003790 <_free_r+0x24>
 80037d2:	6810      	ldr	r0, [r2, #0]
 80037d4:	6852      	ldr	r2, [r2, #4]
 80037d6:	4401      	add	r1, r0
 80037d8:	6019      	str	r1, [r3, #0]
 80037da:	605a      	str	r2, [r3, #4]
 80037dc:	e7d8      	b.n	8003790 <_free_r+0x24>
 80037de:	d902      	bls.n	80037e6 <_free_r+0x7a>
 80037e0:	230c      	movs	r3, #12
 80037e2:	602b      	str	r3, [r5, #0]
 80037e4:	e7d4      	b.n	8003790 <_free_r+0x24>
 80037e6:	6820      	ldr	r0, [r4, #0]
 80037e8:	1821      	adds	r1, r4, r0
 80037ea:	428a      	cmp	r2, r1
 80037ec:	bf01      	itttt	eq
 80037ee:	6811      	ldreq	r1, [r2, #0]
 80037f0:	6852      	ldreq	r2, [r2, #4]
 80037f2:	1809      	addeq	r1, r1, r0
 80037f4:	6021      	streq	r1, [r4, #0]
 80037f6:	6062      	str	r2, [r4, #4]
 80037f8:	605c      	str	r4, [r3, #4]
 80037fa:	e7c9      	b.n	8003790 <_free_r+0x24>
 80037fc:	bd38      	pop	{r3, r4, r5, pc}
 80037fe:	bf00      	nop
 8003800:	2000008c 	.word	0x2000008c

08003804 <_malloc_r>:
 8003804:	b570      	push	{r4, r5, r6, lr}
 8003806:	1ccd      	adds	r5, r1, #3
 8003808:	f025 0503 	bic.w	r5, r5, #3
 800380c:	3508      	adds	r5, #8
 800380e:	2d0c      	cmp	r5, #12
 8003810:	bf38      	it	cc
 8003812:	250c      	movcc	r5, #12
 8003814:	2d00      	cmp	r5, #0
 8003816:	4606      	mov	r6, r0
 8003818:	db01      	blt.n	800381e <_malloc_r+0x1a>
 800381a:	42a9      	cmp	r1, r5
 800381c:	d903      	bls.n	8003826 <_malloc_r+0x22>
 800381e:	230c      	movs	r3, #12
 8003820:	6033      	str	r3, [r6, #0]
 8003822:	2000      	movs	r0, #0
 8003824:	bd70      	pop	{r4, r5, r6, pc}
 8003826:	f000 f881 	bl	800392c <__malloc_lock>
 800382a:	4a23      	ldr	r2, [pc, #140]	; (80038b8 <_malloc_r+0xb4>)
 800382c:	6814      	ldr	r4, [r2, #0]
 800382e:	4621      	mov	r1, r4
 8003830:	b991      	cbnz	r1, 8003858 <_malloc_r+0x54>
 8003832:	4c22      	ldr	r4, [pc, #136]	; (80038bc <_malloc_r+0xb8>)
 8003834:	6823      	ldr	r3, [r4, #0]
 8003836:	b91b      	cbnz	r3, 8003840 <_malloc_r+0x3c>
 8003838:	4630      	mov	r0, r6
 800383a:	f000 f867 	bl	800390c <_sbrk_r>
 800383e:	6020      	str	r0, [r4, #0]
 8003840:	4629      	mov	r1, r5
 8003842:	4630      	mov	r0, r6
 8003844:	f000 f862 	bl	800390c <_sbrk_r>
 8003848:	1c43      	adds	r3, r0, #1
 800384a:	d126      	bne.n	800389a <_malloc_r+0x96>
 800384c:	230c      	movs	r3, #12
 800384e:	4630      	mov	r0, r6
 8003850:	6033      	str	r3, [r6, #0]
 8003852:	f000 f86c 	bl	800392e <__malloc_unlock>
 8003856:	e7e4      	b.n	8003822 <_malloc_r+0x1e>
 8003858:	680b      	ldr	r3, [r1, #0]
 800385a:	1b5b      	subs	r3, r3, r5
 800385c:	d41a      	bmi.n	8003894 <_malloc_r+0x90>
 800385e:	2b0b      	cmp	r3, #11
 8003860:	d90f      	bls.n	8003882 <_malloc_r+0x7e>
 8003862:	600b      	str	r3, [r1, #0]
 8003864:	18cc      	adds	r4, r1, r3
 8003866:	50cd      	str	r5, [r1, r3]
 8003868:	4630      	mov	r0, r6
 800386a:	f000 f860 	bl	800392e <__malloc_unlock>
 800386e:	f104 000b 	add.w	r0, r4, #11
 8003872:	1d23      	adds	r3, r4, #4
 8003874:	f020 0007 	bic.w	r0, r0, #7
 8003878:	1ac3      	subs	r3, r0, r3
 800387a:	d01b      	beq.n	80038b4 <_malloc_r+0xb0>
 800387c:	425a      	negs	r2, r3
 800387e:	50e2      	str	r2, [r4, r3]
 8003880:	bd70      	pop	{r4, r5, r6, pc}
 8003882:	428c      	cmp	r4, r1
 8003884:	bf0b      	itete	eq
 8003886:	6863      	ldreq	r3, [r4, #4]
 8003888:	684b      	ldrne	r3, [r1, #4]
 800388a:	6013      	streq	r3, [r2, #0]
 800388c:	6063      	strne	r3, [r4, #4]
 800388e:	bf18      	it	ne
 8003890:	460c      	movne	r4, r1
 8003892:	e7e9      	b.n	8003868 <_malloc_r+0x64>
 8003894:	460c      	mov	r4, r1
 8003896:	6849      	ldr	r1, [r1, #4]
 8003898:	e7ca      	b.n	8003830 <_malloc_r+0x2c>
 800389a:	1cc4      	adds	r4, r0, #3
 800389c:	f024 0403 	bic.w	r4, r4, #3
 80038a0:	42a0      	cmp	r0, r4
 80038a2:	d005      	beq.n	80038b0 <_malloc_r+0xac>
 80038a4:	1a21      	subs	r1, r4, r0
 80038a6:	4630      	mov	r0, r6
 80038a8:	f000 f830 	bl	800390c <_sbrk_r>
 80038ac:	3001      	adds	r0, #1
 80038ae:	d0cd      	beq.n	800384c <_malloc_r+0x48>
 80038b0:	6025      	str	r5, [r4, #0]
 80038b2:	e7d9      	b.n	8003868 <_malloc_r+0x64>
 80038b4:	bd70      	pop	{r4, r5, r6, pc}
 80038b6:	bf00      	nop
 80038b8:	2000008c 	.word	0x2000008c
 80038bc:	20000090 	.word	0x20000090

080038c0 <_realloc_r>:
 80038c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038c2:	4607      	mov	r7, r0
 80038c4:	4614      	mov	r4, r2
 80038c6:	460e      	mov	r6, r1
 80038c8:	b921      	cbnz	r1, 80038d4 <_realloc_r+0x14>
 80038ca:	4611      	mov	r1, r2
 80038cc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80038d0:	f7ff bf98 	b.w	8003804 <_malloc_r>
 80038d4:	b922      	cbnz	r2, 80038e0 <_realloc_r+0x20>
 80038d6:	f7ff ff49 	bl	800376c <_free_r>
 80038da:	4625      	mov	r5, r4
 80038dc:	4628      	mov	r0, r5
 80038de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80038e0:	f000 f826 	bl	8003930 <_malloc_usable_size_r>
 80038e4:	4284      	cmp	r4, r0
 80038e6:	d90f      	bls.n	8003908 <_realloc_r+0x48>
 80038e8:	4621      	mov	r1, r4
 80038ea:	4638      	mov	r0, r7
 80038ec:	f7ff ff8a 	bl	8003804 <_malloc_r>
 80038f0:	4605      	mov	r5, r0
 80038f2:	2800      	cmp	r0, #0
 80038f4:	d0f2      	beq.n	80038dc <_realloc_r+0x1c>
 80038f6:	4631      	mov	r1, r6
 80038f8:	4622      	mov	r2, r4
 80038fa:	f7ff ff11 	bl	8003720 <memcpy>
 80038fe:	4631      	mov	r1, r6
 8003900:	4638      	mov	r0, r7
 8003902:	f7ff ff33 	bl	800376c <_free_r>
 8003906:	e7e9      	b.n	80038dc <_realloc_r+0x1c>
 8003908:	4635      	mov	r5, r6
 800390a:	e7e7      	b.n	80038dc <_realloc_r+0x1c>

0800390c <_sbrk_r>:
 800390c:	b538      	push	{r3, r4, r5, lr}
 800390e:	2300      	movs	r3, #0
 8003910:	4c05      	ldr	r4, [pc, #20]	; (8003928 <_sbrk_r+0x1c>)
 8003912:	4605      	mov	r5, r0
 8003914:	4608      	mov	r0, r1
 8003916:	6023      	str	r3, [r4, #0]
 8003918:	f000 fa70 	bl	8003dfc <_sbrk>
 800391c:	1c43      	adds	r3, r0, #1
 800391e:	d102      	bne.n	8003926 <_sbrk_r+0x1a>
 8003920:	6823      	ldr	r3, [r4, #0]
 8003922:	b103      	cbz	r3, 8003926 <_sbrk_r+0x1a>
 8003924:	602b      	str	r3, [r5, #0]
 8003926:	bd38      	pop	{r3, r4, r5, pc}
 8003928:	20000224 	.word	0x20000224

0800392c <__malloc_lock>:
 800392c:	4770      	bx	lr

0800392e <__malloc_unlock>:
 800392e:	4770      	bx	lr

08003930 <_malloc_usable_size_r>:
 8003930:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8003934:	2800      	cmp	r0, #0
 8003936:	f1a0 0004 	sub.w	r0, r0, #4
 800393a:	bfbc      	itt	lt
 800393c:	580b      	ldrlt	r3, [r1, r0]
 800393e:	18c0      	addlt	r0, r0, r3
 8003940:	4770      	bx	lr
	...

08003944 <log>:
 8003944:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 8003948:	b08a      	sub	sp, #40	; 0x28
 800394a:	4604      	mov	r4, r0
 800394c:	460d      	mov	r5, r1
 800394e:	f000 f873 	bl	8003a38 <__ieee754_log>
 8003952:	4b34      	ldr	r3, [pc, #208]	; (8003a24 <log+0xe0>)
 8003954:	4680      	mov	r8, r0
 8003956:	f993 6000 	ldrsb.w	r6, [r3]
 800395a:	4689      	mov	r9, r1
 800395c:	1c73      	adds	r3, r6, #1
 800395e:	d05b      	beq.n	8003a18 <log+0xd4>
 8003960:	4622      	mov	r2, r4
 8003962:	462b      	mov	r3, r5
 8003964:	4620      	mov	r0, r4
 8003966:	4629      	mov	r1, r5
 8003968:	f7fd f844 	bl	80009f4 <__aeabi_dcmpun>
 800396c:	2800      	cmp	r0, #0
 800396e:	d153      	bne.n	8003a18 <log+0xd4>
 8003970:	2200      	movs	r2, #0
 8003972:	2300      	movs	r3, #0
 8003974:	4620      	mov	r0, r4
 8003976:	4629      	mov	r1, r5
 8003978:	f7fd f832 	bl	80009e0 <__aeabi_dcmpgt>
 800397c:	2800      	cmp	r0, #0
 800397e:	d14b      	bne.n	8003a18 <log+0xd4>
 8003980:	4b29      	ldr	r3, [pc, #164]	; (8003a28 <log+0xe4>)
 8003982:	9008      	str	r0, [sp, #32]
 8003984:	9301      	str	r3, [sp, #4]
 8003986:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800398a:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800398e:	b9a6      	cbnz	r6, 80039ba <log+0x76>
 8003990:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8003994:	4b25      	ldr	r3, [pc, #148]	; (8003a2c <log+0xe8>)
 8003996:	4620      	mov	r0, r4
 8003998:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800399c:	4629      	mov	r1, r5
 800399e:	2200      	movs	r2, #0
 80039a0:	2300      	movs	r3, #0
 80039a2:	f7fc fff5 	bl	8000990 <__aeabi_dcmpeq>
 80039a6:	bb40      	cbnz	r0, 80039fa <log+0xb6>
 80039a8:	2301      	movs	r3, #1
 80039aa:	2e02      	cmp	r6, #2
 80039ac:	9300      	str	r3, [sp, #0]
 80039ae:	d119      	bne.n	80039e4 <log+0xa0>
 80039b0:	f000 fa1e 	bl	8003df0 <__errno>
 80039b4:	2321      	movs	r3, #33	; 0x21
 80039b6:	6003      	str	r3, [r0, #0]
 80039b8:	e019      	b.n	80039ee <log+0xaa>
 80039ba:	2200      	movs	r2, #0
 80039bc:	4b1c      	ldr	r3, [pc, #112]	; (8003a30 <log+0xec>)
 80039be:	4620      	mov	r0, r4
 80039c0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80039c4:	4629      	mov	r1, r5
 80039c6:	2200      	movs	r2, #0
 80039c8:	2300      	movs	r3, #0
 80039ca:	f7fc ffe1 	bl	8000990 <__aeabi_dcmpeq>
 80039ce:	2800      	cmp	r0, #0
 80039d0:	d0ea      	beq.n	80039a8 <log+0x64>
 80039d2:	2302      	movs	r3, #2
 80039d4:	429e      	cmp	r6, r3
 80039d6:	9300      	str	r3, [sp, #0]
 80039d8:	d111      	bne.n	80039fe <log+0xba>
 80039da:	f000 fa09 	bl	8003df0 <__errno>
 80039de:	2322      	movs	r3, #34	; 0x22
 80039e0:	6003      	str	r3, [r0, #0]
 80039e2:	e011      	b.n	8003a08 <log+0xc4>
 80039e4:	4668      	mov	r0, sp
 80039e6:	f000 f9fb 	bl	8003de0 <matherr>
 80039ea:	2800      	cmp	r0, #0
 80039ec:	d0e0      	beq.n	80039b0 <log+0x6c>
 80039ee:	4811      	ldr	r0, [pc, #68]	; (8003a34 <log+0xf0>)
 80039f0:	f000 f9f8 	bl	8003de4 <nan>
 80039f4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80039f8:	e006      	b.n	8003a08 <log+0xc4>
 80039fa:	2302      	movs	r3, #2
 80039fc:	9300      	str	r3, [sp, #0]
 80039fe:	4668      	mov	r0, sp
 8003a00:	f000 f9ee 	bl	8003de0 <matherr>
 8003a04:	2800      	cmp	r0, #0
 8003a06:	d0e8      	beq.n	80039da <log+0x96>
 8003a08:	9b08      	ldr	r3, [sp, #32]
 8003a0a:	b11b      	cbz	r3, 8003a14 <log+0xd0>
 8003a0c:	f000 f9f0 	bl	8003df0 <__errno>
 8003a10:	9b08      	ldr	r3, [sp, #32]
 8003a12:	6003      	str	r3, [r0, #0]
 8003a14:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 8003a18:	4640      	mov	r0, r8
 8003a1a:	4649      	mov	r1, r9
 8003a1c:	b00a      	add	sp, #40	; 0x28
 8003a1e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8003a22:	bf00      	nop
 8003a24:	20000068 	.word	0x20000068
 8003a28:	08003eb1 	.word	0x08003eb1
 8003a2c:	c7efffff 	.word	0xc7efffff
 8003a30:	fff00000 	.word	0xfff00000
 8003a34:	08003e6b 	.word	0x08003e6b

08003a38 <__ieee754_log>:
 8003a38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a3c:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8003a40:	b087      	sub	sp, #28
 8003a42:	4602      	mov	r2, r0
 8003a44:	460b      	mov	r3, r1
 8003a46:	4604      	mov	r4, r0
 8003a48:	460d      	mov	r5, r1
 8003a4a:	da24      	bge.n	8003a96 <__ieee754_log+0x5e>
 8003a4c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8003a50:	4334      	orrs	r4, r6
 8003a52:	d108      	bne.n	8003a66 <__ieee754_log+0x2e>
 8003a54:	2200      	movs	r2, #0
 8003a56:	2300      	movs	r3, #0
 8003a58:	2000      	movs	r0, #0
 8003a5a:	49c9      	ldr	r1, [pc, #804]	; (8003d80 <__ieee754_log+0x348>)
 8003a5c:	f7fc fe5a 	bl	8000714 <__aeabi_ddiv>
 8003a60:	b007      	add	sp, #28
 8003a62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a66:	2900      	cmp	r1, #0
 8003a68:	da04      	bge.n	8003a74 <__ieee754_log+0x3c>
 8003a6a:	f7fc fb75 	bl	8000158 <__aeabi_dsub>
 8003a6e:	2200      	movs	r2, #0
 8003a70:	2300      	movs	r3, #0
 8003a72:	e7f3      	b.n	8003a5c <__ieee754_log+0x24>
 8003a74:	2200      	movs	r2, #0
 8003a76:	4bc3      	ldr	r3, [pc, #780]	; (8003d84 <__ieee754_log+0x34c>)
 8003a78:	f7fc fd22 	bl	80004c0 <__aeabi_dmul>
 8003a7c:	f06f 0635 	mvn.w	r6, #53	; 0x35
 8003a80:	4602      	mov	r2, r0
 8003a82:	460b      	mov	r3, r1
 8003a84:	460d      	mov	r5, r1
 8003a86:	49c0      	ldr	r1, [pc, #768]	; (8003d88 <__ieee754_log+0x350>)
 8003a88:	428d      	cmp	r5, r1
 8003a8a:	dd06      	ble.n	8003a9a <__ieee754_log+0x62>
 8003a8c:	4610      	mov	r0, r2
 8003a8e:	4619      	mov	r1, r3
 8003a90:	f7fc fb64 	bl	800015c <__adddf3>
 8003a94:	e7e4      	b.n	8003a60 <__ieee754_log+0x28>
 8003a96:	2600      	movs	r6, #0
 8003a98:	e7f5      	b.n	8003a86 <__ieee754_log+0x4e>
 8003a9a:	152c      	asrs	r4, r5, #20
 8003a9c:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8003aa0:	f505 2115 	add.w	r1, r5, #610304	; 0x95000
 8003aa4:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8003aa8:	f601 7164 	addw	r1, r1, #3940	; 0xf64
 8003aac:	4426      	add	r6, r4
 8003aae:	f401 1480 	and.w	r4, r1, #1048576	; 0x100000
 8003ab2:	f084 517f 	eor.w	r1, r4, #1069547520	; 0x3fc00000
 8003ab6:	f481 1140 	eor.w	r1, r1, #3145728	; 0x300000
 8003aba:	ea41 0305 	orr.w	r3, r1, r5
 8003abe:	4610      	mov	r0, r2
 8003ac0:	4619      	mov	r1, r3
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	4bb1      	ldr	r3, [pc, #708]	; (8003d8c <__ieee754_log+0x354>)
 8003ac6:	f7fc fb47 	bl	8000158 <__aeabi_dsub>
 8003aca:	1cab      	adds	r3, r5, #2
 8003acc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003ad0:	2b02      	cmp	r3, #2
 8003ad2:	eb06 5414 	add.w	r4, r6, r4, lsr #20
 8003ad6:	4682      	mov	sl, r0
 8003ad8:	468b      	mov	fp, r1
 8003ada:	f04f 0200 	mov.w	r2, #0
 8003ade:	dc5b      	bgt.n	8003b98 <__ieee754_log+0x160>
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	f7fc ff55 	bl	8000990 <__aeabi_dcmpeq>
 8003ae6:	b1d0      	cbz	r0, 8003b1e <__ieee754_log+0xe6>
 8003ae8:	2c00      	cmp	r4, #0
 8003aea:	f000 816e 	beq.w	8003dca <__ieee754_log+0x392>
 8003aee:	4620      	mov	r0, r4
 8003af0:	f7fc fc80 	bl	80003f4 <__aeabi_i2d>
 8003af4:	a38e      	add	r3, pc, #568	; (adr r3, 8003d30 <__ieee754_log+0x2f8>)
 8003af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003afa:	4606      	mov	r6, r0
 8003afc:	460f      	mov	r7, r1
 8003afe:	f7fc fcdf 	bl	80004c0 <__aeabi_dmul>
 8003b02:	a38d      	add	r3, pc, #564	; (adr r3, 8003d38 <__ieee754_log+0x300>)
 8003b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b08:	4604      	mov	r4, r0
 8003b0a:	460d      	mov	r5, r1
 8003b0c:	4630      	mov	r0, r6
 8003b0e:	4639      	mov	r1, r7
 8003b10:	f7fc fcd6 	bl	80004c0 <__aeabi_dmul>
 8003b14:	4602      	mov	r2, r0
 8003b16:	460b      	mov	r3, r1
 8003b18:	4620      	mov	r0, r4
 8003b1a:	4629      	mov	r1, r5
 8003b1c:	e7b8      	b.n	8003a90 <__ieee754_log+0x58>
 8003b1e:	a388      	add	r3, pc, #544	; (adr r3, 8003d40 <__ieee754_log+0x308>)
 8003b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b24:	4650      	mov	r0, sl
 8003b26:	4659      	mov	r1, fp
 8003b28:	f7fc fcca 	bl	80004c0 <__aeabi_dmul>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	460b      	mov	r3, r1
 8003b30:	2000      	movs	r0, #0
 8003b32:	4997      	ldr	r1, [pc, #604]	; (8003d90 <__ieee754_log+0x358>)
 8003b34:	f7fc fb10 	bl	8000158 <__aeabi_dsub>
 8003b38:	4652      	mov	r2, sl
 8003b3a:	4606      	mov	r6, r0
 8003b3c:	460f      	mov	r7, r1
 8003b3e:	465b      	mov	r3, fp
 8003b40:	4650      	mov	r0, sl
 8003b42:	4659      	mov	r1, fp
 8003b44:	f7fc fcbc 	bl	80004c0 <__aeabi_dmul>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	460b      	mov	r3, r1
 8003b4c:	4630      	mov	r0, r6
 8003b4e:	4639      	mov	r1, r7
 8003b50:	f7fc fcb6 	bl	80004c0 <__aeabi_dmul>
 8003b54:	4606      	mov	r6, r0
 8003b56:	460f      	mov	r7, r1
 8003b58:	b934      	cbnz	r4, 8003b68 <__ieee754_log+0x130>
 8003b5a:	4602      	mov	r2, r0
 8003b5c:	460b      	mov	r3, r1
 8003b5e:	4650      	mov	r0, sl
 8003b60:	4659      	mov	r1, fp
 8003b62:	f7fc faf9 	bl	8000158 <__aeabi_dsub>
 8003b66:	e77b      	b.n	8003a60 <__ieee754_log+0x28>
 8003b68:	4620      	mov	r0, r4
 8003b6a:	f7fc fc43 	bl	80003f4 <__aeabi_i2d>
 8003b6e:	a370      	add	r3, pc, #448	; (adr r3, 8003d30 <__ieee754_log+0x2f8>)
 8003b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b74:	4680      	mov	r8, r0
 8003b76:	4689      	mov	r9, r1
 8003b78:	f7fc fca2 	bl	80004c0 <__aeabi_dmul>
 8003b7c:	a36e      	add	r3, pc, #440	; (adr r3, 8003d38 <__ieee754_log+0x300>)
 8003b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b82:	4604      	mov	r4, r0
 8003b84:	460d      	mov	r5, r1
 8003b86:	4640      	mov	r0, r8
 8003b88:	4649      	mov	r1, r9
 8003b8a:	f7fc fc99 	bl	80004c0 <__aeabi_dmul>
 8003b8e:	4602      	mov	r2, r0
 8003b90:	460b      	mov	r3, r1
 8003b92:	4630      	mov	r0, r6
 8003b94:	4639      	mov	r1, r7
 8003b96:	e0b2      	b.n	8003cfe <__ieee754_log+0x2c6>
 8003b98:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003b9c:	f7fc fade 	bl	800015c <__adddf3>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	460b      	mov	r3, r1
 8003ba4:	4650      	mov	r0, sl
 8003ba6:	4659      	mov	r1, fp
 8003ba8:	f7fc fdb4 	bl	8000714 <__aeabi_ddiv>
 8003bac:	e9cd 0100 	strd	r0, r1, [sp]
 8003bb0:	4620      	mov	r0, r4
 8003bb2:	f7fc fc1f 	bl	80003f4 <__aeabi_i2d>
 8003bb6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003bba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003bbe:	4610      	mov	r0, r2
 8003bc0:	4619      	mov	r1, r3
 8003bc2:	f7fc fc7d 	bl	80004c0 <__aeabi_dmul>
 8003bc6:	4602      	mov	r2, r0
 8003bc8:	460b      	mov	r3, r1
 8003bca:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003bce:	f7fc fc77 	bl	80004c0 <__aeabi_dmul>
 8003bd2:	a35d      	add	r3, pc, #372	; (adr r3, 8003d48 <__ieee754_log+0x310>)
 8003bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bd8:	4606      	mov	r6, r0
 8003bda:	460f      	mov	r7, r1
 8003bdc:	f7fc fc70 	bl	80004c0 <__aeabi_dmul>
 8003be0:	a35b      	add	r3, pc, #364	; (adr r3, 8003d50 <__ieee754_log+0x318>)
 8003be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003be6:	f7fc fab9 	bl	800015c <__adddf3>
 8003bea:	4632      	mov	r2, r6
 8003bec:	463b      	mov	r3, r7
 8003bee:	f7fc fc67 	bl	80004c0 <__aeabi_dmul>
 8003bf2:	a359      	add	r3, pc, #356	; (adr r3, 8003d58 <__ieee754_log+0x320>)
 8003bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bf8:	f7fc fab0 	bl	800015c <__adddf3>
 8003bfc:	4632      	mov	r2, r6
 8003bfe:	463b      	mov	r3, r7
 8003c00:	f7fc fc5e 	bl	80004c0 <__aeabi_dmul>
 8003c04:	a356      	add	r3, pc, #344	; (adr r3, 8003d60 <__ieee754_log+0x328>)
 8003c06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c0a:	f7fc faa7 	bl	800015c <__adddf3>
 8003c0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003c12:	f7fc fc55 	bl	80004c0 <__aeabi_dmul>
 8003c16:	a354      	add	r3, pc, #336	; (adr r3, 8003d68 <__ieee754_log+0x330>)
 8003c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c1c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003c20:	4630      	mov	r0, r6
 8003c22:	4639      	mov	r1, r7
 8003c24:	f7fc fc4c 	bl	80004c0 <__aeabi_dmul>
 8003c28:	a351      	add	r3, pc, #324	; (adr r3, 8003d70 <__ieee754_log+0x338>)
 8003c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c2e:	f7fc fa95 	bl	800015c <__adddf3>
 8003c32:	4632      	mov	r2, r6
 8003c34:	463b      	mov	r3, r7
 8003c36:	f7fc fc43 	bl	80004c0 <__aeabi_dmul>
 8003c3a:	a34f      	add	r3, pc, #316	; (adr r3, 8003d78 <__ieee754_log+0x340>)
 8003c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c40:	f7fc fa8c 	bl	800015c <__adddf3>
 8003c44:	4632      	mov	r2, r6
 8003c46:	463b      	mov	r3, r7
 8003c48:	f7fc fc3a 	bl	80004c0 <__aeabi_dmul>
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	460b      	mov	r3, r1
 8003c50:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003c54:	f7fc fa82 	bl	800015c <__adddf3>
 8003c58:	f5a5 28c2 	sub.w	r8, r5, #397312	; 0x61000
 8003c5c:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 8003c60:	f2a8 487a 	subw	r8, r8, #1146	; 0x47a
 8003c64:	3551      	adds	r5, #81	; 0x51
 8003c66:	ea45 0508 	orr.w	r5, r5, r8
 8003c6a:	2d00      	cmp	r5, #0
 8003c6c:	4606      	mov	r6, r0
 8003c6e:	460f      	mov	r7, r1
 8003c70:	dd50      	ble.n	8003d14 <__ieee754_log+0x2dc>
 8003c72:	2200      	movs	r2, #0
 8003c74:	4b46      	ldr	r3, [pc, #280]	; (8003d90 <__ieee754_log+0x358>)
 8003c76:	4650      	mov	r0, sl
 8003c78:	4659      	mov	r1, fp
 8003c7a:	f7fc fc21 	bl	80004c0 <__aeabi_dmul>
 8003c7e:	4652      	mov	r2, sl
 8003c80:	465b      	mov	r3, fp
 8003c82:	f7fc fc1d 	bl	80004c0 <__aeabi_dmul>
 8003c86:	4680      	mov	r8, r0
 8003c88:	4689      	mov	r9, r1
 8003c8a:	b994      	cbnz	r4, 8003cb2 <__ieee754_log+0x27a>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	460b      	mov	r3, r1
 8003c90:	4630      	mov	r0, r6
 8003c92:	4639      	mov	r1, r7
 8003c94:	f7fc fa62 	bl	800015c <__adddf3>
 8003c98:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003c9c:	f7fc fc10 	bl	80004c0 <__aeabi_dmul>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	460b      	mov	r3, r1
 8003ca4:	4640      	mov	r0, r8
 8003ca6:	4649      	mov	r1, r9
 8003ca8:	f7fc fa56 	bl	8000158 <__aeabi_dsub>
 8003cac:	4602      	mov	r2, r0
 8003cae:	460b      	mov	r3, r1
 8003cb0:	e755      	b.n	8003b5e <__ieee754_log+0x126>
 8003cb2:	a31f      	add	r3, pc, #124	; (adr r3, 8003d30 <__ieee754_log+0x2f8>)
 8003cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cb8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003cbc:	f7fc fc00 	bl	80004c0 <__aeabi_dmul>
 8003cc0:	4642      	mov	r2, r8
 8003cc2:	464b      	mov	r3, r9
 8003cc4:	4604      	mov	r4, r0
 8003cc6:	460d      	mov	r5, r1
 8003cc8:	4630      	mov	r0, r6
 8003cca:	4639      	mov	r1, r7
 8003ccc:	f7fc fa46 	bl	800015c <__adddf3>
 8003cd0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003cd4:	f7fc fbf4 	bl	80004c0 <__aeabi_dmul>
 8003cd8:	a317      	add	r3, pc, #92	; (adr r3, 8003d38 <__ieee754_log+0x300>)
 8003cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cde:	4606      	mov	r6, r0
 8003ce0:	460f      	mov	r7, r1
 8003ce2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003ce6:	f7fc fbeb 	bl	80004c0 <__aeabi_dmul>
 8003cea:	4602      	mov	r2, r0
 8003cec:	460b      	mov	r3, r1
 8003cee:	4630      	mov	r0, r6
 8003cf0:	4639      	mov	r1, r7
 8003cf2:	f7fc fa33 	bl	800015c <__adddf3>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	460b      	mov	r3, r1
 8003cfa:	4640      	mov	r0, r8
 8003cfc:	4649      	mov	r1, r9
 8003cfe:	f7fc fa2b 	bl	8000158 <__aeabi_dsub>
 8003d02:	4652      	mov	r2, sl
 8003d04:	465b      	mov	r3, fp
 8003d06:	f7fc fa27 	bl	8000158 <__aeabi_dsub>
 8003d0a:	4602      	mov	r2, r0
 8003d0c:	460b      	mov	r3, r1
 8003d0e:	4620      	mov	r0, r4
 8003d10:	4629      	mov	r1, r5
 8003d12:	e726      	b.n	8003b62 <__ieee754_log+0x12a>
 8003d14:	2c00      	cmp	r4, #0
 8003d16:	d13d      	bne.n	8003d94 <__ieee754_log+0x35c>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	460b      	mov	r3, r1
 8003d1c:	4650      	mov	r0, sl
 8003d1e:	4659      	mov	r1, fp
 8003d20:	f7fc fa1a 	bl	8000158 <__aeabi_dsub>
 8003d24:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003d28:	f7fc fbca 	bl	80004c0 <__aeabi_dmul>
 8003d2c:	e7be      	b.n	8003cac <__ieee754_log+0x274>
 8003d2e:	bf00      	nop
 8003d30:	fee00000 	.word	0xfee00000
 8003d34:	3fe62e42 	.word	0x3fe62e42
 8003d38:	35793c76 	.word	0x35793c76
 8003d3c:	3dea39ef 	.word	0x3dea39ef
 8003d40:	55555555 	.word	0x55555555
 8003d44:	3fd55555 	.word	0x3fd55555
 8003d48:	df3e5244 	.word	0xdf3e5244
 8003d4c:	3fc2f112 	.word	0x3fc2f112
 8003d50:	96cb03de 	.word	0x96cb03de
 8003d54:	3fc74664 	.word	0x3fc74664
 8003d58:	94229359 	.word	0x94229359
 8003d5c:	3fd24924 	.word	0x3fd24924
 8003d60:	55555593 	.word	0x55555593
 8003d64:	3fe55555 	.word	0x3fe55555
 8003d68:	d078c69f 	.word	0xd078c69f
 8003d6c:	3fc39a09 	.word	0x3fc39a09
 8003d70:	1d8e78af 	.word	0x1d8e78af
 8003d74:	3fcc71c5 	.word	0x3fcc71c5
 8003d78:	9997fa04 	.word	0x9997fa04
 8003d7c:	3fd99999 	.word	0x3fd99999
 8003d80:	c3500000 	.word	0xc3500000
 8003d84:	43500000 	.word	0x43500000
 8003d88:	7fefffff 	.word	0x7fefffff
 8003d8c:	3ff00000 	.word	0x3ff00000
 8003d90:	3fe00000 	.word	0x3fe00000
 8003d94:	a30e      	add	r3, pc, #56	; (adr r3, 8003dd0 <__ieee754_log+0x398>)
 8003d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d9a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003d9e:	f7fc fb8f 	bl	80004c0 <__aeabi_dmul>
 8003da2:	4632      	mov	r2, r6
 8003da4:	463b      	mov	r3, r7
 8003da6:	4604      	mov	r4, r0
 8003da8:	460d      	mov	r5, r1
 8003daa:	4650      	mov	r0, sl
 8003dac:	4659      	mov	r1, fp
 8003dae:	f7fc f9d3 	bl	8000158 <__aeabi_dsub>
 8003db2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003db6:	f7fc fb83 	bl	80004c0 <__aeabi_dmul>
 8003dba:	a307      	add	r3, pc, #28	; (adr r3, 8003dd8 <__ieee754_log+0x3a0>)
 8003dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dc0:	4606      	mov	r6, r0
 8003dc2:	460f      	mov	r7, r1
 8003dc4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003dc8:	e6df      	b.n	8003b8a <__ieee754_log+0x152>
 8003dca:	2000      	movs	r0, #0
 8003dcc:	2100      	movs	r1, #0
 8003dce:	e647      	b.n	8003a60 <__ieee754_log+0x28>
 8003dd0:	fee00000 	.word	0xfee00000
 8003dd4:	3fe62e42 	.word	0x3fe62e42
 8003dd8:	35793c76 	.word	0x35793c76
 8003ddc:	3dea39ef 	.word	0x3dea39ef

08003de0 <matherr>:
 8003de0:	2000      	movs	r0, #0
 8003de2:	4770      	bx	lr

08003de4 <nan>:
 8003de4:	2000      	movs	r0, #0
 8003de6:	4901      	ldr	r1, [pc, #4]	; (8003dec <nan+0x8>)
 8003de8:	4770      	bx	lr
 8003dea:	bf00      	nop
 8003dec:	7ff80000 	.word	0x7ff80000

08003df0 <__errno>:
 8003df0:	4b01      	ldr	r3, [pc, #4]	; (8003df8 <__errno+0x8>)
 8003df2:	6818      	ldr	r0, [r3, #0]
 8003df4:	4770      	bx	lr
 8003df6:	bf00      	nop
 8003df8:	20000004 	.word	0x20000004

08003dfc <_sbrk>:
 8003dfc:	4b04      	ldr	r3, [pc, #16]	; (8003e10 <_sbrk+0x14>)
 8003dfe:	4602      	mov	r2, r0
 8003e00:	6819      	ldr	r1, [r3, #0]
 8003e02:	b909      	cbnz	r1, 8003e08 <_sbrk+0xc>
 8003e04:	4903      	ldr	r1, [pc, #12]	; (8003e14 <_sbrk+0x18>)
 8003e06:	6019      	str	r1, [r3, #0]
 8003e08:	6818      	ldr	r0, [r3, #0]
 8003e0a:	4402      	add	r2, r0
 8003e0c:	601a      	str	r2, [r3, #0]
 8003e0e:	4770      	bx	lr
 8003e10:	20000094 	.word	0x20000094
 8003e14:	20000228 	.word	0x20000228

08003e18 <_init>:
 8003e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e1a:	bf00      	nop
 8003e1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e1e:	bc08      	pop	{r3}
 8003e20:	469e      	mov	lr, r3
 8003e22:	4770      	bx	lr

08003e24 <_fini>:
 8003e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e26:	bf00      	nop
 8003e28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e2a:	bc08      	pop	{r3}
 8003e2c:	469e      	mov	lr, r3
 8003e2e:	4770      	bx	lr
