<!DOCTYPE html>
<html lang="en-US">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>HDL01.Verilog HDL 时序电路的基本元件设计 | 原码纪事</title>
    <meta name="generator" content="VuePress 1.8.0">
    <link rel="icon" href="/img/base/favicon.ico">
    <script language="javascript" type="text/javascript" src="/js/pgmanor-self.js"></script>
    <script async="true" src="https://www.googletagmanager.com/gtag/js?id=G-LPRG9SPLFF"></script>
    <script>
      window.dataLayer = window.dataLayer || [];
      function gtag(){dataLayer.push(arguments);}
      gtag('js', new Date());
      gtag('config', 'G-LPRG9SPLFF');
    </script>
    <meta name="description" content="vdoing博客主题模板">
    <meta name="keywords" content="猎户f,golang,vue,go-web,go-admin,go-ldap-admin">
    <meta name="theme-color" content="#11a8cd">
    <meta name="referrer" content="no-referrer-when-downgrade">
    
    <link rel="preload" href="/assets/css/0.styles.e44029f7.css" as="style"><link rel="preload" href="/assets/js/app.88bd48f6.js" as="script"><link rel="preload" href="/assets/js/2.e2bf2c87.js" as="script"><link rel="preload" href="/assets/js/9.e98ec08d.js" as="script"><link rel="prefetch" href="/assets/js/10.0302174d.js"><link rel="prefetch" href="/assets/js/11.077c87c5.js"><link rel="prefetch" href="/assets/js/12.cd48e6ba.js"><link rel="prefetch" href="/assets/js/13.cadc9fd8.js"><link rel="prefetch" href="/assets/js/14.20aa7c6d.js"><link rel="prefetch" href="/assets/js/15.350f58ce.js"><link rel="prefetch" href="/assets/js/16.176d5d35.js"><link rel="prefetch" href="/assets/js/17.d054b8b5.js"><link rel="prefetch" href="/assets/js/18.eca2e313.js"><link rel="prefetch" href="/assets/js/19.032901b0.js"><link rel="prefetch" href="/assets/js/20.c0302052.js"><link rel="prefetch" href="/assets/js/21.393603cc.js"><link rel="prefetch" href="/assets/js/22.7e530825.js"><link rel="prefetch" href="/assets/js/23.5300cb21.js"><link rel="prefetch" href="/assets/js/24.7da3683c.js"><link rel="prefetch" href="/assets/js/25.085c9659.js"><link rel="prefetch" href="/assets/js/26.66856a58.js"><link rel="prefetch" href="/assets/js/27.20bd8a53.js"><link rel="prefetch" href="/assets/js/28.14551ea5.js"><link rel="prefetch" href="/assets/js/29.b119bcd2.js"><link rel="prefetch" href="/assets/js/3.3eec2892.js"><link rel="prefetch" href="/assets/js/30.aa6a8554.js"><link rel="prefetch" href="/assets/js/31.c33e347f.js"><link rel="prefetch" href="/assets/js/32.cbcb1c19.js"><link rel="prefetch" href="/assets/js/33.6ad3134a.js"><link rel="prefetch" href="/assets/js/34.c602cf87.js"><link rel="prefetch" href="/assets/js/35.5c2cf2e1.js"><link rel="prefetch" href="/assets/js/36.b645b5a6.js"><link rel="prefetch" href="/assets/js/37.088dc990.js"><link rel="prefetch" href="/assets/js/38.c7f0801d.js"><link rel="prefetch" href="/assets/js/39.4ea3c4b6.js"><link rel="prefetch" href="/assets/js/4.a8f5cda8.js"><link rel="prefetch" href="/assets/js/40.9dcae8d2.js"><link rel="prefetch" href="/assets/js/41.f3f59c21.js"><link rel="prefetch" href="/assets/js/42.d081b514.js"><link rel="prefetch" href="/assets/js/43.5e2807ce.js"><link rel="prefetch" href="/assets/js/44.91f121a6.js"><link rel="prefetch" href="/assets/js/45.25cd820f.js"><link rel="prefetch" href="/assets/js/46.1ef0fc21.js"><link rel="prefetch" href="/assets/js/47.eb74c47b.js"><link rel="prefetch" href="/assets/js/48.692245d9.js"><link rel="prefetch" href="/assets/js/49.a9e58c4c.js"><link rel="prefetch" href="/assets/js/5.4f4aff8b.js"><link rel="prefetch" href="/assets/js/50.94a16e6d.js"><link rel="prefetch" href="/assets/js/51.764aef5a.js"><link rel="prefetch" href="/assets/js/52.05504c2e.js"><link rel="prefetch" href="/assets/js/53.ec2e750d.js"><link rel="prefetch" href="/assets/js/54.af261600.js"><link rel="prefetch" href="/assets/js/55.5bdd2832.js"><link rel="prefetch" href="/assets/js/56.c04e92ac.js"><link rel="prefetch" href="/assets/js/57.300e4b51.js"><link rel="prefetch" href="/assets/js/58.5192f88f.js"><link rel="prefetch" href="/assets/js/59.49844b93.js"><link rel="prefetch" href="/assets/js/6.f67839ab.js"><link rel="prefetch" href="/assets/js/7.0701bfd8.js"><link rel="prefetch" href="/assets/js/8.e2c5cf45.js">
    <link rel="stylesheet" href="/assets/css/0.styles.e44029f7.css">
  </head>
  <body class="theme-mode-light">
    <div id="app" data-server-rendered="true"><div class="theme-container sidebar-open have-rightmenu"><header class="navbar blur"><div title="目录" class="sidebar-button"><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" role="img" viewBox="0 0 448 512" class="icon"><path fill="currentColor" d="M436 124H12c-6.627 0-12-5.373-12-12V80c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12z"></path></svg></div> <a href="/" class="home-link router-link-active"><img src="/img/base/bar.png" alt="原码纪事" class="logo"> <span class="site-name can-hide">原码纪事</span></a> <div class="links"><div class="search-box"><input aria-label="Search" autocomplete="off" spellcheck="false" value=""> <!----></div> <nav class="nav-links can-hide"><div class="nav-item"><a href="/" class="nav-link">首页</a></div><div class="nav-item"><a href="/pages/Notes/" class="nav-link">博客笔记</a></div><div class="nav-item"><a href="/pages/Projects/" class="nav-link">工程</a></div><div class="nav-item"><a href="/pages/Teasting/" class="nav-link">吐槽</a></div><div class="nav-item"><a href="/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://blog.yuanmajishi.top/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <!----></nav></div></header> <div class="sidebar-mask"></div> <div class="sidebar-hover-trigger"></div> <aside class="sidebar" style="display:none;"><!----> <nav class="nav-links"><div class="nav-item"><a href="/" class="nav-link">首页</a></div><div class="nav-item"><a href="/pages/Notes/" class="nav-link">博客笔记</a></div><div class="nav-item"><a href="/pages/Projects/" class="nav-link">工程</a></div><div class="nav-item"><a href="/pages/Teasting/" class="nav-link">吐槽</a></div><div class="nav-item"><a href="/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://blog.yuanmajishi.top/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <!----></nav>  <ul class="sidebar-links"><li><a href="/pages/Verilog_01/" aria-current="page" class="active sidebar-link">HDL01.Verilog HDL 时序电路的基本元件设计</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level2"><a href="/pages/Verilog_01/#_1-基本触发器" class="sidebar-link">1. 基本触发器</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level3"><a href="/pages/Verilog_01/#_1-1-d-触发器-基础版" class="sidebar-link">1.1 D 触发器（基础版）</a></li><li class="sidebar-sub-header level3"><a href="/pages/Verilog_01/#_1-2-同步复位与异步复位" class="sidebar-link">1.2 同步复位与异步复位</a></li><li class="sidebar-sub-header level3"><a href="/pages/Verilog_01/#_1-3-t-触发器" class="sidebar-link">1.3 T 触发器</a></li></ul></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_01/#_2-计数器" class="sidebar-link">2. 计数器</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level3"><a href="/pages/Verilog_01/#_2-1-一位二进制计数器-分频器" class="sidebar-link">2.1 一位二进制计数器（分频器）</a></li><li class="sidebar-sub-header level3"><a href="/pages/Verilog_01/#_2-2-模-m-计数器" class="sidebar-link">2.2 模 M 计数器</a></li></ul></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_01/#_3-移位寄存器" class="sidebar-link">3. 移位寄存器</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level3"><a href="/pages/Verilog_01/#_3-1-环形-循环-移位寄存器" class="sidebar-link">3.1 环形（循环）移位寄存器</a></li><li class="sidebar-sub-header level3"><a href="/pages/Verilog_01/#_3-2-线性反馈移位寄存器-lfsr" class="sidebar-link">3.2 线性反馈移位寄存器（LFSR）</a></li></ul></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_01/#_4-序列-信号发生器" class="sidebar-link">4. 序列 / 信号发生器</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level3"><a href="/pages/Verilog_01/#_4-1-移位寄存器型-按位存储并移出" class="sidebar-link">4.1 移位寄存器型（按位存储并移出）</a></li><li class="sidebar-sub-header level3"><a href="/pages/Verilog_01/#_4-2-反馈组合型-以-lfsr-为例" class="sidebar-link">4.2 反馈组合型（以 LFSR 为例）</a></li><li class="sidebar-sub-header level3"><a href="/pages/Verilog_01/#_4-3-计数器型-查表输出" class="sidebar-link">4.3 计数器型（查表输出）</a></li></ul></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_01/#_5-设计要点小结" class="sidebar-link">5. 设计要点小结</a></li></ul></li><li><a href="/pages/Verilog_02/" class="sidebar-link">HDL02.Verilog HDL有限状态机（FSM）设计基础</a></li><li><a href="/pages/Verilog_03/" class="sidebar-link">HDL03.testBench的编写规范</a></li></ul> </aside> <div><main class="page"><div class="theme-vdoing-wrapper "><div class="articleInfo-wrap" data-v-06225672><div class="articleInfo" data-v-06225672><ul class="breadcrumbs" data-v-06225672><li data-v-06225672><a href="/" title="首页" class="iconfont icon-home router-link-active" data-v-06225672></a></li> <li data-v-06225672><span data-v-06225672>Verilog HDL</span></li></ul> <div class="info" data-v-06225672><div title="作者" class="author iconfont icon-touxiang" data-v-06225672><a href="https://github.com/liehuf/" target="_blank" title="作者" class="beLink" data-v-06225672>猎户f</a></div> <div title="创建时间" class="date iconfont icon-riqi" data-v-06225672><a href="javascript:;" data-v-06225672>2025-08-13</a></div> <!----></div></div></div> <!----> <div class="content-wrapper"><div class="right-menu-wrapper"><div class="right-menu-margin"><div class="right-menu-title">目录</div> <div class="right-menu-content"></div></div></div> <h1><img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAB4AAAAeCAYAAAA7MK6iAAAAAXNSR0IArs4c6QAABH1JREFUSA3tVl1oHFUUPmdmd2ltklqbpJDiNnXFmgbFktho7YMPNiJSSZM0+CAYSkUELVhM6YuwIPpgoOKDqOBDC0XE2CQoNtQXBUFTTcCi+Wlh1V2TQExsUzcltd3M9Tt3ZjZzZ2fT+OJTL8yeM+eee757fmeJbq//KQL8X3DUSFOcfr7cRsRtxNQMWueeVzOkaITIGqQHNg5y8+jNW9ldM7A6nTpAjuolUikAwq7CE3WcM2RRDz+XGVgN3FptU/aUSlvq9Pa3iZ1+sgAqJyyAFqkipd9dqiwHF3P65YycLWc/6sqGrvoEoIp6DOFaX5h6+dnfjkWprwqsPk0dUGq5vySwDImC10KxFHgGL1SWoc92O3eVht09qdXNH11I2SsTsJYqMWzihqGMi+A+Garf3BAuuLI5oGlULyNfyB/HYNujwktOfRrMr5t77NmevqaUopx0grnKAyvVpmwUDB4x6FPXuGvYLTDwWsejwgtgkYKPqRJg8SV6xaiZ3ZTppGneS4yfH5/66fZSDHv+QZci/+h5c5UHtpy67JUqGppM0sh0Nc1dW6/N1W5Yoqat8/TU/VnadmdeW2PLLSyh0cvxBs3KbqTmwYPpxN4do/mzE8nEpvX/UMu2Wbp74zUAK5q6WkHns7V0eWkdPbPzd3rxkTGybadYySumVzhcaJFbs5UrEkQ/+CK8gF5dnh/6ciIZ73gwQ927L1IitoxKLXYP3SjYdOrHHfTZhRRlFyrorafPk20B3HPD1y2G3qKZME5Jcf3t/HUC13/8tSd++vqFveMUTwAUxSUFI1QekR1+bIze3D9MF2aq6cPvG72CgnldWCFqyRw3lwH8ZMerjTD9ElRO7Gv44wNpC90aASqGfVlz/Rx17srQ57/UU26hkhQqUB7dBR71WmzQhHUnblGmVOEw0jhbV1n9OlXUDCIRGaNV5Jp43N516fN7JmnTHdfp7Hgy0luO4aMhtkLL8Bi3bUWYvzh5Mn1dTxrL6QmGuRhGL/TiTTxRoEdTszSaq9GR0NGA3KdkOz3hqSV3MIDhQ5IVX/Ivx3umBti2es2h4eZby7x8br1rkf7Mo90AqC8aQ3sJeNzqFRu+vSANAQe3PL7l0HGOAdwDCeZYvNKeoZp1Qfs6Aipndh86HmFRi0LAnEO47wsqM6cdfjh3jBPUzhZy7nvlUfFsamED1VQt6aISHVymXZ/B2aCtIG8AI8xfobj2d3en1wWVhOeHELKmLQ1s211s88comkv4UCwWyF787mJdYXtNfhKAXVqnKTq8QZvGAGGOfaTo5pGZ/PwbUCr5+DPr/1J92JNHr9aOl/F3iI5+O1nfybsGxoimvZ3ViWSluDITw3P37mypheDIPY0tw7+O/5ApbkYw+zpfaUVu32Pi98+defdUhEpZkRFq0aqyNh9FuL9hpYbEm6iwi0z2REd09ZmyENEbuhjDWzKvZXTqKYaBIr3tt5kuPtQBZFvEUwHt60vfCNu41XsksH9Ij1BMMz1Y0OOunHNShFIP5868g5zeXmuLwL9T4b6Q2+KejgAAAABJRU5ErkJggg==">HDL01.Verilog HDL 时序电路的基本元件设计<!----></h1> <!----> <div class="theme-vdoing-content content__default"><h1 id="verilog-hdl-时序电路的基本元件设计"><a href="#verilog-hdl-时序电路的基本元件设计" class="header-anchor">#</a> Verilog HDL：时序电路的基本元件设计</h1> <p>本文汇总并整理了常见的时序电路基本元件：触发器（D、T）、计数器、移位寄存器与序列/信号发生器的常用实现与设计要点。目标是给出工程友好的 Verilog 模块模板与设计注意事项，便于快速上手与复用。</p> <p><strong>关键思想</strong>：时序电路 = 组合逻辑 + 存储元件（触发器）。时钟边沿同步所有状态更新，复位策略（同步/异步）与时钟域设计决定可靠性与复杂度。</p> <p>--</p> <h2 id="_1-基本触发器"><a href="#_1-基本触发器" class="header-anchor">#</a> 1. 基本触发器</h2> <h3 id="_1-1-d-触发器-基础版"><a href="#_1-1-d-触发器-基础版" class="header-anchor">#</a> 1.1 D 触发器（基础版）</h3> <p>最常见的存储单元，时钟边沿把 <code>d</code> 采样到 <code>q</code> 并保持。</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> d_ff_basic <span class="token punctuation">(</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> clk<span class="token punctuation">,</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> data_in<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span>  q
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        q <span class="token operator">&lt;=</span> data_in<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br></div></div><h3 id="_1-2-同步复位与异步复位"><a href="#_1-2-同步复位与异步复位" class="header-anchor">#</a> 1.2 同步复位与异步复位</h3> <ul><li>同步复位（<code>rst_n</code> 在时钟边沿生效）：复位动作与数据更新对齐，行为更可预测，但需要等时钟。</li> <li>异步复位（<code>rst_n</code> 立即生效）：快速清零，释放时需做去抖与同步以避免亚稳态。</li></ul> <p>示例：同步复位与异步复位的 DFF</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> d_ff_sync_rst <span class="token punctuation">(</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> clk<span class="token punctuation">,</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> rst_n<span class="token punctuation">,</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> data_in<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span>  q
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>rst_n<span class="token punctuation">)</span>
            q <span class="token operator">&lt;=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span>
            q <span class="token operator">&lt;=</span> data_in<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>

<span class="token keyword">module</span> d_ff_async_rst <span class="token punctuation">(</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> clk<span class="token punctuation">,</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> rst_n<span class="token punctuation">,</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> data_in<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span>  q
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> rst_n<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>rst_n<span class="token punctuation">)</span>
            q <span class="token operator">&lt;=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span>
            q <span class="token operator">&lt;=</span> data_in<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br><span class="line-number">14</span><br><span class="line-number">15</span><br><span class="line-number">16</span><br><span class="line-number">17</span><br><span class="line-number">18</span><br><span class="line-number">19</span><br><span class="line-number">20</span><br><span class="line-number">21</span><br><span class="line-number">22</span><br><span class="line-number">23</span><br><span class="line-number">24</span><br><span class="line-number">25</span><br><span class="line-number">26</span><br><span class="line-number">27</span><br></div></div><blockquote><p>设计要点：若使用异步复位，务必在复位释放后将重要信号做同步处理，避免亚稳态传播。</p></blockquote> <h3 id="_1-3-t-触发器"><a href="#_1-3-t-触发器" class="header-anchor">#</a> 1.3 T 触发器</h3> <p>用于分频与计数，T=1 时翻转状态，T=0 时保持。</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> t_ff <span class="token punctuation">(</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> clk<span class="token punctuation">,</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> rst_n<span class="token punctuation">,</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> T<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span>  q
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> rst_n<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>rst_n<span class="token punctuation">)</span>
            q <span class="token operator">&lt;=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>T<span class="token punctuation">)</span>
            q <span class="token operator">&lt;=</span> <span class="token operator">~</span>q<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br></div></div><p>--</p> <h2 id="_2-计数器"><a href="#_2-计数器" class="header-anchor">#</a> 2. 计数器</h2> <p>计数器是最常见的时序控制元件，可用于分频、延时、地址生成等。</p> <h3 id="_2-1-一位二进制计数器-分频器"><a href="#_2-1-一位二进制计数器-分频器" class="header-anchor">#</a> 2.1 一位二进制计数器（分频器）</h3> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> counter_1bit <span class="token punctuation">(</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> clk<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span>  Q
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        Q <span class="token operator">&lt;=</span> <span class="token operator">~</span>Q<span class="token punctuation">;</span> <span class="token comment">// 分频 / 翻转</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br></div></div><h3 id="_2-2-模-m-计数器"><a href="#_2-2-模-m-计数器" class="header-anchor">#</a> 2.2 模 M 计数器</h3> <p>设计步骤：确定需要的位数 N（满足 <span class="vuepress-eq"><span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><msup><mn>2</mn><mi>N</mi></msup><mo>&gt;</mo><mi>M</mi></mrow><annotation encoding="application/x-tex">2^{N} &gt; M</annotation></semantics></math></span><span aria-hidden="true" class="katex-html"><span class="base"><span class="strut" style="height:0.880431em;vertical-align:-0.0391em;"></span><span class="mord"><span class="mord">2</span><span class="msupsub"><span class="vlist-t"><span class="vlist-r"><span class="vlist" style="height:0.8413309999999999em;"><span style="top:-3.063em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathdefault mtight" style="margin-right:0.10903em;">N</span></span></span></span></span></span></span></span></span><span class="mspace" style="margin-right:0.2777777777777778em;"></span><span class="mrel">&gt;</span><span class="mspace" style="margin-right:0.2777777777777778em;"></span></span><span class="base"><span class="strut" style="height:0.68333em;vertical-align:0em;"></span><span class="mord mathdefault" style="margin-right:0.10903em;">M</span></span></span></span></span>），计数到 M-1 后清零。</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> counter_modM #<span class="token punctuation">(</span>
    <span class="token keyword">parameter</span> M <span class="token operator">=</span> <span class="token number">10</span>
<span class="token punctuation">)</span> <span class="token punctuation">(</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> clk<span class="token punctuation">,</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> rst_n<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span>  <span class="token punctuation">[</span><span class="token kernel-function property">$clog2</span><span class="token punctuation">(</span>M<span class="token punctuation">)</span><span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> count
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> rst_n<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>rst_n<span class="token punctuation">)</span>
            count <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>count <span class="token operator">==</span> M<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">)</span>
            count <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span>
            count <span class="token operator">&lt;=</span> count <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br><span class="line-number">14</span><br><span class="line-number">15</span><br><span class="line-number">16</span><br></div></div><blockquote><p>注：在综合与时序分析时，避免把大宽度加法或比较放在异步路径上，尽量使用流水或分频级联来减轻组合逻辑负担。</p></blockquote> <p>--</p> <h2 id="_3-移位寄存器"><a href="#_3-移位寄存器" class="header-anchor">#</a> 3. 移位寄存器</h2> <p>移位寄存器用于数据延迟、串并转换、序列检测与生成等。</p> <h3 id="_3-1-环形-循环-移位寄存器"><a href="#_3-1-环形-循环-移位寄存器" class="header-anchor">#</a> 3.1 环形（循环）移位寄存器</h3> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> shift_reg_ring <span class="token punctuation">(</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> clk<span class="token punctuation">,</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> rst_n<span class="token punctuation">,</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> D_init<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span>  <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> D
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> rst_n<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>rst_n<span class="token punctuation">)</span>
            D <span class="token operator">&lt;=</span> D_init<span class="token punctuation">;</span>
        <span class="token keyword">else</span>
            D <span class="token operator">&lt;=</span> <span class="token operator">{</span>D<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> D<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token operator">}</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br></div></div><h3 id="_3-2-线性反馈移位寄存器-lfsr"><a href="#_3-2-线性反馈移位寄存器-lfsr" class="header-anchor">#</a> 3.2 线性反馈移位寄存器（LFSR）</h3> <p>LFSR 是低资源的伪随机序列生成器，反馈函数取决于多项式。用于测试、加扰与随机化。</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> lfsr_4 <span class="token punctuation">(</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> clk<span class="token punctuation">,</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> rst_n<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> q
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">wire</span> feedback <span class="token operator">=</span> q<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span> <span class="token operator">^</span> q<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">;</span> <span class="token comment">// 示例反馈，具体多项式按需求选择</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> rst_n<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>rst_n<span class="token punctuation">)</span>
            q <span class="token operator">&lt;=</span> <span class="token number">4'b0001</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span>
            q <span class="token operator">&lt;=</span> <span class="token operator">{</span>q<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> feedback<span class="token operator">}</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br></div></div><p>--</p> <h2 id="_4-序列-信号发生器"><a href="#_4-序列-信号发生器" class="header-anchor">#</a> 4. 序列 / 信号发生器</h2> <p>常见实现方式：移位寄存器型、反馈组合型（如 LFSR）、计数器型。选择依据为资源、序列长度与复杂度。</p> <h3 id="_4-1-移位寄存器型-按位存储并移出"><a href="#_4-1-移位寄存器型-按位存储并移出" class="header-anchor">#</a> 4.1 移位寄存器型（按位存储并移出）</h3> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> seq_gen_shift #<span class="token punctuation">(</span>
    <span class="token keyword">parameter</span> N <span class="token operator">=</span> <span class="token number">8</span>
<span class="token punctuation">)</span> <span class="token punctuation">(</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> clk<span class="token punctuation">,</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> rst_n<span class="token punctuation">,</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> <span class="token punctuation">[</span>N<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> seq_init<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">wire</span> seq_out
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token punctuation">[</span>N<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> shift_reg<span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> rst_n<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>rst_n<span class="token punctuation">)</span>
            shift_reg <span class="token operator">&lt;=</span> seq_init<span class="token punctuation">;</span>
        <span class="token keyword">else</span>
            shift_reg <span class="token operator">&lt;=</span> <span class="token operator">{</span>shift_reg<span class="token punctuation">[</span>N<span class="token operator">-</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> shift_reg<span class="token punctuation">[</span>N<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token operator">}</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
    <span class="token keyword">assign</span> seq_out <span class="token operator">=</span> shift_reg<span class="token punctuation">[</span>N<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br><span class="line-number">14</span><br><span class="line-number">15</span><br><span class="line-number">16</span><br><span class="line-number">17</span><br></div></div><h3 id="_4-2-反馈组合型-以-lfsr-为例"><a href="#_4-2-反馈组合型-以-lfsr-为例" class="header-anchor">#</a> 4.2 反馈组合型（以 LFSR 为例）</h3> <p>见前面 LFSR 示例。反馈型优点是用很少的触发器可产生很长的序列。</p> <h3 id="_4-3-计数器型-查表输出"><a href="#_4-3-计数器型-查表输出" class="header-anchor">#</a> 4.3 计数器型（查表输出）</h3> <p>适用于需要任意、非线性序列时：用计数器做地址，再用 case/ROM 输出序列位。</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> seq_gen_counter #<span class="token punctuation">(</span>
    <span class="token keyword">parameter</span> M <span class="token operator">=</span> <span class="token number">8</span>
<span class="token punctuation">)</span> <span class="token punctuation">(</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> clk<span class="token punctuation">,</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> rst_n<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span>  seq_out
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token kernel-function property">$clog2</span><span class="token punctuation">(</span>M<span class="token punctuation">)</span><span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> cnt<span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> rst_n<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>rst_n<span class="token punctuation">)</span>
            cnt <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>cnt <span class="token operator">==</span> M<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">)</span>
            cnt <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span>
            cnt <span class="token operator">&lt;=</span> cnt <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token operator">*</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">case</span> <span class="token punctuation">(</span>cnt<span class="token punctuation">)</span>
            <span class="token number">0</span><span class="token punctuation">:</span> seq_out <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span>
            <span class="token number">1</span><span class="token punctuation">:</span> seq_out <span class="token operator">=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span>
            <span class="token number">2</span><span class="token punctuation">:</span> seq_out <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span>
            <span class="token number">3</span><span class="token punctuation">:</span> seq_out <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span>
            <span class="token number">4</span><span class="token punctuation">:</span> seq_out <span class="token operator">=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span>
            <span class="token number">5</span><span class="token punctuation">:</span> seq_out <span class="token operator">=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span>
            <span class="token number">6</span><span class="token punctuation">:</span> seq_out <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span>
            <span class="token number">7</span><span class="token punctuation">:</span> seq_out <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span>
            <span class="token keyword">default</span><span class="token punctuation">:</span> seq_out <span class="token operator">=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span>
        <span class="token keyword">endcase</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br><span class="line-number">14</span><br><span class="line-number">15</span><br><span class="line-number">16</span><br><span class="line-number">17</span><br><span class="line-number">18</span><br><span class="line-number">19</span><br><span class="line-number">20</span><br><span class="line-number">21</span><br><span class="line-number">22</span><br><span class="line-number">23</span><br><span class="line-number">24</span><br><span class="line-number">25</span><br><span class="line-number">26</span><br><span class="line-number">27</span><br><span class="line-number">28</span><br><span class="line-number">29</span><br><span class="line-number">30</span><br></div></div><p>--</p> <h2 id="_5-设计要点小结"><a href="#_5-设计要点小结" class="header-anchor">#</a> 5. 设计要点小结</h2> <ul><li>明确复位策略（同步 vs 异步），并对异步复位释放做同步处理。</li> <li>将复杂的组合逻辑从时钟路径中剥离，必要时做流水或拆分时钟域。</li> <li>使用参数化（<code>parameter</code>、<code>$clog2</code>）提高模块可复用性。</li> <li>LFSR 与移位寄存器适合低成本序列生成，计数器+查表适合任意序列。</li></ul></div></div> <!----> <div class="page-edit"><!----> <!----> <div class="last-updated"><span class="prefix">上次更新:</span> <span class="time">2026/02/24, 13:18:40</span></div></div> <div class="page-nav-wapper"><div class="page-nav-centre-wrap"><!----> <a href="/pages/Verilog_02/" class="page-nav-centre page-nav-centre-next"><div class="tooltip">HDL02.Verilog HDL有限状态机（FSM）设计基础</div></a></div> <div class="page-nav"><p class="inner"><!----> <span class="next"><a href="/pages/Verilog_02/">HDL02.Verilog HDL有限状态机（FSM）设计基础</a>→
      </span></p></div></div></div> <!----></main></div> <div class="footer"><div class="icons"><a href="https://github.com/liehuf" title="GitHub" target="_blank" class="iconfont icon-github"></a><a href="mailto:17715076182@163.com" title="发邮件" target="_blank" class="iconfont icon-youjian"></a><a href="https://blog.csdn.net/liehuf" title="CSDN" target="_blank" class="iconfont icon-csdn"></a><a href="https://www.zhihu.com/people/44-97-46-49" title="知乎" target="_blank" class="iconfont icon-zhihu"></a></div> 
  Theme by
  <a href="https://github.com/xugaoyi/vuepress-theme-vdoing" target="_blank" title="本站主题">Vdoing</a> 
    | Copyright © 2025-2026
    <span>liehuf | <a href="https://github.com/liehuf/liehuf-notes/blob/main/LICENSE" target="_blank">MIT License</a></span></div> <div class="buttons"><div title="返回顶部" class="button blur go-to-top iconfont icon-fanhuidingbu" style="display:none;"></div> <div title="去评论" class="button blur go-to-comment iconfont icon-pinglun" style="display:none;"></div> <div title="主题模式" class="button blur theme-mode-but iconfont icon-zhuti"><ul class="select-box" style="display:none;"><li class="iconfont icon-zidong">
          跟随系统
        </li><li class="iconfont icon-rijianmoshi">
          浅色模式
        </li><li class="iconfont icon-yejianmoshi">
          深色模式
        </li><li class="iconfont icon-yuedu">
          阅读模式
        </li></ul></div></div> <!----> <!----> <!----></div><div class="global-ui"></div></div>
    <script src="/assets/js/app.88bd48f6.js" defer></script><script src="/assets/js/2.e2bf2c87.js" defer></script><script src="/assets/js/9.e98ec08d.js" defer></script>
  </body>
</html>
