Analysis & Synthesis report for ADS_busSystem
Tue Dec  2 10:16:19 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |demo_top_bb|state
 11. State Machine - |demo_top_bb|top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder:decoder|state
 12. State Machine - |demo_top_bb|top_with_bb_v1:bus|bus_m2_s3:bus|arbiter:bus_arbiter|split_owner
 13. State Machine - |demo_top_bb|top_with_bb_v1:bus|bus_m2_s3:bus|arbiter:bus_arbiter|state
 14. State Machine - |demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|state
 15. State Machine - |demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver|state
 16. State Machine - |demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter|state
 17. State Machine - |demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|state
 18. State Machine - |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|state
 19. State Machine - |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|state
 20. State Machine - |demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_rx:receiver|state
 21. State Machine - |demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_tx:transmitter|state
 22. State Machine - |demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|state
 23. State Machine - |demo_top_bb|top_with_bb_v1:bus|master_port:master1|state
 24. Registers Removed During Synthesis
 25. Removed Registers Triggering Further Register Optimizations
 26. General Register Statistics
 27. Inverted Register Statistics
 28. Multiplexer Restructuring Statistics (Restructuring Performed)
 29. Source assignments for top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|altsyncram_pe82:altsyncram1
 30. Source assignments for top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|altsyncram_5f82:altsyncram1
 31. Source assignments for master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|altsyncram_3ob2:altsyncram1
 32. Parameter Settings for User Entity Instance: Top-level Entity: |demo_top_bb
 33. Parameter Settings for User Entity Instance: top_with_bb_v1:bus
 34. Parameter Settings for User Entity Instance: top_with_bb_v1:bus|master_port:master1
 35. Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_bridge_master:bb_master
 36. Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master
 37. Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue
 38. Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module
 39. Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_tx:transmitter
 40. Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_rx:receiver
 41. Parameter Settings for User Entity Instance: top_with_bb_v1:bus|slave_with_bram:slave1
 42. Parameter Settings for User Entity Instance: top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp
 43. Parameter Settings for User Entity Instance: top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm
 44. Parameter Settings for User Entity Instance: top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: top_with_bb_v1:bus|slave_with_bram:slave2
 46. Parameter Settings for User Entity Instance: top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp
 47. Parameter Settings for User Entity Instance: top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm
 48. Parameter Settings for User Entity Instance: top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_bridge_slave:bb_slave
 50. Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave
 51. Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module
 52. Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter
 53. Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver
 54. Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|baudrate:bd
 55. Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_m2_s3:bus
 56. Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder:decoder
 57. Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_m2_s3:bus|mux2:wdata_mux
 58. Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_m2_s3:bus|mux2:mctrl_mux
 59. Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_m2_s3:bus|mux3:rdata_mux
 60. Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_m2_s3:bus|mux3:rctrl_mux
 61. Parameter Settings for User Entity Instance: master_bram:memory|altsyncram:altsyncram_component
 62. altsyncram Parameter Settings by Entity Instance
 63. Port Connectivity Checks: "top_with_bb_v1:bus|bus_m2_s3:bus"
 64. Port Connectivity Checks: "top_with_bb_v1:bus|bus_bridge_slave:bb_slave"
 65. Port Connectivity Checks: "top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp"
 66. Port Connectivity Checks: "top_with_bb_v1:bus|slave_with_bram:slave2"
 67. Port Connectivity Checks: "top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp"
 68. Port Connectivity Checks: "top_with_bb_v1:bus|slave_with_bram:slave1"
 69. Port Connectivity Checks: "top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module"
 70. Port Connectivity Checks: "top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue"
 71. Port Connectivity Checks: "top_with_bb_v1:bus"
 72. In-System Memory Content Editor Settings
 73. Post-Synthesis Netlist Statistics for Top Partition
 74. Elapsed Time Per Partition
 75. Analysis & Synthesis Messages
 76. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec  2 10:16:19 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; ADS_busSystem                                  ;
; Top-level Entity Name              ; demo_top_bb                                    ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 1,679                                          ;
;     Total combinational functions  ; 1,418                                          ;
;     Dedicated logic registers      ; 992                                            ;
; Total registers                    ; 992                                            ;
; Total pins                         ; 9                                              ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 49,408                                         ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; demo_top_bb        ; ADS_busSystem      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processors 7-14        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                       ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../ADS_bus_simulation/RTL/master_bram.v                            ; yes             ; User Wizard-Generated File                   ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_bram.v                                             ;             ;
; ../ADS_bus_simulation/RTL/top_with_bb_v1.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/top_with_bb_v1.v                                          ;             ;
; ../ADS_bus_simulation/RTL/demo_top_bb.v                            ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/demo_top_bb.v                                             ;             ;
; ../ADS_bus_simulation/RTL/uart_tx_other.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_tx_other.v                                           ;             ;
; ../ADS_bus_simulation/RTL/uart_tx.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_tx.v                                                 ;             ;
; ../ADS_bus_simulation/RTL/uart_rx_other.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_rx_other.v                                           ;             ;
; ../ADS_bus_simulation/RTL/uart_rx.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_rx.v                                                 ;             ;
; ../ADS_bus_simulation/RTL/uart_other.v                             ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_other.v                                              ;             ;
; ../ADS_bus_simulation/RTL/uart.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart.v                                                    ;             ;
; ../ADS_bus_simulation/RTL/slave_with_bram.v                        ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_with_bram.v                                         ;             ;
; ../ADS_bus_simulation/RTL/slave_port.v                             ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_port.v                                              ;             ;
; ../ADS_bus_simulation/RTL/slave_memory_bram.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_memory_bram.v                                       ;             ;
; ../ADS_bus_simulation/RTL/slave_bram_2k.v                          ; yes             ; User Wizard-Generated File                   ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_bram_2k.v                                           ;             ;
; ../ADS_bus_simulation/RTL/slave_bram.v                             ; yes             ; User Wizard-Generated File                   ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_bram.v                                              ;             ;
; ../ADS_bus_simulation/RTL/mux3.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/mux3.v                                                    ;             ;
; ../ADS_bus_simulation/RTL/mux2.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/mux2.v                                                    ;             ;
; ../ADS_bus_simulation/RTL/master_port.v                            ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_port.v                                             ;             ;
; ../ADS_bus_simulation/RTL/fifo.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/fifo.v                                                    ;             ;
; ../ADS_bus_simulation/RTL/dec3.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/dec3.v                                                    ;             ;
; ../ADS_bus_simulation/RTL/bus_m2_s3.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/bus_m2_s3.v                                               ;             ;
; ../ADS_bus_simulation/RTL/bus_bridge_slave.v                       ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/bus_bridge_slave.v                                        ;             ;
; ../ADS_bus_simulation/RTL/bus_bridge_master.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/bus_bridge_master.v                                       ;             ;
; ../ADS_bus_simulation/RTL/baudrate.sv                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/baudrate.sv                                               ;             ;
; ../ADS_bus_simulation/RTL/arbiter.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/arbiter.v                                                 ;             ;
; ../ADS_bus_simulation/RTL/addr_decoder.v                           ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/addr_decoder.v                                            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                           ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                    ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                              ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                           ;             ;
; aglobal231.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                                           ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                            ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                                                               ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                                                               ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                                                             ;             ;
; db/altsyncram_5uh1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_5uh1.tdf                                             ;             ;
; db/altsyncram_pe82.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_pe82.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                        ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                           ;             ;
; db/altsyncram_auh1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_auh1.tdf                                             ;             ;
; db/altsyncram_5f82.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_5f82.tdf                                             ;             ;
; db/altsyncram_ubl1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_ubl1.tdf                                             ;             ;
; db/altsyncram_3ob2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_3ob2.tdf                                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_hub.vhd                                                              ; altera_sld  ;
; db/ip/sld0a6ed9bf/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/ip/sld0a6ed9bf/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                         ;             ;
; ../ads-system-bus-main/rtl/uart_tx.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/uart_tx.v                                                ;             ;
; ../ads-system-bus-main/rtl/uart_rx.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/uart_rx.v                                                ;             ;
; ../ads-system-bus-main/rtl/uart.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/uart.v                                                   ;             ;
; ../ads-system-bus-main/rtl/top_with_bb_v1.v                        ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/top_with_bb_v1.v                                         ;             ;
; ../ads-system-bus-main/rtl/fifo.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/fifo.v                                                   ;             ;
; ../ads-system-bus-main/rtl/demo_top_bb.v                           ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/demo_top_bb.v                                            ;             ;
; ../ads-system-bus-main/rtl/bus_bridge_slave.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/bus_bridge_slave.v                                       ;             ;
; ../ads-system-bus-main/rtl/bus_bridge_master.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/bus_bridge_master.v                                      ;             ;
; ../ads-system-bus-main/rtl/addr_convert.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/addr_convert.v                                           ;             ;
; RTL_files/slave_bram.v                                             ; yes             ; User Wizard-Generated File                   ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_bram.v                                             ;             ;
; RTL_files/slave_bram_2k.v                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_bram_2k.v                                          ;             ;
; RTL_files/master_bram.v                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/master_bram.v                                            ;             ;
; ../ads-system-bus-main/rtl/slave_port.v                            ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/slave_port.v                                             ;             ;
; ../ads-system-bus-main/rtl/slave_memory_bram.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/slave_memory_bram.v                                      ;             ;
; ../ads-system-bus-main/rtl/mux3.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/mux3.v                                                   ;             ;
; ../ads-system-bus-main/rtl/mux2.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/mux2.v                                                   ;             ;
; ../ads-system-bus-main/rtl/master_port.v                           ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/master_port.v                                            ;             ;
; ../ads-system-bus-main/rtl/arbiter.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/arbiter.v                                                ;             ;
; ../ads-system-bus-main/rtl/addr_decoder.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/addr_decoder.v                                           ;             ;
; ../ads-system-bus-main/rtl/slave_with_bram.v                       ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/slave_with_bram.v                                        ;             ;
; ../ads-system-bus-main/rtl/bus_m2_s3.v                             ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/bus_m2_s3.v                                              ;             ;
; ../ads-system-bus-main/rtl/dec3.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/dec3.v                                                   ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,679     ;
;                                             ;           ;
; Total combinational functions               ; 1418      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 737       ;
;     -- 3 input functions                    ; 254       ;
;     -- <=2 input functions                  ; 427       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1270      ;
;     -- arithmetic mode                      ; 148       ;
;                                             ;           ;
; Total registers                             ; 992       ;
;     -- Dedicated logic registers            ; 992       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 9         ;
; Total memory bits                           ; 49408     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 773       ;
; Total fan-out                               ; 8345      ;
; Average fan-out                             ; 3.39      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |demo_top_bb                                                                                                                            ; 1418 (18)           ; 992 (11)                  ; 49408       ; 0            ; 0       ; 0         ; 9    ; 0            ; |demo_top_bb                                                                                                                                                                                                                                                                                                                                            ; demo_top_bb                       ; work         ;
;    |master_bram:memory|                                                                                                                 ; 55 (0)              ; 32 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|master_bram:memory                                                                                                                                                                                                                                                                                                                         ; master_bram                       ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 55 (0)              ; 32 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|master_bram:memory|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;          |altsyncram_ubl1:auto_generated|                                                                                               ; 55 (0)              ; 32 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated                                                                                                                                                                                                                                                          ; altsyncram_ubl1                   ; work         ;
;             |altsyncram_3ob2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|altsyncram_3ob2:altsyncram1                                                                                                                                                                                                                              ; altsyncram_3ob2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 55 (33)             ; 32 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                             ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 205 (1)             ; 130 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 204 (0)             ; 130 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 204 (0)             ; 130 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 204 (1)             ; 130 (7)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 203 (0)             ; 123 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 203 (162)           ; 123 (94)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |top_with_bb_v1:bus|                                                                                                                 ; 1140 (0)            ; 819 (0)                   ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus                                                                                                                                                                                                                                                                                                                         ; top_with_bb_v1                    ; work         ;
;       |bus_bridge_master:bb_master|                                                                                                     ; 433 (42)            ; 383 (60)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master                                                                                                                                                                                                                                                                                             ; bus_bridge_master                 ; work         ;
;          |fifo:fifo_queue|                                                                                                              ; 138 (138)           ; 190 (190)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue                                                                                                                                                                                                                                                                             ; fifo                              ; work         ;
;          |master_port:master|                                                                                                           ; 129 (129)           ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master                                                                                                                                                                                                                                                                          ; master_port                       ; work         ;
;          |uart:uart_module|                                                                                                             ; 124 (0)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module                                                                                                                                                                                                                                                                            ; uart                              ; work         ;
;             |uart_rx:receiver|                                                                                                          ; 81 (81)             ; 47 (47)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_rx:receiver                                                                                                                                                                                                                                                           ; uart_rx                           ; work         ;
;             |uart_tx:transmitter|                                                                                                       ; 43 (43)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_tx:transmitter                                                                                                                                                                                                                                                        ; uart_tx                           ; work         ;
;       |bus_bridge_slave:bb_slave|                                                                                                       ; 263 (31)            ; 175 (27)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave                                                                                                                                                                                                                                                                                               ; bus_bridge_slave                  ; work         ;
;          |slave_port:slave|                                                                                                             ; 95 (95)             ; 61 (61)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave                                                                                                                                                                                                                                                                              ; slave_port                        ; work         ;
;          |uart_other:uart_module|                                                                                                       ; 137 (0)             ; 87 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module                                                                                                                                                                                                                                                                        ; uart_other                        ; work         ;
;             |baudrate:bd|                                                                                                               ; 42 (42)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|baudrate:bd                                                                                                                                                                                                                                                            ; baudrate                          ; work         ;
;             |uart_rx_other:receiver|                                                                                                    ; 56 (56)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver                                                                                                                                                                                                                                                 ; uart_rx_other                     ; work         ;
;             |uart_tx_other:transmitter|                                                                                                 ; 39 (39)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter                                                                                                                                                                                                                                              ; uart_tx_other                     ; work         ;
;       |bus_m2_s3:bus|                                                                                                                   ; 47 (0)              ; 17 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|bus_m2_s3:bus                                                                                                                                                                                                                                                                                                           ; bus_m2_s3                         ; work         ;
;          |addr_decoder:decoder|                                                                                                         ; 33 (30)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder:decoder                                                                                                                                                                                                                                                                                      ; addr_decoder                      ; work         ;
;             |dec3:mvalid_decoder|                                                                                                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder:decoder|dec3:mvalid_decoder                                                                                                                                                                                                                                                                  ; dec3                              ; work         ;
;          |arbiter:bus_arbiter|                                                                                                          ; 7 (7)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|bus_m2_s3:bus|arbiter:bus_arbiter                                                                                                                                                                                                                                                                                       ; arbiter                           ; work         ;
;          |mux2:mctrl_mux|                                                                                                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|bus_m2_s3:bus|mux2:mctrl_mux                                                                                                                                                                                                                                                                                            ; mux2                              ; work         ;
;          |mux2:wdata_mux|                                                                                                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|bus_m2_s3:bus|mux2:wdata_mux                                                                                                                                                                                                                                                                                            ; mux2                              ; work         ;
;          |mux3:rctrl_mux|                                                                                                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|bus_m2_s3:bus|mux3:rctrl_mux                                                                                                                                                                                                                                                                                            ; mux3                              ; work         ;
;          |mux3:rdata_mux|                                                                                                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|bus_m2_s3:bus|mux3:rdata_mux                                                                                                                                                                                                                                                                                            ; mux3                              ; work         ;
;       |master_port:master1|                                                                                                             ; 95 (95)             ; 43 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|master_port:master1                                                                                                                                                                                                                                                                                                     ; master_port                       ; work         ;
;       |slave_with_bram:slave1|                                                                                                          ; 151 (0)             ; 99 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1                                                                                                                                                                                                                                                                                                  ; slave_with_bram                   ; work         ;
;          |slave_memory_bram:sm|                                                                                                         ; 62 (2)              ; 42 (2)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm                                                                                                                                                                                                                                                                             ; slave_memory_bram                 ; work         ;
;             |slave_bram_2k:memory|                                                                                                      ; 60 (0)              ; 40 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory                                                                                                                                                                                                                                                        ; slave_bram_2k                     ; work         ;
;                |altsyncram:altsyncram_component|                                                                                        ; 60 (0)              ; 40 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;                   |altsyncram_5uh1:auto_generated|                                                                                      ; 60 (0)              ; 40 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated                                                                                                                                                                                         ; altsyncram_5uh1                   ; work         ;
;                      |altsyncram_pe82:altsyncram1|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|altsyncram_pe82:altsyncram1                                                                                                                                                             ; altsyncram_pe82                   ; work         ;
;                      |sld_mod_ram_rom:mgl_prim2|                                                                                        ; 60 (39)             ; 40 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                               ; sld_mod_ram_rom                   ; work         ;
;                         |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                            ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                            ; sld_rom_sr                        ; work         ;
;          |slave_port:sp|                                                                                                                ; 89 (89)             ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp                                                                                                                                                                                                                                                                                    ; slave_port                        ; work         ;
;       |slave_with_bram:slave2|                                                                                                          ; 151 (0)             ; 102 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave2                                                                                                                                                                                                                                                                                                  ; slave_with_bram                   ; work         ;
;          |slave_memory_bram:sm|                                                                                                         ; 61 (2)              ; 43 (2)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm                                                                                                                                                                                                                                                                             ; slave_memory_bram                 ; work         ;
;             |slave_bram:memory|                                                                                                         ; 59 (0)              ; 41 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory                                                                                                                                                                                                                                                           ; slave_bram                        ; work         ;
;                |altsyncram:altsyncram_component|                                                                                        ; 59 (0)              ; 41 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;                   |altsyncram_auh1:auto_generated|                                                                                      ; 59 (0)              ; 41 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated                                                                                                                                                                                            ; altsyncram_auh1                   ; work         ;
;                      |altsyncram_5f82:altsyncram1|                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|altsyncram_5f82:altsyncram1                                                                                                                                                                ; altsyncram_5f82                   ; work         ;
;                      |sld_mod_ram_rom:mgl_prim2|                                                                                        ; 59 (39)             ; 41 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                  ; sld_mod_ram_rom                   ; work         ;
;                         |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                            ; 20 (20)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                               ; sld_rom_sr                        ; work         ;
;          |slave_port:sp|                                                                                                                ; 90 (90)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp                                                                                                                                                                                                                                                                                    ; slave_port                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                      ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|altsyncram_3ob2:altsyncram1|ALTSYNCRAM                                                                  ; AUTO ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256   ; None ;
; top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|altsyncram_pe82:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|altsyncram_5f82:altsyncram1|ALTSYNCRAM    ; AUTO ; True Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |demo_top_bb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |demo_top_bb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |demo_top_bb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |demo_top_bb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |demo_top_bb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |demo_top_bb|state                             ;
+------------+------------+------------+------------+------------+
; Name       ; state.DONE ; state.SEND ; state.READ ; state.IDLE ;
+------------+------------+------------+------------+------------+
; state.IDLE ; 0          ; 0          ; 0          ; 0          ;
; state.READ ; 0          ; 0          ; 1          ; 1          ;
; state.SEND ; 0          ; 1          ; 0          ; 1          ;
; state.DONE ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |demo_top_bb|top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder:decoder|state ;
+---------------+------------+---------------+------------+--------------------------------+
; Name          ; state.WAIT ; state.CONNECT ; state.ADDR ; state.IDLE                     ;
+---------------+------------+---------------+------------+--------------------------------+
; state.IDLE    ; 0          ; 0             ; 0          ; 0                              ;
; state.ADDR    ; 0          ; 0             ; 1          ; 1                              ;
; state.CONNECT ; 0          ; 1             ; 0          ; 1                              ;
; state.WAIT    ; 1          ; 0             ; 0          ; 1                              ;
+---------------+------------+---------------+------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |demo_top_bb|top_with_bb_v1:bus|bus_m2_s3:bus|arbiter:bus_arbiter|split_owner ;
+------------------+------------------+-----------------+---------------------------------------+
; Name             ; split_owner.NONE ; split_owner.SM2 ; split_owner.SM1                       ;
+------------------+------------------+-----------------+---------------------------------------+
; split_owner.NONE ; 0                ; 0               ; 0                                     ;
; split_owner.SM1  ; 1                ; 0               ; 1                                     ;
; split_owner.SM2  ; 1                ; 1               ; 0                                     ;
+------------------+------------------+-----------------+---------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |demo_top_bb|top_with_bb_v1:bus|bus_m2_s3:bus|arbiter:bus_arbiter|state ;
+------------+------------+----------+----------------------------------------------------+
; Name       ; state.IDLE ; state.M2 ; state.M1                                           ;
+------------+------------+----------+----------------------------------------------------+
; state.IDLE ; 0          ; 0        ; 0                                                  ;
; state.M1   ; 1          ; 0        ; 1                                                  ;
; state.M2   ; 1          ; 1        ; 0                                                  ;
+------------+------------+----------+----------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|state ;
+-------------+-------------+-------------+-------------+-------------------------+
; Name        ; state.RDATA ; state.RSEND ; state.WSEND ; state.IDLE              ;
+-------------+-------------+-------------+-------------+-------------------------+
; state.IDLE  ; 0           ; 0           ; 0           ; 0                       ;
; state.WSEND ; 0           ; 0           ; 1           ; 1                       ;
; state.RSEND ; 0           ; 1           ; 0           ; 1                       ;
; state.RDATA ; 1           ; 0           ; 0           ; 1                       ;
+-------------+-------------+-------------+-------------+-------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver|state ;
+----------------------+----------------------+---------------------+---------------------+-------------------------------------+
; Name                 ; state.READY_CLEARING ; state.RX_STATE_STOP ; state.RX_STATE_DATA ; state.RX_STATE_START                ;
+----------------------+----------------------+---------------------+---------------------+-------------------------------------+
; state.RX_STATE_START ; 0                    ; 0                   ; 0                   ; 0                                   ;
; state.RX_STATE_DATA  ; 0                    ; 0                   ; 1                   ; 1                                   ;
; state.RX_STATE_STOP  ; 0                    ; 1                   ; 0                   ; 1                                   ;
; state.READY_CLEARING ; 1                    ; 0                   ; 0                   ; 1                                   ;
+----------------------+----------------------+---------------------+---------------------+-------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter|state ;
+----------------------+---------------------+---------------------+----------------------+----------------------------------------+
; Name                 ; state.TX_STATE_STOP ; state.TX_STATE_DATA ; state.TX_STATE_START ; state.TX_STATE_IDLE                    ;
+----------------------+---------------------+---------------------+----------------------+----------------------------------------+
; state.TX_STATE_IDLE  ; 0                   ; 0                   ; 0                    ; 0                                      ;
; state.TX_STATE_START ; 0                   ; 0                   ; 1                    ; 1                                      ;
; state.TX_STATE_DATA  ; 0                   ; 1                   ; 0                    ; 1                                      ;
; state.TX_STATE_STOP  ; 1                   ; 0                   ; 0                    ; 1                                      ;
+----------------------+---------------------+---------------------+----------------------+----------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|state                            ;
+--------------+--------------+------------+--------------+-------------+-------------+-------------+------------+------------+
; Name         ; state.RVALID ; state.WAIT ; state.SREADY ; state.SPLIT ; state.WDATA ; state.RDATA ; state.ADDR ; state.IDLE ;
+--------------+--------------+------------+--------------+-------------+-------------+-------------+------------+------------+
; state.IDLE   ; 0            ; 0          ; 0            ; 0           ; 0           ; 0           ; 0          ; 0          ;
; state.ADDR   ; 0            ; 0          ; 0            ; 0           ; 0           ; 0           ; 1          ; 1          ;
; state.RDATA  ; 0            ; 0          ; 0            ; 0           ; 0           ; 1           ; 0          ; 1          ;
; state.WDATA  ; 0            ; 0          ; 0            ; 0           ; 1           ; 0           ; 0          ; 1          ;
; state.SPLIT  ; 0            ; 0          ; 0            ; 1           ; 0           ; 0           ; 0          ; 1          ;
; state.SREADY ; 0            ; 0          ; 1            ; 0           ; 0           ; 0           ; 0          ; 1          ;
; state.WAIT   ; 0            ; 1          ; 0            ; 0           ; 0           ; 0           ; 0          ; 1          ;
; state.RVALID ; 1            ; 0          ; 0            ; 0           ; 0           ; 0           ; 0          ; 1          ;
+--------------+--------------+------------+--------------+-------------+-------------+-------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|state                                  ;
+--------------+--------------+------------+--------------+-------------+-------------+-------------+------------+------------+
; Name         ; state.RVALID ; state.WAIT ; state.SREADY ; state.SPLIT ; state.WDATA ; state.RDATA ; state.ADDR ; state.IDLE ;
+--------------+--------------+------------+--------------+-------------+-------------+-------------+------------+------------+
; state.IDLE   ; 0            ; 0          ; 0            ; 0           ; 0           ; 0           ; 0          ; 0          ;
; state.ADDR   ; 0            ; 0          ; 0            ; 0           ; 0           ; 0           ; 1          ; 1          ;
; state.RDATA  ; 0            ; 0          ; 0            ; 0           ; 0           ; 1           ; 0          ; 1          ;
; state.WDATA  ; 0            ; 0          ; 0            ; 0           ; 1           ; 0           ; 0          ; 1          ;
; state.SPLIT  ; 0            ; 0          ; 0            ; 1           ; 0           ; 0           ; 0          ; 1          ;
; state.SREADY ; 0            ; 0          ; 1            ; 0           ; 0           ; 0           ; 0          ; 1          ;
; state.WAIT   ; 0            ; 1          ; 0            ; 0           ; 0           ; 0           ; 0          ; 1          ;
; state.RVALID ; 1            ; 0          ; 0            ; 0           ; 0           ; 0           ; 0          ; 1          ;
+--------------+--------------+------------+--------------+-------------+-------------+-------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|state                                  ;
+--------------+--------------+------------+--------------+-------------+-------------+-------------+------------+------------+
; Name         ; state.RVALID ; state.WAIT ; state.SREADY ; state.SPLIT ; state.WDATA ; state.RDATA ; state.ADDR ; state.IDLE ;
+--------------+--------------+------------+--------------+-------------+-------------+-------------+------------+------------+
; state.IDLE   ; 0            ; 0          ; 0            ; 0           ; 0           ; 0           ; 0          ; 0          ;
; state.ADDR   ; 0            ; 0          ; 0            ; 0           ; 0           ; 0           ; 1          ; 1          ;
; state.RDATA  ; 0            ; 0          ; 0            ; 0           ; 0           ; 1           ; 0          ; 1          ;
; state.WDATA  ; 0            ; 0          ; 0            ; 0           ; 1           ; 0           ; 0          ; 1          ;
; state.SPLIT  ; 0            ; 0          ; 0            ; 1           ; 0           ; 0           ; 0          ; 1          ;
; state.SREADY ; 0            ; 0          ; 1            ; 0           ; 0           ; 0           ; 0          ; 1          ;
; state.WAIT   ; 0            ; 1          ; 0            ; 0           ; 0           ; 0           ; 0          ; 1          ;
; state.RVALID ; 1            ; 0          ; 0            ; 0           ; 0           ; 0           ; 0          ; 1          ;
+--------------+--------------+------------+--------------+-------------+-------------+-------------+------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_rx:receiver|state ;
+----------------+---------------+--------------+----------------+----------------------------------------------------+
; Name           ; state.RX_DATA ; state.RX_END ; state.RX_START ; state.RX_IDLE                                      ;
+----------------+---------------+--------------+----------------+----------------------------------------------------+
; state.RX_IDLE  ; 0             ; 0            ; 0              ; 0                                                  ;
; state.RX_START ; 0             ; 0            ; 1              ; 1                                                  ;
; state.RX_END   ; 0             ; 1            ; 0              ; 1                                                  ;
; state.RX_DATA  ; 1             ; 0            ; 0              ; 1                                                  ;
+----------------+---------------+--------------+----------------+----------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_tx:transmitter|state ;
+----------------+---------------+--------------+----------------+-------------------------------------------------------+
; Name           ; state.TX_DATA ; state.TX_END ; state.TX_START ; state.TX_IDLE                                         ;
+----------------+---------------+--------------+----------------+-------------------------------------------------------+
; state.TX_IDLE  ; 0             ; 0            ; 0              ; 0                                                     ;
; state.TX_START ; 0             ; 0            ; 1              ; 1                                                     ;
; state.TX_END   ; 0             ; 1            ; 0              ; 1                                                     ;
; state.TX_DATA  ; 1             ; 0            ; 0              ; 1                                                     ;
+----------------+---------------+--------------+----------------+-------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|state                   ;
+-------------+-------------+------------+-------------+-----------+-------------+-------------+------------+------------+
; Name        ; state.SPLIT ; state.WAIT ; state.SADDR ; state.REQ ; state.WDATA ; state.RDATA ; state.ADDR ; state.IDLE ;
+-------------+-------------+------------+-------------+-----------+-------------+-------------+------------+------------+
; state.IDLE  ; 0           ; 0          ; 0           ; 0         ; 0           ; 0           ; 0          ; 0          ;
; state.ADDR  ; 0           ; 0          ; 0           ; 0         ; 0           ; 0           ; 1          ; 1          ;
; state.RDATA ; 0           ; 0          ; 0           ; 0         ; 0           ; 1           ; 0          ; 1          ;
; state.WDATA ; 0           ; 0          ; 0           ; 0         ; 1           ; 0           ; 0          ; 1          ;
; state.REQ   ; 0           ; 0          ; 0           ; 1         ; 0           ; 0           ; 0          ; 1          ;
; state.SADDR ; 0           ; 0          ; 1           ; 0         ; 0           ; 0           ; 0          ; 1          ;
; state.WAIT  ; 0           ; 1          ; 0           ; 0         ; 0           ; 0           ; 0          ; 1          ;
; state.SPLIT ; 1           ; 0          ; 0           ; 0         ; 0           ; 0           ; 0          ; 1          ;
+-------------+-------------+------------+-------------+-----------+-------------+-------------+------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_top_bb|top_with_bb_v1:bus|master_port:master1|state                                              ;
+-------------+-------------+------------+-------------+-----------+-------------+-------------+------------+------------+
; Name        ; state.SPLIT ; state.WAIT ; state.SADDR ; state.REQ ; state.WDATA ; state.RDATA ; state.ADDR ; state.IDLE ;
+-------------+-------------+------------+-------------+-----------+-------------+-------------+------------+------------+
; state.IDLE  ; 0           ; 0          ; 0           ; 0         ; 0           ; 0           ; 0          ; 0          ;
; state.ADDR  ; 0           ; 0          ; 0           ; 0         ; 0           ; 0           ; 1          ; 1          ;
; state.RDATA ; 0           ; 0          ; 0           ; 0         ; 0           ; 1           ; 0          ; 1          ;
; state.WDATA ; 0           ; 0          ; 0           ; 0         ; 1           ; 0           ; 0          ; 1          ;
; state.REQ   ; 0           ; 0          ; 0           ; 1         ; 0           ; 0           ; 0          ; 1          ;
; state.SADDR ; 0           ; 0          ; 1           ; 0         ; 0           ; 0           ; 0          ; 1          ;
; state.WAIT  ; 0           ; 1          ; 0           ; 0         ; 0           ; 0           ; 0          ; 1          ;
; state.SPLIT ; 1           ; 0          ; 0           ; 0         ; 0           ; 0           ; 0          ; 1          ;
+-------------+-------------+------------+-------------+-----------+-------------+-------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                               ; Reason for Removal                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_din[14,15,25..31]                                                                                                                                       ; Lost fanout                                                                                                        ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_rx:receiver|temp_data[14,15,25..31]                                                                                                    ; Lost fanout                                                                                                        ;
; counter[1]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                             ;
; top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder:decoder|split_slave_addr[0..2]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                             ;
; top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter|data[13,27..43]                                                                                               ; Stuck at GND due to stuck port data_in                                                                             ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|daddr[14,15]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                             ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_deq                                                                                                                                                     ; Merged with top_with_bb_v1:bus|bus_bridge_master:bb_master|dvalid                                                  ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_tx:transmitter|data[8,9,11..15]                                                                                                        ; Merged with top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_tx:transmitter|data[10]           ;
; top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter|data[12,25,26]                                                                                                ; Merged with top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter|data[11] ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|u_din[8,9,11..15]                                                                                                                                            ; Merged with top_with_bb_v1:bus|bus_bridge_master:bb_master|u_din[10]                                               ;
; top_with_bb_v1:bus|master_port:master1|addr[1..9,11..13,15]                                                                                                                                                 ; Merged with top_with_bb_v1:bus|master_port:master1|addr[10]                                                        ;
; top_with_bb_v1:bus|master_port:master1|addr[14]                                                                                                                                                             ; Merged with top_with_bb_v1:bus|master_port:master1|addr[0]                                                         ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|addr[15]                                                                                                                                  ; Merged with top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|addr[14]                             ;
; memaddr[2,3]                                                                                                                                                                                                ; Merged with memaddr[1]                                                                                             ;
; memaddr[1]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                             ;
; top_with_bb_v1:bus|bus_m2_s3:bus|arbiter:bus_arbiter|msplit2                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                             ;
; top_with_bb_v1:bus|bus_m2_s3:bus|arbiter:bus_arbiter|msplit1                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                             ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|u_din[10]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                             ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_tx:transmitter|data[10]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                             ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|addr[14]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                             ;
; top_with_bb_v1:bus|master_port:master1|addr[10]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                             ;
; state~2                                                                                                                                                                                                     ; Lost fanout                                                                                                        ;
; state~3                                                                                                                                                                                                     ; Lost fanout                                                                                                        ;
; top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder:decoder|state~2                                                                                                                                               ; Lost fanout                                                                                                        ;
; top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder:decoder|state~3                                                                                                                                               ; Lost fanout                                                                                                        ;
; top_with_bb_v1:bus|bus_m2_s3:bus|arbiter:bus_arbiter|state~4                                                                                                                                                ; Lost fanout                                                                                                        ;
; top_with_bb_v1:bus|bus_bridge_slave:bb_slave|state~2                                                                                                                                                        ; Lost fanout                                                                                                        ;
; top_with_bb_v1:bus|bus_bridge_slave:bb_slave|state~3                                                                                                                                                        ; Lost fanout                                                                                                        ;
; top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver|state~6                                                                                                          ; Lost fanout                                                                                                        ;
; top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver|state~7                                                                                                          ; Lost fanout                                                                                                        ;
; top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter|state~5                                                                                                       ; Lost fanout                                                                                                        ;
; top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter|state~6                                                                                                       ; Lost fanout                                                                                                        ;
; top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|state~2                                                                                                                                       ; Lost fanout                                                                                                        ;
; top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|state~3                                                                                                                                       ; Lost fanout                                                                                                        ;
; top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|state~4                                                                                                                                       ; Lost fanout                                                                                                        ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|state~2                                                                                                                                             ; Lost fanout                                                                                                        ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|state~3                                                                                                                                             ; Lost fanout                                                                                                        ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|state~4                                                                                                                                             ; Lost fanout                                                                                                        ;
; top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|state~2                                                                                                                                             ; Lost fanout                                                                                                        ;
; top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|state~3                                                                                                                                             ; Lost fanout                                                                                                        ;
; top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|state~4                                                                                                                                             ; Lost fanout                                                                                                        ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_rx:receiver|state~8                                                                                                                    ; Lost fanout                                                                                                        ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_rx:receiver|state~9                                                                                                                    ; Lost fanout                                                                                                        ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_tx:transmitter|state~7                                                                                                                 ; Lost fanout                                                                                                        ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_tx:transmitter|state~8                                                                                                                 ; Lost fanout                                                                                                        ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|state~9                                                                                                                                   ; Lost fanout                                                                                                        ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|state~10                                                                                                                                  ; Lost fanout                                                                                                        ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|state~11                                                                                                                                  ; Lost fanout                                                                                                        ;
; top_with_bb_v1:bus|master_port:master1|state~9                                                                                                                                                              ; Lost fanout                                                                                                        ;
; top_with_bb_v1:bus|master_port:master1|state~10                                                                                                                                                             ; Lost fanout                                                                                                        ;
; top_with_bb_v1:bus|master_port:master1|state~11                                                                                                                                                             ; Lost fanout                                                                                                        ;
; top_with_bb_v1:bus|bus_m2_s3:bus|arbiter:bus_arbiter|split_owner.NONE                                                                                                                                       ; Lost fanout                                                                                                        ;
; top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|state.SPLIT                                                                                                                                         ; Merged with top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|state.SPLIT                              ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|state.SPLIT                                                                                                                                         ; Merged with top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|state.SPLIT                              ;
; top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|state.WAIT                                                                                                                                          ; Merged with top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|state.WAIT                               ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|state.WAIT                                                                                                                                          ; Merged with top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|state.WAIT                               ;
; top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|rcounter[3]                                                                                                                                         ; Merged with top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|rcounter[3]                              ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|rcounter[3]                                                                                                                                         ; Merged with top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|rcounter[3]                              ;
; top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|rcounter[2]                                                                                                                                         ; Merged with top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|rcounter[2]                              ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|rcounter[2]                                                                                                                                         ; Merged with top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|rcounter[2]                              ;
; top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|rcounter[1]                                                                                                                                         ; Merged with top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|rcounter[1]                              ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|rcounter[1]                                                                                                                                         ; Merged with top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|rcounter[1]                              ;
; top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|rcounter[0]                                                                                                                                         ; Merged with top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|rcounter[0]                              ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|rcounter[0]                                                                                                                                         ; Merged with top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|rcounter[0]                              ;
; top_with_bb_v1:bus|master_port:master1|state.SPLIT                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                             ;
; top_with_bb_v1:bus|bus_m2_s3:bus|arbiter:bus_arbiter|split_owner.SM1                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                             ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|state.SPLIT                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                             ;
; top_with_bb_v1:bus|bus_m2_s3:bus|arbiter:bus_arbiter|split_owner.SM2                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                             ;
; top_with_bb_v1:bus|bus_m2_s3:bus|arbiter:bus_arbiter|split_grant                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                             ;
; top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|state.SPLIT                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                             ;
; top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|state.WAIT                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                             ;
; top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|rcounter[1..3]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                             ;
; top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|rcounter[0]                                                                                                                                   ; Lost fanout                                                                                                        ;
; top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                                                             ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]    ; Stuck at GND due to stuck port data_in                                                                             ;
; master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                  ; Stuck at GND due to stuck port data_in                                                                             ;
; Total Number of Removed Registers = 141                                                                                                                                                                     ;                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                     ;
+----------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------+
; Register name                                                        ; Reason for Removal        ; Registers Removed due to This Register                                                       ;
+----------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------+
; top_with_bb_v1:bus|bus_bridge_master:bb_master|daddr[14]             ; Stuck at GND              ; top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|addr[14]                   ;
;                                                                      ; due to stuck port data_in ;                                                                                              ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|u_din[10]             ; Stuck at GND              ; top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_tx:transmitter|data[10] ;
;                                                                      ; due to stuck port data_in ;                                                                                              ;
; top_with_bb_v1:bus|bus_m2_s3:bus|arbiter:bus_arbiter|split_owner.SM1 ; Stuck at GND              ; top_with_bb_v1:bus|bus_m2_s3:bus|arbiter:bus_arbiter|split_grant                             ;
;                                                                      ; due to stuck port data_in ;                                                                                              ;
+----------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 992   ;
; Number of registers using Synchronous Clear  ; 277   ;
; Number of registers using Synchronous Load   ; 37    ;
; Number of registers using Asynchronous Clear ; 214   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 673   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_tx:transmitter|tx                                                                                                                                                                                                                                          ; 2       ;
; top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter|tx                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 4                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|smemaddr[0]                                                                                                                                                                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|smemaddr[11]                                                                                                                                                                            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|smemaddr[2]                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |demo_top_bb|master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |demo_top_bb|master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                 ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|u_din[8]                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder:decoder|ssel[1]                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|u_din[1]                                                                                                                                                                                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|dwdata[1]                                                                                                                                                                                        ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|mode                                                                                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|master_port:master1|mode                                                                                                                                                                                                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |demo_top_bb|master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue|rp[1]                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue|wp[0]                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |demo_top_bb|m1_rw_mode                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|smemwdata[6]                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|smemwdata[0]                                                                                                                                                                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_din[4]                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|smemwdata[0]                                                                                                                                                                      ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_tx:transmitter|c_clocks[8]                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |demo_top_bb|master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver|bit_pos[3]                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_tx:transmitter|c_bits[1]                                                                                                                                                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver|sample[2]                                                                                                                                            ;
; 6:1                ; 13 bits   ; 52 LEs        ; 13 LEs               ; 39 LEs                 ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_rx:receiver|c_clocks[9]                                                                                                                                                    ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter|bit_pos[2]                                                                                                                                        ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]         ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |demo_top_bb|master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                       ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|counter[5]                                                                                                                                                                        ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|counter[7]                                                                                                                                                                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|counter[7]                                                                                                                                                                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|counter[2]                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |demo_top_bb|top_with_bb_v1:bus|master_port:master1|counter[0]                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |demo_top_bb|top_with_bb_v1:bus|bus_m2_s3:bus|mux3:rdata_mux|Mux0                                                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter|Selector1                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_tx:transmitter|Selector2                                                                                                                                                   ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver|state                                                                                                                                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter|Selector0                                                                                                                                         ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_rx:receiver|Selector3                                                                                                                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_tx:transmitter|Selector0                                                                                                                                                   ;
; 15:1               ; 5 bits    ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; No         ; |demo_top_bb|top_with_bb_v1:bus|master_port:master1|state                                                                                                                                                                                                    ;
; 15:1               ; 5 bits    ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; No         ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|state                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|altsyncram_pe82:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|altsyncram_5f82:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|altsyncram_3ob2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |demo_top_bb ;
+-----------------------+-------+---------------------------------------------+
; Parameter Name        ; Value ; Type                                        ;
+-----------------------+-------+---------------------------------------------+
; ADDR_WIDTH            ; 16    ; Signed Integer                              ;
; DATA_WIDTH            ; 8     ; Signed Integer                              ;
; SLAVE_MEM_ADDR_WIDTH  ; 13    ; Signed Integer                              ;
; BB_ADDR_WIDTH         ; 13    ; Signed Integer                              ;
; UART_CLOCKS_PER_PULSE ; 5208  ; Signed Integer                              ;
+-----------------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_with_bb_v1:bus ;
+-----------------------+-------+---------------------------------+
; Parameter Name        ; Value ; Type                            ;
+-----------------------+-------+---------------------------------+
; ADDR_WIDTH            ; 16    ; Signed Integer                  ;
; DATA_WIDTH            ; 8     ; Signed Integer                  ;
; SLAVE_MEM_ADDR_WIDTH  ; 13    ; Signed Integer                  ;
; BB_ADDR_WIDTH         ; 13    ; Signed Integer                  ;
; UART_CLOCKS_PER_PULSE ; 5208  ; Signed Integer                  ;
+-----------------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_with_bb_v1:bus|master_port:master1 ;
+----------------------+-------+------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                 ;
+----------------------+-------+------------------------------------------------------+
; ADDR_WIDTH           ; 16    ; Signed Integer                                       ;
; DATA_WIDTH           ; 8     ; Signed Integer                                       ;
; SLAVE_MEM_ADDR_WIDTH ; 13    ; Signed Integer                                       ;
+----------------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_bridge_master:bb_master ;
+-----------------------+-------+-------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                        ;
+-----------------------+-------+-------------------------------------------------------------+
; ADDR_WIDTH            ; 16    ; Signed Integer                                              ;
; DATA_WIDTH            ; 8     ; Signed Integer                                              ;
; SLAVE_MEM_ADDR_WIDTH  ; 13    ; Signed Integer                                              ;
; BB_ADDR_WIDTH         ; 13    ; Signed Integer                                              ;
; UART_CLOCKS_PER_PULSE ; 5208  ; Signed Integer                                              ;
+-----------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master ;
+----------------------+-------+---------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                            ;
+----------------------+-------+---------------------------------------------------------------------------------+
; ADDR_WIDTH           ; 16    ; Signed Integer                                                                  ;
; DATA_WIDTH           ; 8     ; Signed Integer                                                                  ;
; SLAVE_MEM_ADDR_WIDTH ; 13    ; Signed Integer                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                     ;
; DEPTH          ; 8     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module ;
+------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                              ;
+------------------+-------+-----------------------------------------------------------------------------------+
; CLOCKS_PER_PULSE ; 5208  ; Signed Integer                                                                    ;
; TX_DATA_WIDTH    ; 16    ; Signed Integer                                                                    ;
; RX_DATA_WIDTH    ; 32    ; Signed Integer                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_tx:transmitter ;
+------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                  ;
+------------------+-------+-------------------------------------------------------------------------------------------------------+
; CLOCKS_PER_PULSE ; 5208  ; Signed Integer                                                                                        ;
; DATA_WIDTH       ; 16    ; Signed Integer                                                                                        ;
+------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_rx:receiver ;
+------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                               ;
+------------------+-------+----------------------------------------------------------------------------------------------------+
; CLOCKS_PER_PULSE ; 5208  ; Signed Integer                                                                                     ;
; DATA_WIDTH       ; 32    ; Signed Integer                                                                                     ;
+------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_with_bb_v1:bus|slave_with_bram:slave1 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; ADDR_WIDTH     ; 13    ; Signed Integer                                                ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                ;
; MEM_SIZE       ; 2048  ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; ADDR_WIDTH     ; 13    ; Signed Integer                                                              ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                              ;
; SPLIT_EN       ; 0     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 13    ; Signed Integer                                                                     ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                                     ;
; MEM_SIZE       ; 2048  ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                       ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                                                       ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_5uh1      ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_with_bb_v1:bus|slave_with_bram:slave2 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; ADDR_WIDTH     ; 13    ; Signed Integer                                                ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                ;
; MEM_SIZE       ; 4096  ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; ADDR_WIDTH     ; 13    ; Signed Integer                                                              ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                              ;
; SPLIT_EN       ; 0     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 13    ; Signed Integer                                                                     ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                                     ;
; MEM_SIZE       ; 4096  ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                    ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                    ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_auh1      ; Untyped                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_bridge_slave:bb_slave ;
+-----------------------+-------+-----------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                      ;
+-----------------------+-------+-----------------------------------------------------------+
; DATA_WIDTH            ; 8     ; Signed Integer                                            ;
; ADDR_WIDTH            ; 13    ; Signed Integer                                            ;
; UART_CLOCKS_PER_PULSE ; 5208  ; Signed Integer                                            ;
+-----------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 13    ; Signed Integer                                                                    ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                                    ;
; SPLIT_EN       ; 0     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module ;
+------------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                  ;
+------------------+-------+---------------------------------------------------------------------------------------+
; CLOCKS_PER_PULSE ; 5208  ; Signed Integer                                                                        ;
; TX_DATA_WIDTH    ; 22    ; Signed Integer                                                                        ;
; RX_DATA_WIDTH    ; 8     ; Signed Integer                                                                        ;
+------------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 22    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|baudrate:bd ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; RX_ACC_MAX     ; 325   ; Signed Integer                                                                                      ;
; TX_ACC_MAX     ; 5208  ; Signed Integer                                                                                      ;
; RX_ACC_WIDTH   ; 9     ; Signed Integer                                                                                      ;
; TX_ACC_WIDTH   ; 13    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_m2_s3:bus ;
+----------------------+-------+------------------------------------------------+
; Parameter Name       ; Value ; Type                                           ;
+----------------------+-------+------------------------------------------------+
; ADDR_WIDTH           ; 16    ; Signed Integer                                 ;
; DATA_WIDTH           ; 8     ; Signed Integer                                 ;
; SLAVE_MEM_ADDR_WIDTH ; 13    ; Signed Integer                                 ;
+----------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder:decoder ;
+-------------------+-------+------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                   ;
+-------------------+-------+------------------------------------------------------------------------+
; ADDR_WIDTH        ; 16    ; Signed Integer                                                         ;
; DEVICE_ADDR_WIDTH ; 3     ; Signed Integer                                                         ;
+-------------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_m2_s3:bus|mux2:wdata_mux ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_m2_s3:bus|mux2:mctrl_mux ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_m2_s3:bus|mux3:rdata_mux ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_with_bb_v1:bus|bus_m2_s3:bus|mux3:rctrl_mux ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master_bram:memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+-------------------------------+
; Parameter Name                     ; Value                      ; Type                          ;
+------------------------------------+----------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT                ; Untyped                       ;
; WIDTH_A                            ; 8                          ; Signed Integer                ;
; WIDTHAD_A                          ; 5                          ; Signed Integer                ;
; NUMWORDS_A                         ; 32                         ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                       ;
; WIDTH_B                            ; 1                          ; Untyped                       ;
; WIDTHAD_B                          ; 1                          ; Untyped                       ;
; NUMWORDS_B                         ; 1                          ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                       ;
; BYTE_SIZE                          ; 8                          ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                       ;
; INIT_FILE                          ; ../meminit/master_init.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_ubl1            ; Untyped                       ;
+------------------------------------+----------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                   ;
; Entity Instance                           ; top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                   ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                           ;
; Entity Instance                           ; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                           ;
; Entity Instance                           ; master_bram:memory|altsyncram:altsyncram_component                                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_with_bb_v1:bus|bus_m2_s3:bus"                                                                                                                                                          ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; s3_split     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s3_split[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; split_grant  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_with_bb_v1:bus|bus_bridge_slave:bb_slave"                                                                                                                                                 ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ssplit          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; split_grant     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; split_grant[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp"                                                                                                                                      ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ssplit          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; split_grant     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; split_grant[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_with_bb_v1:bus|slave_with_bram:slave2"                                                                    ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; demo_data ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp"                                                                                                                                      ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ssplit          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; split_grant     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; split_grant[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_with_bb_v1:bus|slave_with_bram:slave1"                                                                    ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; demo_data ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module"                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; tx_busy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue"                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[31..25] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out[15..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_with_bb_v1:bus"                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; d1_addr[13..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; d1_addr[15]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; d1_addr[14]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; d1_addr[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; s_ready        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                                                       ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                                                 ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; 0              ; S2          ; 8     ; 2048  ; Read/Write ; top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated ;
; 1              ; S1          ; 8     ; 4096  ; Read/Write ; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated    ;
; 2              ; M1          ; 8     ; 32    ; Read/Write ; master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated                                                                  ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 90                          ;
; cycloneiii_ff         ; 862                         ;
;     CLR               ; 52                          ;
;     ENA               ; 413                         ;
;     ENA CLR           ; 32                          ;
;     ENA CLR SCLR      ; 26                          ;
;     ENA CLR SLD       ; 28                          ;
;     ENA SCLR          ; 72                          ;
;     SCLR              ; 166                         ;
;     plain             ; 73                          ;
; cycloneiii_lcell_comb ; 1215                        ;
;     arith             ; 139                         ;
;         2 data inputs ; 139                         ;
;     normal            ; 1076                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 23                          ;
;         2 data inputs ; 223                         ;
;         3 data inputs ; 174                         ;
;         4 data inputs ; 655                         ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.63                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Tue Dec  2 10:15:49 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ADS_busSystem -c ADS_busSystem
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/master_bram.v
    Info (12023): Found entity 1: master_bram File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_bram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/top_with_bb_v1.v
    Info (12023): Found entity 1: top_with_bb_v1 File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/top_with_bb_v1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/demo_top_bb.v
    Info (12023): Found entity 1: demo_top_bb File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/demo_top_bb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_tx_other.v
    Info (12023): Found entity 1: uart_tx_other File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_tx_other.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_tx.v
    Info (12023): Found entity 1: uart_tx File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_rx_other.v
    Info (12023): Found entity 1: uart_rx_other File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_rx_other.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_rx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_other.v
    Info (12023): Found entity 1: uart_other File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_other.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart.v
    Info (12023): Found entity 1: uart File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_with_bram.v
    Info (12023): Found entity 1: slave_with_bram File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_with_bram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_port.v
    Info (12023): Found entity 1: slave_port File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_port.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_memory_bram.v
    Info (12023): Found entity 1: slave_memory_bram File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_memory_bram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_bram_2k.v
    Info (12023): Found entity 1: slave_bram_2k File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_bram_2k.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_bram.v
    Info (12023): Found entity 1: slave_bram File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_bram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/mux3.v
    Info (12023): Found entity 1: mux3 File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/mux3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/mux2.v
    Info (12023): Found entity 1: mux2 File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/mux2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/master_port.v
    Info (12023): Found entity 1: master_port File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_port.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/fifo.v
    Info (12023): Found entity 1: fifo File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/fifo.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/dec3.v
    Info (12023): Found entity 1: dec3 File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/dec3.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/bus_m2_s3.v
    Info (12023): Found entity 1: bus_m2_s3 File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/bus_m2_s3.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/bus_bridge_slave.v
    Info (12023): Found entity 1: bus_bridge_slave File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/bus_bridge_slave.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/bus_bridge_master.v
    Info (12023): Found entity 1: bus_bridge_master File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/bus_bridge_master.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/baudrate.sv
    Info (12023): Found entity 1: baudrate File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/baudrate.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/arbiter.v
    Info (12023): Found entity 1: arbiter File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/arbiter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/addr_decoder.v
    Info (12023): Found entity 1: addr_decoder File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/addr_decoder.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/addr_convert.v
    Info (12023): Found entity 1: addr_convert File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/addr_convert.v Line: 2
Info (12127): Elaborating entity "demo_top_bb" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at demo_top_bb.v(140): truncated value with size 32 to match size of target (2) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/demo_top_bb.v Line: 140
Warning (10230): Verilog HDL assignment warning at demo_top_bb.v(145): truncated value with size 32 to match size of target (2) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/demo_top_bb.v Line: 145
Info (12128): Elaborating entity "top_with_bb_v1" for hierarchy "top_with_bb_v1:bus" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/demo_top_bb.v Line: 55
Info (12128): Elaborating entity "master_port" for hierarchy "top_with_bb_v1:bus|master_port:master1" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/top_with_bb_v1.v Line: 95
Warning (10230): Verilog HDL assignment warning at master_port.v(99): truncated value with size 32 to match size of target (8) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_port.v Line: 99
Warning (10230): Verilog HDL assignment warning at master_port.v(105): truncated value with size 32 to match size of target (8) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_port.v Line: 105
Warning (10230): Verilog HDL assignment warning at master_port.v(120): truncated value with size 32 to match size of target (8) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_port.v Line: 120
Warning (10230): Verilog HDL assignment warning at master_port.v(134): truncated value with size 32 to match size of target (8) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_port.v Line: 134
Warning (10230): Verilog HDL assignment warning at master_port.v(146): truncated value with size 32 to match size of target (8) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_port.v Line: 146
Info (12128): Elaborating entity "bus_bridge_master" for hierarchy "top_with_bb_v1:bus|bus_bridge_master:bb_master" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/top_with_bb_v1.v Line: 117
Warning (10230): Verilog HDL assignment warning at bus_bridge_master.v(164): truncated value with size 17 to match size of target (16) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/bus_bridge_master.v Line: 164
Info (12128): Elaborating entity "fifo" for hierarchy "top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/bus_bridge_master.v Line: 102
Warning (10230): Verilog HDL assignment warning at fifo.v(31): truncated value with size 32 to match size of target (3) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/fifo.v Line: 31
Warning (10230): Verilog HDL assignment warning at fifo.v(35): truncated value with size 32 to match size of target (3) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/fifo.v Line: 35
Info (12128): Elaborating entity "uart" for hierarchy "top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/bus_bridge_master.v Line: 119
Info (12128): Elaborating entity "uart_tx" for hierarchy "top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_tx:transmitter" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart.v Line: 29
Warning (10230): Verilog HDL assignment warning at uart_tx.v(51): truncated value with size 32 to match size of target (13) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_tx.v Line: 51
Warning (10230): Verilog HDL assignment warning at uart_tx.v(60): truncated value with size 32 to match size of target (4) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_tx.v Line: 60
Warning (10230): Verilog HDL assignment warning at uart_tx.v(65): truncated value with size 32 to match size of target (13) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_tx.v Line: 65
Warning (10230): Verilog HDL assignment warning at uart_tx.v(74): truncated value with size 32 to match size of target (13) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_tx.v Line: 74
Info (12128): Elaborating entity "uart_rx" for hierarchy "top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_rx:receiver" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart.v Line: 40
Warning (10230): Verilog HDL assignment warning at uart_rx.v(53): truncated value with size 32 to match size of target (13) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_rx.v Line: 53
Warning (10230): Verilog HDL assignment warning at uart_rx.v(62): truncated value with size 32 to match size of target (5) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_rx.v Line: 62
Warning (10230): Verilog HDL assignment warning at uart_rx.v(63): truncated value with size 32 to match size of target (13) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_rx.v Line: 63
Warning (10230): Verilog HDL assignment warning at uart_rx.v(71): truncated value with size 32 to match size of target (13) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_rx.v Line: 71
Info (12128): Elaborating entity "slave_with_bram" for hierarchy "top_with_bb_v1:bus|slave_with_bram:slave1" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/top_with_bb_v1.v Line: 133
Info (12128): Elaborating entity "slave_port" for hierarchy "top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_with_bram.v Line: 50
Warning (10230): Verilog HDL assignment warning at slave_port.v(102): truncated value with size 32 to match size of target (8) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_port.v Line: 102
Warning (10230): Verilog HDL assignment warning at slave_port.v(120): truncated value with size 32 to match size of target (8) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_port.v Line: 120
Warning (10230): Verilog HDL assignment warning at slave_port.v(148): truncated value with size 32 to match size of target (4) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_port.v Line: 148
Warning (10230): Verilog HDL assignment warning at slave_port.v(162): truncated value with size 32 to match size of target (8) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_port.v Line: 162
Warning (10230): Verilog HDL assignment warning at slave_port.v(176): truncated value with size 32 to match size of target (8) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_port.v Line: 176
Info (12128): Elaborating entity "slave_memory_bram" for hierarchy "top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_with_bram.v Line: 66
Info (12128): Elaborating entity "slave_bram_2k" for hierarchy "top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_memory_bram.v Line: 33
Info (12128): Elaborating entity "altsyncram" for hierarchy "top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_bram_2k.v Line: 89
Info (12130): Elaborated megafunction instantiation "top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_bram_2k.v Line: 89
Info (12133): Instantiated megafunction "top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_bram_2k.v Line: 89
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S2"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5uh1.tdf
    Info (12023): Found entity 1: altsyncram_5uh1 File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_5uh1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5uh1" for hierarchy "top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pe82.tdf
    Info (12023): Found entity 1: altsyncram_pe82 File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_pe82.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pe82" for hierarchy "top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|altsyncram_pe82:altsyncram1" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_5uh1.tdf Line: 38
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_5uh1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_5uh1.tdf Line: 39
Info (12133): Instantiated megafunction "top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_5uh1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1395785728"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "11"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "slave_with_bram" for hierarchy "top_with_bb_v1:bus|slave_with_bram:slave2" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/top_with_bb_v1.v Line: 148
Info (12128): Elaborating entity "slave_memory_bram" for hierarchy "top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_with_bram.v Line: 66
Info (12128): Elaborating entity "slave_bram" for hierarchy "top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_memory_bram.v Line: 24
Info (12128): Elaborating entity "altsyncram" for hierarchy "top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_bram.v Line: 89
Info (12130): Elaborated megafunction instantiation "top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_bram.v Line: 89
Info (12133): Instantiated megafunction "top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_bram.v Line: 89
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_auh1.tdf
    Info (12023): Found entity 1: altsyncram_auh1 File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_auh1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_auh1" for hierarchy "top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5f82.tdf
    Info (12023): Found entity 1: altsyncram_5f82 File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_5f82.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5f82" for hierarchy "top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|altsyncram_5f82:altsyncram1" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_auh1.tdf Line: 38
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_auh1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_auh1.tdf Line: 39
Info (12133): Instantiated megafunction "top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_auh1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1395720192"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "bus_bridge_slave" for hierarchy "top_with_bb_v1:bus|bus_bridge_slave:bb_slave" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/top_with_bb_v1.v Line: 167
Info (12128): Elaborating entity "uart_other" for hierarchy "top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/bus_bridge_slave.v Line: 87
Info (12128): Elaborating entity "uart_tx_other" for hierarchy "top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_other.v Line: 43
Warning (10036): Verilog HDL or VHDL warning at uart_tx_other.v(21): object "flag1" assigned a value but never read File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_tx_other.v Line: 21
Warning (10036): Verilog HDL or VHDL warning at uart_tx_other.v(22): object "flag2" assigned a value but never read File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_tx_other.v Line: 22
Info (12128): Elaborating entity "uart_rx_other" for hierarchy "top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_other.v Line: 55
Warning (10230): Verilog HDL assignment warning at uart_rx_other.v(27): truncated value with size 32 to match size of target (8) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_rx_other.v Line: 27
Info (12128): Elaborating entity "baudrate" for hierarchy "top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|baudrate:bd" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_other.v Line: 61
Warning (10230): Verilog HDL assignment warning at baudrate.sv(23): truncated value with size 32 to match size of target (9) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/baudrate.sv Line: 23
Warning (10230): Verilog HDL assignment warning at baudrate.sv(28): truncated value with size 32 to match size of target (13) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/baudrate.sv Line: 28
Info (12128): Elaborating entity "bus_m2_s3" for hierarchy "top_with_bb_v1:bus|bus_m2_s3:bus" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/top_with_bb_v1.v Line: 224
Info (12128): Elaborating entity "arbiter" for hierarchy "top_with_bb_v1:bus|bus_m2_s3:bus|arbiter:bus_arbiter" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/bus_m2_s3.v Line: 85
Info (10264): Verilog HDL Case Statement information at arbiter.v(77): all case item expressions in this case statement are onehot File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/arbiter.v Line: 77
Info (12128): Elaborating entity "addr_decoder" for hierarchy "top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder:decoder" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/bus_m2_s3.v Line: 106
Warning (10230): Verilog HDL assignment warning at addr_decoder.v(104): truncated value with size 32 to match size of target (4) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/addr_decoder.v Line: 104
Info (12128): Elaborating entity "dec3" for hierarchy "top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder:decoder|dec3:mvalid_decoder" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/addr_decoder.v Line: 39
Info (12128): Elaborating entity "mux2" for hierarchy "top_with_bb_v1:bus|bus_m2_s3:bus|mux2:wdata_mux" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/bus_m2_s3.v Line: 114
Info (12128): Elaborating entity "mux2" for hierarchy "top_with_bb_v1:bus|bus_m2_s3:bus|mux2:mctrl_mux" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/bus_m2_s3.v Line: 122
Info (12128): Elaborating entity "mux3" for hierarchy "top_with_bb_v1:bus|bus_m2_s3:bus|mux3:rdata_mux" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/bus_m2_s3.v Line: 131
Info (12128): Elaborating entity "master_bram" for hierarchy "master_bram:memory" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/demo_top_bb.v Line: 63
Info (12128): Elaborating entity "altsyncram" for hierarchy "master_bram:memory|altsyncram:altsyncram_component" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_bram.v Line: 86
Info (12130): Elaborated megafunction instantiation "master_bram:memory|altsyncram:altsyncram_component" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_bram.v Line: 86
Info (12133): Instantiated megafunction "master_bram:memory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_bram.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../meminit/master_init.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=M1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ubl1.tdf
    Info (12023): Found entity 1: altsyncram_ubl1 File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_ubl1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ubl1" for hierarchy "master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ob2.tdf
    Info (12023): Found entity 1: altsyncram_3ob2 File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_3ob2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3ob2" for hierarchy "master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|altsyncram_3ob2:altsyncram1" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_ubl1.tdf Line: 37
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File ../meminit/master_init.mif -- setting all initial values to 0 File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_bram.v Line: 86
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_ubl1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_ubl1.tdf Line: 38
Info (12133): Instantiated megafunction "master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_ubl1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1295056896"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "5"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.12.02.10:16:02 Progress: Loading sld0a6ed9bf/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0a6ed9bf/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/ip/sld0a6ed9bf/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue|queue" is uninferred due to inappropriate RAM size File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/fifo.v Line: 13
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_tx.v Line: 10
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 50 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/output_files/ADS_busSystem.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1722 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 1684 logic cells
    Info (21064): Implemented 24 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 4968 megabytes
    Info: Processing ended: Tue Dec  2 10:16:19 2025
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:56


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/output_files/ADS_busSystem.map.smsg.


