@I [HLS-0] Workspace /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7 opened at Wed Jul 06 11:01:37 CEST 2016
@I [HLS-100] Command "config_clock -quiet -name default -period 8 -default=false "
@I [SYN-201] Setting up clock 'default' with a period of 8ns.
@I [HLS-100] Command 'config_clock' returned 0; elapsed 0Total elapsed time: 0.550 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 0Total elapsed time: 0.550 sec.
@I [HLS-100] Command "import_lib /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/kintex7/kintex7 "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx.lib "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/xilinx_interface.lib "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/plb46.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.552 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/fsl.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.552 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/axi4.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.553 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/maxi.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.553 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/saxilite.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.553 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.553 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/dsp48.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.553 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/dds_compiler.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.554 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/xfft.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.554 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/xfir.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.554 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 0.561 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx_old.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.563 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx_vivado.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.568 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx.hlp "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/target_info.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.577 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/xilinx_interface.hlp "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/maxi.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.577 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/saxilite.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.577 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.577 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/dsp48.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.578 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.579 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/kintex7/dsp48e1.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.579 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 0.579 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 50950} {LUT 203800}    {FF 407600} {DSP48E 840}    {BRAM 890}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 0.579 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed medium "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 0.579 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.02Total elapsed time: 0.582 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/kintex7/kintex7.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.584 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.584 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.596 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/nativeAXI4.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/saxilite.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.601 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/maxi.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 0.616 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 0.616 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 0.628 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.637 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/xfft.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.13Total elapsed time: 0.764 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/xfir.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/tps/tcl/tcllib1.11.1/struct/list.tcl "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.802 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.804 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/tps/tcl/tcllib1.11.1/math/bignum.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 0.830 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.08Total elapsed time: 0.849 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/dds_compiler.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 0.858 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/util.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.858 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.24Total elapsed time: 0.858 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.862 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.24Total elapsed time: 0.862 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.24Total elapsed time: 0.862 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 0Total elapsed time: 0.863 sec.
@I [HLS-100] Command "import_lib /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/kintex7/kintex7_fpv6 "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx_fpv7.lib "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx_hp.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.865 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 0.872 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx_fpv.hlp "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx.hlp "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/target_info.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.887 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/xilinx_interface.hlp "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/maxi.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.888 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/saxilite.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.888 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 0.888 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/dsp48.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.891 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 0.892 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 0.893 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/kintex7/kintex7_hp.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.895 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.04Total elapsed time: 0.906 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/kintex7/kintex7_fpv6.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.910 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 0.911 sec.
@I [HLS-100] Command "set_part xc7k160tfbg484-1 "
@I [HLS-100] Command "add_library xilinx/kintex7/kintex7:xc7k160t:fbg484:-1 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 0.919 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.02Total elapsed time: 0.940 sec.
@I [HLS-100] Command "license_exists ap_opencl "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.01Total elapsed time: 0.983 sec.
@I [HLS-100] Command "license_exists ap_sdsoc "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.01Total elapsed time: 1.11 sec.
@I [HLS-100] Command "license_exists AUTOESL_NI "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.01Total elapsed time: 1.36 sec.
@I [HLS-100] Command "license_exists HLS "
@I [HLS-100] Command 'license_exists' returned 0; elapsed 0Total elapsed time: 1.37 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 0Total elapsed time: 1.37 sec.
@I [HLS-100] Command "import_lib /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/kintex7/kintex7 "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx.lib "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/xilinx_interface.lib "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/plb46.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.39 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/fsl.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.39 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/axi4.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.40 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/maxi.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.41 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/saxilite.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.41 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.41 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/dsp48.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.42 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/dds_compiler.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.43 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/xfft.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.43 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/xfir.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 1.43 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 1.48 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx_old.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 1.53 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx_vivado.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.55 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx.hlp "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/target_info.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.60 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/xilinx_interface.hlp "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/maxi.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.60 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/saxilite.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.61 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.61 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/dsp48.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.63 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 1.64 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/kintex7/dsp48e1.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.65 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 1.65 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 50950} {LUT 203800}    {FF 407600} {DSP48E 840}    {BRAM 890}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 1.65 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed medium "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 1.65 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.03Total elapsed time: 1.69 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/kintex7/kintex7.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.72 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.74 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 1.78 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/nativeAXI4.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/saxilite.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 1.87 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/maxi.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 1.107 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.02Total elapsed time: 1.107 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.02Total elapsed time: 1.126 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.03Total elapsed time: 1.146 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/xfft.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.2Total elapsed time: 1.443 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/xfir.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.05Total elapsed time: 1.508 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/dds_compiler.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 1.515 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/util.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.515 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.34Total elapsed time: 1.515 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.518 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.34Total elapsed time: 1.518 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.34Total elapsed time: 1.518 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 1.519 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 25350} {LUT 101400}    {FF 202800} {DSP48E 600}    {BRAM 650}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 1.519 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed slow "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 1.519 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.43Total elapsed time: 1.521 sec.
@I [HLS-100] Command "add_library xilinx/kintex7/kintex7_fpv6 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 1.521 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0Total elapsed time: 1.539 sec.
@I [HLS-100] Command "license_exists ap_opencl "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.02Total elapsed time: 1.563 sec.
@I [HLS-100] Command "license_exists ap_sdsoc "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0Total elapsed time: 1.579 sec.
@I [HLS-100] Command "license_exists AUTOESL_NI "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.01Total elapsed time: 1.598 sec.
@I [HLS-100] Command "license_exists HLS "
@I [HLS-100] Command 'license_exists' returned 0; elapsed 0Total elapsed time: 1.600 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 0Total elapsed time: 1.601 sec.
@I [HLS-100] Command "import_lib /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/kintex7/kintex7_fpv6 "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx_fpv7.lib "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx_hp.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.603 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 1.611 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx_fpv.hlp "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx.hlp "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/target_info.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.624 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/xilinx_interface.hlp "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/maxi.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 1.624 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/saxilite.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.625 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 1.625 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/dsp48.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.626 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 1.627 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 1.628 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/kintex7/kintex7_hp.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.630 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.04Total elapsed time: 1.640 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/kintex7/kintex7_fpv6.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 1.643 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 1.643 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.08Total elapsed time: 1.644 sec.
@I [HLS-10] Setting target device to 'xc7k160tfbg484-1'
@I [HLS-100] Command 'set_part' returned 0; elapsed 0.51Total elapsed time: 1.645 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 1.645 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 25350} {LUT 101400}    {FF 202800} {DSP48E 600}    {BRAM 650}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 1.645 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed slow "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 1.645 sec.
@I [HLS-100] Command 'open_solution' returned 0; elapsed 0.83Total elapsed time: 1.646 sec.
@I [HLS-100] Command "set_part xc7k160tfbg484-1 "
@I [HLS-100] Command "add_library xilinx/kintex7/kintex7:xc7k160t:fbg484:-1 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 1.650 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.01Total elapsed time: 1.665 sec.
@I [HLS-100] Command "license_exists ap_opencl "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.01Total elapsed time: 1.681 sec.
@I [HLS-100] Command "license_exists ap_sdsoc "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0Total elapsed time: 1.703 sec.
@I [HLS-100] Command "license_exists AUTOESL_NI "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.01Total elapsed time: 1.720 sec.
@I [HLS-100] Command "license_exists HLS "
@I [HLS-100] Command 'license_exists' returned 0; elapsed 0Total elapsed time: 1.720 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 0Total elapsed time: 1.720 sec.
@I [HLS-100] Command "import_lib /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/kintex7/kintex7 "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx.lib "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/xilinx_interface.lib "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/plb46.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.722 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/fsl.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.722 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/axi4.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.723 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/maxi.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.723 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/saxilite.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.724 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 1.724 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/dsp48.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.725 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/dds_compiler.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.725 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/xfft.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.725 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/xfir.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.726 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 1.730 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx_old.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 1.735 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx_vivado.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.736 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx.hlp "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/target_info.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.741 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/xilinx_interface.hlp "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/maxi.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.742 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/saxilite.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.742 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.742 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/dsp48.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 1.744 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 1.745 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/kintex7/dsp48e1.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.748 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 1.748 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 50950} {LUT 203800}    {FF 407600} {DSP48E 840}    {BRAM 890}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 1.748 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed medium "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 1.748 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.03Total elapsed time: 1.753 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/kintex7/kintex7.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.756 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.757 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.760 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/nativeAXI4.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/saxilite.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 1.766 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/maxi.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.02Total elapsed time: 1.777 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.03Total elapsed time: 1.777 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 1.792 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.02Total elapsed time: 1.811 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/xfft.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.16Total elapsed time: 1.979 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/xfir.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.05Total elapsed time: 2.38 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/dds_compiler.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 2.44 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/util.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 2.44 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.28Total elapsed time: 2.44 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 2.46 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.28Total elapsed time: 2.46 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.28Total elapsed time: 2.46 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 2.47 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 25350} {LUT 101400}    {FF 202800} {DSP48E 600}    {BRAM 650}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 2.48 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed slow "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 2.48 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.34Total elapsed time: 2.49 sec.
@I [HLS-100] Command "add_library xilinx/kintex7/kintex7_fpv6 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 2.50 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.01Total elapsed time: 2.65 sec.
@I [HLS-100] Command "license_exists ap_opencl "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.01Total elapsed time: 2.77 sec.
@I [HLS-100] Command "license_exists ap_sdsoc "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0Total elapsed time: 2.92 sec.
@I [HLS-100] Command "license_exists AUTOESL_NI "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.02Total elapsed time: 2.108 sec.
@I [HLS-100] Command "license_exists HLS "
@I [HLS-100] Command 'license_exists' returned 0; elapsed 0Total elapsed time: 2.109 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 0Total elapsed time: 2.109 sec.
@I [HLS-100] Command "import_lib /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/kintex7/kintex7_fpv6 "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx_fpv7.lib "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx_hp.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 2.111 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 2.115 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx_fpv.hlp "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx.hlp "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/target_info.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 2.124 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/xilinx_interface.hlp "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/maxi.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 2.125 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/saxilite.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 2.125 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 2.125 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/dsp48.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 2.127 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 2.127 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 2.128 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/kintex7/kintex7_hp.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 2.129 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.02Total elapsed time: 2.138 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/kintex7/kintex7_fpv6.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 2.141 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 2.141 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.07Total elapsed time: 2.142 sec.
@I [HLS-100] Command 'set_part' returned 0; elapsed 0.41Total elapsed time: 2.142 sec.
@I [HLS-100] Command "create_clock -period 8 -name default "
@I [HLS-100] Command 'create_clock' returned 0; elapsed 0Total elapsed time: 2.144 sec.
@I [HLS-100] Command "source ./dct_prj/solution7/directives.tcl "
@I [HLS-100] Command "set_directive_unroll -factor 8 dct_1d/DCT_Inner_Loop "
@I [HLS-100] Command 'set_directive_unroll' returned 0; elapsed 0Total elapsed time: 2.144 sec.
@I [HLS-100] Command "set_directive_pipeline dct_1d/DCT_Outer_Loop "
@I [HLS-100] Command 'set_directive_pipeline' returned 0; elapsed 0Total elapsed time: 2.145 sec.
@I [HLS-100] Command "set_directive_array_partition -type block -factor 4 -dim 2 dct_2d col_inbuf "
@I [HLS-100] Command 'set_directive_array_partition' returned 0; elapsed 0Total elapsed time: 2.145 sec.
@I [HLS-100] Command "set_directive_array_partition -type block -factor 4 -dim 2 dct buf_2d_in "
@I [HLS-100] Command 'set_directive_array_partition' returned 0; elapsed 0Total elapsed time: 2.145 sec.
@I [HLS-100] Command "set_directive_dataflow dct "
@I [HLS-100] Command 'set_directive_dataflow' returned 0; elapsed 0Total elapsed time: 2.146 sec.
@I [HLS-100] Command "set_directive_inline dct_2d "
@I [HLS-100] Command 'set_directive_inline' returned 0; elapsed 0Total elapsed time: 2.146 sec.
@I [HLS-100] Command "set_directive_pipeline read_data/RD_Loop_Row "
@I [HLS-100] Command 'set_directive_pipeline' returned 0; elapsed 0Total elapsed time: 2.146 sec.
@I [HLS-100] Command "set_directive_pipeline write_data/WR_Loop_Row "
@I [HLS-100] Command 'set_directive_pipeline' returned 0; elapsed 0Total elapsed time: 2.146 sec.
@I [HLS-100] Command "set_directive_pipeline dct_2d/Xpose_Row_Inner_Loop "
@I [HLS-100] Command 'set_directive_pipeline' returned 0; elapsed 0Total elapsed time: 2.147 sec.
@I [HLS-100] Command "set_directive_pipeline dct_2d/Xpose_Col_Inner_Loop "
@I [HLS-100] Command 'set_directive_pipeline' returned 0; elapsed 0Total elapsed time: 2.147 sec.
@I [HLS-100] Command "set_directive_pipeline dct_2d/Row_DCT_Loop "
@I [HLS-100] Command 'set_directive_pipeline' returned 0; elapsed 0Total elapsed time: 2.147 sec.
@I [HLS-100] Command "set_directive_pipeline dct_2d/Col_DCT_Loop "
@I [HLS-100] Command 'set_directive_pipeline' returned 0; elapsed 0Total elapsed time: 2.147 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 2.147 sec.
@I [HLS-100] Command "csynth_design "
@I [HLS-100] Command "elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 "
@I [HLS-10] Analyzing design file 'dct.cpp' ... 
@0 [HLS-0] Analyzing design file 'dct.cpp' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] 
Checking before pre-process: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit   -I "/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/systemc/include" -I "/opt/Xilinx/Vivado_HLS/2015.3/include" -I "/opt/Xilinx/Vivado_HLS/2015.3/include/ap_sysc" -fexceptions -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -include etc/autopilot_ssdm_op.h "dct.cpp"  -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.pp.00.o"

@I [HLS-100] Command "is_encrypted /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.pp.00.o "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 2.561 sec.
@I [HLS-0] Syntax Checker time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "dct.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.pp.0.cpp"

@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-0] Setting directive 'UNROLL' factor=8 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredcol_inbuf block=positionBoolean0type factor=4 dim=2 
@I [HLS-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredbuf_2d_in block=positionBoolean0type factor=4 dim=2 
@I [HLS-0] Setting directive 'DATAFLOW' 
@I [HLS-0] Setting directive 'INLINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-100] Command "list_core -type functional_unit "
@I [HLS-100] Command 'list_core' returned 0; elapsed 0Total elapsed time: 2.709 sec.
@I [HLS-0] Marker-Pragma convertor: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.pp.0.cpp /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.pp.0.cpp.ap-line.cpp /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.pp.0.cpp.ap-line.cpp.CXX 1
@I [HLS-0] 
Source processor: exec /opt/Xilinx/Vivado_HLS/2015.3/tps/lnx64/jre/bin/java -Xmx512m -classpath   "/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/autopilot.sourceprocessor.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/org.eclipse.cdt.core_5.3.0.xilinx_patch.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/org.eclipse.core.runtime_3.7.0.v20110110.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/org.eclipse.equinox.common_3.6.0.v20110523.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/com.ibm.icu_4.4.2.v20110208.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/jargs.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/org.eclipse.emf.common_2.10.1.v20150123-0348.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore_2.10.2.v20150123-0348.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore.xmi_2.10.2.v20150123-0348.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.directiveFileModel_1.0.0.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.common_1.0.0.jar"  autopilot.sourceprocessor.CParser  "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.pp.0.cpp.ap-line.cpp"  -m "dct" -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.pp.0.cpp.ap-cdt.cpp" --pp --directive /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/solution7.directive --source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct.cpp --error /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ve --vetcl /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db --ca --es --gf --df --pd --p2d /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db --sd --scff /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/.systemc_flag --ad

@I [HLS-0] Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __value;
Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __tmp;
@I [HLS-0] Marker-Pragma convertor: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.pp.0.cpp.ap-cdt.cpp /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.pragma.0.cpp /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.pragma.0.cpp.ap-line.CXX 0
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.689 sec.
@I [HLS-0] CDT processor time: 5 seconds per iteration
@I [HLS-0] Pragma handling time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.pragma.2.cpp"

@I [HLS-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.g.bc"
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/ve_warning.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 9.943 sec.
@I [HLS-10] Validating synthesis directives ...
@0 [HLS-0] Validating synthesis directives ...
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 9.945 sec.
@I [HLS-0] Linking all ...
@I [HLS-0] exec llvm-ld  "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.bc"  -disable-opt  -L/opt/Xilinx/Vivado_HLS/2015.3/lnx64/lib -lm_basic -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/a.o.pre"
@I [HLS-0] Link time: 0 seconds per iteration
@I [HLS-0] Linking all ...
@I [HLS-0] exec llvm-ld  "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.g.bc"  -disable-opt  -L/opt/Xilinx/Vivado_HLS/2015.3/lnx64/lib -lm_basic -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/a.g.pre"
@I [HLS-0] Link time: 0 seconds per iteration
@I [HLS-100] Command "opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 "
@I [HLS-100] Command "cleanup_all_models "
@I [HLS-100] Command 'cleanup_all_models' returned 0; elapsed 0Total elapsed time: 10.211 sec.
@I [HLS-10] Starting code transformations ...
@0 [HLS-0] Starting code transformations ...
@I [HLS-0] std xform: transform -hls -share-std-xform -always-inline -promote-dbg-pointer  -interface-preproc  -scalarrepl -mem2reg -keep-read-access -instcombine -dce  -promote-dbg-pointer  -bitop-raise  -indvars -loop-simplify -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -basicaa  -simplifycfg -mem2reg -globalopt  -global-constprop -deadargelim -instcombine -simplifycfg  -prune-eh -simplifycfg  -scalarrepl -instcombine -reassociate -licm  -simplifycfg -loop-simplify -indvars -instcombine  -simplifycfg -mem2reg -loop-simplify -indvars -instcombine  -gvn -gvn -instcombine -adce  -break-crit-edges  -simplifycfg -loop-delete  -global-array-opt -dce -dse -adce  -find-syn-modules -top dct  -deadargelim  -mem2reg -instcombine -dce  -presyn-prepare -auto-rom-infer  -interface-preproc  -syn-check -check-rec-only  -find-region -simplifycfg -func-extr -function-inline  -globaldce -mem2reg -instcombine -dce   -gvn -globaldce -adce -adse  -constprop -instcombine -bit-constprop  -instcombine -dce -simplifycfg -bitop-raise  -simplifycfg -dce -loop-delete -reassociate  -globalopt -global-privatize -mem2reg -dce  -global-constprop -pointer-simplify -constprop -dce  -func-inst -deadargelim  -promote-dbg-pointer  -norm-name   /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/a.g.0.bc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/a.g.1.bc -f  -phase std-opt
@I [XFORM-501] Unrolling loop 'DCT_Inner_Loop' (dct.cpp:58) in function 'dct_1d(short*, short*)': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
@I [XFORM-603] Inlining function 'dct_2d' into 'dct' (dct.cpp:139).
@I [HLS-0] Std xform time: 0 seconds per iteration
@I [HLS-100] Command "is_encrypted /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/a.g.1.bc "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 10.580 sec.
@I [HLS-10] Checking synthesizability ...
@0 [HLS-0] Checking synthesizability ...
@I [HLS-0] syn check 1/2: transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce  -mem2reg -instcombine  -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce  -array-normalize -instcombine -dce  -array-seg-normalize -instcombine -dce  -array-flatten -instcombine -dce  -array-burst -dce  -deadargelim -promote-global-argument  -function-inline -globaldce -dce  -doublePtrSimplify -doublePtrElim -dce  -doublePtrSimplify -promote-dbg-pointer  -dce -scalarrepl -dse -adse -instcombine  -ptrLegalization  -simplifycfg -dce -instcombine  -pointer-simplify -ptrArgReplace -dce -instcombine   -disaggr -scalarrepl -norm-name -dce  -mem2reg -instcombine -ptrLegalization   -simplifycfg -deadargelim  -instcombine -dce -inst-simplify  -function-uniquify -directive-preproc -mem2reg -dse -dce  -globaldce    /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/a.g.1.bc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/a.g.2.prechk.bc -f
@I [HLS-0] Syn check 1/2 time: 0 seconds per iteration
@I [HLS-0] syn check 2/2: transform -syn-check   /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/a.g.2.prechk.bc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/a.g.2.bc -f  -phase syn-check
@I [HLS-0] Syn check 2/2 time: 0 seconds per iteration
@I [HLS-0] Compiler optimizing ...
@I [HLS-0] Share syncheck's 1.bc for syn flow: copy /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/a.g.1.bc to /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/a.o.1.bc
@I [HLS-0] presyn 1: transform -hls -tmp /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db -type-info  -function-uniquify -directive-preproc -mem2reg -dse -dce  -disaggr -scalarrepl -norm-name -deadargelim  -mem2reg -instcombine -dce -auto-rom-infer -dce -function-uniquify  -clib-intrinsic-prepare -dce  -func-buffer -dce -array-normalize  -func-legal -instcombine -gvn -constprop -dce   -ptrArgReplace -mem2reg -instcombine -dce  -array-seg-normalize -deadargelim  -instcombine -dce  -pointer-simplify -dce  -port-alignment -dce  -interface-preproc  -data-pack -instcombine -dce   -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -loop-simplify -indvars -instcombine  -gvn -loop-simplify -mem2reg -dce -simplifycfg  -find-region -instcombine  -auto-loop-pipeline  -inst-simplify  -interface-preproc  -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -attach-range  -gvn -disable-agg-range -inst-simplify  -constprop -simplifycfg -dce  -pointer-simplify -dce  -globalopt -constprop -dce  -array-promote -constprop -instcombine -dce  -ptrArgReplace -mem2reg  -instcombine -simplifycfg -dce  -auto-par -instcombine -dce  -array-transform-check  -array-reshape -instcombine -simplifycfg -dce  -ptrArgReplace -deadargelim -mem2reg  -instcombine -simplifycfg -dce   -duplicate-dataflow-processes -globaldce  -array-partition -instcombine -simplifycfg -dce  -ptrArgReplace -global-constprop -deadargelim -mem2reg  -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg  -instcombine -simplifycfg -dce   -globalopt -constprop -dce  -array-promote -constprop -instcombine -dce  -ptrArgReplace -mem2reg  -instcombine -simplifycfg -dce   -mem-intrinsic-preproc -dce  -global-privatize  -mem2reg -globaldce  -promote-global-argument  -ptrArgReplace -mem2reg -instcombine -dce  -globalopt -mergereturn -simplify-global-access -mem2reg -dce  -pointer-simplify -dce  -functionattrs  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -inst-simplify -dce -norm-name  -function-inline -globaldce  -func-inst -constprop -instcombine -simplifycfg -dce  -func-legal -dce   -loop-bound  -arraycheck -bitwidthmin -on-by-dataflow  -loop-delete -instcombine -simplifycfg -dce -loop-simplify -clean-region -simplifycfg -loop-stream -instcombine -simplifycfg -dce -globaldce  -stream-intrinsic-preproc -dce  -check-ap-stream -loop-simplify -eliminate-keepreads   -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim  -check-dataflow-syntax  -legalize-stream-variable -legalize-global -legalize-global-1  -extract-subproc -dce -dead-channel-elimination  -canonicalize-gep -globaldce -dce -gvn -deadargelim  -scalar-propagation -deadargelim -globaldce -mem2reg  -check-dataflow-channels -function-stream -dce -globaldce  -prop-fifo-spec -internal-stream-gen  -canonicalize-gep -globaldce -dce -gvn -deadargelim   -mergereturn -indvars -loop-simplify  -array-stream -instcombine -simplifycfg -dce  -bundle-memfifo-ops -deadargelim    -function-uniquify -directive-preproc -mem2reg -dse -dce  -group-axi-access    -licm -simplifycfg -dce -loop-delete  -norm-name  /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/a.o.1.bc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/a.o.1.tmp.bc -f
@I [XFORM-502] Unrolling all sub-loops inside loop 'WR_Loop_Row' (dct.cpp:121) in function 'write_data' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'RD_Loop_Row' (dct.cpp:104) in function 'read_data' for pipelining.
@I [XFORM-502] Unrolling all loops for pipelining in function 'dct_1d' (dct.cpp:48).
@W [XFORM-505] Ignored pipeline directive for loop 'DCT_Outer_Loop' (dct.cpp:56) because its parent loop or function is pipelined.
@W [XFORM-503] Ignored partial unroll directive for loop 'DCT_Inner_Loop' (dct.cpp:58) because its parent loop or function is pipelined.
@I [XFORM-501] Unrolling loop 'WR_Loop_Col' (dct.cpp:124) in function 'write_data' completely.
@I [XFORM-501] Unrolling loop 'RD_Loop_Col' (dct.cpp:107) in function 'read_data' completely.
@I [XFORM-501] Unrolling loop 'DCT_Outer_Loop' (dct.cpp:56) in function 'dct_1d' completely.
@I [XFORM-501] Unrolling loop 'DCT_Inner_Loop' (dct.cpp:58) in function 'dct_1d' completely.
@I [XFORM-101] Partitioning array 'buf_2d_in' (dct.cpp:133) in dimension 2 with a block factor 4.
@I [XFORM-101] Partitioning array 'col_inbuf' (dct.cpp:69) in dimension 2 with a block factor 4.
@I [XFORM-721] Changing loop 'Loop_Row_DCT_Loop_proc' (dct.cpp:74) to a process function for dataflow in function 'dct'.
@I [XFORM-721] Changing loop 'Loop_2_proc' (dct.cpp:78) to a process function for dataflow in function 'dct'.
@I [XFORM-721] Changing loop 'Loop_Col_DCT_Loop_proc' (dct.cpp:84) to a process function for dataflow in function 'dct'.
@I [XFORM-721] Changing loop 'Loop_4_proc' (dct.cpp:88) to a process function for dataflow in function 'dct'.
@I [XFORM-712] Applying dataflow to function 'dct' (dct.cpp:131), detected/extracted 6 process function(s):
	 'read_data'
	 'Loop_Row_DCT_Loop_proc'
	 'Loop_2_proc'
	 'Loop_Col_DCT_Loop_proc'
	 'Loop_4_proc'
	 'write_data'.
@I [HLS-0] Presyn 1 time: 1 seconds per iteration
@I [HLS-0] presyn 2: transform -hls -keep-callgraph -scalarrepl -mem2reg  -port-alignment -attach-range -dce  -pipe-mux-gen  -indvars -loop-bound  -inst-simplify -instcombine -dce  -merge-array-access -mem2reg -dce  -clean-region -mergereturn -if-conv  -instcombine -dce -constprop  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -scalarrepl -mem2reg  -global-constprop -deadargelim -deadargelim  -instcombine -dce -simplifycfg    -ptrArgReplace -mem2reg -function-inline  -globaldce -mem2reg -instcombine -dce -expr-balance  -instcombine -dce  -bitwidthmin  -directive-preproc  -inst-rectify -instcombine -dce  -functionattrs  -constprop -instcombine -bit-constprop  -simplify-global-access  -globalopt -globaldce  -inst-simplify -instcombine -elimdeaddata -dce  -loop-delete -simplifycfg   -norm-name /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/a.o.1.tmp.bc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/a.o.2.bc -f  -phase presyn
@I [XFORM-11] Balancing expressions in function 'dct_1d' (dct.cpp:48)...62 expression(s) balanced.
@I [HLS-0] Presyn 2 time: 0 seconds per iteration
@I [HLS-100] Command "is_encrypted /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/a.o.2.bc "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 12.936 sec.
@I [HLS-0] build ssdm: transform -hls  -function-uniquify -auto-function-inline -globaldce  -ptrArgReplace -mem2reg -instcombine -dce  -array-flatten -gvn -instcombine -dce  -loop-simplify -indvars -licm -loop-dep  -loop-bound -licm -loop-simplify -flattenloopnest  -array-map -dce -func-legal  -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify   -array-burst -promote-global-argument -dce  -axi4-lower -array-seg-normalize  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm  -inst-simplify -dce  -globaldce -array-stream -eliminate-keepreads -instcombine  -dce   -deadargelim -doublePtrSimplify  -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer  -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg  -instcombine  -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine  -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound  -loop-simplify -loop-preproc  -constprop -global-constprop -gvn -mem2reg -instcombine -dce  -loop-merge -dce  -bitwidthmin  -deadargelim -dce  -scalar-propagation -deadargelim -globaldce -mem2reg  -interface-preproc -interface-gen  -deadargelim -directive-preproc -inst-simplify -dce  -gvn -mem2reg -instcombine -dce -adse  -loop-bound  -instcombine -cfgopt -simplifycfg -loop-simplify  -clean-region -io-protocol  -find-region -mem2reg  -bitop-raise  -inst-simplify -inst-rectify -instcombine -adce -deadargelim  -loop-simplify -phi-opt -bitop-raise  -cfgopt -simplifycfg -strip-dead-prototypes  -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa  -inst-simplify -simplifycfg   -mergereturn -inst-simplify -inst-rectify  -dce -bitop-lower  -loop-rewind -pointer-simplify -dce -cfgopt  -read-loop-dep -dce -bitwidth -norm-name -legalize    -cdfg-build  /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/a.o.2.bc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/a.o.3.bc -f  -phase build-ssdm
@I [XFORM-541] Flattening a loop nest 'Loop-1' (dct.cpp:78:6) in function 'Loop_2_proc'.
@I [XFORM-541] Flattening a loop nest 'Loop-1' (dct.cpp:88:6) in function 'Loop_4_proc'.
@I [HLS-0] Build ssdm time: 0 seconds per iteration
@I [HLS-100] Command "is_encrypted /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/a.o.3.bc "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 13.663 sec.
@I [HLS-0] Finish building internal data model.
@I [HLS-100] Command 'opt_and_import_c' returned 0; elapsed 3.23Total elapsed time: 13.695 sec.
@I [HLS-111] Elapsed time: 7.04 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command 'elaborate' returned 0; elapsed 5.44Total elapsed time: 13.695 sec.
@I [HLS-100] Command "autosyn "
@I [HLS-10] Starting hardware synthesis ...
@0 [HLS-0] Starting hardware synthesis ...
@I [HLS-0] Synthesizing C/C++ design ...
@I [HLS-10] Synthesizing 'dct' ...
@0 [HLS-0] Synthesizing 'dct' ...
@I [HLS-100] Command "ap_set_top_model dct "
@I [HLS-100] Command 'ap_set_top_model' returned 0; elapsed 0Total elapsed time: 13.696 sec.
@I [HLS-100] Command "get_model_list dct -filter all-wo-channel -topdown "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 13.696 sec.
@I [HLS-100] Command "preproc_iomode -model dct "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0Total elapsed time: 13.696 sec.
@I [HLS-100] Command "preproc_iomode -model dct_write_data "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0Total elapsed time: 13.696 sec.
@I [HLS-100] Command "preproc_iomode -model dct_Loop_4_proc "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0Total elapsed time: 13.696 sec.
@I [HLS-100] Command "preproc_iomode -model dct_Loop_Col_DCT_Loop_proc "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0Total elapsed time: 13.696 sec.
@I [HLS-100] Command "preproc_iomode -model dct_Loop_2_proc "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0Total elapsed time: 13.696 sec.
@I [HLS-100] Command "preproc_iomode -model dct_Loop_Row_DCT_Loop_proc "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0Total elapsed time: 13.696 sec.
@I [HLS-100] Command "preproc_iomode -model dct_dct_1d "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0Total elapsed time: 13.697 sec.
@I [HLS-100] Command "preproc_iomode -model dct_read_data "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0Total elapsed time: 13.697 sec.
@I [HLS-100] Command "get_model_list dct -filter all-wo-channel "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 13.697 sec.
@I [HLS-0] Model list for configure: dct_read_data dct_dct_1d dct_Loop_Row_DCT_Loop_proc dct_Loop_2_proc dct_Loop_Col_DCT_Loop_proc dct_Loop_4_proc dct_write_data dct
@I [HLS-0] Configuring Module : dct_read_data ...
@I [HLS-100] Command "set_default_model dct_read_data "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 13.697 sec.
@I [HLS-100] Command "apply_spec_resource_limit dct_read_data "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 13.697 sec.
@I [HLS-0] Configuring Module : dct_dct_1d ...
@I [HLS-100] Command "set_default_model dct_dct_1d "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 13.697 sec.
@I [HLS-100] Command "apply_spec_resource_limit dct_dct_1d "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 13.698 sec.
@I [HLS-0] Configuring Module : dct_Loop_Row_DCT_Loop_proc ...
@I [HLS-100] Command "set_default_model dct_Loop_Row_DCT_Loop_proc "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 13.698 sec.
@I [HLS-100] Command "apply_spec_resource_limit dct_Loop_Row_DCT_Loop_proc "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 13.698 sec.
@I [HLS-0] Configuring Module : dct_Loop_2_proc ...
@I [HLS-100] Command "set_default_model dct_Loop_2_proc "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 13.698 sec.
@I [HLS-100] Command "apply_spec_resource_limit dct_Loop_2_proc "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 13.698 sec.
@I [HLS-0] Configuring Module : dct_Loop_Col_DCT_Loop_proc ...
@I [HLS-100] Command "set_default_model dct_Loop_Col_DCT_Loop_proc "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 13.698 sec.
@I [HLS-100] Command "apply_spec_resource_limit dct_Loop_Col_DCT_Loop_proc "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 13.698 sec.
@I [HLS-0] Configuring Module : dct_Loop_4_proc ...
@I [HLS-100] Command "set_default_model dct_Loop_4_proc "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 13.698 sec.
@I [HLS-100] Command "apply_spec_resource_limit dct_Loop_4_proc "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 13.698 sec.
@I [HLS-0] Configuring Module : dct_write_data ...
@I [HLS-100] Command "set_default_model dct_write_data "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 13.698 sec.
@I [HLS-100] Command "apply_spec_resource_limit dct_write_data "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 13.698 sec.
@I [HLS-0] Configuring Module : dct ...
@I [HLS-100] Command "set_default_model dct "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 13.698 sec.
@I [HLS-100] Command "apply_spec_resource_limit dct "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 13.698 sec.
@I [HLS-0] Model list for preprocess: dct_read_data dct_dct_1d dct_Loop_Row_DCT_Loop_proc dct_Loop_2_proc dct_Loop_Col_DCT_Loop_proc dct_Loop_4_proc dct_write_data dct
@I [HLS-0] Preprocessing Module: dct_read_data ...
@I [HLS-100] Command "set_default_model dct_read_data "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 13.698 sec.
@I [HLS-100] Command "cdfg_preprocess -model dct_read_data "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0Total elapsed time: 13.699 sec.
@I [HLS-100] Command "rtl_gen_preprocess dct_read_data "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0.01Total elapsed time: 13.700 sec.
@I [HLS-0] Preprocessing Module: dct_dct_1d ...
@I [HLS-100] Command "set_default_model dct_dct_1d "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 13.700 sec.
@I [HLS-100] Command "cdfg_preprocess -model dct_dct_1d "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0Total elapsed time: 13.701 sec.
@I [HLS-100] Command "rtl_gen_preprocess dct_dct_1d "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 13.701 sec.
@I [HLS-0] Preprocessing Module: dct_Loop_Row_DCT_Loop_proc ...
@I [HLS-100] Command "set_default_model dct_Loop_Row_DCT_Loop_proc "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 13.702 sec.
@I [HLS-100] Command "cdfg_preprocess -model dct_Loop_Row_DCT_Loop_proc "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0Total elapsed time: 13.702 sec.
@I [HLS-100] Command "rtl_gen_preprocess dct_Loop_Row_DCT_Loop_proc "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 13.702 sec.
@I [HLS-0] Preprocessing Module: dct_Loop_2_proc ...
@I [HLS-100] Command "set_default_model dct_Loop_2_proc "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 13.702 sec.
@I [HLS-100] Command "cdfg_preprocess -model dct_Loop_2_proc "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0Total elapsed time: 13.703 sec.
@I [HLS-100] Command "rtl_gen_preprocess dct_Loop_2_proc "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 13.703 sec.
@I [HLS-0] Preprocessing Module: dct_Loop_Col_DCT_Loop_proc ...
@I [HLS-100] Command "set_default_model dct_Loop_Col_DCT_Loop_proc "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 13.703 sec.
@I [HLS-100] Command "cdfg_preprocess -model dct_Loop_Col_DCT_Loop_proc "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0Total elapsed time: 13.703 sec.
@I [HLS-100] Command "rtl_gen_preprocess dct_Loop_Col_DCT_Loop_proc "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 13.704 sec.
@I [HLS-0] Preprocessing Module: dct_Loop_4_proc ...
@I [HLS-100] Command "set_default_model dct_Loop_4_proc "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 13.704 sec.
@I [HLS-100] Command "cdfg_preprocess -model dct_Loop_4_proc "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0Total elapsed time: 13.704 sec.
@I [HLS-100] Command "rtl_gen_preprocess dct_Loop_4_proc "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 13.705 sec.
@I [HLS-0] Preprocessing Module: dct_write_data ...
@I [HLS-100] Command "set_default_model dct_write_data "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 13.705 sec.
@I [HLS-100] Command "cdfg_preprocess -model dct_write_data "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0Total elapsed time: 13.706 sec.
@I [HLS-100] Command "rtl_gen_preprocess dct_write_data "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 13.706 sec.
@I [HLS-0] Preprocessing Module: dct ...
@I [HLS-100] Command "set_default_model dct "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 13.706 sec.
@I [HLS-100] Command "cdfg_preprocess -model dct "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0Total elapsed time: 13.707 sec.
@I [HLS-100] Command "rtl_gen_preprocess dct "
@W [SYN-107] Renaming port name 'dct/input' to 'dct/input_r' to avoid the conflict with HDL keywords or other object names.
@W [SYN-107] Renaming port name 'dct/output' to 'dct/output_r' to avoid the conflict with HDL keywords or other object names.
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 13.713 sec.
@I [HLS-0] Model list for synthesis: dct_read_data dct_dct_1d dct_Loop_Row_DCT_Loop_proc dct_Loop_2_proc dct_Loop_Col_DCT_Loop_proc dct_Loop_4_proc dct_write_data dct
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dct_read_data' 
@0 [HLS-0] -- Scheduling module 'dct_read_data' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model dct_read_data "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 13.714 sec.
@I [HLS-100] Command "schedule -model dct_read_data "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'RD_Loop_Row'.
@W [SCHED-69] Unable to schedule 'load' operation ('input_load_2', dct.cpp:107) on array 'input_r' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 4, Depth: 5.
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.04Total elapsed time: 13.757 sec.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "report -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_read_data.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 13.762 sec.
@I [HLS-100] Command "db_write -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_read_data.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.01Total elapsed time: 13.770 sec.
@I [HLS-0] Finish scheduling dct_read_data.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dct_read_data' 
@0 [HLS-0] -- Exploring micro-architecture for module 'dct_read_data' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model dct_read_data "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 13.771 sec.
@I [HLS-100] Command "bind -model dct_read_data "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=dct_read_data
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.01Total elapsed time: 13.777 sec.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "report -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_read_data.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 13.786 sec.
@I [HLS-100] Command "db_write -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_read_data.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0Total elapsed time: 13.793 sec.
@I [HLS-0] Finish binding dct_read_data.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dct_dct_1d' 
@0 [HLS-0] -- Scheduling module 'dct_dct_1d' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model dct_dct_1d "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 13.794 sec.
@I [HLS-100] Command "schedule -model dct_dct_1d "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'dct_dct_1d'.
@W [SCHED-69] Unable to schedule 'store' operation (dct.cpp:62) of variable 'tmp_3_1', dct.cpp:62 on array 'dst' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 4, Depth: 9.
@W [SCHED-21] Estimated clock period (8.93ns) exceeds the target (target clock period: 8ns, clock uncertainty: 1ns, effective delay budget: 7ns).
@W [SCHED-21] The critical path consists of the following:
	'mul' operation ('tmp_6_1', dct.cpp:60) (2.84 ns)
	'add' operation ('tmp2', dct.cpp:62) (2.95 ns)
	'add' operation ('tmp9', dct.cpp:62) (1.7 ns)
	'add' operation ('tmp_1', dct.cpp:62) (1.44 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.17Total elapsed time: 14.1 sec.
@I [HLS-111] Elapsed time: 0.18 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "report -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_dct_1d.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 14.15 sec.
@I [HLS-100] Command "db_write -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_dct_1d.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.01Total elapsed time: 14.31 sec.
@I [HLS-0] Finish scheduling dct_dct_1d.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dct_dct_1d' 
@0 [HLS-0] -- Exploring micro-architecture for module 'dct_dct_1d' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model dct_dct_1d "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 14.34 sec.
@I [HLS-100] Command "bind -model dct_dct_1d "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=dct_dct_1d
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.02Total elapsed time: 14.63 sec.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "report -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_dct_1d.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.03Total elapsed time: 14.101 sec.
@I [HLS-100] Command "db_write -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_dct_1d.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.02Total elapsed time: 14.122 sec.
@I [HLS-0] Finish binding dct_dct_1d.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dct_Loop_Row_DCT_Loop_proc' 
@0 [HLS-0] -- Scheduling module 'dct_Loop_Row_DCT_Loop_proc' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model dct_Loop_Row_DCT_Loop_proc "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 14.123 sec.
@I [HLS-100] Command "schedule -model dct_Loop_Row_DCT_Loop_proc "
@I [SCHED-11] Starting scheduling ...
@W [SCHED-21] Estimated delay (8.93ns) of 'call' operation (dct.cpp:75->dct.cpp:139) to 'dct_dct_1d' exceeds the target cycle time (target cycle time: 8ns, clock uncertainty: 1ns, effective cycle time: 7ns).
@I [SCHED-61] Pipelining loop 'Row_DCT_Loop'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 4, Depth: 10.
@W [SCHED-21] Estimated clock period (8.93ns) exceeds the target (target clock period: 8ns, clock uncertainty: 1ns, effective delay budget: 7ns).
@W [SCHED-21] The critical path consists of the following:
	'call' operation (dct.cpp:75->dct.cpp:139) to 'dct_dct_1d' (8.93 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.01Total elapsed time: 14.135 sec.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "report -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_Row_DCT_Loop_proc.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 14.145 sec.
@I [HLS-100] Command "db_write -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_Row_DCT_Loop_proc.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0Total elapsed time: 14.147 sec.
@I [HLS-0] Finish scheduling dct_Loop_Row_DCT_Loop_proc.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dct_Loop_Row_DCT_Loop_proc' 
@0 [HLS-0] -- Exploring micro-architecture for module 'dct_Loop_Row_DCT_Loop_proc' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model dct_Loop_Row_DCT_Loop_proc "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 14.148 sec.
@I [HLS-100] Command "bind -model dct_Loop_Row_DCT_Loop_proc "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=dct_Loop_Row_DCT_Loop_proc
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.02Total elapsed time: 14.166 sec.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "report -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_Row_DCT_Loop_proc.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.03Total elapsed time: 14.194 sec.
@I [HLS-100] Command "db_write -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_Row_DCT_Loop_proc.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0Total elapsed time: 14.196 sec.
@I [HLS-0] Finish binding dct_Loop_Row_DCT_Loop_proc.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dct_Loop_2_proc' 
@0 [HLS-0] -- Scheduling module 'dct_Loop_2_proc' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model dct_Loop_2_proc "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 14.197 sec.
@I [HLS-100] Command "schedule -model dct_Loop_2_proc "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'L_Xpose_Row_Inner_Loop'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.02Total elapsed time: 14.216 sec.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "report -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_2_proc.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 14.219 sec.
@I [HLS-100] Command "db_write -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_2_proc.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0Total elapsed time: 14.224 sec.
@I [HLS-0] Finish scheduling dct_Loop_2_proc.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dct_Loop_2_proc' 
@0 [HLS-0] -- Exploring micro-architecture for module 'dct_Loop_2_proc' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model dct_Loop_2_proc "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 14.225 sec.
@I [HLS-100] Command "bind -model dct_Loop_2_proc "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=dct_Loop_2_proc
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.01Total elapsed time: 14.229 sec.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "report -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_2_proc.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 14.239 sec.
@I [HLS-100] Command "db_write -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_2_proc.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0Total elapsed time: 14.244 sec.
@I [HLS-0] Finish binding dct_Loop_2_proc.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dct_Loop_Col_DCT_Loop_proc' 
@0 [HLS-0] -- Scheduling module 'dct_Loop_Col_DCT_Loop_proc' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model dct_Loop_Col_DCT_Loop_proc "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 14.245 sec.
@I [HLS-100] Command "schedule -model dct_Loop_Col_DCT_Loop_proc "
@I [SCHED-11] Starting scheduling ...
@W [SCHED-21] Estimated delay (8.93ns) of 'call' operation (dct.cpp:85->dct.cpp:139) to 'dct_dct_1d' exceeds the target cycle time (target cycle time: 8ns, clock uncertainty: 1ns, effective cycle time: 7ns).
@I [SCHED-61] Pipelining loop 'Col_DCT_Loop'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 4, Depth: 10.
@W [SCHED-21] Estimated clock period (8.93ns) exceeds the target (target clock period: 8ns, clock uncertainty: 1ns, effective delay budget: 7ns).
@W [SCHED-21] The critical path consists of the following:
	'call' operation (dct.cpp:85->dct.cpp:139) to 'dct_dct_1d' (8.93 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.01Total elapsed time: 14.253 sec.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "report -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_Col_DCT_Loop_proc.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 14.255 sec.
@I [HLS-100] Command "db_write -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_Col_DCT_Loop_proc.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0Total elapsed time: 14.258 sec.
@I [HLS-0] Finish scheduling dct_Loop_Col_DCT_Loop_proc.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dct_Loop_Col_DCT_Loop_proc' 
@0 [HLS-0] -- Exploring micro-architecture for module 'dct_Loop_Col_DCT_Loop_proc' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model dct_Loop_Col_DCT_Loop_proc "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 14.258 sec.
@I [HLS-100] Command "bind -model dct_Loop_Col_DCT_Loop_proc "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=dct_Loop_Col_DCT_Loop_proc
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.02Total elapsed time: 14.275 sec.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "report -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_Col_DCT_Loop_proc.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.03Total elapsed time: 14.306 sec.
@I [HLS-100] Command "db_write -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_Col_DCT_Loop_proc.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0Total elapsed time: 14.308 sec.
@I [HLS-0] Finish binding dct_Loop_Col_DCT_Loop_proc.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dct_Loop_4_proc' 
@0 [HLS-0] -- Scheduling module 'dct_Loop_4_proc' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model dct_Loop_4_proc "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 14.309 sec.
@I [HLS-100] Command "schedule -model dct_Loop_4_proc "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'L_Xpose_Col_Inner_Loop'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.01Total elapsed time: 14.326 sec.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "report -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_4_proc.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 14.329 sec.
@I [HLS-100] Command "db_write -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_4_proc.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.01Total elapsed time: 14.333 sec.
@I [HLS-0] Finish scheduling dct_Loop_4_proc.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dct_Loop_4_proc' 
@0 [HLS-0] -- Exploring micro-architecture for module 'dct_Loop_4_proc' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model dct_Loop_4_proc "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 14.334 sec.
@I [HLS-100] Command "bind -model dct_Loop_4_proc "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=dct_Loop_4_proc
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0Total elapsed time: 14.338 sec.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "report -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_4_proc.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 14.348 sec.
@I [HLS-100] Command "db_write -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_4_proc.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.01Total elapsed time: 14.352 sec.
@I [HLS-0] Finish binding dct_Loop_4_proc.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dct_write_data' 
@0 [HLS-0] -- Scheduling module 'dct_write_data' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model dct_write_data "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 14.353 sec.
@I [HLS-100] Command "schedule -model dct_write_data "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'WR_Loop_Row'.
@W [SCHED-69] Unable to schedule 'load' operation ('buf_load_2', dct.cpp:124) on array 'buf_r' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 4, Depth: 5.
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.03Total elapsed time: 14.385 sec.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "report -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_write_data.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 14.390 sec.
@I [HLS-100] Command "db_write -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_write_data.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.01Total elapsed time: 14.398 sec.
@I [HLS-0] Finish scheduling dct_write_data.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dct_write_data' 
@0 [HLS-0] -- Exploring micro-architecture for module 'dct_write_data' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model dct_write_data "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 14.399 sec.
@I [HLS-100] Command "bind -model dct_write_data "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=dct_write_data
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.01Total elapsed time: 14.406 sec.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "report -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_write_data.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 14.416 sec.
@I [HLS-100] Command "db_write -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_write_data.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0Total elapsed time: 14.425 sec.
@I [HLS-0] Finish binding dct_write_data.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dct' 
@0 [HLS-0] -- Scheduling module 'dct' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model dct "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 14.426 sec.
@I [HLS-100] Command "schedule -model dct "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.01Total elapsed time: 14.432 sec.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "report -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 14.434 sec.
@I [HLS-100] Command "db_write -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0Total elapsed time: 14.437 sec.
@I [HLS-0] Finish scheduling dct.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dct' 
@0 [HLS-0] -- Exploring micro-architecture for module 'dct' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model dct "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 14.438 sec.
@I [HLS-100] Command "bind -model dct "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=dct
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.16Total elapsed time: 14.588 sec.
@I [HLS-111] Elapsed time: 0.16 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "report -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.07Total elapsed time: 14.667 sec.
@I [HLS-100] Command "db_write -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.01Total elapsed time: 14.671 sec.
@I [HLS-0] Finish binding dct.
@I [HLS-100] Command "get_model_list dct -filter all-wo-channel "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 14.671 sec.
@I [HLS-0] Preprocessing for RTLGen ...
@I [HLS-100] Command "rtl_gen_preprocess dct_read_data "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 14.671 sec.
@I [HLS-100] Command "rtl_gen_preprocess dct_dct_1d "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 14.672 sec.
@I [HLS-100] Command "rtl_gen_preprocess dct_Loop_Row_DCT_Loop_proc "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 14.672 sec.
@I [HLS-100] Command "rtl_gen_preprocess dct_Loop_2_proc "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 14.673 sec.
@I [HLS-100] Command "rtl_gen_preprocess dct_Loop_Col_DCT_Loop_proc "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 14.674 sec.
@I [HLS-100] Command "rtl_gen_preprocess dct_Loop_4_proc "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 14.674 sec.
@I [HLS-100] Command "rtl_gen_preprocess dct_write_data "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 14.675 sec.
@I [HLS-100] Command "rtl_gen_preprocess dct "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 14.675 sec.
@I [HLS-0] Model list for RTL generation: dct_read_data dct_dct_1d dct_Loop_Row_DCT_Loop_proc dct_Loop_2_proc dct_Loop_Col_DCT_Loop_proc dct_Loop_4_proc dct_write_data dct
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dct_read_data' 
@0 [HLS-0] -- Generating RTL for module 'dct_read_data' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model dct_read_data -vendor xilinx -mg_file /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_read_data.compgen.tcl "
@I [RTGEN-100] Finished creating RTL model for 'dct_read_data'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.02Total elapsed time: 14.698 sec.
@I [HLS-111] Elapsed time: 0.1 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 14.699 sec.
@I [HLS-100] Command "gen_rtl dct_read_data -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/systemc/dct_read_data -synmodules dct_read_data dct_dct_1d dct_Loop_Row_DCT_Loop_proc dct_Loop_2_proc dct_Loop_Col_DCT_Loop_proc dct_Loop_4_proc dct_write_data dct "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.01Total elapsed time: 14.702 sec.
@I [HLS-100] Command "gen_rtl dct_read_data -style xilinx -f -lang vhdl -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/vhdl/dct_read_data "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 14.703 sec.
@I [HLS-100] Command "gen_rtl dct_read_data -style xilinx -f -lang vlog -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/verilog/dct_read_data "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 14.705 sec.
@I [HLS-100] Command "gen_tb_info dct_read_data -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_read_data -p /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0.01Total elapsed time: 14.713 sec.
@I [HLS-100] Command "report -model dct_read_data -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/report/dct_read_data_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 14.725 sec.
@I [HLS-100] Command "report -model dct_read_data -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/report/dct_read_data_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 14.734 sec.
@I [HLS-100] Command "report -model dct_read_data -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_read_data.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.02Total elapsed time: 14.756 sec.
@I [HLS-100] Command "db_write -model dct_read_data -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_read_data.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.03Total elapsed time: 14.771 sec.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dct_dct_1d' 
@0 [HLS-0] -- Generating RTL for module 'dct_dct_1d' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model dct_dct_1d -vendor xilinx -mg_file /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_dct_1d.compgen.tcl "
@I [RTGEN-100] Generating core module 'dct_mac_muladd_13ns_16s_29s_29_1': 3 instance(s).
@I [RTGEN-100] Generating core module 'dct_mac_muladd_13s_16s_14ns_28_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dct_mac_muladd_13s_16s_29s_29_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dct_mac_muladd_14ns_16s_14ns_29_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dct_mac_muladd_14ns_16s_28s_29_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dct_mac_muladd_14ns_16s_29s_29_1': 5 instance(s).
@I [RTGEN-100] Generating core module 'dct_mac_muladd_14s_16s_14ns_29_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dct_mac_muladd_14s_16s_29s_29_1': 2 instance(s).
@I [RTGEN-100] Generating core module 'dct_mac_muladd_15ns_16s_14ns_29_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dct_mac_muladd_15ns_16s_29s_29_1': 7 instance(s).
@I [RTGEN-100] Generating core module 'dct_mac_muladd_15s_16s_14ns_29_1': 2 instance(s).
@I [RTGEN-100] Generating core module 'dct_mac_muladd_15s_16s_29s_29_1': 5 instance(s).
@I [RTGEN-100] Generating core module 'dct_mul_mul_13ns_16s_29_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dct_mul_mul_13s_16s_29_1': 2 instance(s).
@I [RTGEN-100] Generating core module 'dct_mul_mul_14ns_16s_29_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dct_mul_mul_14s_16s_29_1': 5 instance(s).
@I [RTGEN-100] Generating core module 'dct_mul_mul_15ns_16s_29_1': 4 instance(s).
@I [RTGEN-100] Generating core module 'dct_mul_mul_15s_16s_29_1': 5 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'dct_dct_1d'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.08Total elapsed time: 14.874 sec.
@I [HLS-111] Elapsed time: 0.17 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 14.875 sec.
@I [HLS-100] Command "gen_rtl dct_dct_1d -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/systemc/dct_dct_1d -synmodules dct_read_data dct_dct_1d dct_Loop_Row_DCT_Loop_proc dct_Loop_2_proc dct_Loop_Col_DCT_Loop_proc dct_Loop_4_proc dct_write_data dct "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.01Total elapsed time: 14.881 sec.
@I [HLS-100] Command "gen_rtl dct_dct_1d -style xilinx -f -lang vhdl -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/vhdl/dct_dct_1d "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 14.884 sec.
@I [HLS-100] Command "gen_rtl dct_dct_1d -style xilinx -f -lang vlog -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/verilog/dct_dct_1d "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 14.888 sec.
@I [HLS-100] Command "gen_tb_info dct_dct_1d -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_dct_1d -p /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0.02Total elapsed time: 14.902 sec.
@I [HLS-100] Command "report -model dct_dct_1d -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/report/dct_dct_1d_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.02Total elapsed time: 14.923 sec.
@I [HLS-100] Command "report -model dct_dct_1d -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/report/dct_dct_1d_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 14.938 sec.
@I [HLS-100] Command "report -model dct_dct_1d -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_dct_1d.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.06Total elapsed time: 15.6 sec.
@I [HLS-100] Command "db_write -model dct_dct_1d -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_dct_1d.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.04Total elapsed time: 15.46 sec.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dct_Loop_Row_DCT_Loop_proc' 
@0 [HLS-0] -- Generating RTL for module 'dct_Loop_Row_DCT_Loop_proc' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model dct_Loop_Row_DCT_Loop_proc -vendor xilinx -mg_file /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_Row_DCT_Loop_proc.compgen.tcl "
@I [RTGEN-100] Finished creating RTL model for 'dct_Loop_Row_DCT_Loop_proc'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.05Total elapsed time: 15.146 sec.
@I [HLS-111] Elapsed time: 0.26 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 15.147 sec.
@I [HLS-100] Command "gen_rtl dct_Loop_Row_DCT_Loop_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/systemc/dct_Loop_Row_DCT_Loop_proc -synmodules dct_read_data dct_dct_1d dct_Loop_Row_DCT_Loop_proc dct_Loop_2_proc dct_Loop_Col_DCT_Loop_proc dct_Loop_4_proc dct_write_data dct "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 15.150 sec.
@I [HLS-100] Command "gen_rtl dct_Loop_Row_DCT_Loop_proc -style xilinx -f -lang vhdl -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/vhdl/dct_Loop_Row_DCT_Loop_proc "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 15.152 sec.
@I [HLS-100] Command "gen_rtl dct_Loop_Row_DCT_Loop_proc -style xilinx -f -lang vlog -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/verilog/dct_Loop_Row_DCT_Loop_proc "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 15.154 sec.
@I [HLS-100] Command "gen_tb_info dct_Loop_Row_DCT_Loop_proc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_Row_DCT_Loop_proc -p /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0.01Total elapsed time: 15.159 sec.
@I [HLS-100] Command "report -model dct_Loop_Row_DCT_Loop_proc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/report/dct_Loop_Row_DCT_Loop_proc_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 15.166 sec.
@I [HLS-100] Command "report -model dct_Loop_Row_DCT_Loop_proc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/report/dct_Loop_Row_DCT_Loop_proc_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 15.170 sec.
@I [HLS-100] Command "report -model dct_Loop_Row_DCT_Loop_proc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_Row_DCT_Loop_proc.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.03Total elapsed time: 15.205 sec.
@I [HLS-100] Command "db_write -model dct_Loop_Row_DCT_Loop_proc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_Row_DCT_Loop_proc.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.01Total elapsed time: 15.212 sec.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dct_Loop_2_proc' 
@0 [HLS-0] -- Generating RTL for module 'dct_Loop_2_proc' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model dct_Loop_2_proc -vendor xilinx -mg_file /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_2_proc.compgen.tcl "
@I [RTGEN-100] Finished creating RTL model for 'dct_Loop_2_proc'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.02Total elapsed time: 15.231 sec.
@I [HLS-111] Elapsed time: 0.08 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 15.232 sec.
@I [HLS-100] Command "gen_rtl dct_Loop_2_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/systemc/dct_Loop_2_proc -synmodules dct_read_data dct_dct_1d dct_Loop_Row_DCT_Loop_proc dct_Loop_2_proc dct_Loop_Col_DCT_Loop_proc dct_Loop_4_proc dct_write_data dct "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 15.233 sec.
@I [HLS-100] Command "gen_rtl dct_Loop_2_proc -style xilinx -f -lang vhdl -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/vhdl/dct_Loop_2_proc "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 15.234 sec.
@I [HLS-100] Command "gen_rtl dct_Loop_2_proc -style xilinx -f -lang vlog -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/verilog/dct_Loop_2_proc "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 15.235 sec.
@I [HLS-100] Command "gen_tb_info dct_Loop_2_proc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_2_proc -p /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0Total elapsed time: 15.239 sec.
@I [HLS-100] Command "report -model dct_Loop_2_proc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/report/dct_Loop_2_proc_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 15.245 sec.
@I [HLS-100] Command "report -model dct_Loop_2_proc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/report/dct_Loop_2_proc_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 15.250 sec.
@I [HLS-100] Command "report -model dct_Loop_2_proc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_2_proc.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 15.266 sec.
@I [HLS-100] Command "db_write -model dct_Loop_2_proc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_2_proc.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.02Total elapsed time: 15.276 sec.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dct_Loop_Col_DCT_Loop_proc' 
@0 [HLS-0] -- Generating RTL for module 'dct_Loop_Col_DCT_Loop_proc' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model dct_Loop_Col_DCT_Loop_proc -vendor xilinx -mg_file /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_Col_DCT_Loop_proc.compgen.tcl "
@I [RTGEN-100] Finished creating RTL model for 'dct_Loop_Col_DCT_Loop_proc'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.05Total elapsed time: 15.334 sec.
@I [HLS-111] Elapsed time: 0.1 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 15.335 sec.
@I [HLS-100] Command "gen_rtl dct_Loop_Col_DCT_Loop_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/systemc/dct_Loop_Col_DCT_Loop_proc -synmodules dct_read_data dct_dct_1d dct_Loop_Row_DCT_Loop_proc dct_Loop_2_proc dct_Loop_Col_DCT_Loop_proc dct_Loop_4_proc dct_write_data dct "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 15.338 sec.
@I [HLS-100] Command "gen_rtl dct_Loop_Col_DCT_Loop_proc -style xilinx -f -lang vhdl -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/vhdl/dct_Loop_Col_DCT_Loop_proc "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 15.340 sec.
@I [HLS-100] Command "gen_rtl dct_Loop_Col_DCT_Loop_proc -style xilinx -f -lang vlog -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/verilog/dct_Loop_Col_DCT_Loop_proc "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 15.341 sec.
@I [HLS-100] Command "gen_tb_info dct_Loop_Col_DCT_Loop_proc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_Col_DCT_Loop_proc -p /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0Total elapsed time: 15.347 sec.
@I [HLS-100] Command "report -model dct_Loop_Col_DCT_Loop_proc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/report/dct_Loop_Col_DCT_Loop_proc_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 15.354 sec.
@I [HLS-100] Command "report -model dct_Loop_Col_DCT_Loop_proc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/report/dct_Loop_Col_DCT_Loop_proc_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 15.358 sec.
@I [HLS-100] Command "report -model dct_Loop_Col_DCT_Loop_proc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_Col_DCT_Loop_proc.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.05Total elapsed time: 15.393 sec.
@I [HLS-100] Command "db_write -model dct_Loop_Col_DCT_Loop_proc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_Col_DCT_Loop_proc.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0Total elapsed time: 15.400 sec.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dct_Loop_4_proc' 
@0 [HLS-0] -- Generating RTL for module 'dct_Loop_4_proc' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model dct_Loop_4_proc -vendor xilinx -mg_file /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_4_proc.compgen.tcl "
@I [RTGEN-100] Finished creating RTL model for 'dct_Loop_4_proc'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.01Total elapsed time: 15.415 sec.
@I [HLS-111] Elapsed time: 0.08 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 15.416 sec.
@I [HLS-100] Command "gen_rtl dct_Loop_4_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/systemc/dct_Loop_4_proc -synmodules dct_read_data dct_dct_1d dct_Loop_Row_DCT_Loop_proc dct_Loop_2_proc dct_Loop_Col_DCT_Loop_proc dct_Loop_4_proc dct_write_data dct "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 15.417 sec.
@I [HLS-100] Command "gen_rtl dct_Loop_4_proc -style xilinx -f -lang vhdl -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/vhdl/dct_Loop_4_proc "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 15.418 sec.
@I [HLS-100] Command "gen_rtl dct_Loop_4_proc -style xilinx -f -lang vlog -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/verilog/dct_Loop_4_proc "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 15.419 sec.
@I [HLS-100] Command "gen_tb_info dct_Loop_4_proc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_4_proc -p /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0Total elapsed time: 15.423 sec.
@I [HLS-100] Command "report -model dct_Loop_4_proc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/report/dct_Loop_4_proc_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 15.428 sec.
@I [HLS-100] Command "report -model dct_Loop_4_proc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/report/dct_Loop_4_proc_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 15.432 sec.
@I [HLS-100] Command "report -model dct_Loop_4_proc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_4_proc.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.02Total elapsed time: 15.447 sec.
@I [HLS-100] Command "db_write -model dct_Loop_4_proc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_4_proc.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0Total elapsed time: 15.455 sec.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dct_write_data' 
@0 [HLS-0] -- Generating RTL for module 'dct_write_data' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model dct_write_data -vendor xilinx -mg_file /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_write_data.compgen.tcl "
@I [RTGEN-100] Finished creating RTL model for 'dct_write_data'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.03Total elapsed time: 15.489 sec.
@I [HLS-111] Elapsed time: 0.07 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 15.490 sec.
@I [HLS-100] Command "gen_rtl dct_write_data -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/systemc/dct_write_data -synmodules dct_read_data dct_dct_1d dct_Loop_Row_DCT_Loop_proc dct_Loop_2_proc dct_Loop_Col_DCT_Loop_proc dct_Loop_4_proc dct_write_data dct "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 15.492 sec.
@I [HLS-100] Command "gen_rtl dct_write_data -style xilinx -f -lang vhdl -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/vhdl/dct_write_data "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 15.493 sec.
@I [HLS-100] Command "gen_rtl dct_write_data -style xilinx -f -lang vlog -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/verilog/dct_write_data "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 15.495 sec.
@I [HLS-100] Command "gen_tb_info dct_write_data -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_write_data -p /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0.01Total elapsed time: 15.506 sec.
@I [HLS-100] Command "report -model dct_write_data -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/report/dct_write_data_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 15.521 sec.
@I [HLS-100] Command "report -model dct_write_data -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/report/dct_write_data_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0.02Total elapsed time: 15.533 sec.
@I [HLS-100] Command "report -model dct_write_data -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_write_data.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.02Total elapsed time: 15.559 sec.
@I [HLS-100] Command "db_write -model dct_write_data -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_write_data.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.02Total elapsed time: 15.583 sec.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dct' 
@0 [HLS-0] -- Generating RTL for module 'dct' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model dct -vendor xilinx -mg_file /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.compgen.tcl "
@I [RTGEN-500] Setting interface mode on port 'dct/input_r' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'dct/output_r' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'dct' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'dct'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.03Total elapsed time: 15.643 sec.
@I [HLS-111] Elapsed time: 0.14 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 15.643 sec.
@I [HLS-100] Command "gen_rtl dct -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/systemc/dct -synmodules dct_read_data dct_dct_1d dct_Loop_Row_DCT_Loop_proc dct_Loop_2_proc dct_Loop_Col_DCT_Loop_proc dct_Loop_4_proc dct_write_data dct "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 15.647 sec.
@I [HLS-100] Command "gen_rtl dct -istop -style xilinx -f -lang vhdl -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/vhdl/dct "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.02Total elapsed time: 15.666 sec.
@I [HLS-100] Command "gen_rtl dct -istop -style xilinx -f -lang vlog -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/verilog/dct "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.02Total elapsed time: 15.677 sec.
@I [HLS-100] Command "export_constraint_db -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.constraint.tcl -f -tool general "
@I [HLS-100] Command 'export_constraint_db' returned 0; elapsed 0Total elapsed time: 15.677 sec.
@I [HLS-100] Command "report -model dct -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.design.xml -verbose -f -dv "
@I [HLS-100] Command 'report' returned 0; elapsed 0.11Total elapsed time: 15.793 sec.
@I [HLS-100] Command "report -model dct -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.sdaccel.xml -verbose -f -sdaccel "
@I [HLS-100] Command 'report' returned 0; elapsed 0.02Total elapsed time: 15.818 sec.
@I [HLS-100] Command "gen_tb_info dct -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct -p /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0Total elapsed time: 15.819 sec.
@I [HLS-100] Command "report -model dct -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/report/dct_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 15.830 sec.
@I [HLS-100] Command "report -model dct -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/syn/report/dct_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 15.838 sec.
@I [HLS-100] Command "report -model dct -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.1Total elapsed time: 15.931 sec.
@I [HLS-100] Command "db_write -model dct -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.01Total elapsed time: 15.943 sec.
@I [HLS-100] Command "sc_get_clocks dct "
@I [HLS-100] Command 'sc_get_clocks' returned 0; elapsed 0Total elapsed time: 15.953 sec.
@I [HLS-100] Command "sc_get_portdomain dct "
@I [HLS-100] Command 'sc_get_portdomain' returned 0; elapsed 0Total elapsed time: 15.953 sec.
@I [HLS-0] Model list for RTL component generation: dct_read_data dct_dct_1d dct_Loop_Row_DCT_Loop_proc dct_Loop_2_proc dct_Loop_Col_DCT_Loop_proc dct_Loop_4_proc dct_write_data dct
@I [HLS-0] Handling components in module [dct_read_data] ... 
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_read_data.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 15.954 sec.
@I [HLS-0] Handling components in module [dct_dct_1d] ... 
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_dct_1d.compgen.tcl "
@I [HLS-0] Found component dct_mac_muladd_14ns_16s_29s_29_1.
@I [HLS-0] Append model dct_mac_muladd_14ns_16s_29s_29_1
@I [HLS-0] Found component dct_mul_mul_15ns_16s_29_1.
@I [HLS-0] Append model dct_mul_mul_15ns_16s_29_1
@I [HLS-0] Found component dct_mul_mul_14s_16s_29_1.
@I [HLS-0] Append model dct_mul_mul_14s_16s_29_1
@I [HLS-0] Found component dct_mul_mul_15s_16s_29_1.
@I [HLS-0] Append model dct_mul_mul_15s_16s_29_1
@I [HLS-0] Found component dct_mac_muladd_15ns_16s_29s_29_1.
@I [HLS-0] Append model dct_mac_muladd_15ns_16s_29s_29_1
@I [HLS-0] Found component dct_mac_muladd_15s_16s_29s_29_1.
@I [HLS-0] Append model dct_mac_muladd_15s_16s_29s_29_1
@I [HLS-0] Found component dct_mac_muladd_14ns_16s_14ns_29_1.
@I [HLS-0] Append model dct_mac_muladd_14ns_16s_14ns_29_1
@I [HLS-0] Found component dct_mac_muladd_14s_16s_29s_29_1.
@I [HLS-0] Append model dct_mac_muladd_14s_16s_29s_29_1
@I [HLS-0] Found component dct_mac_muladd_13s_16s_14ns_28_1.
@I [HLS-0] Append model dct_mac_muladd_13s_16s_14ns_28_1
@I [HLS-0] Found component dct_mac_muladd_14ns_16s_28s_29_1.
@I [HLS-0] Append model dct_mac_muladd_14ns_16s_28s_29_1
@I [HLS-0] Found component dct_mac_muladd_13ns_16s_29s_29_1.
@I [HLS-0] Append model dct_mac_muladd_13ns_16s_29s_29_1
@I [HLS-0] Found component dct_mul_mul_13s_16s_29_1.
@I [HLS-0] Append model dct_mul_mul_13s_16s_29_1
@I [HLS-0] Found component dct_mac_muladd_15s_16s_14ns_29_1.
@I [HLS-0] Append model dct_mac_muladd_15s_16s_14ns_29_1
@I [HLS-0] Found component dct_mac_muladd_15ns_16s_14ns_29_1.
@I [HLS-0] Append model dct_mac_muladd_15ns_16s_14ns_29_1
@I [HLS-0] Found component dct_mac_muladd_14s_16s_14ns_29_1.
@I [HLS-0] Append model dct_mac_muladd_14s_16s_14ns_29_1
@I [HLS-0] Found component dct_mul_mul_14ns_16s_29_1.
@I [HLS-0] Append model dct_mul_mul_14ns_16s_29_1
@I [HLS-0] Found component dct_mac_muladd_13s_16s_29s_29_1.
@I [HLS-0] Append model dct_mac_muladd_13s_16s_29s_29_1
@I [HLS-0] Found component dct_mul_mul_13ns_16s_29_1.
@I [HLS-0] Append model dct_mul_mul_13ns_16s_29_1
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 15.957 sec.
@I [HLS-0] Handling components in module [dct_Loop_Row_DCT_Loop_proc] ... 
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_Row_DCT_Loop_proc.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 15.957 sec.
@I [HLS-0] Handling components in module [dct_Loop_2_proc] ... 
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_2_proc.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 15.958 sec.
@I [HLS-0] Handling components in module [dct_Loop_Col_DCT_Loop_proc] ... 
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_Col_DCT_Loop_proc.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 15.958 sec.
@I [HLS-0] Handling components in module [dct_Loop_4_proc] ... 
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_4_proc.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 15.958 sec.
@I [HLS-0] Handling components in module [dct_write_data] ... 
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_write_data.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 15.959 sec.
@I [HLS-0] Handling components in module [dct] ... 
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 15.961 sec.
@I [HLS-0] Append model dct_read_data
@I [HLS-0] Append model dct_dct_1d
@I [HLS-0] Append model dct_Loop_Row_DCT_Loop_proc
@I [HLS-0] Append model dct_Loop_2_proc
@I [HLS-0] Append model dct_Loop_Col_DCT_Loop_proc
@I [HLS-0] Append model dct_Loop_4_proc
@I [HLS-0] Append model dct_write_data
@I [HLS-0] Append model dct
@I [HLS-0] Generating RTL model list ...
@I [HLS-0] All models in this session: dct_mac_muladd_14ns_16s_29s_29_1 dct_mul_mul_15ns_16s_29_1 dct_mul_mul_14s_16s_29_1 dct_mul_mul_15s_16s_29_1 dct_mac_muladd_15ns_16s_29s_29_1 dct_mac_muladd_15s_16s_29s_29_1 dct_mac_muladd_14ns_16s_14ns_29_1 dct_mac_muladd_14s_16s_29s_29_1 dct_mac_muladd_13s_16s_14ns_28_1 dct_mac_muladd_14ns_16s_28s_29_1 dct_mac_muladd_13ns_16s_29s_29_1 dct_mul_mul_13s_16s_29_1 dct_mac_muladd_15s_16s_14ns_29_1 dct_mac_muladd_15ns_16s_14ns_29_1 dct_mac_muladd_14s_16s_14ns_29_1 dct_mul_mul_14ns_16s_29_1 dct_mac_muladd_13s_16s_29s_29_1 dct_mul_mul_13ns_16s_29_1 dct_read_data dct_dct_1d dct_Loop_Row_DCT_Loop_proc dct_Loop_2_proc dct_Loop_Col_DCT_Loop_proc dct_Loop_4_proc dct_write_data dct
@I [HLS-0] To file: write model dct_mac_muladd_14ns_16s_29s_29_1
@I [HLS-0] To file: write model dct_mul_mul_15ns_16s_29_1
@I [HLS-0] To file: write model dct_mul_mul_14s_16s_29_1
@I [HLS-0] To file: write model dct_mul_mul_15s_16s_29_1
@I [HLS-0] To file: write model dct_mac_muladd_15ns_16s_29s_29_1
@I [HLS-0] To file: write model dct_mac_muladd_15s_16s_29s_29_1
@I [HLS-0] To file: write model dct_mac_muladd_14ns_16s_14ns_29_1
@I [HLS-0] To file: write model dct_mac_muladd_14s_16s_29s_29_1
@I [HLS-0] To file: write model dct_mac_muladd_13s_16s_14ns_28_1
@I [HLS-0] To file: write model dct_mac_muladd_14ns_16s_28s_29_1
@I [HLS-0] To file: write model dct_mac_muladd_13ns_16s_29s_29_1
@I [HLS-0] To file: write model dct_mul_mul_13s_16s_29_1
@I [HLS-0] To file: write model dct_mac_muladd_15s_16s_14ns_29_1
@I [HLS-0] To file: write model dct_mac_muladd_15ns_16s_14ns_29_1
@I [HLS-0] To file: write model dct_mac_muladd_14s_16s_14ns_29_1
@I [HLS-0] To file: write model dct_mul_mul_14ns_16s_29_1
@I [HLS-0] To file: write model dct_mac_muladd_13s_16s_29s_29_1
@I [HLS-0] To file: write model dct_mul_mul_13ns_16s_29_1
@I [HLS-0] To file: write model dct_read_data
@I [HLS-0] To file: write model dct_dct_1d
@I [HLS-0] To file: write model dct_Loop_Row_DCT_Loop_proc
@I [HLS-0] To file: write model dct_Loop_2_proc
@I [HLS-0] To file: write model dct_Loop_Col_DCT_Loop_proc
@I [HLS-0] To file: write model dct_Loop_4_proc
@I [HLS-0] To file: write model dct_write_data
@I [HLS-0] To file: write model dct
@I [HLS-0] Finished generating RTL model list.


@I [HLS-0] RTL Generation done.
@I [HLS-0] CAS Generation done.
@I [HLS-0] CBC Generation done.
@I [HLS-100] Command "export_ssdm /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/a.export.ll "
@I [HLS-100] Command 'export_ssdm' returned 0; elapsed 0Total elapsed time: 15.963 sec.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 15.974 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/generic/autopilot/common.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/generic/autopilot/APCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 15.975 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 15.978 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/generic/autopilot/op.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 15.979 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/generic/autopilot/op_simcore.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 15.981 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/generic/autopilot/interface.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 15.981 sec.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 15.982 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/kintex7/kintex7.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 15.990 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 15.991 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 15.993 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/nativeAXI4.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/saxilite.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 15.997 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/maxi.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.6 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 16.6 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.02Total elapsed time: 16.15 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 16.24 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/xfft.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.1Total elapsed time: 16.125 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/xfir.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.03Total elapsed time: 16.158 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/dds_compiler.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 16.162 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/util.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.162 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.18Total elapsed time: 16.162 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.164 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.18Total elapsed time: 16.164 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.18Total elapsed time: 16.164 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/kintex7/kintex7_fpv6.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.166 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.166 sec.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.167 sec.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.167 sec.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.168 sec.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.168 sec.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_read_data.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.169 sec.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_dct_1d.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.23Total elapsed time: 16.403 sec.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_Row_DCT_Loop_proc.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.404 sec.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_2_proc.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.404 sec.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_Col_DCT_Loop_proc.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.404 sec.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_Loop_4_proc.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.405 sec.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct_write_data.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.405 sec.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution7/.autopilot/db/dct.compgen.tcl "
@I [RTMG-278] Implementing memory 'dct_row_outbuf_i_memcore_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dct_col_inbuf_0_memcore_ram' using distributed RAMs.
@I [RTMG-278] Implementing memory 'dct_buf_2d_in_0_memcore_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dct_buf_2d_out_memcore_ram' using block RAMs.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.1Total elapsed time: 16.495 sec.
@I [HLS-10] Finished generating all RTL models.
@0 [HLS-0] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'dct'.
@I [WVHDL-304] Generating RTL VHDL for 'dct'.
@I [WVLOG-307] Generating RTL Verilog for 'dct'.
@I [HLS-100] Command 'autosyn' returned 0; elapsed 2.67Total elapsed time: 16.550 sec.
@I [HLS-100] Command 'csynth_design' returned 0; elapsed 8.11Total elapsed time: 16.550 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 9.37Total elapsed time: 16.550 sec.
@I [HLS-100] Command "cleanup_all "
@I [HLS-100] Command 'cleanup_all' returned 0; elapsed 0.01Total elapsed time: 16.567 sec.
