dwords_per_loop	,	V_142
sq_tex_resource_word1	,	V_38
sq_tex_resource_word0	,	V_37
num_ps_gprs	,	V_67
vs_offset	,	V_20
upper_32_bits	,	F_8
num_es_stack_entries	,	V_83
dev	,	V_130
num_ls_stack_entries	,	V_85
PACKET2	,	F_44
PACKET3	,	F_4
sq_tex_resource_word4	,	V_39
NUM_HS_THREADS	,	F_32
sq_tex_resource_word7	,	V_40
unlikely	,	F_49
num_vs_gprs	,	V_68
num_es_gprs	,	V_71
EXPORT_SRC_C	,	V_95
radeon_fence	,	V_144
input	,	V_103
size	,	V_14
sq_gpr_resource_mgmt_3	,	V_61
sq_gpr_resource_mgmt_2	,	V_60
sq_gpr_resource_mgmt_1	,	V_59
SQ_DYN_GPR_CNTL_PS_FLUSH_REQ	,	V_96
"evergreen failed to allocate shader\n"	,	L_1
NUM_ES_GPRS	,	F_25
size_bytes	,	V_138
shader_obj	,	V_113
PACKET3_INDIRECT_BUFFER	,	V_102
NUM_LS_GPRS	,	F_27
num_es_threads	,	V_77
radeon_bo_pin	,	F_54
mutex_init	,	F_42
src_gpu_addr	,	V_145
PACKET3_CB_ACTION_ENA	,	V_155
SQ_LDS_RESOURCE_MGMT	,	V_97
result	,	V_104
PA_SC_SCREEN_SCISSOR_TL	,	V_46
CS_PRIO	,	F_14
PACKET3_SH_ACTION_ENA	,	V_24
src_x	,	V_151
rdev	,	V_2
NUM_VS_THREADS	,	F_29
cp_set_surface_sync	,	F_5
PACKET3_MODE_CONTROL	,	V_99
sq_thread_resource_mgmt	,	V_62
memcpy_toio	,	F_51
num_gs_threads	,	V_76
h	,	V_5
real_vram_size	,	V_132
uint32_t	,	T_3
i	,	V_105
num_ls_threads	,	V_79
r	,	V_109
num_temp_gprs	,	V_69
NUM_GS_STACK_ENTRIES	,	F_36
w	,	V_4
PACKET3_SET_CONFIG_REG	,	V_49
cayman_vs	,	V_128
radeon_ring_lock	,	F_66
CHIP_BARTS	,	V_92
radeon_bo_kmap	,	F_50
SQ_PGM_START_VS	,	V_21
radeon_device	,	V_1
NUM_ES_THREADS	,	F_31
ES_PRIO	,	F_20
radeon_ib_free	,	F_64
NUM_GS_GPRS	,	F_24
PACKET3_SET_RESOURCE	,	V_27
set_tex_resource	,	F_10
num_vs_threads	,	V_75
VGT_PRIMITIVE_TYPE	,	V_50
i2f	,	F_40
HS_PRIO	,	F_16
DI_SRC_SEL_AUTO_INDEX	,	V_57
mc_addr	,	V_15
vb	,	V_149
CB_COLOR0_BASE	,	V_11
VS_PRIO	,	F_18
NUM_LS_THREADS	,	F_33
radeon_bo_unpin	,	F_58
DRM_ERROR	,	F_46
num_ls_gprs	,	V_73
evergreen_vs	,	V_125
SQ_TEX_VTX_VALID_BUFFER	,	V_28
x1	,	V_42
x2	,	V_43
CHIP_HEMLOCK	,	V_91
CHIP_JUNIPER	,	V_89
evergreen_vb_ib_get	,	F_60
RADEON_GEM_DOMAIN_VRAM	,	V_123
num_ps_stack_entries	,	V_80
sq_vtx_constant_word2	,	V_25
sq_vtx_constant_word3	,	V_26
gpu_addr	,	V_6
"evergreen blit allocated bo %08x vs %08x ps %08x\n"	,	L_2
GS_PRIO	,	F_19
PACKET3_DRAW_INDEX_AUTO	,	V_56
PA_SC_GENERIC_SCISSOR_TL	,	V_47
max_bytes	,	V_147
DI_PT_RECTLIST	,	V_52
cayman_default_state	,	V_127
PACKET3_VC_ACTION_ENA	,	V_36
dev_err	,	F_55
"emitting copy %16llx %16llx %d %d\n"	,	L_6
sq_thread_resource_mgmt_2	,	V_63
shader_gpu_addr	,	V_19
cpu_to_le32	,	F_43
state_len	,	V_100
y2	,	V_44
num_hs_threads	,	V_78
evergreen_blit_done_copy	,	F_67
NUM_VS_GPRS	,	F_22
evergreen_ps_size	,	V_120
radeon_ttm_set_active_vram_size	,	F_56
SQ_TEX_VTX_VALID_TEXTURE	,	V_41
sq_stack_resource_mgmt_2	,	V_65
sq_stack_resource_mgmt_1	,	V_64
sq_stack_resource_mgmt_3	,	V_66
NUM_PS_THREADS	,	F_28
cayman_ps_size	,	V_121
NUM_CLAUSE_TEMP_GPRS	,	F_23
ptr	,	V_110
ps_offset	,	V_22
__BIG_ENDIAN	,	F_9
CHIP_CAICOS	,	V_34
PACKET3_TC_ACTION_ENA	,	V_35
dst_gpu_addr	,	V_146
SQ_CONFIG	,	V_98
DRM_DEBUG	,	F_47
family	,	V_29
evergreen_default_size	,	V_116
cayman_default_size	,	V_117
PA_SC_WINDOW_SCISSOR_TL	,	V_48
"failed to map blit object %d\n"	,	L_3
CHIP_SUMO2	,	V_33
PACKET3_CLEAR_STATE	,	V_87
set_render_target	,	F_1
num_vs_stack_entries	,	V_81
CHIP_CAYMAN	,	V_45
slice	,	V_9
CHIP_CYPRESS	,	V_90
FMT_8	,	V_153
PACKET3_SURFACE_SYNC	,	V_17
pitch	,	V_8
radeon_bo_create	,	F_45
vb_ib	,	V_134
radeon_bo_kunmap	,	F_52
sync_type	,	V_13
NUM_GS_THREADS	,	F_30
r600_blit	,	V_18
evergreen_blit_prepare_copy	,	F_65
PACKET3_SET_CONFIG_REG_START	,	V_51
DI_INDEX_SIZE_16_BIT	,	V_54
NUM_HS_GPRS	,	F_26
radeon_ib_get	,	F_61
radeon_ring_unlock_commit	,	F_68
PAGE_SIZE	,	V_122
evergreen_default_state	,	V_124
"(%d) pin blit object failed\n"	,	L_4
LS_PRIO	,	F_15
ring_size	,	V_139
COLOR_8_8_8_8	,	V_158
mutex	,	V_115
vb_total	,	V_135
ALIGN	,	F_2
num_hs_stack_entries	,	V_84
COLOR_8	,	V_154
num_hs_gprs	,	V_72
"failed to get IB for vertex buffer\n"	,	L_5
evergreen_kms_blit_copy	,	F_69
CHIP_SUMO	,	V_32
obj_size	,	V_108
radeon_fence_emit	,	F_63
evergreen_blit_fini	,	F_57
fraction	,	V_107
evergreen_vb_ib_put	,	F_62
num_gs_gprs	,	V_70
PACKET3_SET_CONTEXT_REG	,	V_10
NUM_PS_STACK_ENTRIES	,	F_34
draw_auto	,	F_12
cayman_ps	,	V_129
NUM_VS_STACK_ENTRIES	,	F_35
num_gs_stack_entries	,	V_82
CHIP_PALM	,	V_31
cb_color_info	,	V_7
FMT_8_8_8_8	,	V_157
sq_config	,	V_58
PS_PRIO	,	F_17
u32	,	T_2
mc	,	V_131
PACKET3_NUM_INSTANCES	,	V_55
vb_gpu_addr	,	V_148
line_size	,	V_140
exponent	,	V_106
dwords	,	V_86
num_ps_threads	,	V_74
NUM_ES_STACK_ENTRIES	,	F_37
PACKET3_CB0_DEST_BASE_ENA	,	V_156
format	,	V_3
radeon_ring_write	,	F_3
CHIP_CEDAR	,	V_30
done	,	V_114
max_size	,	V_141
radeon_bo_unref	,	F_59
CHIP_REDWOOD	,	V_88
vb_used	,	V_136
NUM_LS_STACK_ENTRIES	,	F_39
NUM_HS_STACK_ENTRIES	,	F_38
state_offset	,	V_101
set_vtx_resource	,	F_7
evergreen_blit_init	,	F_41
evergreen_vs_size	,	V_118
dst_x	,	V_152
SQ_PGM_START_PS	,	V_23
packet2s	,	V_111
num_loops	,	V_143
set_scissors	,	F_11
PACKET3_INDEX_TYPE	,	V_53
VC_ENABLE	,	V_94
visible_vram_size	,	V_133
radeon_bo_reserve	,	F_48
CHIP_TURKS	,	V_93
set_shaders	,	F_6
cur_size	,	V_150
WARN_ON	,	F_70
NUM_PS_GPRS	,	F_21
num_packet2s	,	V_112
u64	,	T_1
evergreen_ps	,	V_126
cp_coher_size	,	V_16
radeon_bo_unreserve	,	F_53
cayman_vs_size	,	V_119
set_default_state	,	F_13
PACKET3_SET_CONTEXT_REG_START	,	V_12
fence	,	V_137
