vendor_name = ModelSim
source_file = 1, /home/rollman/Documents/nsltuto/test06/serial_r.v
source_file = 1, /home/rollman/Documents/nsltuto/test06/db/serial_r.cbx.xml
design_name = serial_r
instance = comp, \counter_i|f_r[13]\, counter_i|f_r[13], serial_r, 1
instance = comp, \counter_i|f_r[15]\, counter_i|f_r[15], serial_r, 1
instance = comp, \counter_i|cnt[13]\, counter_i|cnt[13], serial_r, 1
instance = comp, \counter_i|cnt[15]\, counter_i|cnt[15], serial_r, 1
instance = comp, \counter_i|cnt[21]\, counter_i|cnt[21], serial_r, 1
instance = comp, \counter_i|cnt[28]\, counter_i|cnt[28], serial_r, 1
instance = comp, \counter_i|cnt[29]\, counter_i|cnt[29], serial_r, 1
instance = comp, \counter_i|cnt[30]\, counter_i|cnt[30], serial_r, 1
instance = comp, \counter_i|cnt[31]\, counter_i|cnt[31], serial_r, 1
instance = comp, \counter_i|f_r[13]~46\, counter_i|f_r[13]~46, serial_r, 1
instance = comp, \counter_i|f_r[14]~48\, counter_i|f_r[14]~48, serial_r, 1
instance = comp, \counter_i|f_r[15]~50\, counter_i|f_r[15]~50, serial_r, 1
instance = comp, \counter_i|cnt[13]~61\, counter_i|cnt[13]~61, serial_r, 1
instance = comp, \counter_i|cnt[15]~65\, counter_i|cnt[15]~65, serial_r, 1
instance = comp, \counter_i|cnt[21]~77\, counter_i|cnt[21]~77, serial_r, 1
instance = comp, \counter_i|cnt[27]~89\, counter_i|cnt[27]~89, serial_r, 1
instance = comp, \counter_i|cnt[28]~91\, counter_i|cnt[28]~91, serial_r, 1
instance = comp, \counter_i|cnt[29]~93\, counter_i|cnt[29]~93, serial_r, 1
instance = comp, \counter_i|cnt[30]~95\, counter_i|cnt[30]~95, serial_r, 1
instance = comp, \counter_i|cnt[31]~97\, counter_i|cnt[31]~97, serial_r, 1
instance = comp, \_reg_10\, _reg_10, serial_r, 1
instance = comp, \counter_i|Equal0~3\, counter_i|Equal0~3, serial_r, 1
instance = comp, \counter_i|Equal0~9\, counter_i|Equal0~9, serial_r, 1
instance = comp, \_reg_10~0\, _reg_10~0, serial_r, 1
instance = comp, \loop[1]\, loop[1], serial_r, 1
instance = comp, \loop~5\, loop~5, serial_r, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, serial_r, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, serial_r, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, serial_r, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, serial_r, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, serial_r, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, serial_r, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, serial_r, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, serial_r, 1
instance = comp, \m_clock~input\, m_clock~input, serial_r, 1
instance = comp, \m_clock~inputclkctrl\, m_clock~inputclkctrl, serial_r, 1
instance = comp, \RDX~input\, RDX~input, serial_r, 1
instance = comp, \p_reset~input\, p_reset~input, serial_r, 1
instance = comp, \counter_i|f_r[0]~16\, counter_i|f_r[0]~16, serial_r, 1
instance = comp, \counter_i|f_r[3]~26\, counter_i|f_r[3]~26, serial_r, 1
instance = comp, \counter_i|f_r[4]~28\, counter_i|f_r[4]~28, serial_r, 1
instance = comp, \_reg_13\, _reg_13, serial_r, 1
instance = comp, \counter_i|f_r[15]~24\, counter_i|f_r[15]~24, serial_r, 1
instance = comp, \counter_i|f_r[15]~25\, counter_i|f_r[15]~25, serial_r, 1
instance = comp, \counter_i|f_r[4]\, counter_i|f_r[4], serial_r, 1
instance = comp, \counter_i|f_r[5]~30\, counter_i|f_r[5]~30, serial_r, 1
instance = comp, \counter_i|f_r[6]~32\, counter_i|f_r[6]~32, serial_r, 1
instance = comp, \counter_i|f_r[7]~34\, counter_i|f_r[7]~34, serial_r, 1
instance = comp, \counter_i|f_r[7]\, counter_i|f_r[7], serial_r, 1
instance = comp, \counter_i|f_r[8]~36\, counter_i|f_r[8]~36, serial_r, 1
instance = comp, \counter_i|f_r[8]\, counter_i|f_r[8], serial_r, 1
instance = comp, \counter_i|f_r[9]~38\, counter_i|f_r[9]~38, serial_r, 1
instance = comp, \counter_i|f_r[9]\, counter_i|f_r[9], serial_r, 1
instance = comp, \counter_i|f_r[10]~40\, counter_i|f_r[10]~40, serial_r, 1
instance = comp, \counter_i|f_r[10]\, counter_i|f_r[10], serial_r, 1
instance = comp, \_proc_receive_set~1\, _proc_receive_set~1, serial_r, 1
instance = comp, \counter_i|f_r[6]\, counter_i|f_r[6], serial_r, 1
instance = comp, \counter_i|f_r[5]\, counter_i|f_r[5], serial_r, 1
instance = comp, \_proc_receive_set~0\, _proc_receive_set~0, serial_r, 1
instance = comp, \counter_i|f_r[11]~42\, counter_i|f_r[11]~42, serial_r, 1
instance = comp, \counter_i|f_r[12]~44\, counter_i|f_r[12]~44, serial_r, 1
instance = comp, \counter_i|f_r[12]\, counter_i|f_r[12], serial_r, 1
instance = comp, \counter_i|f_r[11]\, counter_i|f_r[11], serial_r, 1
instance = comp, \counter_i|f_r[14]\, counter_i|f_r[14], serial_r, 1
instance = comp, \_proc_receive_set~2\, _proc_receive_set~2, serial_r, 1
instance = comp, \_proc_receive_set~3\, _proc_receive_set~3, serial_r, 1
instance = comp, \_proc_receive_set~4\, _proc_receive_set~4, serial_r, 1
instance = comp, \_proc_receive_set~5\, _proc_receive_set~5, serial_r, 1
instance = comp, \receive~0\, receive~0, serial_r, 1
instance = comp, \_reg_12~0\, _reg_12~0, serial_r, 1
instance = comp, \_reg_12\, _reg_12, serial_r, 1
instance = comp, \loop~4\, loop~4, serial_r, 1
instance = comp, \loop[0]~2\, loop[0]~2, serial_r, 1
instance = comp, \loop[0]\, loop[0], serial_r, 1
instance = comp, \always1~0\, always1~0, serial_r, 1
instance = comp, \loop~3\, loop~3, serial_r, 1
instance = comp, \loop[2]\, loop[2], serial_r, 1
instance = comp, \Add0~0\, Add0~0, serial_r, 1
instance = comp, \loop~6\, loop~6, serial_r, 1
instance = comp, \loop[3]\, loop[3], serial_r, 1
instance = comp, \_reg_11~0\, _reg_11~0, serial_r, 1
instance = comp, \_reg_9~0\, _reg_9~0, serial_r, 1
instance = comp, \_reg_9~1\, _reg_9~1, serial_r, 1
instance = comp, \_reg_9\, _reg_9, serial_r, 1
instance = comp, \_reg_8~0\, _reg_8~0, serial_r, 1
instance = comp, \_reg_8\, _reg_8, serial_r, 1
instance = comp, \_reg_11~1\, _reg_11~1, serial_r, 1
instance = comp, \_reg_11\, _reg_11, serial_r, 1
instance = comp, \counter_i|f_r~22\, counter_i|f_r~22, serial_r, 1
instance = comp, \counter_i|cnt[0]~32\, counter_i|cnt[0]~32, serial_r, 1
instance = comp, \counter_i|cnt~38\, counter_i|cnt~38, serial_r, 1
instance = comp, \counter_i|cnt[6]~39\, counter_i|cnt[6]~39, serial_r, 1
instance = comp, \receiving~0\, receiving~0, serial_r, 1
instance = comp, \receiving~1\, receiving~1, serial_r, 1
instance = comp, \counter_i|cnt[6]~40\, counter_i|cnt[6]~40, serial_r, 1
instance = comp, \counter_i|cnt[0]\, counter_i|cnt[0], serial_r, 1
instance = comp, \counter_i|cnt[1]~34\, counter_i|cnt[1]~34, serial_r, 1
instance = comp, \counter_i|cnt[1]\, counter_i|cnt[1], serial_r, 1
instance = comp, \counter_i|cnt[2]~36\, counter_i|cnt[2]~36, serial_r, 1
instance = comp, \counter_i|cnt[2]\, counter_i|cnt[2], serial_r, 1
instance = comp, \counter_i|cnt[3]~41\, counter_i|cnt[3]~41, serial_r, 1
instance = comp, \counter_i|cnt[4]~43\, counter_i|cnt[4]~43, serial_r, 1
instance = comp, \counter_i|cnt[4]\, counter_i|cnt[4], serial_r, 1
instance = comp, \counter_i|cnt[5]~45\, counter_i|cnt[5]~45, serial_r, 1
instance = comp, \counter_i|cnt[6]~47\, counter_i|cnt[6]~47, serial_r, 1
instance = comp, \counter_i|cnt[7]~49\, counter_i|cnt[7]~49, serial_r, 1
instance = comp, \counter_i|cnt[7]\, counter_i|cnt[7], serial_r, 1
instance = comp, \counter_i|cnt[8]~51\, counter_i|cnt[8]~51, serial_r, 1
instance = comp, \counter_i|cnt[8]\, counter_i|cnt[8], serial_r, 1
instance = comp, \counter_i|cnt[9]~53\, counter_i|cnt[9]~53, serial_r, 1
instance = comp, \counter_i|cnt[9]\, counter_i|cnt[9], serial_r, 1
instance = comp, \counter_i|cnt[10]~55\, counter_i|cnt[10]~55, serial_r, 1
instance = comp, \counter_i|cnt[10]\, counter_i|cnt[10], serial_r, 1
instance = comp, \counter_i|cnt[11]~57\, counter_i|cnt[11]~57, serial_r, 1
instance = comp, \counter_i|cnt[12]~59\, counter_i|cnt[12]~59, serial_r, 1
instance = comp, \counter_i|cnt[12]\, counter_i|cnt[12], serial_r, 1
instance = comp, \counter_i|cnt[14]~63\, counter_i|cnt[14]~63, serial_r, 1
instance = comp, \counter_i|cnt[14]\, counter_i|cnt[14], serial_r, 1
instance = comp, \counter_i|cnt[16]~67\, counter_i|cnt[16]~67, serial_r, 1
instance = comp, \counter_i|cnt[16]\, counter_i|cnt[16], serial_r, 1
instance = comp, \counter_i|cnt[17]~69\, counter_i|cnt[17]~69, serial_r, 1
instance = comp, \counter_i|cnt[17]\, counter_i|cnt[17], serial_r, 1
instance = comp, \counter_i|cnt[18]~71\, counter_i|cnt[18]~71, serial_r, 1
instance = comp, \counter_i|cnt[18]\, counter_i|cnt[18], serial_r, 1
instance = comp, \counter_i|cnt[19]~73\, counter_i|cnt[19]~73, serial_r, 1
instance = comp, \counter_i|cnt[20]~75\, counter_i|cnt[20]~75, serial_r, 1
instance = comp, \counter_i|cnt[20]\, counter_i|cnt[20], serial_r, 1
instance = comp, \counter_i|cnt[22]~79\, counter_i|cnt[22]~79, serial_r, 1
instance = comp, \counter_i|cnt[22]\, counter_i|cnt[22], serial_r, 1
instance = comp, \counter_i|Equal0~6\, counter_i|Equal0~6, serial_r, 1
instance = comp, \counter_i|cnt[19]\, counter_i|cnt[19], serial_r, 1
instance = comp, \counter_i|Equal0~5\, counter_i|Equal0~5, serial_r, 1
instance = comp, \counter_i|Equal0~7\, counter_i|Equal0~7, serial_r, 1
instance = comp, \counter_i|cnt[23]~81\, counter_i|cnt[23]~81, serial_r, 1
instance = comp, \counter_i|cnt[23]\, counter_i|cnt[23], serial_r, 1
instance = comp, \counter_i|cnt[24]~83\, counter_i|cnt[24]~83, serial_r, 1
instance = comp, \counter_i|cnt[24]\, counter_i|cnt[24], serial_r, 1
instance = comp, \counter_i|cnt[25]~85\, counter_i|cnt[25]~85, serial_r, 1
instance = comp, \counter_i|cnt[25]\, counter_i|cnt[25], serial_r, 1
instance = comp, \counter_i|cnt[26]~87\, counter_i|cnt[26]~87, serial_r, 1
instance = comp, \counter_i|cnt[26]\, counter_i|cnt[26], serial_r, 1
instance = comp, \counter_i|cnt[27]\, counter_i|cnt[27], serial_r, 1
instance = comp, \counter_i|Equal0~8\, counter_i|Equal0~8, serial_r, 1
instance = comp, \counter_i|cnt[3]\, counter_i|cnt[3], serial_r, 1
instance = comp, \counter_i|Equal0~0\, counter_i|Equal0~0, serial_r, 1
instance = comp, \counter_i|cnt[11]\, counter_i|cnt[11], serial_r, 1
instance = comp, \counter_i|Equal0~2\, counter_i|Equal0~2, serial_r, 1
instance = comp, \counter_i|cnt[6]\, counter_i|cnt[6], serial_r, 1
instance = comp, \counter_i|cnt[5]\, counter_i|cnt[5], serial_r, 1
instance = comp, \counter_i|Equal0~1\, counter_i|Equal0~1, serial_r, 1
instance = comp, \counter_i|Equal0~4\, counter_i|Equal0~4, serial_r, 1
instance = comp, \counter_i|Equal0~10\, counter_i|Equal0~10, serial_r, 1
instance = comp, \counter_i|f_r~23\, counter_i|f_r~23, serial_r, 1
instance = comp, \counter_i|f_r[0]\, counter_i|f_r[0], serial_r, 1
instance = comp, \counter_i|f_r[1]~18\, counter_i|f_r[1]~18, serial_r, 1
instance = comp, \counter_i|f_r[1]\, counter_i|f_r[1], serial_r, 1
instance = comp, \counter_i|f_r[2]~20\, counter_i|f_r[2]~20, serial_r, 1
instance = comp, \counter_i|f_r[2]\, counter_i|f_r[2], serial_r, 1
instance = comp, \counter_i|f_r[3]\, counter_i|f_r[3], serial_r, 1
instance = comp, \always0~0\, always0~0, serial_r, 1
instance = comp, \always0~1\, always0~1, serial_r, 1
instance = comp, \recieved[7]\, recieved[7], serial_r, 1
instance = comp, \recieved[6]~feeder\, recieved[6]~feeder, serial_r, 1
instance = comp, \recieved[6]\, recieved[6], serial_r, 1
instance = comp, \recieved[5]~feeder\, recieved[5]~feeder, serial_r, 1
instance = comp, \recieved[5]\, recieved[5], serial_r, 1
instance = comp, \recieved[4]~feeder\, recieved[4]~feeder, serial_r, 1
instance = comp, \recieved[4]\, recieved[4], serial_r, 1
instance = comp, \recieved[3]~feeder\, recieved[3]~feeder, serial_r, 1
instance = comp, \recieved[3]\, recieved[3], serial_r, 1
instance = comp, \recieved[2]~feeder\, recieved[2]~feeder, serial_r, 1
instance = comp, \recieved[2]\, recieved[2], serial_r, 1
instance = comp, \recieved[1]~feeder\, recieved[1]~feeder, serial_r, 1
instance = comp, \recieved[1]\, recieved[1], serial_r, 1
instance = comp, \recieved[0]~feeder\, recieved[0]~feeder, serial_r, 1
instance = comp, \recieved[0]\, recieved[0], serial_r, 1
