#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Mar 21 15:34:16 2023
# Process ID: 712
# Current directory: C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30864 C:\vivado_tut\ECE532_Project\OV7670-master_compress\OV7670-master\OV7670-master\OV7670\ov7670.xpr
# Log file: C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/vivado.log
# Journal file: C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.xpr
open_bd_design {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets clk_in1_1]
connect_bd_net [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins microblaze_0_clk_wiz_1/clk_out1]
reset_run impl_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 8
open_bd_design {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/design_1.bd}
launch_runs impl_1 -jobs 8
delete_bd_objs [get_bd_ports clk_in1]
save_bd_design
close_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
make_wrapper -files [get_files C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
regenerate_bd_layout
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list reset_rtl_0]]
open_bd_design {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
save_constraints -force
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_design
open_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run synth_1 -name synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_bd_design {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property location {6 1947 1160} [get_bd_cells axi_bram_ctrl_0]
set_property location {6 2025 1172} [get_bd_cells axi_bram_ctrl_0]
set_property location {6 2095 1154} [get_bd_cells axi_bram_ctrl_0]
set_property -dict [list CONFIG.PROTOCOL {AXI4LITE} CONFIG.ECC_TYPE {0}] [get_bd_cells axi_bram_ctrl_0]
startgroup
set_property -dict [list CONFIG.NUM_MI {4}] [get_bd_cells microblaze_0_axi_periph]
endgroup
set_property location {6 2101 1151} [get_bd_cells axi_bram_ctrl_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/microblaze_0_clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/microblaze_0_clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
delete_bd_objs [get_bd_nets camera_v_sync_1]
connect_bd_net [get_bd_ports camera_v_sync] [get_bd_pins camera_capture_0/camera_v_sync]
startgroup
make_bd_pins_external  [get_bd_pins double_buffer_ctrl_0/clk]
endgroup
delete_bd_objs [get_bd_nets clk_0_1]
delete_bd_objs [get_bd_ports clk_0]
connect_bd_net [get_bd_ports camera_v_sync] [get_bd_pins double_buffer_ctrl_0/clk]
generate_target all [get_files  C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_bram_ctrl_0_0] }
export_ip_user_files -of_objects [get_files C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 {design_1_dlmb_bram_if_cntlr_0_synth_1 design_1_xbar_0_synth_1 design_1_axi_bram_ctrl_0_0_synth_1}
export_simulation -of_objects [get_files C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.ip_user_files/sim_scripts -ip_user_files_dir C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.ip_user_files -ipstatic_source_dir C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.cache/compile_simlib/modelsim} {questa=C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.cache/compile_simlib/questa} {riviera=C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.cache/compile_simlib/riviera} {activehdl=C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
file mkdir C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.sdk
file copy -force C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.runs/impl_1/design_1_wrapper.sysdef C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.sdk/design_1_wrapper.hdf

