###############################################################
#  Generated by:      Cadence Innovus 21.14-s109_1
#  OS:                Linux x86_64(Host ID vlsipool-k08)
#  Generated on:      Sat Feb 15 02:11:31 2025
#  Design:            PE_prowess
#  Command:           optDesign -postRoute -hold -prefix POSTROUTE_HOLD2 -outDir /net/badwater/z/hyunwon/Documents/TSMC_Prowess/tsmc28/apr/reports
###############################################################

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.035  | -0.035  | -0.007  |  0.038  |
|           TNS (ns):| -2.133  | -2.079  | -0.054  |  0.000  |
|    Violating Paths:|   113   |   98    |   15    |    0    |
|          All Paths:|  2943   |  2427   |   53    |   463   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.157%
Total number of glitch violations: 0
------------------------------------------------------------------
