INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Lab6/Lab6.srcs/sources_1/new/Stopwatch_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stopwatch_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Lab6/Lab6.srcs/sources_1/new/UPCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UPcount
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Lab6/Lab6.srcs/sources_1/imports/new/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Lab6/Lab6.srcs/sources_1/new/clkdivcount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdivcount
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Lab6/Lab6.srcs/sources_1/imports/new/hex2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Lab6/Lab6.srcs/sources_1/imports/new/time_mux_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_mux_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Lab6/Lab6.srcs/sim_1/new/tb_Stopwatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Stopwatch
