INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/Uni_work/Semester_4/ECE 230L/Lab_8/Lab_8.srcs/sources_1/new/demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/Uni_work/Semester_4/ECE 230L/Lab_8/Lab_8.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'result' is not allowed [C:/Users/james/Uni_work/Semester_4/ECE 230L/Lab_8/Lab_8.srcs/sources_1/new/mux.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/Uni_work/Semester_4/ECE 230L/Lab_8/Lab_8.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/Uni_work/Semester_4/ECE 230L/Lab_8/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
