Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Mon Aug  8 18:47:24 2016
| Host         : saki running 64-bit Debian GNU/Linux 8.5 (jessie)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.213        0.000                      0                56515        0.020        0.000                      0                56515        4.020        0.000                       0                 21132  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.213        0.000                      0                52762        0.020        0.000                      0                52762        4.020        0.000                       0                 21132  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.241        0.000                      0                 3753        0.950        0.000                      0                 3753  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg87_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.456ns  (logic 1.450ns (15.334%)  route 8.006ns (84.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 12.818 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[26])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[26]
                         net (fo=255, routed)         8.006    12.487    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_wdata[26]
    SLICE_X52Y141        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg87_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.639    12.818    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X52Y141        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg87_reg[26]/C
                         clock pessimism              0.129    12.947    
                         clock uncertainty           -0.154    12.793    
    SLICE_X52Y141        FDRE (Setup_fdre_C_D)       -0.093    12.700    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg87_reg[26]
  -------------------------------------------------------------------
                         required time                         12.700    
                         arrival time                         -12.487    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg56_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.568ns  (logic 1.450ns (15.155%)  route 8.118ns (84.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 12.891 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=256, routed)         8.118    12.599    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_wdata[8]
    SLICE_X85Y132        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg56_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.712    12.891    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X85Y132        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg56_reg[8]/C
                         clock pessimism              0.129    13.020    
                         clock uncertainty           -0.154    12.866    
    SLICE_X85Y132        FDRE (Setup_fdre_C_D)       -0.043    12.823    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg56_reg[8]
  -------------------------------------------------------------------
                         required time                         12.823    
                         arrival time                         -12.599    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg94_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.444ns  (logic 1.450ns (15.354%)  route 7.994ns (84.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 12.819 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=255, routed)         7.994    12.474    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_wdata[24]
    SLICE_X52Y144        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg94_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.640    12.819    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X52Y144        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg94_reg[24]/C
                         clock pessimism              0.129    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X52Y144        FDRE (Setup_fdre_C_D)       -0.095    12.699    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg94_reg[24]
  -------------------------------------------------------------------
                         required time                         12.699    
                         arrival time                         -12.474    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg254_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.460ns  (logic 1.450ns (15.327%)  route 8.010ns (84.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[26])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[26]
                         net (fo=255, routed)         8.010    12.491    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_wdata[26]
    SLICE_X49Y146        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg254_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.651    12.830    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X49Y146        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg254_reg[26]/C
                         clock pessimism              0.129    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X49Y146        FDRE (Setup_fdre_C_D)       -0.081    12.724    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg254_reg[26]
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                         -12.491    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg171_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.510ns  (logic 1.450ns (15.247%)  route 8.060ns (84.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 12.870 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=255, routed)         8.060    12.541    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_wdata[31]
    SLICE_X29Y132        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg171_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.691    12.870    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X29Y132        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg171_reg[31]/C
                         clock pessimism              0.129    12.999    
                         clock uncertainty           -0.154    12.845    
    SLICE_X29Y132        FDRE (Setup_fdre_C_D)       -0.067    12.778    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg171_reg[31]
  -------------------------------------------------------------------
                         required time                         12.778    
                         arrival time                         -12.541    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg49_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.552ns  (logic 1.450ns (15.180%)  route 8.102ns (84.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 12.891 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=256, routed)         8.102    12.583    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_wdata[8]
    SLICE_X83Y132        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg49_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.712    12.891    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X83Y132        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg49_reg[8]/C
                         clock pessimism              0.129    13.020    
                         clock uncertainty           -0.154    12.866    
    SLICE_X83Y132        FDRE (Setup_fdre_C_D)       -0.043    12.823    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg49_reg[8]
  -------------------------------------------------------------------
                         required time                         12.823    
                         arrival time                         -12.583    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg69_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.508ns  (logic 1.450ns (15.250%)  route 8.058ns (84.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns = ( 12.871 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=255, routed)         8.058    12.539    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_wdata[31]
    SLICE_X29Y133        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg69_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.692    12.871    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X29Y133        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg69_reg[31]/C
                         clock pessimism              0.129    13.000    
                         clock uncertainty           -0.154    12.846    
    SLICE_X29Y133        FDRE (Setup_fdre_C_D)       -0.062    12.784    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg69_reg[31]
  -------------------------------------------------------------------
                         required time                         12.784    
                         arrival time                         -12.539    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg235_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.465ns  (logic 1.450ns (15.319%)  route 8.015ns (84.681%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=255, routed)         8.015    12.496    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_wdata[24]
    SLICE_X39Y146        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg235_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.653    12.832    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X39Y146        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg235_reg[24]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X39Y146        FDRE (Setup_fdre_C_D)       -0.058    12.749    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg235_reg[24]
  -------------------------------------------------------------------
                         required time                         12.749    
                         arrival time                         -12.496    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg61_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.514ns  (logic 1.450ns (15.240%)  route 8.064ns (84.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 12.891 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=256, routed)         8.064    12.545    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_wdata[8]
    SLICE_X87Y132        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg61_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.712    12.891    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X87Y132        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg61_reg[8]/C
                         clock pessimism              0.129    13.020    
                         clock uncertainty           -0.154    12.866    
    SLICE_X87Y132        FDRE (Setup_fdre_C_D)       -0.058    12.808    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg61_reg[8]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                         -12.545    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg175_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.488ns  (logic 1.450ns (15.283%)  route 8.038ns (84.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 12.867 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=255, routed)         8.038    12.519    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_wdata[31]
    SLICE_X29Y130        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg175_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.688    12.867    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X29Y130        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg175_reg[31]/C
                         clock pessimism              0.129    12.996    
                         clock uncertainty           -0.154    12.842    
    SLICE_X29Y130        FDRE (Setup_fdre_C_D)       -0.058    12.784    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg175_reg[31]
  -------------------------------------------------------------------
                         required time                         12.784    
                         arrival time                         -12.519    
  -------------------------------------------------------------------
                         slack                                  0.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/aaaasd_0/inst/top0/core3/pool/r_max_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/mem_output3/mem_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.388%)  route 0.226ns (61.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.590     0.926    design_1_i/aaaasd_0/inst/top0/core3/pool/s_axi_aclk
    SLICE_X23Y33         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core3/pool/r_max_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/aaaasd_0/inst/top0/core3/pool/r_max_reg[10]/Q
                         net (fo=1, routed)           0.226     1.293    design_1_i/aaaasd_0/inst/top0/mem_output3/pmap[10]
    RAMB18_X1Y11         RAMB18E1                                     r  design_1_i/aaaasd_0/inst/top0/mem_output3/mem_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.893     1.259    design_1_i/aaaasd_0/inst/top0/mem_output3/s_axi_aclk
    RAMB18_X1Y11         RAMB18E1                                     r  design_1_i/aaaasd_0/inst/top0/mem_output3/mem_reg/CLKARDCLK
                         clock pessimism             -0.282     0.977    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296     1.273    design_1_i/aaaasd_0/inst/top0/mem_output3/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_pro_short2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_sum3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.251ns (60.884%)  route 0.161ns (39.116%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.554     0.890    design_1_i/aaaasd_0/inst/top0/core3/conv/tree/s_axi_aclk
    SLICE_X49Y31         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_pro_short2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_pro_short2_reg[2]/Q
                         net (fo=3, routed)           0.161     1.192    design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_pro_short2[2]
    SLICE_X50Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.237 r  design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_sum3[3]_i_6__2/O
                         net (fo=1, routed)           0.000     1.237    design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_sum3[3]_i_6__2_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.302 r  design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_sum3_reg[3]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.302    design_1_i/aaaasd_0/inst/top0/core3/conv/tree/sum3[2]
    SLICE_X50Y29         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_sum3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.814     1.180    design_1_i/aaaasd_0/inst/top0/core3/conv/tree/s_axi_aclk
    SLICE_X50Y29         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_sum3_reg[2]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X50Y29         FDRE (Hold_fdre_C_D)         0.134     1.279    design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_sum3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/aaaasd_0/inst/top0/core0/conv/wreg/r_weight10_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core0/conv/tree/r_weight10_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.753%)  route 0.214ns (60.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.562     0.898    design_1_i/aaaasd_0/inst/top0/core0/conv/wreg/s_axi_aclk
    SLICE_X48Y49         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core0/conv/wreg/r_weight10_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/aaaasd_0/inst/top0/core0/conv/wreg/r_weight10_reg[8]/Q
                         net (fo=2, routed)           0.214     1.252    design_1_i/aaaasd_0/inst/top0/core0/conv/tree/r_weight10_reg[15]_0[8]
    SLICE_X52Y47         FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core0/conv/tree/r_weight10_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.826     1.192    design_1_i/aaaasd_0/inst/top0/core0/conv/tree/s_axi_aclk
    SLICE_X52Y47         FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core0/conv/tree/r_weight10_reg[8]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X52Y47         FDCE (Hold_fdce_C_D)         0.070     1.227    design_1_i/aaaasd_0/inst/top0/core0/conv/tree/r_weight10_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_pro_short2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_sum3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.256ns (60.959%)  route 0.164ns (39.041%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.554     0.890    design_1_i/aaaasd_0/inst/top0/core3/conv/tree/s_axi_aclk
    SLICE_X49Y31         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_pro_short2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_pro_short2_reg[4]/Q
                         net (fo=2, routed)           0.164     1.194    design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_pro_short2[4]
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.045     1.239 r  design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_sum3[7]_i_9__2/O
                         net (fo=1, routed)           0.000     1.239    design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_sum3[7]_i_9__2_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.309 r  design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_sum3_reg[7]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.309    design_1_i/aaaasd_0/inst/top0/core3/conv/tree/sum3[4]
    SLICE_X50Y30         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_sum3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.815     1.181    design_1_i/aaaasd_0/inst/top0/core3/conv/tree/s_axi_aclk
    SLICE_X50Y30         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_sum3_reg[4]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y30         FDRE (Hold_fdre_C_D)         0.134     1.280    design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_sum3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/aaaasd_0/inst/top0/buf_pix/r_pix0_4_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/buf_pix/r_pix0_3_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.933%)  route 0.185ns (53.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.550     0.886    design_1_i/aaaasd_0/inst/top0/buf_pix/s_axi_aclk
    SLICE_X50Y19         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/buf_pix/r_pix0_4_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  design_1_i/aaaasd_0/inst/top0/buf_pix/r_pix0_4_reg[9]__0/Q
                         net (fo=2, routed)           0.185     1.235    design_1_i/aaaasd_0/inst/top0/buf_pix/r_pix0_3_reg[15]_0[9]
    SLICE_X46Y20         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/buf_pix/r_pix0_3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.818     1.184    design_1_i/aaaasd_0/inst/top0/buf_pix/s_axi_aclk
    SLICE_X46Y20         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/buf_pix/r_pix0_3_reg[9]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X46Y20         FDRE (Hold_fdre_C_D)         0.053     1.202    design_1_i/aaaasd_0/inst/top0/buf_pix/r_pix0_3_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/aaaasd_0/inst/top0/core1/feat_accum/total_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core1/buf_feat/r_pix1_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.242%)  route 0.207ns (55.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.556     0.891    design_1_i/aaaasd_0/inst/top0/core1/feat_accum/s_axi_aclk
    SLICE_X50Y38         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core1/feat_accum/total_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/aaaasd_0/inst/top0/core1/feat_accum/total_reg[3]/Q
                         net (fo=1, routed)           0.207     1.262    design_1_i/aaaasd_0/inst/top0/core1/buf_feat/Q[3]
    SLICE_X49Y36         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core1/buf_feat/r_pix1_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.824     1.190    design_1_i/aaaasd_0/inst/top0/core1/buf_feat/s_axi_aclk
    SLICE_X49Y36         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core1/buf_feat/r_pix1_1_reg[3]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y36         FDRE (Hold_fdre_C_D)         0.070     1.225    design_1_i/aaaasd_0/inst/top0/core1/buf_feat/r_pix1_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/aaaasd_0/inst/top0/core1/feat_accum/total_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core1/buf_feat/r_pix1_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.685%)  route 0.211ns (56.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.556     0.891    design_1_i/aaaasd_0/inst/top0/core1/feat_accum/s_axi_aclk
    SLICE_X50Y39         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core1/feat_accum/total_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y39         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/aaaasd_0/inst/top0/core1/feat_accum/total_reg[4]/Q
                         net (fo=1, routed)           0.211     1.267    design_1_i/aaaasd_0/inst/top0/core1/buf_feat/Q[4]
    SLICE_X49Y36         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core1/buf_feat/r_pix1_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.824     1.190    design_1_i/aaaasd_0/inst/top0/core1/buf_feat/s_axi_aclk
    SLICE_X49Y36         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core1/buf_feat/r_pix1_1_reg[4]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y36         FDRE (Hold_fdre_C_D)         0.072     1.227    design_1_i/aaaasd_0/inst/top0/core1/buf_feat/r_pix1_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/aaaasd_0/inst/top0/core3/conv/wreg/r_weight22_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_weight22_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.632%)  route 0.215ns (60.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.625     0.961    design_1_i/aaaasd_0/inst/top0/core3/conv/wreg/s_axi_aclk
    SLICE_X53Y129        FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core3/conv/wreg/r_weight22_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  design_1_i/aaaasd_0/inst/top0/core3/conv/wreg/r_weight22_reg[0]/Q
                         net (fo=2, routed)           0.215     1.317    design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_weight22_reg[15]_0[0]
    SLICE_X48Y130        FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_weight22_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.900     1.266    design_1_i/aaaasd_0/inst/top0/core3/conv/tree/s_axi_aclk
    SLICE_X48Y130        FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_weight22_reg[0]/C
                         clock pessimism             -0.039     1.227    
    SLICE_X48Y130        FDCE (Hold_fdce_C_D)         0.046     1.273    design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_weight22_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/aaaasd_0/inst/top0/core0/conv/wreg/r_weight12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core0/conv/wreg/r_weight11_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.420%)  route 0.236ns (62.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.580     0.916    design_1_i/aaaasd_0/inst/top0/core0/conv/wreg/s_axi_aclk
    SLICE_X63Y50         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core0/conv/wreg/r_weight12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_i/aaaasd_0/inst/top0/core0/conv/wreg/r_weight12_reg[3]/Q
                         net (fo=2, routed)           0.236     1.292    design_1_i/aaaasd_0/inst/top0/core0/conv/wreg/r_weight11_reg[15]_0[3]
    SLICE_X56Y46         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core0/conv/wreg/r_weight11_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.852     1.218    design_1_i/aaaasd_0/inst/top0/core0/conv/wreg/s_axi_aclk
    SLICE_X56Y46         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core0/conv/wreg/r_weight11_reg[3]/C
                         clock pessimism             -0.030     1.188    
    SLICE_X56Y46         FDRE (Hold_fdre_C_D)         0.057     1.245    design_1_i/aaaasd_0/inst/top0/core0/conv/wreg/r_weight11_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/aaaasd_0/inst/top0/core0/pool/r_max_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/mem_output0/mem_reg/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.262%)  route 0.254ns (60.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.554     0.890    design_1_i/aaaasd_0/inst/top0/core0/pool/s_axi_aclk
    SLICE_X38Y30         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core0/pool/r_max_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/aaaasd_0/inst/top0/core0/pool/r_max_reg[11]/Q
                         net (fo=1, routed)           0.254     1.307    design_1_i/aaaasd_0/inst/top0/mem_output0/pmap[11]
    RAMB18_X2Y11         RAMB18E1                                     r  design_1_i/aaaasd_0/inst/top0/mem_output0/mem_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.860     1.226    design_1_i/aaaasd_0/inst/top0/mem_output0/s_axi_aclk
    RAMB18_X2Y11         RAMB18E1                                     r  design_1_i/aaaasd_0/inst/top0/mem_output0/mem_reg/CLKARDCLK
                         clock pessimism             -0.263     0.963    
    RAMB18_X2Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.296     1.259    design_1_i/aaaasd_0/inst/top0/mem_output0/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y15  design_1_i/aaaasd_0/inst/top0/core0/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y15  design_1_i/aaaasd_0/inst/top0/core0/mem_feat/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y14  design_1_i/aaaasd_0/inst/top0/core7/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y14  design_1_i/aaaasd_0/inst/top0/core7/mem_feat/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y10  design_1_i/aaaasd_0/inst/top0/core6/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y10  design_1_i/aaaasd_0/inst/top0/core6/mem_feat/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y12  design_1_i/aaaasd_0/inst/top0/core5/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y12  design_1_i/aaaasd_0/inst/top0/core5/mem_feat/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y17  design_1_i/aaaasd_0/inst/top0/core4/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y17  design_1_i/aaaasd_0/inst/top0/core4/mem_feat/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y19  design_1_i/aaaasd_0/inst/top0/buf_pix/r_pix0_5_reg[10]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y19  design_1_i/aaaasd_0/inst/top0/buf_pix/r_pix0_5_reg[11]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y19  design_1_i/aaaasd_0/inst/top0/buf_pix/r_pix0_5_reg[12]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y19  design_1_i/aaaasd_0/inst/top0/buf_pix/r_pix0_5_reg[13]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y19  design_1_i/aaaasd_0/inst/top0/buf_pix/r_pix0_5_reg[14]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y19  design_1_i/aaaasd_0/inst/top0/buf_pix/r_pix0_5_reg[15]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y19  design_1_i/aaaasd_0/inst/top0/buf_pix/r_pix0_5_reg[8]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y19  design_1_i/aaaasd_0/inst/top0/buf_pix/r_pix0_5_reg[9]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y35  design_1_i/aaaasd_0/inst/top0/core1/buf_feat/r_pix0_2_reg[0]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y36  design_1_i/aaaasd_0/inst/top0/core1/buf_feat/r_pix0_2_reg[10]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y38  design_1_i/aaaasd_0/inst/top0/core7/buf_feat/r_pix0_2_reg[10]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y38  design_1_i/aaaasd_0/inst/top0/core7/buf_feat/r_pix0_2_reg[11]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y38  design_1_i/aaaasd_0/inst/top0/core7/buf_feat/r_pix0_2_reg[12]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y38  design_1_i/aaaasd_0/inst/top0/core7/buf_feat/r_pix0_2_reg[13]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y38  design_1_i/aaaasd_0/inst/top0/core7/buf_feat/r_pix0_2_reg[14]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y38  design_1_i/aaaasd_0/inst/top0/core7/buf_feat/r_pix0_2_reg[15]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y38  design_1_i/aaaasd_0/inst/top0/core7/buf_feat/r_pix0_2_reg[8]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y38  design_1_i/aaaasd_0/inst/top0/core7/buf_feat/r_pix0_2_reg[9]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y76  design_1_i/aaaasd_0/inst/top0/ctrl/r_ack_d7_reg_srl7___inst_top0_ctrl_r_ack_d7_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y20  design_1_i/aaaasd_0/inst/top0/core6/buf_feat/r_pix0_2_reg[0]_srl10/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight7_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.126ns  (logic 0.580ns (7.138%)  route 7.546ns (92.862%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.699     2.993    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.919     4.368    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X32Y66         LUT1 (Prop_lut1_I0_O)        0.124     4.492 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12209, routed)       6.627    11.119    design_1_i/aaaasd_0/inst/top0/core5/conv/tree/clear
    SLICE_X103Y3         FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight7_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.625    12.804    design_1_i/aaaasd_0/inst/top0/core5/conv/tree/s_axi_aclk
    SLICE_X103Y3         FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight7_reg[0]/C
                         clock pessimism              0.115    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X103Y3         FDCE (Recov_fdce_C_CLR)     -0.405    12.360    design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight7_reg[0]
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                         -11.119    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight7_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.126ns  (logic 0.580ns (7.138%)  route 7.546ns (92.862%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.699     2.993    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.919     4.368    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X32Y66         LUT1 (Prop_lut1_I0_O)        0.124     4.492 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12209, routed)       6.627    11.119    design_1_i/aaaasd_0/inst/top0/core5/conv/tree/clear
    SLICE_X103Y3         FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight7_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.625    12.804    design_1_i/aaaasd_0/inst/top0/core5/conv/tree/s_axi_aclk
    SLICE_X103Y3         FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight7_reg[10]/C
                         clock pessimism              0.115    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X103Y3         FDCE (Recov_fdce_C_CLR)     -0.405    12.360    design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight7_reg[10]
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                         -11.119    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight19_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.272ns  (logic 0.580ns (7.012%)  route 7.692ns (92.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.953ns = ( 12.953 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.699     2.993    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.919     4.368    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X32Y66         LUT1 (Prop_lut1_I0_O)        0.124     4.492 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12209, routed)       6.772    11.265    design_1_i/aaaasd_0/inst/top0/core5/conv/tree/clear
    SLICE_X99Y132        FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight19_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.774    12.953    design_1_i/aaaasd_0/inst/top0/core5/conv/tree/s_axi_aclk
    SLICE_X99Y132        FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight19_reg[11]/C
                         clock pessimism              0.129    13.082    
                         clock uncertainty           -0.154    12.928    
    SLICE_X99Y132        FDCE (Recov_fdce_C_CLR)     -0.405    12.523    design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight19_reg[11]
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                         -11.265    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight19_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.272ns  (logic 0.580ns (7.012%)  route 7.692ns (92.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.953ns = ( 12.953 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.699     2.993    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.919     4.368    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X32Y66         LUT1 (Prop_lut1_I0_O)        0.124     4.492 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12209, routed)       6.772    11.265    design_1_i/aaaasd_0/inst/top0/core5/conv/tree/clear
    SLICE_X99Y132        FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight19_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.774    12.953    design_1_i/aaaasd_0/inst/top0/core5/conv/tree/s_axi_aclk
    SLICE_X99Y132        FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight19_reg[13]/C
                         clock pessimism              0.129    13.082    
                         clock uncertainty           -0.154    12.928    
    SLICE_X99Y132        FDCE (Recov_fdce_C_CLR)     -0.405    12.523    design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight19_reg[13]
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                         -11.265    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight5_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.170ns  (logic 0.580ns (7.099%)  route 7.590ns (92.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.806 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.699     2.993    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.919     4.368    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X32Y66         LUT1 (Prop_lut1_I0_O)        0.124     4.492 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12209, routed)       6.671    11.163    design_1_i/aaaasd_0/inst/top0/core5/conv/tree/clear
    SLICE_X102Y1         FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight5_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.626    12.806    design_1_i/aaaasd_0/inst/top0/core5/conv/tree/s_axi_aclk
    SLICE_X102Y1         FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight5_reg[2]/C
                         clock pessimism              0.115    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X102Y1         FDCE (Recov_fdce_C_CLR)     -0.319    12.447    design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight5_reg[2]
  -------------------------------------------------------------------
                         required time                         12.447    
                         arrival time                         -11.163    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight5_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 0.580ns (7.188%)  route 7.489ns (92.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.806 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.699     2.993    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.919     4.368    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X32Y66         LUT1 (Prop_lut1_I0_O)        0.124     4.492 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12209, routed)       6.570    11.062    design_1_i/aaaasd_0/inst/top0/core5/conv/tree/clear
    SLICE_X101Y2         FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight5_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.626    12.806    design_1_i/aaaasd_0/inst/top0/core5/conv/tree/s_axi_aclk
    SLICE_X101Y2         FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight5_reg[10]/C
                         clock pessimism              0.115    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X101Y2         FDCE (Recov_fdce_C_CLR)     -0.405    12.361    design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight5_reg[10]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                         -11.062    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight5_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 0.580ns (7.188%)  route 7.489ns (92.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.806 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.699     2.993    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.919     4.368    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X32Y66         LUT1 (Prop_lut1_I0_O)        0.124     4.492 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12209, routed)       6.570    11.062    design_1_i/aaaasd_0/inst/top0/core5/conv/tree/clear
    SLICE_X101Y2         FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight5_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.626    12.806    design_1_i/aaaasd_0/inst/top0/core5/conv/tree/s_axi_aclk
    SLICE_X101Y2         FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight5_reg[3]/C
                         clock pessimism              0.115    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X101Y2         FDCE (Recov_fdce_C_CLR)     -0.405    12.361    design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight5_reg[3]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                         -11.062    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight5_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 0.580ns (7.188%)  route 7.489ns (92.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.806 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.699     2.993    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.919     4.368    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X32Y66         LUT1 (Prop_lut1_I0_O)        0.124     4.492 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12209, routed)       6.570    11.062    design_1_i/aaaasd_0/inst/top0/core5/conv/tree/clear
    SLICE_X101Y2         FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight5_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.626    12.806    design_1_i/aaaasd_0/inst/top0/core5/conv/tree/s_axi_aclk
    SLICE_X101Y2         FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight5_reg[6]/C
                         clock pessimism              0.115    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X101Y2         FDCE (Recov_fdce_C_CLR)     -0.405    12.361    design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight5_reg[6]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                         -11.062    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight7_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 0.580ns (7.188%)  route 7.489ns (92.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.806 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.699     2.993    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.919     4.368    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X32Y66         LUT1 (Prop_lut1_I0_O)        0.124     4.492 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12209, routed)       6.570    11.062    design_1_i/aaaasd_0/inst/top0/core5/conv/tree/clear
    SLICE_X101Y2         FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight7_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.626    12.806    design_1_i/aaaasd_0/inst/top0/core5/conv/tree/s_axi_aclk
    SLICE_X101Y2         FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight7_reg[3]/C
                         clock pessimism              0.115    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X101Y2         FDCE (Recov_fdce_C_CLR)     -0.405    12.361    design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight7_reg[3]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                         -11.062    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight22_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.266ns  (logic 0.580ns (7.017%)  route 7.686ns (92.983%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 12.954 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.699     2.993    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.919     4.368    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X32Y66         LUT1 (Prop_lut1_I0_O)        0.124     4.492 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12209, routed)       6.767    11.259    design_1_i/aaaasd_0/inst/top0/core5/conv/tree/clear
    SLICE_X92Y136        FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight22_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       1.775    12.954    design_1_i/aaaasd_0/inst/top0/core5/conv/tree/s_axi_aclk
    SLICE_X92Y136        FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight22_reg[7]/C
                         clock pessimism              0.129    13.083    
                         clock uncertainty           -0.154    12.929    
    SLICE_X92Y136        FDCE (Recov_fdce_C_CLR)     -0.361    12.568    design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight22_reg[7]
  -------------------------------------------------------------------
                         required time                         12.568    
                         arrival time                         -11.259    
  -------------------------------------------------------------------
                         slack                                  1.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight10_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.900%)  route 0.704ns (79.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.576     0.912    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.403     1.456    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X32Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.501 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12209, routed)       0.301     1.802    design_1_i/aaaasd_0/inst/top0/core4/conv/tree/clear
    SLICE_X38Y66         FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight10_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.817     1.183    design_1_i/aaaasd_0/inst/top0/core4/conv/tree/s_axi_aclk
    SLICE_X38Y66         FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight10_reg[6]/C
                         clock pessimism             -0.264     0.919    
    SLICE_X38Y66         FDCE (Remov_fdce_C_CLR)     -0.067     0.852    design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight10_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight10_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.900%)  route 0.704ns (79.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.576     0.912    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.403     1.456    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X32Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.501 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12209, routed)       0.301     1.802    design_1_i/aaaasd_0/inst/top0/core5/conv/tree/clear
    SLICE_X38Y66         FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight10_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.817     1.183    design_1_i/aaaasd_0/inst/top0/core5/conv/tree/s_axi_aclk
    SLICE_X38Y66         FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight10_reg[3]/C
                         clock pessimism             -0.264     0.919    
    SLICE_X38Y66         FDCE (Remov_fdce_C_CLR)     -0.067     0.852    design_1_i/aaaasd_0/inst/top0/core5/conv/tree/r_weight10_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight24_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.900%)  route 0.704ns (79.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.576     0.912    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.403     1.456    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X32Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.501 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12209, routed)       0.301     1.802    design_1_i/aaaasd_0/inst/top0/core6/conv/tree/clear
    SLICE_X38Y66         FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight24_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.817     1.183    design_1_i/aaaasd_0/inst/top0/core6/conv/tree/s_axi_aclk
    SLICE_X38Y66         FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight24_reg[15]/C
                         clock pessimism             -0.264     0.919    
    SLICE_X38Y66         FDCE (Remov_fdce_C_CLR)     -0.067     0.852    design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight24_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight9_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.900%)  route 0.704ns (79.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.576     0.912    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.403     1.456    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X32Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.501 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12209, routed)       0.301     1.802    design_1_i/aaaasd_0/inst/top0/core6/conv/tree/clear
    SLICE_X38Y66         FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight9_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.817     1.183    design_1_i/aaaasd_0/inst/top0/core6/conv/tree/s_axi_aclk
    SLICE_X38Y66         FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight9_reg[0]/C
                         clock pessimism             -0.264     0.919    
    SLICE_X38Y66         FDCE (Remov_fdce_C_CLR)     -0.067     0.852    design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight9_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight9_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.900%)  route 0.704ns (79.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.576     0.912    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.403     1.456    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X32Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.501 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12209, routed)       0.301     1.802    design_1_i/aaaasd_0/inst/top0/core6/conv/tree/clear
    SLICE_X38Y66         FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight9_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.817     1.183    design_1_i/aaaasd_0/inst/top0/core6/conv/tree/s_axi_aclk
    SLICE_X38Y66         FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight9_reg[10]/C
                         clock pessimism             -0.264     0.919    
    SLICE_X38Y66         FDCE (Remov_fdce_C_CLR)     -0.067     0.852    design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight9_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight10_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.186ns (19.311%)  route 0.777ns (80.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.576     0.912    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.403     1.456    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X32Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.501 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12209, routed)       0.374     1.875    design_1_i/aaaasd_0/inst/top0/core4/conv/tree/clear
    SLICE_X38Y67         FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight10_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.816     1.182    design_1_i/aaaasd_0/inst/top0/core4/conv/tree/s_axi_aclk
    SLICE_X38Y67         FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight10_reg[8]/C
                         clock pessimism             -0.264     0.918    
    SLICE_X38Y67         FDCE (Remov_fdce_C_CLR)     -0.067     0.851    design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight10_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.124ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight10_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.186ns (17.503%)  route 0.877ns (82.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.576     0.912    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.403     1.456    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X32Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.501 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12209, routed)       0.473     1.974    design_1_i/aaaasd_0/inst/top0/core4/conv/tree/clear
    SLICE_X36Y67         FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight10_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.816     1.182    design_1_i/aaaasd_0/inst/top0/core4/conv/tree/s_axi_aclk
    SLICE_X36Y67         FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight10_reg[10]/C
                         clock pessimism             -0.264     0.918    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.067     0.851    design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight10_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.124ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight10_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.186ns (17.503%)  route 0.877ns (82.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.576     0.912    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.403     1.456    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X32Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.501 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12209, routed)       0.473     1.974    design_1_i/aaaasd_0/inst/top0/core4/conv/tree/clear
    SLICE_X36Y67         FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight10_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.816     1.182    design_1_i/aaaasd_0/inst/top0/core4/conv/tree/s_axi_aclk
    SLICE_X36Y67         FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight10_reg[11]/C
                         clock pessimism             -0.264     0.918    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.067     0.851    design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight10_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.124ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight10_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.186ns (17.503%)  route 0.877ns (82.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.576     0.912    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.403     1.456    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X32Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.501 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12209, routed)       0.473     1.974    design_1_i/aaaasd_0/inst/top0/core4/conv/tree/clear
    SLICE_X36Y67         FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight10_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.816     1.182    design_1_i/aaaasd_0/inst/top0/core4/conv/tree/s_axi_aclk
    SLICE_X36Y67         FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight10_reg[9]/C
                         clock pessimism             -0.264     0.918    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.067     0.851    design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight10_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.124ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight9_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.186ns (17.503%)  route 0.877ns (82.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.576     0.912    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.403     1.456    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X32Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.501 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12209, routed)       0.473     1.974    design_1_i/aaaasd_0/inst/top0/core6/conv/tree/clear
    SLICE_X36Y67         FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight9_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21332, routed)       0.816     1.182    design_1_i/aaaasd_0/inst/top0/core6/conv/tree/s_axi_aclk
    SLICE_X36Y67         FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight9_reg[3]/C
                         clock pessimism             -0.264     0.918    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.067     0.851    design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight9_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  1.124    





