# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/stlp/Documents/quartus\ project\ template {C:/Users/stlp/Documents/quartus project template/de1_soc_golden_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:26 on Jan 15,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/stlp/Documents/quartus project template" C:/Users/stlp/Documents/quartus project template/de1_soc_golden_top.v 
# -- Compiling module DE1_SOC_golden_top
# 
# Top level modules:
# 	DE1_SOC_golden_top
# End time: 22:26:26 on Jan 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
do runlab.do
# Cannot open macro file: runlab.do
