INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/project/m16cnt/m16cnt.srcs/sim_1/new/m16cnt_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'm16cnt_tb'
