Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Nov  5 21:13:06 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file practice_stopwatch_timing_summary_routed.rpt -pb practice_stopwatch_timing_summary_routed.pb -rpx practice_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : practice_stopwatch
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  126         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (126)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (284)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (126)
--------------------------
 There are 126 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (284)
--------------------------------------------------
 There are 284 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  292          inf        0.000                      0                  292           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           292 Endpoints
Min Delay           292 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.096ns  (logic 4.403ns (54.380%)  route 3.694ns (45.620%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE                         0.000     0.000 r  digit_reg[2]/C
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_reg[2]/Q
                         net (fo=7, routed)           0.985     1.503    digit_reg_n_0_[2]
    SLICE_X43Y40         LUT4 (Prop_lut4_I1_O)        0.152     1.655 r  AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.709     4.364    AN_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         3.733     8.096 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.096    AN[5]
    W16                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.673ns  (logic 4.168ns (54.316%)  route 3.505ns (45.684%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE                         0.000     0.000 r  digit_reg[2]/C
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  digit_reg[2]/Q
                         net (fo=7, routed)           0.987     1.505    digit_reg_n_0_[2]
    SLICE_X43Y40         LUT4 (Prop_lut4_I2_O)        0.124     1.629 r  AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.518     4.147    AN_OBUF[4]
    V16                  OBUF (Prop_obuf_I_O)         3.526     7.673 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.673    AN[4]
    V16                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.538ns  (logic 4.492ns (59.594%)  route 3.046ns (40.406%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE                         0.000     0.000 r  digit_reg[2]/C
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_reg[2]/Q
                         net (fo=7, routed)           1.136     1.654    digit_reg_n_0_[2]
    SLICE_X39Y40         LUT4 (Prop_lut4_I1_O)        0.152     1.806 r  AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.909     3.716    AN_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.822     7.538 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.538    AN[2]
    T11                                                               r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.446ns  (logic 4.282ns (57.507%)  route 3.164ns (42.493%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE                         0.000     0.000 r  digit_reg[2]/C
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  digit_reg[2]/Q
                         net (fo=7, routed)           1.136     1.654    digit_reg_n_0_[2]
    SLICE_X39Y40         LUT4 (Prop_lut4_I3_O)        0.124     1.778 r  AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.028     3.806    AN_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.640     7.446 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.446    AN[1]
    Y14                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.365ns  (logic 4.516ns (61.313%)  route 2.849ns (38.687%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE                         0.000     0.000 r  digit_reg[2]/C
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_reg[2]/Q
                         net (fo=7, routed)           0.987     1.505    digit_reg_n_0_[2]
    SLICE_X43Y40         LUT4 (Prop_lut4_I1_O)        0.152     1.657 r  AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.862     3.519    AN_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.846     7.365 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.365    AN[0]
    W14                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.120ns  (logic 4.254ns (59.746%)  route 2.866ns (40.254%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE                         0.000     0.000 r  digit_reg[2]/C
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_reg[2]/Q
                         net (fo=7, routed)           0.985     1.503    digit_reg_n_0_[2]
    SLICE_X43Y40         LUT4 (Prop_lut4_I1_O)        0.124     1.627 r  AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.881     3.508    AN_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.612     7.120 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.120    AN[3]
    T10                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.982ns  (logic 4.167ns (59.690%)  route 2.814ns (40.310%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE                         0.000     0.000 r  digit_reg[0]/C
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  digit_reg[0]/Q
                         net (fo=7, routed)           1.152     1.608    digit_reg_n_0_[0]
    SLICE_X43Y41         LUT4 (Prop_lut4_I1_O)        0.124     1.732 r  AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.663     3.394    AN_OBUF[6]
    V12                  OBUF (Prop_obuf_I_O)         3.587     6.982 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.982    AN[6]
    V12                                                               r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CA_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.801ns  (logic 4.050ns (69.816%)  route 1.751ns (30.184%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE                         0.000     0.000 r  CA_reg/C
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CA_reg/Q
                         net (fo=10, routed)          1.751     2.207    CA_OBUF
    W13                  OBUF (Prop_obuf_I_O)         3.594     5.801 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     5.801    CA
    W13                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seconds_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.525ns  (logic 1.014ns (18.354%)  route 4.511ns (81.646%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE                         0.000     0.000 r  count_reg[23]/C
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  count_reg[23]/Q
                         net (fo=2, routed)           1.176     1.694    count_reg_n_0_[23]
    SLICE_X39Y40         LUT5 (Prop_lut5_I1_O)        0.124     1.818 r  seconds[5]_i_7/O
                         net (fo=1, routed)           0.807     2.625    seconds[5]_i_7_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.124     2.749 r  seconds[5]_i_5/O
                         net (fo=1, routed)           0.954     3.703    seconds[5]_i_5_n_0
    SLICE_X39Y40         LUT4 (Prop_lut4_I1_O)        0.124     3.827 r  seconds[5]_i_2/O
                         net (fo=33, routed)          0.746     4.572    seconds
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.696 r  seconds[5]_i_1/O
                         net (fo=3, routed)           0.828     5.525    seconds[5]_i_1_n_0
    SLICE_X43Y42         FDRE                                         r  seconds_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seconds_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.525ns  (logic 1.014ns (18.354%)  route 4.511ns (81.646%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE                         0.000     0.000 r  count_reg[23]/C
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  count_reg[23]/Q
                         net (fo=2, routed)           1.176     1.694    count_reg_n_0_[23]
    SLICE_X39Y40         LUT5 (Prop_lut5_I1_O)        0.124     1.818 r  seconds[5]_i_7/O
                         net (fo=1, routed)           0.807     2.625    seconds[5]_i_7_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.124     2.749 r  seconds[5]_i_5/O
                         net (fo=1, routed)           0.954     3.703    seconds[5]_i_5_n_0
    SLICE_X39Y40         LUT4 (Prop_lut4_I1_O)        0.124     3.827 r  seconds[5]_i_2/O
                         net (fo=33, routed)          0.746     4.572    seconds
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.696 r  seconds[5]_i_1/O
                         net (fo=3, routed)           0.828     5.525    seconds[5]_i_1_n_0
    SLICE_X43Y42         FDRE                                         r  seconds_reg[4]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dis_clear_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis_clear_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.663%)  route 0.131ns (41.337%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE                         0.000     0.000 r  dis_clear_reg[1]/C
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dis_clear_reg[1]/Q
                         net (fo=2, routed)           0.131     0.272    dis_clear_reg_n_0_[1]
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.045     0.317 r  dis_clear[1]_i_1/O
                         net (fo=1, routed)           0.000     0.317    dis_clear[1]_i_1_n_0
    SLICE_X36Y43         FDRE                                         r  dis_clear_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seconds_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            document_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.817%)  route 0.136ns (42.183%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE                         0.000     0.000 r  seconds_reg[2]/C
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  seconds_reg[2]/Q
                         net (fo=13, routed)          0.136     0.277    seconds_reg_n_0_[2]
    SLICE_X42Y43         LUT5 (Prop_lut5_I0_O)        0.045     0.322 r  document[0][2]_i_1/O
                         net (fo=1, routed)           0.000     0.322    document[0][2]_i_1_n_0
    SLICE_X42Y43         FDRE                                         r  document_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 array_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            document_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.535%)  route 0.143ns (43.465%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE                         0.000     0.000 r  array_reg[0]/C
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  array_reg[0]/Q
                         net (fo=14, routed)          0.143     0.284    array_reg_n_0_[0]
    SLICE_X42Y43         LUT5 (Prop_lut5_I2_O)        0.045     0.329 r  document[0][3]_i_1/O
                         net (fo=1, routed)           0.000     0.329    document[0][3]_i_1_n_0
    SLICE_X42Y43         FDRE                                         r  document_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seconds_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            document_reg[3][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.141ns (42.155%)  route 0.193ns (57.845%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE                         0.000     0.000 r  seconds_reg[3]/C
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  seconds_reg[3]/Q
                         net (fo=12, routed)          0.193     0.334    seconds_reg_n_0_[3]
    SLICE_X41Y42         FDRE                                         r  document_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn2_ff2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            storage_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.227ns (67.807%)  route 0.108ns (32.193%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE                         0.000     0.000 r  btn2_ff2_reg/C
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  btn2_ff2_reg/Q
                         net (fo=14, routed)          0.108     0.236    btn2_ff2
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.099     0.335 r  storage_i_1/O
                         net (fo=1, routed)           0.000     0.335    storage_i_1_n_0
    SLICE_X40Y40         FDRE                                         r  storage_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 document_reg[3][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            document_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.511%)  route 0.149ns (44.489%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE                         0.000     0.000 r  document_reg[3][0]/C
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  document_reg[3][0]/Q
                         net (fo=2, routed)           0.149     0.290    document_reg_n_0_[3][0]
    SLICE_X41Y43         LUT3 (Prop_lut3_I0_O)        0.045     0.335 r  document[2][0]_i_1/O
                         net (fo=1, routed)           0.000     0.335    document[2][0]_i_1_n_0
    SLICE_X41Y43         FDRE                                         r  document_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seconds_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            document_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.128ns (37.696%)  route 0.212ns (62.304%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE                         0.000     0.000 r  seconds_reg[1]/C
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  seconds_reg[1]/Q
                         net (fo=14, routed)          0.212     0.340    seconds_reg_n_0_[1]
    SLICE_X41Y42         FDRE                                         r  document_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg[1]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_curr_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.310%)  route 0.156ns (45.690%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE                         0.000     0.000 r  FSM_sequential_curr_state_reg[1]_inv/C
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  FSM_sequential_curr_state_reg[1]_inv/Q
                         net (fo=43, routed)          0.156     0.297    count
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.045     0.342 r  FSM_sequential_curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.342    FSM_sequential_curr_state[0]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  FSM_sequential_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 document_reg[2][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            document_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.021%)  route 0.158ns (45.979%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE                         0.000     0.000 r  document_reg[2][2]/C
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  document_reg[2][2]/Q
                         net (fo=2, routed)           0.158     0.299    document_reg_n_0_[2][2]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.045     0.344 r  document[1][2]_i_1/O
                         net (fo=1, routed)           0.000     0.344    document[1][2]_i_1_n_0
    SLICE_X40Y43         FDRE                                         r  document_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seconds_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seconds_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.227ns (63.680%)  route 0.129ns (36.320%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE                         0.000     0.000 r  seconds_reg[4]/C
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  seconds_reg[4]/Q
                         net (fo=12, routed)          0.129     0.257    seconds_reg_n_0_[4]
    SLICE_X43Y42         LUT6 (Prop_lut6_I5_O)        0.099     0.356 r  seconds[5]_i_3/O
                         net (fo=1, routed)           0.000     0.356    seconds[5]_i_3_n_0
    SLICE_X43Y42         FDRE                                         r  seconds_reg[5]/D
  -------------------------------------------------------------------    -------------------





