Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 12 09:09:19 2019
| Host         : DESKTOP-MBF5BR3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab2_1_control_sets_placed.rpt
| Design       : lab2_1
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    50 |
| Unused register locations in slices containing registers |   336 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           48 |
|      8 |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            2 |
| No           | No                    | Yes                    |              24 |           18 |
| No           | Yes                   | No                     |              16 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |           16 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-------------------------------+-----------------------+------------------+----------------+
|        Clock Signal       |         Enable Signal         |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+---------------------------+-------------------------------+-----------------------+------------------+----------------+
|  clk_IBUF_BUFG            |                               | s1_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  s3_reg[2]_LDC_i_1_n_0    |                               | s3_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            |                               | s2_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            |                               | s0_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            |                               | s0_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            |                               | s1_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            |                               | s2_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            |                               | s0_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            |                               | s2_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            |                               | s2_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            |                               | s1_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            |                               | s1_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  s3_reg[1]_LDC_i_1_n_0    |                               | s3_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            |                               | s0_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            |                               | s3_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            |                               | s3_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            |                               | s3_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            |                               | s3_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            | CMP/FSM_onehot_state_reg[6]   | s0_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            | CMP/FSM_onehot_state_reg[6]   | s0_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            | CMP/FSM_onehot_state_reg[6]   | s0_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            | CMP/FSM_onehot_state_reg[6]   | s0_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            | CMP/FSM_onehot_state_reg[6]_1 | s2_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            | CMP/FSM_onehot_state_reg[6]_1 | s2_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            | CMP/FSM_onehot_state_reg[6]_1 | s2_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            | CMP/FSM_onehot_state_reg[6]_1 | s2_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            | CMP/FSM_onehot_state_reg[6]_2 | s1_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            | CMP/FSM_onehot_state_reg[6]_2 | s1_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            | CMP/FSM_onehot_state_reg[6]_2 | s1_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            | CMP/FSM_onehot_state_reg[6]_2 | s1_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            | CMP/FSM_onehot_state_reg[6]_0 | s3_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            | CMP/FSM_onehot_state_reg[6]_0 | s3_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            | CMP/FSM_onehot_state_reg[6]_0 | s3_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            | CMP/FSM_onehot_state_reg[6]_0 | s3_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  s0_reg[0]_LDC_i_1_n_0    |                               | s0_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  s2_reg[2]_LDC_i_1_n_0    |                               | s2_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  s1_reg[0]_LDC_i_1_n_0    |                               | s1_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  s2_reg[0]_LDC_i_1_n_0    |                               | s2_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  s2_reg[1]_LDC_i_1_n_0    |                               | s2_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  s2_reg[3]_LDC_i_1_n_0    |                               | s2_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  s1_reg[1]_LDC_i_1_n_0    |                               | s1_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  s0_reg[3]_LDC_i_1_n_0    |                               | s0_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  s0_reg[1]_LDC_i_1_n_0    |                               | s0_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  s0_reg[2]_LDC_i_1_n_0    |                               | s0_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  s1_reg[2]_LDC_i_1_n_0    |                               | s1_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  s1_reg[3]_LDC_i_1_n_0    |                               | s1_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  s3_reg[0]_LDC_i_1_n_0    |                               | s3_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  s3_reg[3]_LDC_i_1_n_0    |                               | s3_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            |                               | rst_IBUF              |                2 |              8 |
|  CMP/temp1_reg[3]_i_2_n_0 |                               |                       |                2 |              8 |
+---------------------------+-------------------------------+-----------------------+------------------+----------------+


