#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Jun 12 15:44:18 2021
# Process ID: 9316
# Current directory: C:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.runs/synth_1
# Command line: vivado.exe -log Fetch_Show_T.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Fetch_Show_T.tcl
# Log file: C:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.runs/synth_1/Fetch_Show_T.vds
# Journal file: C:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Fetch_Show_T.tcl -notrace
Command: synth_design -top Fetch_Show_T -part xc7a100tcsg324-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21036
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/Fdiv.v:38]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.770 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Fetch_Show_T' [C:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.srcs/sources_1/new/Fetch_Show_T.v:23]
INFO: [Synth 8-6157] synthesizing module 'IM_IF_ID' [C:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.srcs/sources_1/new/IM_IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'IM_IF' [C:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.srcs/sources_1/new/IM_IF.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [C:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.srcs/sources_1/new/IR.v:22]
INFO: [Synth 8-6155] done synthesizing module 'IR' (2#1) [C:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.srcs/sources_1/new/IR.v:22]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'ROM_SP' [C:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.runs/synth_1/.Xil/Vivado-9316-DESKTOP-TBUDORJ/realtime/ROM_SP_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_SP' (3#1) [C:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.runs/synth_1/.Xil/Vivado-9316-DESKTOP-TBUDORJ/realtime/ROM_SP_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IM' (4#1) [C:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IM_IF' (5#1) [C:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.srcs/sources_1/new/IM_IF.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID1' [C:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.srcs/sources_1/new/ID1.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmU' [C:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.srcs/sources_1/new/ImmU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmU' (6#1) [C:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.srcs/sources_1/new/ImmU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID1' (7#1) [C:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.srcs/sources_1/new/ID1.v:23]
WARNING: [Synth 8-689] width (7) of port connection 'funct7' does not match port width (8) of module 'ID1' [C:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.srcs/sources_1/new/IM_IF_ID.v:56]
INFO: [Synth 8-6155] done synthesizing module 'IM_IF_ID' (8#1) [C:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.srcs/sources_1/new/IM_IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'DISP' [C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/DISP.v:24]
INFO: [Synth 8-6157] synthesizing module 'Fdiv' [C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/Fdiv.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Fdiv' (9#1) [C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/Fdiv.v:24]
INFO: [Synth 8-6157] synthesizing module 'Display' [C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/Display.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/Display.v:72]
INFO: [Synth 8-6155] done synthesizing module 'Display' (10#1) [C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/Display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DISP' (11#1) [C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/DISP.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Fetch_Show_T' (12#1) [C:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.srcs/sources_1/new/Fetch_Show_T.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.770 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.770 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.770 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1024.770 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.srcs/sources_1/ip/ROM_SP/ROM_SP/ROM_SP_in_context.xdc] for cell 'MFD1/im_if1/IM1/im'
Finished Parsing XDC File [c:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.srcs/sources_1/ip/ROM_SP/ROM_SP/ROM_SP_in_context.xdc] for cell 'MFD1/im_if1/IM1/im'
Parsing XDC File [C:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.srcs/constrs_1/new/Fetch_Show_T1.xdc]
Finished Parsing XDC File [C:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.srcs/constrs_1/new/Fetch_Show_T1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.srcs/constrs_1/new/Fetch_Show_T1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Fetch_Show_T_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Fetch_Show_T_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1033.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1033.238 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1033.238 ; gain = 8.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1033.238 ; gain = 8.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for MFD1/im_if1/IM1/im. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1033.238 ; gain = 8.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1033.238 ; gain = 8.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   7 Input   32 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   7 Input   17 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1033.238 ; gain = 8.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1045.312 ; gain = 20.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1045.461 ; gain = 20.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1069.406 ; gain = 44.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1074.164 ; gain = 49.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1074.164 ; gain = 49.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1074.164 ; gain = 49.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1074.164 ; gain = 49.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1074.164 ; gain = 49.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1074.164 ; gain = 49.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ROM_SP        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |ROM_SP |     1|
|2     |BUFG   |     2|
|3     |CARRY4 |    12|
|4     |LUT1   |     4|
|5     |LUT2   |     8|
|6     |LUT3   |    28|
|7     |LUT4   |    38|
|8     |LUT5   |    25|
|9     |LUT6   |    47|
|10    |MUXF7  |     4|
|11    |FDCE   |    83|
|12    |IBUF   |     8|
|13    |OBUF   |    33|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1074.164 ; gain = 49.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1074.164 ; gain = 40.926
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1074.164 ; gain = 49.395
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1074.164 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1082.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1082.461 ; gain = 57.691
INFO: [Common 17-1381] The checkpoint 'C:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.runs/synth_1/Fetch_Show_T.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Fetch_Show_T_utilization_synth.rpt -pb Fetch_Show_T_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 12 15:45:12 2021...
