.include "macros.inc"


.section .text0, "ax"  # 0x10000000 - 0x105B9458

.global "calcClockFreq__15TBIntervalProbeFv"
"calcClockFreq__15TBIntervalProbeFv":
/* 101453C0 001453C0  DB E1 FF F8 */	stfd f31, -8(r1)
/* 101453C4 001453C4  7C 08 02 A6 */	mflr r0
/* 101453C8 001453C8  80 62 8C 90 */	lwz r3, lbl_105BA0F0-_R2_BASE_(r2)
/* 101453CC 001453CC  93 E1 FF EC */	stw r31, -0x14(r1)
/* 101453D0 001453D0  83 E2 A8 24 */	lwz r31, lbl_105BBC84-_R2_BASE_(r2)
/* 101453D4 001453D4  93 C1 FF E8 */	stw r30, -0x18(r1)
/* 101453D8 001453D8  93 A1 FF E4 */	stw r29, -0x1c(r1)
/* 101453DC 001453DC  90 01 00 08 */	stw r0, 8(r1)
/* 101453E0 001453E0  94 21 FF 70 */	stwu r1, -0x90(r1)
/* 101453E4 001453E4  88 03 00 00 */	lbz r0, 0(r3)
/* 101453E8 001453E8  28 00 00 00 */	cmplwi r0, 0
/* 101453EC 001453EC  41 82 00 D4 */	beq lbl_101454C0
/* 101453F0 001453F0  38 61 00 48 */	addi r3, r1, 0x48
/* 101453F4 001453F4  4B EE 4B AD */	bl "QueryPerformanceFrequency"
/* 101453F8 001453F8  38 61 00 40 */	addi r3, r1, 0x40
/* 101453FC 001453FC  4B EE 4C 15 */	bl "QueryPerformanceCounter"
/* 10145400 00145400  38 00 00 00 */	li r0, 0
/* 10145404 00145404  38 61 00 58 */	addi r3, r1, 0x58
/* 10145408 00145408  90 01 00 54 */	stw r0, 0x54(r1)
/* 1014540C 0014540C  90 01 00 50 */	stw r0, 0x50(r1)
/* 10145410 00145410  4B EC 9E 81 */	bl "GetTimebase__FPv"
/* 10145414 00145414  3C 60 00 04 */	lis r3, 4
/* 10145418 00145418  3B A3 D0 90 */	addi r29, r3, -12144
/* 1014541C 0014541C  3B C0 00 00 */	li r30, 0
/* 10145420 00145420  48 00 00 0C */	b lbl_1014542C
lbl_10145424:
/* 10145424 00145424  38 61 00 50 */	addi r3, r1, 0x50
/* 10145428 00145428  4B EE 4B E9 */	bl "QueryPerformanceCounter"
lbl_1014542C:
/* 1014542C 0014542C  80 61 00 44 */	lwz r3, 0x44(r1)
/* 10145430 00145430  80 01 00 40 */	lwz r0, 0x40(r1)
/* 10145434 00145434  7C A3 E8 14 */	addc r5, r3, r29
/* 10145438 00145438  80 81 00 50 */	lwz r4, 0x50(r1)
/* 1014543C 0014543C  7C 60 F1 14 */	adde r3, r0, r30
/* 10145440 00145440  80 C1 00 54 */	lwz r6, 0x54(r1)
/* 10145444 00145444  6C 80 80 00 */	xoris r0, r4, 0x8000
/* 10145448 00145448  6C 64 80 00 */	xoris r4, r3, 0x8000
/* 1014544C 0014544C  7C 65 30 10 */	subfc r3, r5, r6
/* 10145450 00145450  7C 84 01 10 */	subfe r4, r4, r0
/* 10145454 00145454  7C 80 01 10 */	subfe r4, r0, r0
/* 10145458 00145458  7C 84 00 D1 */	neg. r4, r4
/* 1014545C 0014545C  40 82 FF C8 */	bne lbl_10145424
/* 10145460 00145460  38 61 00 60 */	addi r3, r1, 0x60
/* 10145464 00145464  4B EC 9E 2D */	bl "GetTimebase__FPv"
/* 10145468 00145468  80 61 00 64 */	lwz r3, 0x64(r1)
/* 1014546C 0014546C  80 01 00 5C */	lwz r0, 0x5c(r1)
/* 10145470 00145470  80 81 00 60 */	lwz r4, 0x60(r1)
/* 10145474 00145474  7C A0 18 10 */	subfc r5, r0, r3
/* 10145478 00145478  80 01 00 58 */	lwz r0, 0x58(r1)
/* 1014547C 0014547C  80 61 00 48 */	lwz r3, 0x48(r1)
/* 10145480 00145480  7C 00 21 10 */	subfe r0, r0, r4
/* 10145484 00145484  80 81 00 4C */	lwz r4, 0x4c(r1)
/* 10145488 00145488  90 A1 00 64 */	stw r5, 0x64(r1)
/* 1014548C 0014548C  90 01 00 60 */	stw r0, 0x60(r1)
/* 10145490 00145490  48 44 38 21 */	bl func_10588CB0
/* 10145494 00145494  C8 1F 00 00 */	lfd f0, 0(r31)
/* 10145498 00145498  38 60 FF FF */	li r3, -1
/* 1014549C 0014549C  80 81 00 64 */	lwz r4, 0x64(r1)
/* 101454A0 001454A0  38 00 00 00 */	li r0, 0
/* 101454A4 001454A4  FF E1 00 24 */	fdiv f31, f1, f0
/* 101454A8 001454A8  80 A1 00 60 */	lwz r5, 0x60(r1)
/* 101454AC 001454AC  7C 84 18 38 */	and r4, r4, r3
/* 101454B0 001454B0  7C A3 00 38 */	and r3, r5, r0
/* 101454B4 001454B4  48 44 37 FD */	bl func_10588CB0
/* 101454B8 001454B8  FC 21 07 F2 */	fmul f1, f1, f31
/* 101454BC 001454BC  48 00 00 08 */	b lbl_101454C4
lbl_101454C0:
/* 101454C0 001454C0  C8 3F 00 08 */	lfd f1, 8(r31)
lbl_101454C4:
/* 101454C4 001454C4  80 01 00 98 */	lwz r0, 0x98(r1)
/* 101454C8 001454C8  38 21 00 90 */	addi r1, r1, 0x90
/* 101454CC 001454CC  CB E1 FF F8 */	lfd f31, -8(r1)
/* 101454D0 001454D0  83 E1 FF EC */	lwz r31, -0x14(r1)
/* 101454D4 001454D4  7C 08 03 A6 */	mtlr r0
/* 101454D8 001454D8  83 C1 FF E8 */	lwz r30, -0x18(r1)
/* 101454DC 001454DC  83 A1 FF E4 */	lwz r29, -0x1c(r1)
/* 101454E0 001454E0  4E 80 00 20 */	blr 

.global "__ct__15TBIntervalProbeFv"
"__ct__15TBIntervalProbeFv":
/* 10145520 00145520  93 E1 FF FC */	stw r31, -4(r1)
/* 10145524 00145524  7C 08 02 A6 */	mflr r0
/* 10145528 00145528  80 82 A8 24 */	lwz r4, lbl_105BBC84-_R2_BASE_(r2)
/* 1014552C 0014552C  93 C1 FF F8 */	stw r30, -8(r1)
/* 10145530 00145530  7C 7E 1B 78 */	mr r30, r3
/* 10145534 00145534  83 E2 90 0C */	lwz r31, lbl_105BA46C-_R2_BASE_(r2)
/* 10145538 00145538  90 01 00 08 */	stw r0, 8(r1)
/* 1014553C 0014553C  38 00 00 00 */	li r0, 0
/* 10145540 00145540  C8 04 00 18 */	lfd f0, 0x18(r4)
/* 10145544 00145544  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 10145548 00145548  98 03 00 14 */	stb r0, 0x14(r3)
/* 1014554C 0014554C  98 03 00 15 */	stb r0, 0x15(r3)
/* 10145550 00145550  90 03 00 10 */	stw r0, 0x10(r3)
/* 10145554 00145554  90 03 00 0C */	stw r0, 0xc(r3)
/* 10145558 00145558  C8 3F 00 00 */	lfd f1, 0(r31)
/* 1014555C 0014555C  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 10145560 00145560  40 80 00 0C */	bge lbl_1014556C
/* 10145564 00145564  4B FF FE 5D */	bl "calcClockFreq__15TBIntervalProbeFv"
/* 10145568 00145568  D8 3F 00 00 */	stfd f1, 0(r31)
lbl_1014556C:
/* 1014556C 0014556C  38 00 00 00 */	li r0, 0
/* 10145570 00145570  90 1E 00 00 */	stw r0, 0(r30)
/* 10145574 00145574  7F C3 F3 78 */	mr r3, r30
/* 10145578 00145578  80 01 00 58 */	lwz r0, 0x58(r1)
/* 1014557C 0014557C  38 21 00 50 */	addi r1, r1, 0x50
/* 10145580 00145580  7C 08 03 A6 */	mtlr r0
/* 10145584 00145584  83 E1 FF FC */	lwz r31, -4(r1)
/* 10145588 00145588  83 C1 FF F8 */	lwz r30, -8(r1)
/* 1014558C 0014558C  4E 80 00 20 */	blr 

.global "__sinit_:tbintervalprobe_cpp"
"__sinit_:tbintervalprobe_cpp":
/* 101455C0 001455C0  80 82 88 58 */	lwz r4, lbl_105B9CB8-_R2_BASE_(r2)
/* 101455C4 001455C4  80 62 88 60 */	lwz r3, lbl_105B9CC0-_R2_BASE_(r2)
/* 101455C8 001455C8  C8 44 00 00 */	lfd f2, 0(r4)
/* 101455CC 001455CC  C0 A3 00 00 */	lfs f5, 0(r3)
/* 101455D0 001455D0  80 82 88 5C */	lwz r4, lbl_105B9CBC-_R2_BASE_(r2)
/* 101455D4 001455D4  FC 20 10 50 */	fneg f1, f2
/* 101455D8 001455D8  80 62 88 54 */	lwz r3, lbl_105B9CB4-_R2_BASE_(r2)
/* 101455DC 001455DC  FC 80 28 50 */	fneg f4, f5
/* 101455E0 001455E0  C0 64 00 00 */	lfs f3, 0(r4)
/* 101455E4 001455E4  C8 03 00 00 */	lfd f0, 0(r3)
/* 101455E8 001455E8  D0 82 D8 C8 */	stfs f4, lbl_105BED28-_R2_BASE_(r2)
/* 101455EC 001455EC  D0 A2 D8 CC */	stfs f5, lbl_105BED2C-_R2_BASE_(r2)
/* 101455F0 001455F0  D0 62 D8 D0 */	stfs f3, lbl_105BED30-_R2_BASE_(r2)
/* 101455F4 001455F4  D0 A2 D8 D4 */	stfs f5, lbl_105BED34-_R2_BASE_(r2)
/* 101455F8 001455F8  D8 22 D8 D8 */	stfd f1, lbl_105BED38-_R2_BASE_(r2)
/* 101455FC 001455FC  D8 42 D8 E0 */	stfd f2, lbl_105BED40-_R2_BASE_(r2)
/* 10145600 00145600  D8 02 D8 E8 */	stfd f0, lbl_105BED48-_R2_BASE_(r2)
/* 10145604 00145604  D8 42 D8 F0 */	stfd f2, lbl_105BED50-_R2_BASE_(r2)
/* 10145608 00145608  4E 80 00 20 */	blr 
