<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>display-demo: include/regs/xmega_adc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>include/regs/xmega_adc.h</h1><a href="xmega__adc_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00039"></a>00039 <span class="preprocessor">#ifndef REGS_XMEGA_ADC_H_INCLUDED</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="preprocessor">#define REGS_XMEGA_ADC_H_INCLUDED</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span>
<a name="l00042"></a>00042 <span class="preprocessor">#include &lt;<a class="code" href="memory-map_8h.html" title="Physical memory map for the ATxmega128A1.">chip/memory-map.h</a>&gt;</span>
<a name="l00043"></a>00043 <span class="preprocessor">#include &lt;<a class="code" href="cpu_2xmega_2include_2cpu_2io_8h.html" title="AVR XMEGA I/O read/write functions.">io.h</a>&gt;</span>
<a name="l00044"></a>00044 
<a name="l00051"></a>00051 
<a name="l00052"></a>00052 
<a name="l00053"></a><a class="code" href="group__adc__regs__group.html#gaf6d884547ef6686ac2f360371afa4e13">00053</a> <span class="preprocessor">#define ADC_CTRLA               0x00  //!&lt; Control register A</span>
<a name="l00054"></a><a class="code" href="group__adc__regs__group.html#gab163fd33f1af53ffd1fb64ebad3825e2">00054</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CTRLB               0x01  //!&lt; Control register B</span>
<a name="l00055"></a><a class="code" href="group__adc__regs__group.html#ga278ef01cfdfcc83b985d853d36461b41">00055</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_REFCTRL             0x02  //!&lt; Reference control</span>
<a name="l00056"></a><a class="code" href="group__adc__regs__group.html#gac17155e6293ba740b7ce234e52e22290">00056</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EVCTRL              0x03  //!&lt; Event control</span>
<a name="l00057"></a><a class="code" href="group__adc__regs__group.html#gab1d0703f6d84b37cbaa587a1a4515dd4">00057</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PRESCALER           0x04  //!&lt; ADC clock prescaling</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="comment">/* Reserved */</span>
<a name="l00059"></a><a class="code" href="group__adc__regs__group.html#ga8b87827557538ed8f1f725834346b2e3">00059</a> <span class="preprocessor">#define ADC_INTFLAGS            0x06  //!&lt; Interrupt flags for ADC channels</span>
<a name="l00060"></a><a class="code" href="group__adc__regs__group.html#gaf56445315c08bca6e50a2150929dbb12">00060</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_TEMP                0x07  //!&lt; Temporary register for 16-bit reads</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span><span class="comment">/* Reserved */</span>
<a name="l00062"></a><a class="code" href="group__adc__regs__group.html#ga770fb14c2a7256ae8327b988da6d955d">00062</a> <span class="preprocessor">#define ADC_CALL                0x0C  //!&lt; ADC calibration low byte</span>
<a name="l00063"></a><a class="code" href="group__adc__regs__group.html#gac662ae1238c023e4c93e53b157743c12">00063</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CALH                0x0D  //!&lt; ADC calibration high byte</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span><span class="comment">/* Reserved */</span>
<a name="l00065"></a><a class="code" href="group__adc__regs__group.html#gad114033479be6236eb55745e0eb11518">00065</a> <span class="preprocessor">#define ADC_CH0RESL             0x10  //!&lt; ADC channel 0 result low byte</span>
<a name="l00066"></a><a class="code" href="group__adc__regs__group.html#ga8962630ef985aaf8d8ba4462cd59dcad">00066</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CH0RESH             0x11  //!&lt; ADC channel 0 result high byte</span>
<a name="l00067"></a><a class="code" href="group__adc__regs__group.html#ga26ef7aaa40e0d325a67ea1ad1f7fe001">00067</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CH1RESL             0x12  //!&lt; ADC channel 1 result low byte</span>
<a name="l00068"></a><a class="code" href="group__adc__regs__group.html#ga11737efa7654a4586037e01e95510206">00068</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CH1RESH             0x13  //!&lt; ADC channel 1 result high byte</span>
<a name="l00069"></a><a class="code" href="group__adc__regs__group.html#ga28add6600fedfc5dce23be489ad95353">00069</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CH2RESL             0x14  //!&lt; ADC channel 2 result low byte</span>
<a name="l00070"></a><a class="code" href="group__adc__regs__group.html#ga1d46001eaa99dce30fc8442080fbf2fc">00070</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CH2RESH             0x15  //!&lt; ADC channel 2 result high byte</span>
<a name="l00071"></a><a class="code" href="group__adc__regs__group.html#ga7e52154fee7b6ff224f137c4fc75ea91">00071</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CH3RESL             0x16  //!&lt; ADC channel 3 result low byte</span>
<a name="l00072"></a><a class="code" href="group__adc__regs__group.html#ga6640a6c433a5768a1a49e45a3069a2b4">00072</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CH3RESH             0x17  //!&lt; ADC channel 3 result high byte</span>
<a name="l00073"></a><a class="code" href="group__adc__regs__group.html#gad9a222455850befdddb60efff5b2ae86">00073</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CMPL                0x18  //!&lt; ADC compare low byte</span>
<a name="l00074"></a><a class="code" href="group__adc__regs__group.html#ga5ff63a4eb46cdf0c8892c43dd208ddbc">00074</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CMPH                0x19  //!&lt; ADC compare high byte</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span>
<a name="l00076"></a>00076 
<a name="l00078"></a>00078 
<a name="l00079"></a><a class="code" href="group__adc__regs__group.html#ga67a2475edec76d18872df09c7a7ce9ab">00079</a> <span class="preprocessor">#define ADC_ENABLE_BIT          0  //!&lt; ADC enable</span>
<a name="l00080"></a><a class="code" href="group__adc__regs__group.html#gae3408de8859d09169ad2f190b67fff0c">00080</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_FLUSH_BIT           1  //!&lt; ADC flush</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span>
<a name="l00082"></a><a class="code" href="group__adc__regs__group.html#gae553dcfd309f877a488b2a8b082d1e4a">00082</a> <span class="preprocessor">#define ADC_CHSTART_START       2  //!&lt; ADC channel start single conversion</span>
<a name="l00083"></a><a class="code" href="group__adc__regs__group.html#ga079b9f825a7394db524f5f141a7453da">00083</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHSTART_SIZE        4  //!&lt; ADC channel start single conversion</span>
<a name="l00084"></a><a class="code" href="group__adc__regs__group.html#ga3ab1f01774cf004afa63d0455d51da49">00084</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DMASEL_START        6  //!&lt; ADC channel DMA request selection</span>
<a name="l00085"></a><a class="code" href="group__adc__regs__group.html#ga74e93aa8661bc39edc46a19079914d79">00085</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DMASEL_SIZE         2  //!&lt; ADC channel DMA request selection</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span>
<a name="l00087"></a>00087 
<a name="l00089"></a>00089 
<a name="l00090"></a><a class="code" href="group__adc__regs__group.html#gac19a6df32e64638964430ae84cca7b76">00090</a> <span class="preprocessor">#define ADC_CHSTART_0           1  //!&lt; Start conversion on ADC channel 0</span>
<a name="l00091"></a><a class="code" href="group__adc__regs__group.html#ga5f758c13e8049c0e4ef3bdc6f519b989">00091</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHSTART_1           2  //!&lt; Start conversion on ADC channel 1</span>
<a name="l00092"></a><a class="code" href="group__adc__regs__group.html#gacb599fa91833e4fe935967ed14d0fb65">00092</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHSTART_2           4  //!&lt; Start conversion on ADC channel 2</span>
<a name="l00093"></a><a class="code" href="group__adc__regs__group.html#ga2ec2c8236f3e204da8946ff9bd8a7282">00093</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHSTART_3           8  //!&lt; Start conversion on ADC channel 3</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span>
<a name="l00095"></a>00095 
<a name="l00097"></a>00097 
<a name="l00098"></a><a class="code" href="group__adc__regs__group.html#gabde1ac420ec745d4a2fa2058d386adac">00098</a> <span class="preprocessor">#define ADC_DMASEL_OFF          0  //!&lt; No combined DMA request</span>
<a name="l00099"></a><a class="code" href="group__adc__regs__group.html#ga7084179500a1cf14487a7947b4b34a8a">00099</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DMASEL_CH01         1  //!&lt; ADC channel 0 and 1 can trigger DMA</span>
<a name="l00100"></a><a class="code" href="group__adc__regs__group.html#ga5f3de0f01602bae2a97aad0f0cded74f">00100</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DMASEL_CH012        2  //!&lt; ADC channel 0, 1 and 2 can trigger DMA</span>
<a name="l00101"></a><a class="code" href="group__adc__regs__group.html#gae9679fe90856c81b217eeaa55bc2ba9a">00101</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DMASEL_CH0123       3  //!&lt; All ADC channels can trigger DMA</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span>
<a name="l00103"></a>00103 
<a name="l00105"></a>00105 
<a name="l00106"></a><a class="code" href="group__adc__regs__group.html#gae1ff551bc5ce7c08c72fc7303f56cc78">00106</a> <span class="preprocessor">#define ADC_RESOLUTION_START    1  //!&lt; ADC conversion resolution</span>
<a name="l00107"></a><a class="code" href="group__adc__regs__group.html#ga39acdef47d17a5aa1fe40b52b9bbe57e">00107</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_RESOLUTION_SIZE     2  //!&lt; ADC conversion resolution</span>
<a name="l00108"></a><a class="code" href="group__adc__regs__group.html#ga74bb56e6ac245d0deb248996c16530cf">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_FREERUN_BIT         3  //!&lt; ADC free running mode</span>
<a name="l00109"></a><a class="code" href="group__adc__regs__group.html#ga42c5ee97d435c87cbd2f78efec636708">00109</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CONVMODE_BIT        4  //!&lt; ADC signed/unsigned conversion mode</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span>
<a name="l00111"></a>00111 
<a name="l00113"></a>00113 
<a name="l00114"></a><a class="code" href="group__adc__regs__group.html#gac1c41d620b2ca698d257aaa1f6de82e5">00114</a> <span class="preprocessor">#define ADC_RESOLUTION_12BIT      0  //!&lt; 12-bit result, right adjusted</span>
<a name="l00115"></a><a class="code" href="group__adc__regs__group.html#ga602571a2293ba97c8a6177277c0e11c9">00115</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_RESOLUTION_8BIT       2  //!&lt; 8-bit result, right adjusted</span>
<a name="l00116"></a><a class="code" href="group__adc__regs__group.html#ga7239c3867c4ce8fb3a68c45b2bea3dd7">00116</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_RESOLUTION_LEFT12BIT  3  //!&lt; 12-bit result, left adjusted</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span>
<a name="l00118"></a>00118 
<a name="l00120"></a>00120 
<a name="l00121"></a><a class="code" href="group__adc__regs__group.html#ga33625dfa8ea444f7bd4a5083515f0b31">00121</a> <span class="preprocessor">#define ADC_TEMPREF_BIT        0  //!&lt; Enable temperature reference for measurement</span>
<a name="l00122"></a><a class="code" href="group__adc__regs__group.html#ga66f4b3f90ecfda0f5e0abdfb2655a9b1">00122</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_BANDGAP_BIT        1  //!&lt; Enable bandgap for measurement</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span>
<a name="l00124"></a><a class="code" href="group__adc__regs__group.html#gaa898768b35fd6bfd2591d9103ac5773f">00124</a> <span class="preprocessor">#define ADC_REFSEL_START       4  //!&lt; ADC reference selection</span>
<a name="l00125"></a><a class="code" href="group__adc__regs__group.html#gae40eed1f76821ac38592f233e9749e61">00125</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_REFSEL_SIZE        2  //!&lt; ADC reference selection</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span>
<a name="l00127"></a>00127 
<a name="l00129"></a>00129 
<a name="l00130"></a><a class="code" href="group__adc__regs__group.html#gaec5f536976d3b250e7d2d13341518901">00130</a> <span class="preprocessor">#define ADC_REFSEL_INT1V       0  //!&lt; Internal 1.00 V as reference</span>
<a name="l00131"></a><a class="code" href="group__adc__regs__group.html#gae407869826e0360657971c2550ea84d5">00131</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_REFSEL_INTVCC      1  //!&lt; Internal VCC/1.6 V as reference</span>
<a name="l00132"></a><a class="code" href="group__adc__regs__group.html#ga4fbfc7c82eb48adc89440cdbaed8e5d2">00132</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_REFSEL_AREFA       2  //!&lt; External reference from AREFA</span>
<a name="l00133"></a><a class="code" href="group__adc__regs__group.html#ga43c7360dd13e90ae7ca0f1e804a192f7">00133</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_REFSEL_AREFB       3  //!&lt; External reference from AREFB</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span>
<a name="l00135"></a>00135 
<a name="l00137"></a>00137 
<a name="l00138"></a><a class="code" href="group__adc__regs__group.html#gaa94ddd5a7783adc8ef8bf33eb31da620">00138</a> <span class="preprocessor">#define ADC_EVACT_START        0  //!&lt; ADC event mode</span>
<a name="l00139"></a><a class="code" href="group__adc__regs__group.html#ga3cd12a6d4384be9e11fbb359c759840e">00139</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EVACT_SIZE         3  //!&lt; ADC event mode</span>
<a name="l00140"></a><a class="code" href="group__adc__regs__group.html#ga00dda5c4dc269f6970a5f2eb76431307">00140</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EVSEL_START        3  //!&lt; ADC event line selection</span>
<a name="l00141"></a><a class="code" href="group__adc__regs__group.html#ga604b08837c647193efd667a7dbcf3935">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EVSEL_SIZE         3  //!&lt; ADC event line selection</span>
<a name="l00142"></a><a class="code" href="group__adc__regs__group.html#ga78a0a9d02682fe4e0f7a6f1e2e36ff2f">00142</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SWEEP_START        6  //!&lt; ADC channel sweep selection</span>
<a name="l00143"></a><a class="code" href="group__adc__regs__group.html#gaad67d5fb736045ffea294870ef68bdea">00143</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SWEEP_SIZE         2  //!&lt; ADC channel sweep selection</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span>
<a name="l00145"></a>00145 
<a name="l00147"></a>00147 
<a name="l00148"></a>00148 
<a name="l00149"></a><a class="code" href="group__adc__regs__group.html#ga316825e64c69488d6f90a509a45d4d3d">00149</a> <span class="preprocessor">#define ADC_EVACT_NONE         0</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span>
<a name="l00151"></a><a class="code" href="group__adc__regs__group.html#ga5340d4a0958c03ed7aeda90fec8cf8d2">00151</a> <span class="preprocessor">#define ADC_EVACT_CH0          1</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span>
<a name="l00153"></a><a class="code" href="group__adc__regs__group.html#gaa4bda8dd081eb469249dd04155e1bf2f">00153</a> <span class="preprocessor">#define ADC_EVACT_CH01         2</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span>
<a name="l00155"></a><a class="code" href="group__adc__regs__group.html#ga5b1208bfe8a28d4cc8e0da5fac5759b1">00155</a> <span class="preprocessor">#define ADC_EVACT_CH012        3</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span>
<a name="l00157"></a><a class="code" href="group__adc__regs__group.html#ga45098aac4e800857651c2d99d03e42a4">00157</a> <span class="preprocessor">#define ADC_EVACT_CH0123       4</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span>
<a name="l00159"></a><a class="code" href="group__adc__regs__group.html#ga1f7cc0240e423e78364224c8dbe5bfc5">00159</a> <span class="preprocessor">#define ADC_EVACT_SWEEP        5</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span>
<a name="l00161"></a><a class="code" href="group__adc__regs__group.html#ga5fcad49039920d5c2985b21ad0e1bf4a">00161</a> <span class="preprocessor">#define ADC_EVACT_SYNCSWEEP    6</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span>
<a name="l00163"></a>00163 
<a name="l00165"></a>00165 
<a name="l00166"></a><a class="code" href="group__adc__regs__group.html#ga1816a7e3ddadf5da9f223ccea0ff62ac">00166</a> <span class="preprocessor">#define ADC_EVSEL_0123       0  //!&lt; Event channels 0, 1, 2 and 3 as event lines</span>
<a name="l00167"></a><a class="code" href="group__adc__regs__group.html#ga22aec3d9ce80c47d7f56f2d638d99f88">00167</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EVSEL_1234       1  //!&lt; Event channels 1, 2, 3 and 4 as event lines</span>
<a name="l00168"></a><a class="code" href="group__adc__regs__group.html#gac9290602b8bad294b21bbe9d7668a142">00168</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EVSEL_2345       2  //!&lt; Event channels 2, 3, 4 and 5 as event lines</span>
<a name="l00169"></a><a class="code" href="group__adc__regs__group.html#ga6387a13fddabfbeb363231e1ead6824a">00169</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EVSEL_3456       3  //!&lt; Event channels 3, 4, 5 and 6 as event lines</span>
<a name="l00170"></a><a class="code" href="group__adc__regs__group.html#ga2a01100742aa7c4dd4bda02624866cbc">00170</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EVSEL_4567       4  //!&lt; Event channels 4, 5, 6 and 7 as event lines</span>
<a name="l00171"></a><a class="code" href="group__adc__regs__group.html#gad8963b9e516239e4bde637cad99b6607">00171</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EVSEL_567        5  //!&lt; Event channels 5, 6, and 7 as event lines</span>
<a name="l00172"></a><a class="code" href="group__adc__regs__group.html#ga3b4df1b454dbe988f38aa353d9faa546">00172</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EVSEL_67         6  //!&lt; Event channels 6 and 7 as event lines</span>
<a name="l00173"></a><a class="code" href="group__adc__regs__group.html#ga31f019447a405436e37247ca7a9b7456">00173</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EVSEL_7          7  //!&lt; Event channel 7 as event line</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span>
<a name="l00175"></a>00175 
<a name="l00177"></a>00177 
<a name="l00178"></a><a class="code" href="group__adc__regs__group.html#ga31d35ed34539ef5285090ea7d9caf784">00178</a> <span class="preprocessor">#define ADC_SWEEP_0            0  //!&lt; Sweep ADC channel 0 only</span>
<a name="l00179"></a><a class="code" href="group__adc__regs__group.html#ga6b2048015e976c5a193baad15e78f7df">00179</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SWEEP_01           1  //!&lt; Sweep ADC channels 0 and 1</span>
<a name="l00180"></a><a class="code" href="group__adc__regs__group.html#gac9db9bd543cb1208a793215675284720">00180</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SWEEP_012          2  //!&lt; Sweep ADC channels 0, 1 and 2</span>
<a name="l00181"></a><a class="code" href="group__adc__regs__group.html#gab1907ecb9fad7be927b2974ae40b5f15">00181</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SWEEP_0123         3  //!&lt; Sweep all ADC channels</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span>
<a name="l00183"></a>00183 
<a name="l00185"></a>00185 
<a name="l00186"></a><a class="code" href="group__adc__regs__group.html#ga0982aa94c9f8a1bc7ce273e29a13f247">00186</a> <span class="preprocessor">#define ADC_PRESCALER_START    0  //!&lt; ADC clock prescaling</span>
<a name="l00187"></a><a class="code" href="group__adc__regs__group.html#ga265ea3ef077c39199488d8c3e3f82a66">00187</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PRESCALER_SIZE     3  //!&lt; ADC clock prescaling</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span>
<a name="l00189"></a>00189 
<a name="l00191"></a>00191 
<a name="l00192"></a><a class="code" href="group__adc__regs__group.html#ga62a58c75c3a24f086d84f60bf3afd33a">00192</a> <span class="preprocessor">#define ADC_PRESCALER_DIV4     0  //!&lt; Prescale peripheral clock by 4</span>
<a name="l00193"></a><a class="code" href="group__adc__regs__group.html#gae973f3cc1fc9374a4b8f9c55f3a8eb10">00193</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PRESCALER_DIV8     1  //!&lt; Prescale peripheral clock by 8</span>
<a name="l00194"></a><a class="code" href="group__adc__regs__group.html#ga96e2a988db479997383ccea7ec5e819c">00194</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PRESCALER_DIV16    2  //!&lt; Prescale peripheral clock by 16</span>
<a name="l00195"></a><a class="code" href="group__adc__regs__group.html#gaac043e62fbfa506d4bf18588935221f2">00195</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PRESCALER_DIV32    3  //!&lt; Prescale peripheral clock by 32</span>
<a name="l00196"></a><a class="code" href="group__adc__regs__group.html#gadd0b9e0fb712bf3d85686cd9dfe1fb76">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PRESCALER_DIV64    4  //!&lt; Prescale peripheral clock by 64</span>
<a name="l00197"></a><a class="code" href="group__adc__regs__group.html#ga8fd38c31812fd08c401502907577f3f8">00197</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PRESCALER_DIV128   5  //!&lt; Prescale peripheral clock by 128</span>
<a name="l00198"></a><a class="code" href="group__adc__regs__group.html#ga01602c5853d9e7d791eb3c1844203fee">00198</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PRESCALER_DIV256   6  //!&lt; Prescale peripheral clock by 256</span>
<a name="l00199"></a><a class="code" href="group__adc__regs__group.html#ga4917e5a3b9a9d261d500e7d2c2eca0da">00199</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PRESCALER_DIV512   7  //!&lt; Prescale peripheral clock by 512</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span>
<a name="l00201"></a>00201 
<a name="l00203"></a>00203 
<a name="l00204"></a><a class="code" href="group__adc__regs__group.html#ga5582dd7fd04a3badcfe96dcbef4d3852">00204</a> <span class="preprocessor">#define ADC_CH0IF_BIT          0  //!&lt; ADC channel 0 interrupt flag</span>
<a name="l00205"></a><a class="code" href="group__adc__regs__group.html#ga5163305da22745f80802cecc65e957cd">00205</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CH1IF_BIT          1  //!&lt; ADC channel 1 interrupt flag</span>
<a name="l00206"></a><a class="code" href="group__adc__regs__group.html#gac835d9be27ea92a8d6656a27fa316a3d">00206</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CH2IF_BIT          2  //!&lt; ADC channel 2 interrupt flag</span>
<a name="l00207"></a><a class="code" href="group__adc__regs__group.html#ga19f006169f687942a88fa533a72ada63">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CH3IF_BIT          4  //!&lt; ADC channel 3 interrupt flag</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span>
<a name="l00209"></a>00209 
<a name="l00211"></a>00211 
<a name="l00212"></a>00212 
<a name="l00213"></a><a class="code" href="group__adc__regs__group.html#ga80ecdd953589e207c152f152825b0c66">00213</a> <span class="preprocessor">#define ADC_BIT(name) \</span>
<a name="l00214"></a>00214 <span class="preprocessor">        (1U &lt;&lt; ADC_##name##_BIT)</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span>
<a name="l00216"></a><a class="code" href="group__adc__regs__group.html#ga4abfc318fce4f4456c9791186882e2d8">00216</a> <span class="preprocessor">#define ADC_BF(name, value) \</span>
<a name="l00217"></a>00217 <span class="preprocessor">        ((value) &lt;&lt; ADC_##name##_START)</span>
<a name="l00218"></a>00218 <span class="preprocessor"></span>
<a name="l00219"></a><a class="code" href="group__adc__regs__group.html#gaea23d77004aa1cbf0628e4ef26db80b9">00219</a> <span class="preprocessor">#define ADC_BFMASK(name) \</span>
<a name="l00220"></a>00220 <span class="preprocessor">        (((1U &lt;&lt; ADC_##name##_SIZE) - 1) &lt;&lt; ADC_##name##_START)</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span>
<a name="l00222"></a><a class="code" href="group__adc__regs__group.html#ga452969ff21b7e5fdc610e3ec6008284d">00222</a> <span class="preprocessor">#define ADC_BFEXT(name, regval) \</span>
<a name="l00223"></a>00223 <span class="preprocessor">        (((regval) &gt;&gt; ADC_##name##_START) \</span>
<a name="l00224"></a>00224 <span class="preprocessor">                &amp; ((1U &lt;&lt; ADC_##name##_SIZE) - 1))</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span>
<a name="l00226"></a><a class="code" href="group__adc__regs__group.html#gaa21be154a84e1083a54b00e57199c22c">00226</a> <span class="preprocessor">#define ADC_BFINS(name, value, regval) \</span>
<a name="l00227"></a>00227 <span class="preprocessor">        (((regval) &amp; ~(((1U &lt;&lt; ADC_##name##_SIZE) - 1) \</span>
<a name="l00228"></a>00228 <span class="preprocessor">                        &lt;&lt; ADC_##name##_START)) \</span>
<a name="l00229"></a>00229 <span class="preprocessor">        | ADC_BF(name, value))</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span>
<a name="l00231"></a>00231 
<a name="l00233"></a>00233 
<a name="l00234"></a>00234 
<a name="l00235"></a><a class="code" href="group__adc__regs__group.html#gaa16fd47ee4b92730eab49f5f3e792e6b">00235</a> <span class="preprocessor">#define adc_read_reg(base, reg) \</span>
<a name="l00236"></a>00236 <span class="preprocessor">        mmio_read8((void *)((uintptr_t)(base) + ADC_##reg))</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span>
<a name="l00238"></a><a class="code" href="group__adc__regs__group.html#ga083b8efeb02f2acb1199cc99e377d77c">00238</a> <span class="preprocessor">#define adc_write_reg(base, reg, value) \</span>
<a name="l00239"></a>00239 <span class="preprocessor">        mmio_write8((void *)((uintptr_t)(base) + ADC_##reg), (value))</span>
<a name="l00240"></a>00240 <span class="preprocessor"></span>
<a name="l00241"></a>00241 
<a name="l00243"></a>00243 
<a name="l00244"></a>00244 
<a name="l00251"></a>00251 
<a name="l00252"></a>00252 <span class="comment">//{@</span>
<a name="l00253"></a><a class="code" href="group__adcch__regs__group.html#gaf85f91352c5960ce1e5c1ab460be1bb1">00253</a> <span class="preprocessor">#define ADCCH_CH0             0x20  //!&lt; ADC channel 0 register group</span>
<a name="l00254"></a><a class="code" href="group__adcch__regs__group.html#ga955835d51d3887cda68daa753463d0d8">00254</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_CH1             0x28  //!&lt; ADC channel 1 register group</span>
<a name="l00255"></a><a class="code" href="group__adcch__regs__group.html#gac750420dba29e3aaf80ece77379d40c3">00255</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_CH2             0x30  //!&lt; ADC channel 2 register group</span>
<a name="l00256"></a><a class="code" href="group__adcch__regs__group.html#gaa458bff669dd0a9e388ecc8f54b7ee49">00256</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_CH3             0x38  //!&lt; ADC channel 3 register group</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span>
<a name="l00258"></a>00258 
<a name="l00260"></a>00260 
<a name="l00261"></a><a class="code" href="group__adcch__regs__group.html#gae3d2fc1a28b1d7643aff23f4c908e1e8">00261</a> <span class="preprocessor">#define ADCCH_CTRL            0x00  //!&lt; ADC channel control</span>
<a name="l00262"></a><a class="code" href="group__adcch__regs__group.html#gab43c84800324474dbf5e900b367d7b65">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_MUXCTRL         0x01  //!&lt; ADC channel MUX control</span>
<a name="l00263"></a><a class="code" href="group__adcch__regs__group.html#gaeb126dcf8f6dbe4fcf7ae51d4caf3978">00263</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_INTCTRL         0x02  //!&lt; ADC channel interrupt control</span>
<a name="l00264"></a><a class="code" href="group__adcch__regs__group.html#ga5c542bd73b37d3b19b301fc0a0494933">00264</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_INTFLAG         0x03  //!&lt; ADC channel interrupt flag</span>
<a name="l00265"></a><a class="code" href="group__adcch__regs__group.html#gadfe133a8921484b3085f3c1f2ccf3298">00265</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_RESL            0x04  //!&lt; ADC channel result low byte</span>
<a name="l00266"></a><a class="code" href="group__adcch__regs__group.html#gab21bc9835be22b983b8eddd6013db928">00266</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_RESH            0x05  //!&lt; ADC channel result high byte</span>
<a name="l00267"></a>00267 <span class="preprocessor"></span>
<a name="l00268"></a>00268 
<a name="l00270"></a>00270 
<a name="l00271"></a><a class="code" href="group__adcch__regs__group.html#gaccc8f2ac9d2f87b9347d9633ad4b082e">00271</a> <span class="preprocessor">#define ADCCH_INPUTMODE_START  0  //!&lt; Channel input mode</span>
<a name="l00272"></a><a class="code" href="group__adcch__regs__group.html#ga8587f13f24569b7d15a71c66e4ceda7f">00272</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_INPUTMODE_SIZE   2  //!&lt; Channel input mode</span>
<a name="l00273"></a><a class="code" href="group__adcch__regs__group.html#ga591956b5db865462c40e70c61217d277">00273</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_GAIN_START       2  //!&lt; Channel gain setting</span>
<a name="l00274"></a><a class="code" href="group__adcch__regs__group.html#ga318c6aabab6c36a592dde79775a39bd0">00274</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_GAIN_SIZE        3  //!&lt; Channel gain setting</span>
<a name="l00275"></a><a class="code" href="group__adcch__regs__group.html#ga557d87ee0547561dc14e76bee027bccc">00275</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_START_BIT        7  //!&lt; Start conversion on channel</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span>
<a name="l00277"></a>00277 
<a name="l00279"></a>00279 
<a name="l00280"></a><a class="code" href="group__adcch__regs__group.html#gac2fdd00ef4b2fb67c5d9562ffca01494">00280</a> <span class="preprocessor">#define ADCCH_INPUTMODE_INTERNAL     0  //!&lt; Internal input signal</span>
<a name="l00281"></a><a class="code" href="group__adcch__regs__group.html#gaeb6855b78a0777ebc74527615b16f224">00281</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_INPUTMODE_SINGLEENDED  1  //!&lt; Single-ended input signal</span>
<a name="l00282"></a><a class="code" href="group__adcch__regs__group.html#gadd618d22bfad86a63b809af9cb9ded69">00282</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_INPUTMODE_DIFF         2  //!&lt; Differential input signal</span>
<a name="l00283"></a><a class="code" href="group__adcch__regs__group.html#ga91e0449648f997f5dc645916d1747910">00283</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_INPUTMODE_DIFFWGAIN    3  //!&lt; Differential input signal with gain</span>
<a name="l00284"></a>00284 <span class="preprocessor"></span>
<a name="l00285"></a>00285 
<a name="l00287"></a>00287 
<a name="l00288"></a><a class="code" href="group__adcch__regs__group.html#ga0465afeaee091a27bb1a2b2f1b0eab0e">00288</a> <span class="preprocessor">#define ADCCH_GAIN_1X          0  //!&lt; Unity gain for differential signal</span>
<a name="l00289"></a><a class="code" href="group__adcch__regs__group.html#ga3056b84fc0d73cdb2e2be1c9566cecab">00289</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_GAIN_2X          1  //!&lt; 2x gain for differential signal</span>
<a name="l00290"></a><a class="code" href="group__adcch__regs__group.html#ga7ab76ab2eb2bb126758b4417eba94d42">00290</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_GAIN_4X          2  //!&lt; 4x gain for differential signal</span>
<a name="l00291"></a><a class="code" href="group__adcch__regs__group.html#gad78e6928dc89b0b1de4be0353f6e806d">00291</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_GAIN_8X          3  //!&lt; 8x gain for differential signal</span>
<a name="l00292"></a><a class="code" href="group__adcch__regs__group.html#ga3bb0914ec1da02ecd3c7b23953fbdfc6">00292</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_GAIN_16X         4  //!&lt; 16x gain for differential signal</span>
<a name="l00293"></a><a class="code" href="group__adcch__regs__group.html#ga3fd4ab7d5cd2beaaf5e3075a641e8c9a">00293</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_GAIN_32X         5  //!&lt; 32x gain for differential signal</span>
<a name="l00294"></a><a class="code" href="group__adcch__regs__group.html#gaf6cfc04b7e55c845256280d2e70e0645">00294</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_GAIN_64X         6  //!&lt; 64x gain for differential signal</span>
<a name="l00295"></a>00295 <span class="preprocessor"></span>
<a name="l00296"></a>00296 
<a name="l00298"></a>00298 
<a name="l00299"></a><a class="code" href="group__adcch__regs__group.html#gaacdcbcc66f03ee8999c55d1df36a5ad9">00299</a> <span class="preprocessor">#define ADCCH_MUXNEG_START     0  //!&lt; Negative input signal MUX selection</span>
<a name="l00300"></a><a class="code" href="group__adcch__regs__group.html#gae05b1cb8cd72e4d176dcd05c24fd72ec">00300</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_MUXNEG_SIZE      2  //!&lt; Negative input signal MUX selection</span>
<a name="l00301"></a><a class="code" href="group__adcch__regs__group.html#gac260a13ae1577d05191fbb958cc19f14">00301</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_MUXPOS_START     3  //!&lt; Positive input signal MUX selection</span>
<a name="l00302"></a><a class="code" href="group__adcch__regs__group.html#ga8d678e147772fd6ef7207129d5aa485f">00302</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_MUXPOS_SIZE      3  //!&lt; Positive input signal MUX selection</span>
<a name="l00303"></a><a class="code" href="group__adcch__regs__group.html#gaaccff441c13bffb2f39344af7b3db33c">00303</a> <span class="preprocessor"></span><span class="preprocessor">#define ADDCH_MUXPOS3_BIT      6  //!&lt; Use pin on secondary port</span>
<a name="l00304"></a>00304 <span class="preprocessor"></span>
<a name="l00305"></a>00305 
<a name="l00307"></a>00307 
<a name="l00308"></a><a class="code" href="group__adcch__regs__group.html#gad996cdaf0acf0f26c239939be309ae17">00308</a> <span class="preprocessor">#define ADCCH_MUXNEG_PIN0      0  //!&lt; ADC0 pin as negative input</span>
<a name="l00309"></a><a class="code" href="group__adcch__regs__group.html#ga29f695e242c2eaee9b9f51491da238fa">00309</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_MUXNEG_PIN1      1  //!&lt; ADC1 pin as negative input</span>
<a name="l00310"></a><a class="code" href="group__adcch__regs__group.html#ga9389c3775a61501987c1a8ea13bd53ee">00310</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_MUXNEG_PIN2      2  //!&lt; ADC2 pin as negative input</span>
<a name="l00311"></a><a class="code" href="group__adcch__regs__group.html#ga257deb37a5550769d57fbda33fd9b576">00311</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_MUXNEG_PIN3      3  //!&lt; ADC3 pin as negative input</span>
<a name="l00312"></a><a class="code" href="group__adcch__regs__group.html#gac1c3af0ecc4472d5aba1bc373e61baaa">00312</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_MUXNEG_PIN4      4  //!&lt; ADC4 pin as negative input</span>
<a name="l00313"></a><a class="code" href="group__adcch__regs__group.html#gac67cb7b60925a58abed9c29b878c2585">00313</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_MUXNEG_PIN5      5  //!&lt; ADC5 pin as negative input</span>
<a name="l00314"></a><a class="code" href="group__adcch__regs__group.html#ga2a3691f34a4826f6a4e2078c8638ffdd">00314</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_MUXNEG_PIN6      6  //!&lt; ADC6 pin as negative input</span>
<a name="l00315"></a><a class="code" href="group__adcch__regs__group.html#ga7e2c2416c52034a3bcd0fb66d45f8d36">00315</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_MUXNEG_PIN7      7  //!&lt; ADC7 pin as negative input</span>
<a name="l00316"></a>00316 <span class="preprocessor"></span>
<a name="l00317"></a>00317 
<a name="l00319"></a>00319 
<a name="l00320"></a>00320 <span class="comment">// Internal input mode</span>
<a name="l00321"></a><a class="code" href="group__adcch__regs__group.html#ga434f452c54d34cb984e9a54bcdf6557c">00321</a> <span class="preprocessor">#define ADCCH_MUXPOS_TEMP      0  //!&lt; Temperature reference as positive input</span>
<a name="l00322"></a><a class="code" href="group__adcch__regs__group.html#ga933508417e6ac586e2359eecc2dd38f4">00322</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_MUXPOS_BANDGAP   1  //!&lt; Bandgap reference as positive input</span>
<a name="l00323"></a><a class="code" href="group__adcch__regs__group.html#gaf616c19d9f4d44c6b317f5bcf4a06e42">00323</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_MUXPOS_SCALEDVCC 2  //!&lt; VCC/10 as as positive input</span>
<a name="l00324"></a><a class="code" href="group__adcch__regs__group.html#ga7c24729df660cc6d0929f9b8d67a1749">00324</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_MUXPOS_DAC       3  //!&lt; DAC output as positive input</span>
<a name="l00325"></a>00325 <span class="preprocessor"></span><span class="comment">// Single-ended and differential input modes</span>
<a name="l00326"></a><a class="code" href="group__adcch__regs__group.html#ga45f32cd199a0672cdd8852e20d06bbc8">00326</a> <span class="preprocessor">#define ADCCH_MUXPOS_PIN0      0  //!&lt; ADC0 pin as positive input</span>
<a name="l00327"></a><a class="code" href="group__adcch__regs__group.html#ga1b87d6568e4d2d3ee0783d115cab6529">00327</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_MUXPOS_PIN1      1  //!&lt; ADC1 pin as positive input</span>
<a name="l00328"></a><a class="code" href="group__adcch__regs__group.html#ga11833672019f583c07e6444114e62f2e">00328</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_MUXPOS_PIN2      2  //!&lt; ADC2 pin as positive input</span>
<a name="l00329"></a><a class="code" href="group__adcch__regs__group.html#ga99da98a4901bae402df7c42a4be7ec15">00329</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_MUXPOS_PIN3      3  //!&lt; ADC3 pin as positive input</span>
<a name="l00330"></a><a class="code" href="group__adcch__regs__group.html#gac5d30987a2438740da1a91f15cd7631e">00330</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_MUXPOS_PIN4      4  //!&lt; ADC4 pin as positive input</span>
<a name="l00331"></a><a class="code" href="group__adcch__regs__group.html#ga3e97bb6ee6eb415e6cd391883c0ca584">00331</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_MUXPOS_PIN5      5  //!&lt; ADC5 pin as positive input</span>
<a name="l00332"></a><a class="code" href="group__adcch__regs__group.html#gae174ec6d7bc3650d00931512304bd6a5">00332</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_MUXPOS_PIN6      6  //!&lt; ADC6 pin as positive input</span>
<a name="l00333"></a><a class="code" href="group__adcch__regs__group.html#ga77e9f36a4ead866cb92c9321e00bb63b">00333</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_MUXPOS_PIN7      7  //!&lt; ADC7 pin as positive input</span>
<a name="l00334"></a>00334 <span class="preprocessor"></span>
<a name="l00335"></a>00335 
<a name="l00337"></a>00337 
<a name="l00338"></a><a class="code" href="group__adcch__regs__group.html#gaa85eec90dba5d3af6a96f98678d8eebb">00338</a> <span class="preprocessor">#define ADCCH_INTLVL_START     0  //!&lt; ADC channel interrupt level</span>
<a name="l00339"></a><a class="code" href="group__adcch__regs__group.html#ga1f3945348ffc79a11c5d65686cb8b496">00339</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_INTLVL_SIZE      2  //!&lt; ADC channel interrupt level</span>
<a name="l00340"></a><a class="code" href="group__adcch__regs__group.html#ga4e6a83b504fc2085014c982730109ae4">00340</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_INTMODE_START    2  //!&lt; ADC channel interrupt mode</span>
<a name="l00341"></a><a class="code" href="group__adcch__regs__group.html#ga9e6c7672224d88304520c4b0dc2d5e05">00341</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_INTMODE_SIZE     2  //!&lt; ADC channel interrupt mode</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span>
<a name="l00343"></a>00343 
<a name="l00345"></a>00345 
<a name="l00346"></a><a class="code" href="group__adcch__regs__group.html#ga1ecac1bc4f9c11045fed1c50e1aaa263">00346</a> <span class="preprocessor">#define ADCCH_INTLVL_OFF       0  //!&lt; Interrupt disabled</span>
<a name="l00347"></a><a class="code" href="group__adcch__regs__group.html#ga59837d28056b1bcf5f5e310394d23875">00347</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_INTLVL_LO        1  //!&lt; Low level interrupt</span>
<a name="l00348"></a><a class="code" href="group__adcch__regs__group.html#ga71077de1a47d5c4132b8ec06561f99a2">00348</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_INTLVL_MED       2  //!&lt; Medium level interrupt</span>
<a name="l00349"></a><a class="code" href="group__adcch__regs__group.html#ga3da38d922ca8a9e0f3317b74372ef7b6">00349</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCCH_INTLVL_HI        3  //!&lt; High level interrupt</span>
<a name="l00350"></a>00350 <span class="preprocessor"></span>
<a name="l00351"></a>00351 
<a name="l00353"></a>00353 
<a name="l00354"></a>00354 
<a name="l00355"></a><a class="code" href="group__adcch__regs__group.html#ga6a2d347890fee8a04b5daacf84fbe784">00355</a> <span class="preprocessor">#define ADCCH_INTMODE_COMPLETE  0</span>
<a name="l00356"></a>00356 <span class="preprocessor"></span>
<a name="l00357"></a><a class="code" href="group__adcch__regs__group.html#ga24cb818cc844ce7f1b15a0747282fb46">00357</a> <span class="preprocessor">#define ADCCH_INTMODE_BELOW     1</span>
<a name="l00358"></a>00358 <span class="preprocessor"></span>
<a name="l00359"></a><a class="code" href="group__adcch__regs__group.html#ga7066410820840f644925b59279fd2cb1">00359</a> <span class="preprocessor">#define ADCCH_INTMODE_ABOVE     3</span>
<a name="l00360"></a>00360 <span class="preprocessor"></span>
<a name="l00361"></a>00361 
<a name="l00363"></a>00363 
<a name="l00364"></a><a class="code" href="group__adcch__regs__group.html#ga7e6ef266df1b5f790f13d4cd59f49e2b">00364</a> <span class="preprocessor">#define ADCCH_IF_BIT            0  //!&lt; ADC channel interrupt flag</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span>
<a name="l00366"></a>00366 
<a name="l00368"></a>00368 
<a name="l00369"></a>00369 
<a name="l00370"></a><a class="code" href="group__adcch__regs__group.html#ga792ede5751ed55387ad6cd4c8f247db6">00370</a> <span class="preprocessor">#define ADCCH_BIT(name) \</span>
<a name="l00371"></a>00371 <span class="preprocessor">        (1U &lt;&lt; ADCCH_##name##_BIT)</span>
<a name="l00372"></a>00372 <span class="preprocessor"></span>
<a name="l00373"></a><a class="code" href="group__adcch__regs__group.html#gaa965738fa95e73f68699ba4ae2a1a84a">00373</a> <span class="preprocessor">#define ADCCH_BF(name, value) \</span>
<a name="l00374"></a>00374 <span class="preprocessor">        ((value) &lt;&lt; ADCCH_##name##_START)</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span>
<a name="l00376"></a><a class="code" href="group__adcch__regs__group.html#ga455641a0e89f0c78b5469206db810517">00376</a> <span class="preprocessor">#define ADCCH_BFMASK(name) \</span>
<a name="l00377"></a>00377 <span class="preprocessor">        (((1U &lt;&lt; ADCCH_##name##_SIZE) - 1) &lt;&lt; ADCCH_##name##_START)</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span>
<a name="l00379"></a><a class="code" href="group__adcch__regs__group.html#ga76f31e20106cecf8d97c4a70ff483efb">00379</a> <span class="preprocessor">#define ADCCH_BFEXT(name, regval) \</span>
<a name="l00380"></a>00380 <span class="preprocessor">        (((regval) &gt;&gt; ADCCH_##name##_START) \</span>
<a name="l00381"></a>00381 <span class="preprocessor">                &amp; ((1U &lt;&lt; ADCCH_##name##_SIZE) - 1))</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span>
<a name="l00383"></a><a class="code" href="group__adcch__regs__group.html#gaa9649eaf59ebe5dfdacc1b3cce08392d">00383</a> <span class="preprocessor">#define ADCCH_BFINS(name, value, regval) \</span>
<a name="l00384"></a>00384 <span class="preprocessor">        (((regval) &amp; ~(((1U &lt;&lt; ADCCH_##name##_SIZE) - 1) \</span>
<a name="l00385"></a>00385 <span class="preprocessor">                        &lt;&lt; ADCCH_##name##_START)) \</span>
<a name="l00386"></a>00386 <span class="preprocessor">        | ADCCH_BF(name, value))</span>
<a name="l00387"></a>00387 <span class="preprocessor"></span>
<a name="l00388"></a>00388 
<a name="l00390"></a>00390 
<a name="l00391"></a>00391 
<a name="l00395"></a><a class="code" href="group__adcch__regs__group.html#ga00c10bb20df9c96fa8b0a02d3280fa5f">00395</a> <span class="preprocessor">#define adcch_read_reg(base, ch, reg) \</span>
<a name="l00396"></a>00396 <span class="preprocessor">        mmio_read8((void *)((uintptr_t)(base) + ADCCH_##ch + ADCCH_##reg))</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span>
<a name="l00401"></a><a class="code" href="group__adcch__regs__group.html#gaf4de3483f1b22fd689e91e89ae8e3171">00401</a> <span class="preprocessor">#define adcch_write_reg(base, ch, reg, value) \</span>
<a name="l00402"></a>00402 <span class="preprocessor">        mmio_write8((void *)((uintptr_t)(base) + ADCCH_##ch + ADCCH_##reg), (value))</span>
<a name="l00403"></a>00403 <span class="preprocessor"></span>
<a name="l00404"></a>00404 
<a name="l00406"></a>00406 
<a name="l00407"></a>00407 <span class="preprocessor">#endif </span><span class="comment">/* REGS_XMEGA_ADC_H_INCLUDED */</span>
</pre></div></div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Apr 29 14:09:58 2010 for display-demo by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
