#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Dec 18 08:32:11 2025
# Process ID         : 16200
# Current directory  : C:/Users/Engg-User/AppData/Roaming/Xilinx/Vivado
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent45836
# Log file           : C:/Users/Engg-User/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file       : C:/Users/Engg-User/AppData/Roaming/Xilinx/Vivado\vivado.jou
# Running On         : LT-735460
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-11850H @ 2.50GHz
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 34070 MB
# Swap memory        : 3087 MB
# Total Virtual      : 37157 MB
# Available Virtual  : 24798 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Engg-User/Desktop/temp/full_hw_platform.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Engg-User/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-4636-LT-735460/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_bd_design {C:/Users/Engg-User/Desktop/temp/full_hw_platform.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/Engg-User/Desktop/temp/full_hw_platform.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_inputs
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_leds
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <design_1> from block design file <C:/Users/Engg-User/Desktop/temp/full_hw_platform.srcs/sources_1/bd/design_1/design_1.bd>
update_compile_order -fileset sources_1
archive_project {C:/Users/Engg-User/Desktop/ece315_2026/Lab 0/lab0_hw_platform.xpr.zip} -temp_dir C:/Users/Engg-User/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-16200-LT-735460 -force -exclude_run_results -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/Engg-User/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-16200-LT-735460' for archiving project
INFO: [Project 1-313] Project file moved from 'C:/Users/Engg-User/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-4636-LT-735460/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/Engg-User/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-16200-LT-735460/PrjAr/_X_'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/Engg-User/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-16200-LT-735460/PrjAr/_X_/full_hw_platform.cache/ip 
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] resetting run 'synth_1'...
INFO: [Project 1-1160] Copying file C:/Users/Engg-User/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-16200-LT-735460/PrjAr/_X_/full_hw_platform.runs/synth_1/design_1_wrapper.dcp to C:/Users/Engg-User/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-16200-LT-735460/PrjAr/_X_/full_hw_platform.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Coretcl 2-105] Run 'design_1_axi_gpio_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] resetting run 'design_1_axi_gpio_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axi_gpio_0_1_synth_1' is currently active
INFO: [Coretcl 2-133] resetting run 'design_1_axi_gpio_0_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_rst_ps7_0_50M_0_synth_1' is currently active
INFO: [Coretcl 2-133] resetting run 'design_1_rst_ps7_0_50M_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axi_smc_0_synth_1' is currently active
INFO: [Coretcl 2-133] resetting run 'design_1_axi_smc_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_processing_system7_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] resetting run 'design_1_processing_system7_0_0_synth_1'...
INFO: [Coretcl 2-133] resetting run 'impl_1'...
INFO: [Coretcl 2-133] resetting run 'design_1_axi_gpio_0_0_impl_1'...
INFO: [Coretcl 2-133] resetting run 'design_1_axi_gpio_0_1_impl_1'...
INFO: [Coretcl 2-133] resetting run 'design_1_rst_ps7_0_50M_0_impl_1'...
INFO: [Coretcl 2-133] resetting run 'design_1_axi_smc_0_impl_1'...
INFO: [Coretcl 2-133] resetting run 'design_1_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_gpio_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_gpio_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_gpio_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_gpio_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_smc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_smc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_rst_ps7_0_50M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_rst_ps7_0_50M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
