`timescale 1ns / 1ps
/*
Copyright
All right reserved.
Module Name: rom_syn
Author  : Zichuan Liu, Yixing Li and Wenye Liu.
Description:
A synthesized ROM: ROM_DEP x ROM_WID
*/
module AD_W_ROM_19(
// inputs
clk,
en,
addr,
// outputs
dout
);
localparam ROM_WID = 153;
localparam ROM_DEP = 4;
localparam ROM_ADDR = 2;
// input definition
input clk;
input en;
input [ROM_ADDR-1:0] addr;
// output definition
output [ROM_WID-1:0] dout;
reg [ROM_WID-1:0] data;
always @(posedge clk)
begin
if (en) begin
case(addr)
		2'd0: data <= 153'b111111100000110011111111111010110011111111111101000111111010100110000000000000010011000000001101000010111111111010110010000000010100001000000010110100101;
		2'd1: data <= 153'b000000000001001000000000000101000111111110001011000000000001100000000000000011000110011111100111011101000000100011110000000001000110010111111110101100001;
		2'd2: data <= 153'b000000001111011011111110111010110100000000111100100111111111100000101111111111000010011111101000110100111111110100100110000001110000100000000000110101000;
		2'd3: data <= 153'b111111111110111110000001001101001100000010001011110000000000100010100000000100100000100000000000110101000000000000111101111110010110100111111101011011110;
		endcase
		end
	end
	assign dout = data;
endmodule
