0.6
2019.1
May 24 2019
15:06:07
C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.sim/sim_1/behav/xsim/glbl.v,1670310605,verilog,,,,glbl,,,,,,,,
C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sim_1/new/mips_tb.v,1673020996,verilog,,,,mips_tb,,,../../../../PipelineCPU.srcs/sources_1/new,,,,,
C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ArithmaticLogicUnit.sv,1672827702,systemVerilog,C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/BlockingUnit.sv;C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/CPU.sv;C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ControllerUnit.sv;C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/DataMemory.sv;C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Execution.sv;C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ForwardingUnit.sv;C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/GeneralPurposeRegisters.sv;C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionDecode.sv;C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionFetch.sv;C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv;C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Memory.sv;C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/MultiplicationDivisionUnit.sv;C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Printer.sv;C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ProgramCounter.sv;C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/SignExtendUnit.sv;C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/WriteBack.sv,C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/BlockingUnit.sv,C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Settings.vh,$unit_ArithmaticLogicUnit_sv;ArithmaticLogicUnit;adder_32,,,../../../../PipelineCPU.srcs/sources_1/new,,,,,
C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/BlockingUnit.sv,1673020119,systemVerilog,,C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/CPU.sv,C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Settings.vh,BlockingUnit,,,../../../../PipelineCPU.srcs/sources_1/new,,,,,
C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/CPU.sv,1674487026,systemVerilog,,C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ControllerUnit.sv,C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Settings.vh,TopLevel,,,../../../../PipelineCPU.srcs/sources_1/new,,,,,
C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ControllerUnit.sv,1673019439,systemVerilog,,C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/DataMemory.sv,,ControllerUnit,,,../../../../PipelineCPU.srcs/sources_1/new,,,,,
C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/DataMemory.sv,1673084889,systemVerilog,,C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Execution.sv,C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Settings.vh,DataMemory,,,../../../../PipelineCPU.srcs/sources_1/new,,,,,
C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Execution.sv,1673097287,systemVerilog,,C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ForwardingUnit.sv,C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Settings.vh;C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/MultiplicationDivisionUnit.sv,Execution,,,../../../../PipelineCPU.srcs/sources_1/new,,,,,
C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ForwardingUnit.sv,1673090743,systemVerilog,,C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/GeneralPurposeRegisters.sv,C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Settings.vh,ForwardingALU;ForwardingBranch;ForwardingUnit,,,../../../../PipelineCPU.srcs/sources_1/new,,,,,
C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/GeneralPurposeRegisters.sv,1673089314,systemVerilog,,C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionDecode.sv,,GeneralPurposeRegisters,,,../../../../PipelineCPU.srcs/sources_1/new,,,,,
C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionDecode.sv,1672921206,systemVerilog,,C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionFetch.sv,C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Settings.vh,InstructionDecode,,,../../../../PipelineCPU.srcs/sources_1/new,,,,,
C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionFetch.sv,1672579302,systemVerilog,,C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv,C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Settings.vh,InstructionFetch,,,../../../../PipelineCPU.srcs/sources_1/new,,,,,
C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv,1672825265,systemVerilog,,C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Memory.sv,C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Settings.vh,InstructionMemory,,,../../../../PipelineCPU.srcs/sources_1/new,,,,,
C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Memory.sv,1673085008,systemVerilog,,C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Printer.sv,C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Settings.vh,Memory,,,../../../../PipelineCPU.srcs/sources_1/new,,,,,
C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/MultiplicationDivisionUnit.sv,1672755308,verilog,,,,MultiplicationDivisionUnit,,,,,,,,
C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Printer.sv,1673086742,systemVerilog,,C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ProgramCounter.sv,C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Settings.vh,Printer,,,../../../../PipelineCPU.srcs/sources_1/new,,,,,
C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ProgramCounter.sv,1672921477,systemVerilog,,C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/SignExtendUnit.sv,C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Settings.vh,ProgramCounter,,,../../../../PipelineCPU.srcs/sources_1/new,,,,,
C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Settings.vh,1673096843,verilog,,,,,,,,,,,,
C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/SignExtendUnit.sv,1672070762,systemVerilog,,C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/WriteBack.sv,C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Settings.vh,SignExtendUnit,,,../../../../PipelineCPU.srcs/sources_1/new,,,,,
C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/WriteBack.sv,1673017969,systemVerilog,,,,WriteBack,,,../../../../PipelineCPU.srcs/sources_1/new,,,,,
