[
  {
    "class":"firrtl.stage.FirrtlFileAnnotation",
    "file":"test_run_dir/LAB8_T1_TEST/memoryASSIGN.lo.fir"
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~memoryASSIGN|Queue",
    "duplicate":"~memoryASSIGN|memoryASSIGN/q0:Queue",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~memoryASSIGN|Queue_1",
    "duplicate":"~memoryASSIGN|memoryASSIGN/q1:Queue",
    "index":0.2
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~memoryASSIGN|Queue_2",
    "duplicate":"~memoryASSIGN|memoryASSIGN/q2:Queue",
    "index":0.4
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~memoryASSIGN|Queue_3",
    "duplicate":"~memoryASSIGN|memoryASSIGN/q3:Queue",
    "index":0.6
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.LowFirrtlEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir/LAB8_T1_TEST"
  }
]