Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : xc7a100t-1csg324
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : Transmision

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/camilo/Escritorio/temp/Transmisi贸n/Transmision.v" into library wor
Parsing module <Transmision>.
Analyzing Verilog file "/home/camilo/Escritorio/temp/Transmisi贸n/Divisor_frecuencia.v" into library wor
Parsing module <Divisor_frecuencia>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Transmision>.

Elaborating module <Divisor_frecuencia>.
WARNING:HDLCompiler:413 - "/home/camilo/Escritorio/temp/Transmisi  n/Transmision.v" Line 59: Result of 4-bit expression is truncated to fit in 3-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Transmision>.
    Related source file is "/home/camilo/Escritorio/temp/Transmisi贸n/Transmision.v"
        count = 8
        ESTADO_INACTIVO = 2'b00
        ESTADO_INICIO = 2'b01
        ESTADO_DATO = 2'b10
        ESTADO_FINAL = 2'b11
    Found 1-bit register for signal <done>.
    Found 2-bit register for signal <estado>.
    Found 3-bit register for signal <bitcount>.
    Found 8-bit register for signal <dato>.
    Found 1-bit register for signal <tx>.
    Found finite state machine <FSM_0> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_blu (rising_edge)                          |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bitcount[2]_GND_1_o_add_5_OUT> created at line 59.
    Found 1-bit 8-to-1 multiplexer for signal <bitcount[2]_dato[7]_Mux_4_o> created at line 58.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Transmision> synthesized.

Synthesizing Unit <Divisor_frecuencia>.
    Related source file is "/home/camilo/Escritorio/temp/Transmisi贸n/Divisor_frecuencia.v"
    Found 1-bit register for signal <clk_f>.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_GND_2_o_add_2_OUT> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Divisor_frecuencia> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 3-bit adder                                           : 1
 32-bit adder                                          : 1
# Registers                                            : 6
 1-bit register                                        : 3
 3-bit register                                        : 1
 32-bit register                                       : 1
 8-bit register                                        : 1
# Multiplexers                                         : 3
 1-bit 8-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Divisor_frecuencia>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Divisor_frecuencia> synthesized (advanced).

Synthesizing (advanced) Unit <Transmision>.
The following registers are absorbed into counter <bitcount>: 1 register on signal <bitcount>.
Unit <Transmision> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
# Registers                                            : 11
 Flip-Flops                                            : 11
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <estado[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------

Optimizing unit <Transmision> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block Transmision, actual ratio is 0.
FlipFlop done has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop div/clk_f has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 50
 Flip-Flops                                            : 50

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 120
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 31
#      LUT2                        : 5
#      LUT3                        : 3
#      LUT4                        : 3
#      LUT6                        : 10
#      MUXCY                       : 31
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 50
#      FD                          : 5
#      FDE                         : 11
#      FDR                         : 32
#      FDRE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 10
#      OBUF                        : 4

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              39  out of  126800     0%  
 Number of Slice LUTs:                   54  out of  63400     0%  
    Number used as Logic:                54  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     54
   Number with an unused Flip Flop:      15  out of     54    27%  
   Number with an unused LUT:             0  out of     54     0%  
   Number of fully used LUT-FF pairs:    39  out of     54    72%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    210     7%  
    IOB Flip Flops/Latches:              11

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
div/clk_f                          | NONE(dato_0)           | 16    |
clk                                | BUFGP                  | 34    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.195ns (Maximum Frequency: 238.406MHz)
   Minimum input arrival time before clock: 1.760ns
   Maximum output required time after clock: 1.596ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'div/clk_f'
  Clock period: 2.812ns (frequency: 355.619MHz)
  Total number of paths / destination ports: 68 / 19
-------------------------------------------------------------------------
Delay:               2.812ns (Levels of Logic = 3)
  Source:            bitcount_1 (FF)
  Destination:       tx (FF)
  Source Clock:      div/clk_f rising
  Destination Clock: div/clk_f rising

  Data Path: bitcount_1 to tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.478   0.972  bitcount_1 (bitcount_1)
     LUT6:I0->O            1   0.124   0.000  Mmux_bitcount[2]_dato[7]_Mux_4_o_3 (Mmux_bitcount[2]_dato[7]_Mux_4_o_3)
     MUXF7:I1->O           1   0.368   0.716  Mmux_bitcount[2]_dato[7]_Mux_4_o_2_f7 (bitcount[2]_dato[7]_Mux_4_o)
     LUT4:I1->O            1   0.124   0.000  tx_rstpot (tx_rstpot)
     FD:D                      0.030          tx
    ----------------------------------------
    Total                      2.812ns (1.124ns logic, 1.688ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.195ns (frequency: 238.406MHz)
  Total number of paths / destination ports: 1618 / 68
-------------------------------------------------------------------------
Delay:               4.195ns (Levels of Logic = 3)
  Source:            div/count_8 (FF)
  Destination:       div/count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: div/count_8 to div/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.478   0.945  div/count_8 (div/count_8)
     LUT6:I0->O            1   0.124   0.919  div/count[31]_GND_2_o_equal_2_o_015 (div/count[31]_GND_2_o_equal_2_o_015)
     LUT6:I1->O            3   0.124   0.435  div/count[31]_GND_2_o_equal_2_o_017 (div/count[31]_GND_2_o_equal_2_o_01)
     LUT2:I1->O           32   0.124   0.552  div/count[31]_GND_2_o_equal_2_o_02 (div/count[31]_GND_2_o_equal_2_o_0)
     FDR:R                     0.494          div/count_0
    ----------------------------------------
    Total                      4.195ns (1.344ns logic, 2.851ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'div/clk_f'
  Total number of paths / destination ports: 25 / 24
-------------------------------------------------------------------------
Offset:              1.649ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       bitcount_0 (FF)
  Destination Clock: div/clk_f rising

  Data Path: reset to bitcount_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.001   0.972  reset_IBUF (reset_IBUF)
     LUT6:I1->O            3   0.124   0.413  _n0081_inv1 (_n0081_inv)
     FDE:CE                    0.139          bitcount_0
    ----------------------------------------
    Total                      1.649ns (0.264ns logic, 1.385ns route)
                                       (16.0% logic, 84.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              1.760ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       div/count_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to div/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.001   0.589  reset_IBUF (reset_IBUF)
     LUT2:I0->O           32   0.124   0.552  div/count[31]_GND_2_o_equal_2_o_02 (div/count[31]_GND_2_o_equal_2_o_0)
     FDR:R                     0.494          div/count_0
    ----------------------------------------
    Total                      1.760ns (0.619ns logic, 1.141ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'div/clk_f'
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Offset:              1.596ns (Levels of Logic = 2)
  Source:            estado_FSM_FFd1 (FF)
  Destination:       busy (PAD)
  Source Clock:      div/clk_f rising

  Data Path: estado_FSM_FFd1 to busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.478   0.595  estado_FSM_FFd1 (estado_FSM_FFd1)
     LUT2:I0->O            1   0.124   0.399  busy1 (busy_OBUF)
     OBUF:I->O                 0.000          busy_OBUF (busy)
    ----------------------------------------
    Total                      1.596ns (0.602ns logic, 0.994ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.877ns (Levels of Logic = 1)
  Source:            div/clk_f_1 (FF)
  Destination:       clk_blu (PAD)
  Source Clock:      clk rising

  Data Path: div/clk_f_1 to clk_blu
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.478   0.399  div/clk_f_1 (div/clk_f_1)
     OBUF:I->O                 0.000          clk_blu_OBUF (clk_blu)
    ----------------------------------------
    Total                      0.877ns (0.478ns logic, 0.399ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.195|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock div/clk_f
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
div/clk_f      |    2.812|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 32.00 secs
Total CPU time to Xst completion: 27.11 secs
 
--> 


Total memory usage is 504488 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

