{"vcs1":{"timestamp_begin":1747743664.720400228, "rt":10.19, "ut":10.39, "st":0.65}}
{"vcselab":{"timestamp_begin":1747743674.987219090, "rt":0.39, "ut":0.28, "st":0.10}}
{"link":{"timestamp_begin":1747743675.430742709, "rt":0.40, "ut":0.19, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747743664.127657496}
{"VCS_COMP_START_TIME": 1747743664.127657496}
{"VCS_COMP_END_TIME": 1747743675.983343927}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 492168}}
{"vcselab": {"peak_mem": 183888}}
