{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1645744085241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1645744085241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 24 18:08:03 2022 " "Processing started: Thu Feb 24 18:08:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1645744085241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1645744085241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUProject -c CPUProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUProject -c CPUProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1645744085241 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1645744086364 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb.v(67) " "Verilog HDL information at datapath_tb.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/datapath_tb.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1645744086518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/datapath_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645744086520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645744086520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "div.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645744086524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645744086524 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "busmux_32_1.v(43) " "Verilog HDL warning at busmux_32_1.v(43): extended using \"x\" or \"z\"" {  } { { "busmux_32_1.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/busmux_32_1.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1645744086528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux_32_1.v 1 1 " "Found 1 design units, including 1 entities, in source file busmux_32_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 BusMux_32_1 " "Found entity 1: BusMux_32_1" {  } { { "busmux_32_1.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/busmux_32_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645744086528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645744086528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32.v 1 1 " "Found 1 design units, including 1 entities, in source file register_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_32 " "Found entity 1: register_32" {  } { { "register_32.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/register_32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645744086533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645744086533 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "encoder.v(38) " "Verilog HDL warning at encoder.v(38): extended using \"x\" or \"z\"" {  } { { "encoder.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/encoder.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1645744086537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_5 " "Found entity 1: encoder_32_5" {  } { { "encoder.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/encoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645744086538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645744086538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/datapath.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645744086543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645744086543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothmul.v 1 1 " "Found 1 design units, including 1 entities, in source file boothmul.v" { { "Info" "ISGN_ENTITY_NAME" "1 boothmul " "Found entity 1: boothmul" {  } { { "boothmul.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/boothmul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645744086547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645744086547 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(48) " "Verilog HDL warning at alu.v(48): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/alu.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1645744086551 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(16) " "Verilog HDL information at alu.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/alu.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1645744086551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645744086552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645744086552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_64.v 1 1 " "Found 1 design units, including 1 entities, in source file register_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_64 " "Found entity 1: register_64" {  } { { "register_64.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/register_64.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645744086556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645744086556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file register_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_PC " "Found entity 1: register_PC" {  } { { "register_PC.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/register_PC.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645744086560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645744086560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file register_mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_MDR " "Found entity 1: register_MDR" {  } { { "register_MDR.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/register_MDR.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645744086564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645744086564 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bus.v(8) " "Verilog HDL warning at bus.v(8): extended using \"x\" or \"z\"" {  } { { "bus.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/bus.v" 8 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1645744086568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/bus.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645744086569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645744086569 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZHIoutout datapath.v(64) " "Verilog HDL Implicit Net warning at datapath.v(64): created implicit net for \"ZHIoutout\"" {  } { { "datapath.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/datapath.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645744086569 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZHI_out datapath.v(72) " "Verilog HDL Implicit Net warning at datapath.v(72): created implicit net for \"ZHI_out\"" {  } { { "datapath.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/datapath.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645744086569 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZLOW_out datapath.v(72) " "Verilog HDL Implicit Net warning at datapath.v(72): created implicit net for \"ZLOW_out\"" {  } { { "datapath.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/datapath.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645744086569 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C_sign_extended datapath.v(72) " "Verilog HDL Implicit Net warning at datapath.v(72): created implicit net for \"C_sign_extended\"" {  } { { "datapath.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/datapath.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645744086569 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1645744086719 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ready datapath.v(34) " "Verilog HDL or VHDL warning at datapath.v(34): object \"ready\" assigned a value but never read" {  } { { "datapath.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/datapath.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1645744086724 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32 register_32:R0 " "Elaborating entity \"register_32\" for hierarchy \"register_32:R0\"" {  } { { "datapath.v" "R0" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/datapath.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645744086727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_PC register_PC:PC " "Elaborating entity \"register_PC\" for hierarchy \"register_PC:PC\"" {  } { { "datapath.v" "PC" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/datapath.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645744086764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_MDR register_MDR:MDR " "Elaborating entity \"register_MDR\" for hierarchy \"register_MDR:MDR\"" {  } { { "datapath.v" "MDR" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/datapath.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645744086771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_64 register_64:Z " "Elaborating entity \"register_64\" for hierarchy \"register_64:Z\"" {  } { { "datapath.v" "Z" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/datapath.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645744086781 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 register_64.v(14) " "Verilog HDL assignment warning at register_64.v(14): truncated value with size 64 to match size of target (32)" {  } { { "register_64.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/register_64.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1645744086782 "|datapath|register_64:Z"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU " "Elaborating entity \"alu\" for hierarchy \"alu:ALU\"" {  } { { "datapath.v" "ALU" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/datapath.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645744086785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boothmul alu:ALU\|boothmul:multiplication " "Elaborating entity \"boothmul\" for hierarchy \"alu:ALU\|boothmul:multiplication\"" {  } { { "alu.v" "multiplication" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/alu.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645744086791 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "boothmul.v(20) " "Verilog HDL Case Statement warning at boothmul.v(20): case item expression never matches the case expression" {  } { { "boothmul.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/boothmul.v" 20 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1645744086798 "|datapath|alu:ALU|boothmul:multiplication"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "boothmul.v(18) " "Verilog HDL Case Statement information at boothmul.v(18): all case item expressions in this case statement are onehot" {  } { { "boothmul.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/boothmul.v" 18 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1645744086799 "|datapath|alu:ALU|boothmul:multiplication"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division alu:ALU\|division:divisionModule " "Elaborating entity \"division\" for hierarchy \"alu:ALU\|division:divisionModule\"" {  } { { "alu.v" "divisionModule" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/alu.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645744086801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus bus:bus_module " "Elaborating entity \"bus\" for hierarchy \"bus:bus_module\"" {  } { { "datapath.v" "bus_module" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/datapath.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645744086808 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ready bus.v(8) " "Verilog HDL or VHDL warning at bus.v(8): object \"ready\" assigned a value but never read" {  } { { "bus.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/bus.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1645744086812 "|datapath|bus:bus_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_5 bus:bus_module\|encoder_32_5:encoder " "Elaborating entity \"encoder_32_5\" for hierarchy \"bus:bus_module\|encoder_32_5:encoder\"" {  } { { "bus.v" "encoder" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/bus.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645744086815 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "encoder.v(13) " "Verilog HDL Case Statement warning at encoder.v(13): can't check case statement for completeness because the case expression has too many possible states" {  } { { "encoder.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/encoder.v" 13 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1645744086816 "|datapath|bus:bus_module|encoder_32_5:encoder"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "encoder.v(13) " "Verilog HDL Case Statement information at encoder.v(13): all case item expressions in this case statement are onehot" {  } { { "encoder.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/encoder.v" 13 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1645744086816 "|datapath|bus:bus_module|encoder_32_5:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusMux_32_1 bus:bus_module\|BusMux_32_1:busmux " "Elaborating entity \"BusMux_32_1\" for hierarchy \"bus:bus_module\|BusMux_32_1:busmux\"" {  } { { "bus.v" "busmux" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/bus.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645744086819 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BusMuxIn_R0 busmux_32_1.v(19) " "Verilog HDL Always Construct warning at busmux_32_1.v(19): variable \"BusMuxIn_R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busmux_32_1.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/busmux_32_1.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1645744086822 "|datapath|bus:bus_module|BusMux_32_1:busmux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BusMuxIn_R1 busmux_32_1.v(20) " "Verilog HDL Always Construct warning at busmux_32_1.v(20): variable \"BusMuxIn_R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busmux_32_1.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/busmux_32_1.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1645744086822 "|datapath|bus:bus_module|BusMux_32_1:busmux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BusMuxIn_R2 busmux_32_1.v(21) " "Verilog HDL Always Construct warning at busmux_32_1.v(21): variable \"BusMuxIn_R2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busmux_32_1.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/busmux_32_1.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1645744086822 "|datapath|bus:bus_module|BusMux_32_1:busmux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BusMuxIn_R3 busmux_32_1.v(22) " "Verilog HDL Always Construct warning at busmux_32_1.v(22): variable \"BusMuxIn_R3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busmux_32_1.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/busmux_32_1.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1645744086822 "|datapath|bus:bus_module|BusMux_32_1:busmux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BusMuxIn_R4 busmux_32_1.v(23) " "Verilog HDL Always Construct warning at busmux_32_1.v(23): variable \"BusMuxIn_R4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busmux_32_1.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/busmux_32_1.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1645744086822 "|datapath|bus:bus_module|BusMux_32_1:busmux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BusMuxIn_R5 busmux_32_1.v(24) " "Verilog HDL Always Construct warning at busmux_32_1.v(24): variable \"BusMuxIn_R5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busmux_32_1.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/busmux_32_1.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1645744086822 "|datapath|bus:bus_module|BusMux_32_1:busmux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BusMuxIn_R6 busmux_32_1.v(25) " "Verilog HDL Always Construct warning at busmux_32_1.v(25): variable \"BusMuxIn_R6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busmux_32_1.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/busmux_32_1.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1645744086822 "|datapath|bus:bus_module|BusMux_32_1:busmux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BusMuxIn_R7 busmux_32_1.v(26) " "Verilog HDL Always Construct warning at busmux_32_1.v(26): variable \"BusMuxIn_R7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busmux_32_1.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/busmux_32_1.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1645744086822 "|datapath|bus:bus_module|BusMux_32_1:busmux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BusMuxIn_R8 busmux_32_1.v(27) " "Verilog HDL Always Construct warning at busmux_32_1.v(27): variable \"BusMuxIn_R8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busmux_32_1.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/busmux_32_1.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1645744086822 "|datapath|bus:bus_module|BusMux_32_1:busmux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BusMuxIn_R9 busmux_32_1.v(28) " "Verilog HDL Always Construct warning at busmux_32_1.v(28): variable \"BusMuxIn_R9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busmux_32_1.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/busmux_32_1.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1645744086822 "|datapath|bus:bus_module|BusMux_32_1:busmux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BusMuxIn_R10 busmux_32_1.v(29) " "Verilog HDL Always Construct warning at busmux_32_1.v(29): variable \"BusMuxIn_R10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busmux_32_1.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/busmux_32_1.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1645744086822 "|datapath|bus:bus_module|BusMux_32_1:busmux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BusMuxIn_R11 busmux_32_1.v(30) " "Verilog HDL Always Construct warning at busmux_32_1.v(30): variable \"BusMuxIn_R11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busmux_32_1.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/busmux_32_1.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1645744086822 "|datapath|bus:bus_module|BusMux_32_1:busmux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BusMuxIn_R12 busmux_32_1.v(31) " "Verilog HDL Always Construct warning at busmux_32_1.v(31): variable \"BusMuxIn_R12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busmux_32_1.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/busmux_32_1.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1645744086822 "|datapath|bus:bus_module|BusMux_32_1:busmux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BusMuxIn_R13 busmux_32_1.v(32) " "Verilog HDL Always Construct warning at busmux_32_1.v(32): variable \"BusMuxIn_R13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busmux_32_1.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/busmux_32_1.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1645744086822 "|datapath|bus:bus_module|BusMux_32_1:busmux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BusMuxIn_R14 busmux_32_1.v(33) " "Verilog HDL Always Construct warning at busmux_32_1.v(33): variable \"BusMuxIn_R14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busmux_32_1.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/busmux_32_1.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1645744086823 "|datapath|bus:bus_module|BusMux_32_1:busmux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BusMuxIn_R15 busmux_32_1.v(34) " "Verilog HDL Always Construct warning at busmux_32_1.v(34): variable \"BusMuxIn_R15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busmux_32_1.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/busmux_32_1.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1645744086823 "|datapath|bus:bus_module|BusMux_32_1:busmux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BusMuxIn_HI busmux_32_1.v(35) " "Verilog HDL Always Construct warning at busmux_32_1.v(35): variable \"BusMuxIn_HI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busmux_32_1.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/busmux_32_1.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1645744086823 "|datapath|bus:bus_module|BusMux_32_1:busmux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BusMuxIn_LO busmux_32_1.v(36) " "Verilog HDL Always Construct warning at busmux_32_1.v(36): variable \"BusMuxIn_LO\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busmux_32_1.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/busmux_32_1.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1645744086823 "|datapath|bus:bus_module|BusMux_32_1:busmux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BusMuxIn_ZHI busmux_32_1.v(37) " "Verilog HDL Always Construct warning at busmux_32_1.v(37): variable \"BusMuxIn_ZHI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busmux_32_1.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/busmux_32_1.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1645744086823 "|datapath|bus:bus_module|BusMux_32_1:busmux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BusMuxIn_ZLOW busmux_32_1.v(38) " "Verilog HDL Always Construct warning at busmux_32_1.v(38): variable \"BusMuxIn_ZLOW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busmux_32_1.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/busmux_32_1.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1645744086823 "|datapath|bus:bus_module|BusMux_32_1:busmux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BusMuxIn_PC busmux_32_1.v(39) " "Verilog HDL Always Construct warning at busmux_32_1.v(39): variable \"BusMuxIn_PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busmux_32_1.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/busmux_32_1.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1645744086823 "|datapath|bus:bus_module|BusMux_32_1:busmux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BusMuxIn_MDR busmux_32_1.v(40) " "Verilog HDL Always Construct warning at busmux_32_1.v(40): variable \"BusMuxIn_MDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busmux_32_1.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/busmux_32_1.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1645744086823 "|datapath|bus:bus_module|BusMux_32_1:busmux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BusMuxIn_InPort busmux_32_1.v(41) " "Verilog HDL Always Construct warning at busmux_32_1.v(41): variable \"BusMuxIn_InPort\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busmux_32_1.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/busmux_32_1.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1645744086823 "|datapath|bus:bus_module|BusMux_32_1:busmux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C_sign_extended busmux_32_1.v(42) " "Verilog HDL Always Construct warning at busmux_32_1.v(42): variable \"C_sign_extended\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busmux_32_1.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/busmux_32_1.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1645744086823 "|datapath|bus:bus_module|BusMux_32_1:busmux"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:ALU\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:ALU\|Add0\"" {  } { { "alu.v" "Add0" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/alu.v" 20 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645744089283 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1645744089283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:ALU\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"alu:ALU\|lpm_add_sub:Add0\"" {  } { { "alu.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/alu.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645744089465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:ALU\|lpm_add_sub:Add0 " "Instantiated megafunction \"alu:ALU\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645744089465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645744089465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645744089465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645744089465 ""}  } { { "alu.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/alu.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1645744089465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gui " "Found entity 1: add_sub_gui" {  } { { "db/add_sub_gui.tdf" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/db/add_sub_gui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645744089585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645744089585 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1645744090166 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1645744093097 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/output_files/CPUProject.map.smsg " "Generated suppressed messages file C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/output_files/CPUProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1645744098134 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1645744098525 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645744098525 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR_in " "No output dependent on input pin \"IR_in\"" {  } { { "datapath.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645744098898 "|datapath|IR_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Z_in " "No output dependent on input pin \"Z_in\"" {  } { { "datapath.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645744098898 "|datapath|Z_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAR_in " "No output dependent on input pin \"MAR_in\"" {  } { { "datapath.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645744098898 "|datapath|MAR_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inPort_in " "No output dependent on input pin \"inPort_in\"" {  } { { "datapath.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645744098898 "|datapath|inPort_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRout " "No output dependent on input pin \"IRout\"" {  } { { "datapath.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645744098898 "|datapath|IRout"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1645744098898 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6705 " "Implemented 6705 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "90 " "Implemented 90 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1645744098899 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1645744098899 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6583 " "Implemented 6583 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1645744098899 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1645744098899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "411 " "Peak virtual memory: 411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1645744098957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 24 18:08:18 2022 " "Processing ended: Thu Feb 24 18:08:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1645744098957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1645744098957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1645744098957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1645744098957 ""}
