Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Dec 29 15:11:04 2018
| Host         : steffnet-X705UNR running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_control_sets -verbose -file hdmi_wrapper_control_sets_placed.rpt
| Design       : hdmi_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    70 |
| Unused register locations in slices containing registers |   233 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            2 |
|      4 |           10 |
|      5 |            4 |
|      6 |            3 |
|      7 |            1 |
|      8 |            8 |
|     10 |           13 |
|     12 |            6 |
|     13 |            1 |
|     14 |            2 |
|    16+ |           17 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             158 |           50 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             145 |           55 |
| Yes          | No                    | No                     |             416 |          102 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             304 |          100 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                |                                                                        Enable Signal                                                                       |                                                                  Set/Reset Signal                                                                 | Slice Load Count | Bel Load Count |
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        | hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0               |                1 |              1 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.debounce_ct_reg[0]                                                                            | hdmi_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GEN_INERTIAL.debounce_ct_reg_0_sn_1                                             |                1 |              1 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                           | hdmi_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                             |                1 |              1 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                   |                1 |              2 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                             |                                                                                                                                                   |                1 |              2 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                             |                1 |              4 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                | hdmi_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                           |                3 |              4 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                         | hdmi_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                           |                1 |              4 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                       | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                              |                1 |              4 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                     | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                              |                1 |              4 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                      | hdmi_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                             |                1 |              4 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                              | hdmi_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                             |                1 |              4 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | hdmi_i/rst_ps7_0_102M/U0/EXT_LPF/lpf_int                                                                                                          |                3 |              4 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                  | hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          | hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                2 |              5 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                    | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                              |                1 |              5 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | hdmi_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                             |                2 |              6 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/rst_ps7_0_102M/U0/SEQ/seq_cnt_en                                                                                                                    | hdmi_i/rst_ps7_0_102M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                           |                1 |              6 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                     | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                              |                1 |              7 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                    | hdmi_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                           |                2 |              8 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                        | hdmi_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                           |                1 |              8 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                      | hdmi_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                           |                2 |              8 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                   |                                                                                                                                                   |                1 |              8 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                               | hdmi_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                             |                3 |              8 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                              |                2 |              8 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                  |                                                                                                                                                   |                1 |              8 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                      | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                  |                3 |             10 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                6 |             10 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                     | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                              |                3 |             10 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                     | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                              |                4 |             10 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                         | hdmi_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                           |                5 |             10 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                     | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                              |                3 |             10 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                     | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                              |                4 |             10 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                3 |             10 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                     | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                              |                3 |             10 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                     | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                              |                3 |             10 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                     | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                              |                5 |             10 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                         | hdmi_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                           |                3 |             10 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                     | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                              |                4 |             10 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                 | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                  |                4 |             12 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                   |                5 |             12 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                   |                8 |             12 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                   |                2 |             12 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                  |                5 |             12 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                   |                2 |             12 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                   |                4 |             13 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                   |                2 |             14 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                   |                2 |             14 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                   |                3 |             16 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          |                                                                                                                                                   |               10 |             21 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                        | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                  |                9 |             24 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           | hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1_n_0                                                    |                6 |             25 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                   |                7 |             25 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                9 |             25 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        |                                                                                                                                                   |               10 |             25 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                   |                9 |             26 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                   |                7 |             38 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                   |                7 |             38 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | hdmi_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                           |               16 |             41 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | hdmi_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                              |               13 |             44 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                   |               10 |             48 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                   |                8 |             48 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                   |               11 |             48 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]       |                                                                                                                                                   |                9 |             48 |
|  hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            |                                                                                                                                                   |               51 |            159 |
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


