// Seed: 3797219554
module module_0 (
    output wand  id_0,
    input  tri1  id_1,
    output wor   id_2,
    output uwire id_3
);
  wire id_5;
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    output logic id_2,
    input wand id_3,
    output supply0 id_4,
    input wor id_5,
    input wand id_6,
    output supply1 id_7
    , id_9
);
  wire id_10;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_4,
      id_4
  );
  assign id_9 = id_9;
  always @(negedge (!id_5)) id_2 = #1 id_9[1 : 1];
endmodule
