{
    "CurCompileUdps": {},
    "Misc": {
        "cwd": "/home/jhazel/ASIC_Design/src",
        "default_output_dir": "csrc",
        "csrc": "csrc",
        "csrc_abs": "/home/jhazel/ASIC_Design/src/csrc",
        "archive_dir": "archive.152",
        "daidir": "simv.daidir",
        "daidir_abs": "/home/jhazel/ASIC_Design/src/simv.daidir"
    },
    "PEModules": [],
    "MlibObjs": {},
    "CompileProcesses": [
        "cgproc.1283.json"
    ],
    "PrevCompiledModules": {
        "std": {
            "reYIK_d": {
                "archive": "archive.152/_prev_archive_1.a",
                "mode": 4,
                "bytes": 41566,
                "mod": "std",
                "checksum": 0,
                "out": "reYIK_d.o"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "mode": 4,
                "bytes": 7560,
                "mod": "...MASTER...",
                "checksum": 0,
                "out": "objs/amcQw_d.o"
            }
        },
        "test": {
            "x9Hvb_d": {
                "archive": "archive.152/_1283_archive_1.a",
                "mode": 4,
                "bytes": 97009,
                "mod": "test",
                "out": "x9Hvb_d.o",
                "checksum": 0
            }
        }
    },
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "compressor_5_3": [
            "compressor_5_3",
            "GxQnj",
            "module"
        ],
        "test": [
            "test",
            "x9Hvb",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 90371
    },
    "stat": {
        "ru_self_cgstart": {
            "ru_utime_sec": 0.060435999999999997,
            "ru_maxrss_kb": 60876,
            "ru_stime_sec": 0.031613000000000002,
            "ru_nvcsw": 456,
            "ru_minflt": 14847,
            "ru_majflt": 0,
            "ru_nivcsw": 81
        },
        "mopSpeed": 64110.57159551105,
        "CodeGen(%)": 45.092623717849712,
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0040330000000000001,
            "ru_maxrss_kb": 16620,
            "ru_stime_sec": 0.010657,
            "ru_nvcsw": 32,
            "ru_minflt": 2164,
            "ru_majflt": 0,
            "ru_nivcsw": 8
        },
        "nMops": 3182,
        "ru_self_end": {
            "ru_utime_sec": 0.110069,
            "ru_maxrss_kb": 69068,
            "ru_stime_sec": 0.046899000000000003,
            "ru_nvcsw": 611,
            "ru_minflt": 18134,
            "ru_majflt": 0,
            "ru_nivcsw": 100
        },
        "nQuads": 1376,
        "ru_childs_end": {
            "ru_utime_sec": 0.0058809999999999999,
            "ru_maxrss_kb": 20396,
            "ru_stime_sec": 0.013428000000000001,
            "ru_nvcsw": 40,
            "ru_minflt": 2762,
            "ru_majflt": 0,
            "ru_nivcsw": 10
        },
        "totalObjSize": 145022,
        "outputSizePerQuad": 105.0,
        "quadSpeed": 27723.490419680453,
        "mop/quad": 2.3125,
        "Frontend(%)": 54.907376282150281
    },
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "std",
        "compressor_5_3",
        "compressor_5_3",
        "test",
        "test"
    ],
    "LVLData": [
        "SIM"
    ],
    "CompileStatus": "Successful"
}