Warning (10268): Verilog HDL information at ALU.sv(51): always construct contains both blocking and non-blocking assignments File: C:/Users/grero/OneDrive/Escritorio/taller/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/ALU.sv Line: 51

