TimeQuest Timing Analyzer report for dds_stm32
Wed Mar 25 18:50:00 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'NWE'
 12. Slow Model Setup: 'inst17|altpll_component|pll|clk[0]'
 13. Slow Model Setup: 'inst17|altpll_component|pll|clk[1]'
 14. Slow Model Hold: 'inst17|altpll_component|pll|clk[0]'
 15. Slow Model Hold: 'inst17|altpll_component|pll|clk[1]'
 16. Slow Model Hold: 'NWE'
 17. Slow Model Minimum Pulse Width: 'NWE'
 18. Slow Model Minimum Pulse Width: 'inst17|altpll_component|pll|clk[1]'
 19. Slow Model Minimum Pulse Width: 'inst17|altpll_component|pll|clk[0]'
 20. Slow Model Minimum Pulse Width: 'clk0'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Propagation Delay
 26. Minimum Propagation Delay
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'NWE'
 33. Fast Model Setup: 'inst17|altpll_component|pll|clk[1]'
 34. Fast Model Setup: 'inst17|altpll_component|pll|clk[0]'
 35. Fast Model Hold: 'inst17|altpll_component|pll|clk[0]'
 36. Fast Model Hold: 'inst17|altpll_component|pll|clk[1]'
 37. Fast Model Hold: 'NWE'
 38. Fast Model Minimum Pulse Width: 'NWE'
 39. Fast Model Minimum Pulse Width: 'inst17|altpll_component|pll|clk[1]'
 40. Fast Model Minimum Pulse Width: 'inst17|altpll_component|pll|clk[0]'
 41. Fast Model Minimum Pulse Width: 'clk0'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Propagation Delay
 47. Minimum Propagation Delay
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Progagation Delay
 54. Minimum Progagation Delay
 55. Setup Transfers
 56. Hold Transfers
 57. Report TCCS
 58. Report RSKM
 59. Unconstrained Paths
 60. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; dds_stm32                                                          ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C5T144C8                                                        ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                     ;
+------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------+----------------------------------------+
; Clock Name                         ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                               ; Targets                                ;
+------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------+----------------------------------------+
; clk0                               ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                      ; { clk0 }                               ;
; inst17|altpll_component|pll|clk[0] ; Generated ; 25.000 ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 8           ;       ;        ;           ;            ; false    ; clk0   ; inst17|altpll_component|pll|inclk[0] ; { inst17|altpll_component|pll|clk[0] } ;
; inst17|altpll_component|pll|clk[1] ; Generated ; 25.000 ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 8           ;       ;        ;           ;            ; false    ; clk0   ; inst17|altpll_component|pll|inclk[0] ; { inst17|altpll_component|pll|clk[1] } ;
; NWE                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                      ; { NWE }                                ;
+------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                   ;
+------------+-----------------+------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                         ; Note                                                  ;
+------------+-----------------+------------------------------------+-------------------------------------------------------+
; 245.34 MHz ; 245.34 MHz      ; inst17|altpll_component|pll|clk[0] ;                                                       ;
; 252.08 MHz ; 163.03 MHz      ; inst17|altpll_component|pll|clk[1] ; limit due to high minimum pulse width violation (tch) ;
; 307.13 MHz ; 163.03 MHz      ; NWE                                ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------+
; Slow Model Setup Summary                                    ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; NWE                                ; -2.256 ; -18.048       ;
; inst17|altpll_component|pll|clk[0] ; 20.924 ; 0.000         ;
; inst17|altpll_component|pll|clk[1] ; 21.033 ; 0.000         ;
+------------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Hold Summary                                    ;
+------------------------------------+-------+---------------+
; Clock                              ; Slack ; End Point TNS ;
+------------------------------------+-------+---------------+
; inst17|altpll_component|pll|clk[0] ; 0.499 ; 0.000         ;
; inst17|altpll_component|pll|clk[1] ; 1.803 ; 0.000         ;
; NWE                                ; 2.943 ; 0.000         ;
+------------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; NWE                                ; -2.567 ; -130.291      ;
; inst17|altpll_component|pll|clk[1] ; 9.433  ; 0.000         ;
; inst17|altpll_component|pll|clk[0] ; 11.258 ; 0.000         ;
; clk0                               ; 20.000 ; 0.000         ;
+------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'NWE'                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.256 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a1~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a2~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a3~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a4~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a5~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a6~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a7~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst17|altpll_component|pll|clk[0]'                                                                                                                          ;
+--------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 20.924 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 4.102      ;
; 20.980 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 4.046      ;
; 21.010 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 4.016      ;
; 21.010 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 4.016      ;
; 21.066 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.960      ;
; 21.096 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.930      ;
; 21.096 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.930      ;
; 21.148 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.878      ;
; 21.152 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.874      ;
; 21.182 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.844      ;
; 21.182 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.844      ;
; 21.234 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.792      ;
; 21.238 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.788      ;
; 21.268 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.758      ;
; 21.282 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.744      ;
; 21.320 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.706      ;
; 21.368 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.658      ;
; 21.372 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.654      ;
; 21.406 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.620      ;
; 21.422 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.604      ;
; 21.428 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.598      ;
; 21.454 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.572      ;
; 21.454 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.572      ;
; 21.458 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.568      ;
; 21.458 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.568      ;
; 21.508 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.518      ;
; 21.514 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.512      ;
; 21.540 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.486      ;
; 21.540 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.486      ;
; 21.544 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.482      ;
; 21.544 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.482      ;
; 21.594 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.432      ;
; 21.594 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.432      ;
; 21.596 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.430      ;
; 21.600 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.426      ;
; 21.625 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.401      ;
; 21.626 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.400      ;
; 21.630 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.396      ;
; 21.630 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.396      ;
; 21.680 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.346      ;
; 21.680 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.346      ;
; 21.682 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.344      ;
; 21.686 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.340      ;
; 21.711 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.315      ;
; 21.712 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.314      ;
; 21.716 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.310      ;
; 21.716 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.310      ;
; 21.730 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.296      ;
; 21.761 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.265      ;
; 21.766 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.260      ;
; 21.768 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.258      ;
; 21.772 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.254      ;
; 21.797 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.229      ;
; 21.802 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.224      ;
; 21.802 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.224      ;
; 21.816 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.210      ;
; 21.847 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.179      ;
; 21.847 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.179      ;
; 21.852 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.174      ;
; 21.854 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.172      ;
; 21.858 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.168      ;
; 21.870 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.156      ;
; 21.883 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.143      ;
; 21.888 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.138      ;
; 21.888 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.138      ;
; 21.902 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.124      ;
; 21.902 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.124      ;
; 21.913 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.113      ;
; 21.933 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.093      ;
; 21.933 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.093      ;
; 21.940 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.086      ;
; 21.944 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.082      ;
; 21.956 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.070      ;
; 21.974 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.052      ;
; 21.974 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.052      ;
; 21.988 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.038      ;
; 21.988 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.038      ;
; 21.999 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.027      ;
; 22.019 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.007      ;
; 22.019 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.007      ;
; 22.026 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 3.000      ;
; 22.030 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 2.996      ;
; 22.042 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 2.984      ;
; 22.042 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 2.984      ;
; 22.060 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 2.966      ;
; 22.073 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 2.953      ;
; 22.074 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 2.952      ;
; 22.074 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 2.952      ;
; 22.085 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 2.941      ;
; 22.105 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 2.921      ;
; 22.112 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 2.914      ;
; 22.128 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 2.898      ;
; 22.128 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 2.898      ;
; 22.133 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.907      ;
; 22.159 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 2.867      ;
; 22.160 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 2.866      ;
; 22.160 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 2.866      ;
; 22.163 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.877      ;
; 22.171 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 2.855      ;
; 22.198 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 2.828      ;
+--------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst17|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                   ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 22.847 ; phase_acc:inst10|acc[27]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; 0.127      ; 2.234      ;
; 22.862 ; phase_acc:inst10|acc[26]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; 0.127      ; 2.219      ;
; 22.862 ; phase_acc:inst10|acc[24]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; 0.127      ; 2.219      ;
; 22.869 ; phase_acc:inst10|acc[30]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; 0.127      ; 2.212      ;
; 22.872 ; phase_acc:inst10|acc[31]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; 0.127      ; 2.209      ;
; 22.872 ; phase_acc:inst10|acc[25]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; 0.127      ; 2.209      ;
; 22.874 ; phase_acc:inst10|acc[28]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; 0.127      ; 2.207      ;
; 22.884 ; phase_acc:inst10|acc[29]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; 0.127      ; 2.197      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst17|altpll_component|pll|clk[0]'                                                                                                                          ;
+-------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.499 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[8]  ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.753 ; phase_acc:inst10|acc[31] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.059      ;
; 1.143 ; phase_acc:inst10|acc[24] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.449      ;
; 1.156 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[11] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.462      ;
; 1.158 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.464      ;
; 1.159 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[9]  ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.465      ;
; 1.164 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[13] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.470      ;
; 1.164 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[15] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.470      ;
; 1.167 ; phase_acc:inst10|acc[21] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.473      ;
; 1.168 ; phase_acc:inst10|acc[22] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.474      ;
; 1.169 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[17] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.169 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[18] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.169 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.176 ; phase_acc:inst10|acc[29] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; phase_acc:inst10|acc[27] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.213 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[10] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.519      ;
; 1.216 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[9]  ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.522      ;
; 1.217 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[12] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.523      ;
; 1.217 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[14] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.523      ;
; 1.217 ; phase_acc:inst10|acc[23] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.523      ;
; 1.218 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[16] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.524      ;
; 1.220 ; phase_acc:inst10|acc[28] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.526      ;
; 1.221 ; phase_acc:inst10|acc[30] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.527      ;
; 1.226 ; phase_acc:inst10|acc[25] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; phase_acc:inst10|acc[26] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.637 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.943      ;
; 1.637 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[10] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.943      ;
; 1.643 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[14] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.949      ;
; 1.643 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[16] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.949      ;
; 1.646 ; phase_acc:inst10|acc[21] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.952      ;
; 1.647 ; phase_acc:inst10|acc[22] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.953      ;
; 1.648 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[18] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.954      ;
; 1.648 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.954      ;
; 1.655 ; phase_acc:inst10|acc[29] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.656 ; phase_acc:inst10|acc[24] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.693 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[11] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.999      ;
; 1.693 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[10] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.999      ;
; 1.697 ; phase_acc:inst10|acc[23] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.003      ;
; 1.697 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[13] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.003      ;
; 1.697 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[15] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.003      ;
; 1.698 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[17] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.004      ;
; 1.700 ; phase_acc:inst10|acc[28] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.006      ;
; 1.701 ; phase_acc:inst10|acc[30] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.007      ;
; 1.706 ; phase_acc:inst10|acc[26] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.012      ;
; 1.706 ; phase_acc:inst10|acc[25] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.012      ;
; 1.723 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.029      ;
; 1.723 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[11] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.029      ;
; 1.729 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[15] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.035      ;
; 1.729 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[17] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.035      ;
; 1.732 ; phase_acc:inst10|acc[21] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.038      ;
; 1.733 ; phase_acc:inst10|acc[22] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.039      ;
; 1.734 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.040      ;
; 1.741 ; phase_acc:inst10|acc[29] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.047      ;
; 1.742 ; phase_acc:inst10|acc[24] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.048      ;
; 1.745 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[12] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.051      ;
; 1.766 ; phase_acc:inst10|acc[27] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.072      ;
; 1.771 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 2.063      ;
; 1.779 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[11] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.085      ;
; 1.783 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[14] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.089      ;
; 1.783 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[16] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.089      ;
; 1.783 ; phase_acc:inst10|acc[23] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.089      ;
; 1.784 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[18] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.090      ;
; 1.786 ; phase_acc:inst10|acc[28] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.092      ;
; 1.792 ; phase_acc:inst10|acc[25] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.098      ;
; 1.809 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.115      ;
; 1.815 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[16] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.121      ;
; 1.815 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[18] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.121      ;
; 1.818 ; phase_acc:inst10|acc[21] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.124      ;
; 1.819 ; phase_acc:inst10|acc[22] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.125      ;
; 1.828 ; phase_acc:inst10|acc[24] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.134      ;
; 1.831 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[13] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.137      ;
; 1.837 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 2.129      ;
; 1.852 ; phase_acc:inst10|acc[27] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.158      ;
; 1.857 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 2.149      ;
; 1.869 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[15] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.175      ;
; 1.869 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[17] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.175      ;
; 1.869 ; phase_acc:inst10|acc[23] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.175      ;
; 1.870 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.176      ;
; 1.872 ; phase_acc:inst10|acc[28] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.178      ;
; 1.883 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[12] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.189      ;
; 1.895 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.201      ;
; 1.896 ; phase_acc:inst10|acc[26] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.202      ;
; 1.901 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[17] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.207      ;
; 1.901 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.207      ;
; 1.904 ; phase_acc:inst10|acc[21] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.210      ;
; 1.905 ; phase_acc:inst10|acc[22] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.211      ;
; 1.913 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[12] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.219      ;
; 1.917 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[14] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.223      ;
; 1.923 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 2.215      ;
; 1.923 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 2.215      ;
; 1.938 ; phase_acc:inst10|acc[27] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.244      ;
; 1.943 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 2.235      ;
; 1.955 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[16] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.261      ;
; 1.955 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[18] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.261      ;
; 1.955 ; phase_acc:inst10|acc[23] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.261      ;
; 1.969 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[13] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.275      ;
; 1.969 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[12] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.275      ;
; 1.981 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.287      ;
; 1.982 ; phase_acc:inst10|acc[26] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.288      ;
; 1.982 ; phase_acc:inst10|acc[25] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.288      ;
+-------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst17|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                   ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 1.803 ; phase_acc:inst10|acc[29]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.127      ; 2.197      ;
; 1.813 ; phase_acc:inst10|acc[28]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.127      ; 2.207      ;
; 1.815 ; phase_acc:inst10|acc[31]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.127      ; 2.209      ;
; 1.815 ; phase_acc:inst10|acc[25]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.127      ; 2.209      ;
; 1.818 ; phase_acc:inst10|acc[30]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.127      ; 2.212      ;
; 1.825 ; phase_acc:inst10|acc[26]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.127      ; 2.219      ;
; 1.825 ; phase_acc:inst10|acc[24]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.127      ; 2.219      ;
; 1.840 ; phase_acc:inst10|acc[27]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.127      ; 2.234      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'NWE'                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.943 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_memory_reg0 ; NWE          ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a1~portb_memory_reg0 ; NWE          ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a2~portb_memory_reg0 ; NWE          ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a3~portb_memory_reg0 ; NWE          ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a4~portb_memory_reg0 ; NWE          ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a5~portb_memory_reg0 ; NWE          ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a6~portb_memory_reg0 ; NWE          ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a7~portb_memory_reg0 ; NWE          ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'NWE'                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; NWE   ; Rise       ; NWE                                                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NWE   ; Rise       ; NWE|combout                                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NWE   ; Rise       ; NWE|combout                                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NWE   ; Rise       ; NWE~clkctrl|inclk[0]                                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NWE   ; Rise       ; NWE~clkctrl|inclk[0]                                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NWE   ; Rise       ; NWE~clkctrl|outclk                                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NWE   ; Rise       ; NWE~clkctrl|outclk                                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NWE   ; Rise       ; inst9|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk1                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NWE   ; Rise       ; inst9|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk1                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst17|altpll_component|pll|clk[1]'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 9.433  ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ;
; 9.433  ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ;
; 9.433  ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ;
; 9.433  ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ;
; 9.433  ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ;
; 9.433  ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ;
; 9.433  ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ;
; 9.433  ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ;
; 9.433  ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ;
; 9.433  ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ;
; 9.433  ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ;
; 9.433  ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ;
; 9.433  ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ;
; 9.433  ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ;
; 9.433  ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ;
; 9.433  ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ;
; 9.433  ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 9.433  ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 9.433  ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 9.433  ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 9.433  ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 9.433  ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 9.433  ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 9.433  ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 9.433  ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 9.433  ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 9.433  ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 9.433  ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 9.433  ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 9.433  ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 9.433  ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 9.433  ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; inst17|altpll_component|_clk1~clkctrl|inclk[0]                                                                                            ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; inst17|altpll_component|_clk1~clkctrl|inclk[0]                                                                                            ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; inst17|altpll_component|_clk1~clkctrl|outclk                                                                                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; inst17|altpll_component|_clk1~clkctrl|outclk                                                                                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; inst9|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk0                                                                   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; inst9|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk0                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst17|altpll_component|pll|clk[0]'                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------+
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[10]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[10]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[11]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[11]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[12]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[12]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[13]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[13]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[14]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[14]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[15]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[15]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[16]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[16]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[17]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[17]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[18]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[18]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[19]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[19]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[20]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[20]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[21]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[21]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[22]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[22]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[23]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[23]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[24]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[24]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[25]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[25]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[26]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[26]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[27]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[27]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[28]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[28]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[29]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[29]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[30]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[30]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[31]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[31]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[8]                        ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[8]                        ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[9]                        ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[9]                        ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[10]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[10]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[11]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[11]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[12]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[12]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[13]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[13]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[14]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[14]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[15]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[15]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[16]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[16]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[17]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[17]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[18]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[18]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[19]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[19]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[20]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[20]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[21]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[21]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[22]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[22]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[23]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[23]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[24]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[24]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[25]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[25]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[26]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[26]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[27]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[27]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[28]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[28]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[29]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[29]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[30]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[30]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[31]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[31]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[8]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[8]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[9]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[9]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst17|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst17|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst17|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst17|altpll_component|_clk0~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk0'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; clk0|combout                         ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; clk0|combout                         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|pll|inclk[0] ;
; 37.059 ; 40.000       ; 2.941          ; Port Rate        ; clk0  ; Rise       ; clk0                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; A16        ; NWE        ; 6.559 ; 6.559 ; Rise       ; NWE             ;
; A17        ; NWE        ; 6.345 ; 6.345 ; Rise       ; NWE             ;
; A18        ; NWE        ; 6.808 ; 6.808 ; Rise       ; NWE             ;
; AD_IN[*]   ; NWE        ; 6.563 ; 6.563 ; Rise       ; NWE             ;
;  AD_IN[0]  ; NWE        ; 5.652 ; 5.652 ; Rise       ; NWE             ;
;  AD_IN[1]  ; NWE        ; 6.368 ; 6.368 ; Rise       ; NWE             ;
;  AD_IN[2]  ; NWE        ; 6.409 ; 6.409 ; Rise       ; NWE             ;
;  AD_IN[3]  ; NWE        ; 6.439 ; 6.439 ; Rise       ; NWE             ;
;  AD_IN[4]  ; NWE        ; 6.310 ; 6.310 ; Rise       ; NWE             ;
;  AD_IN[5]  ; NWE        ; 6.304 ; 6.304 ; Rise       ; NWE             ;
;  AD_IN[6]  ; NWE        ; 6.302 ; 6.302 ; Rise       ; NWE             ;
;  AD_IN[7]  ; NWE        ; 6.563 ; 6.563 ; Rise       ; NWE             ;
;  AD_IN[15] ; NWE        ; 5.370 ; 5.370 ; Rise       ; NWE             ;
; NADV       ; NWE        ; 1.970 ; 1.970 ; Rise       ; NWE             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; A16        ; NWE        ; -6.246 ; -6.246 ; Rise       ; NWE             ;
; A17        ; NWE        ; -6.032 ; -6.032 ; Rise       ; NWE             ;
; A18        ; NWE        ; -6.495 ; -6.495 ; Rise       ; NWE             ;
; AD_IN[*]   ; NWE        ; -4.286 ; -4.286 ; Rise       ; NWE             ;
;  AD_IN[0]  ; NWE        ; -4.286 ; -4.286 ; Rise       ; NWE             ;
;  AD_IN[1]  ; NWE        ; -4.358 ; -4.358 ; Rise       ; NWE             ;
;  AD_IN[2]  ; NWE        ; -4.329 ; -4.329 ; Rise       ; NWE             ;
;  AD_IN[3]  ; NWE        ; -4.332 ; -4.332 ; Rise       ; NWE             ;
;  AD_IN[4]  ; NWE        ; -4.885 ; -4.885 ; Rise       ; NWE             ;
;  AD_IN[5]  ; NWE        ; -4.923 ; -4.923 ; Rise       ; NWE             ;
;  AD_IN[6]  ; NWE        ; -4.934 ; -4.934 ; Rise       ; NWE             ;
;  AD_IN[7]  ; NWE        ; -4.588 ; -4.588 ; Rise       ; NWE             ;
;  AD_IN[15] ; NWE        ; -5.057 ; -5.057 ; Rise       ; NWE             ;
; NADV       ; NWE        ; -0.870 ; -0.870 ; Rise       ; NWE             ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                    ;
+-----------+------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------+-------+-------+------------+------------------------------------+
; pin_name2 ; NWE        ; 5.920 ; 5.920 ; Rise       ; NWE                                ;
; pin_name2 ; NWE        ; 5.920 ; 5.920 ; Fall       ; NWE                                ;
; DACD[*]   ; clk0       ; 6.493 ; 6.493 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[0]  ; clk0       ; 6.134 ; 6.134 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[1]  ; clk0       ; 6.214 ; 6.214 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[2]  ; clk0       ; 6.226 ; 6.226 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[3]  ; clk0       ; 6.493 ; 6.493 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[4]  ; clk0       ; 6.031 ; 6.031 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[5]  ; clk0       ; 6.471 ; 6.471 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[6]  ; clk0       ; 6.468 ; 6.468 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[7]  ; clk0       ; 6.409 ; 6.409 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK     ; clk0       ;       ; 3.005 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK     ; clk0       ; 3.005 ;       ; Fall       ; inst17|altpll_component|pll|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                            ;
+-----------+------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------+-------+-------+------------+------------------------------------+
; pin_name2 ; NWE        ; 5.920 ; 5.920 ; Rise       ; NWE                                ;
; pin_name2 ; NWE        ; 5.920 ; 5.920 ; Fall       ; NWE                                ;
; DACD[*]   ; clk0       ; 6.031 ; 6.031 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[0]  ; clk0       ; 6.134 ; 6.134 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[1]  ; clk0       ; 6.214 ; 6.214 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[2]  ; clk0       ; 6.226 ; 6.226 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[3]  ; clk0       ; 6.493 ; 6.493 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[4]  ; clk0       ; 6.031 ; 6.031 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[5]  ; clk0       ; 6.471 ; 6.471 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[6]  ; clk0       ; 6.468 ; 6.468 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[7]  ; clk0       ; 6.409 ; 6.409 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK     ; clk0       ;       ; 3.005 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK     ; clk0       ; 3.005 ;       ; Fall       ; inst17|altpll_component|pll|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; A16        ; pin_name1   ; 14.720 ;        ;        ; 14.720 ;
; A17        ; pin_name1   ;        ; 14.506 ; 14.506 ;        ;
; A18        ; pin_name1   ; 14.969 ;        ;        ; 14.969 ;
; AD_IN[15]  ; pin_name1   ;        ; 13.531 ; 13.531 ;        ;
; NADV       ; pin_name1   ; 10.131 ;        ;        ; 10.131 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; A16        ; pin_name1   ; 14.720 ;        ;        ; 14.720 ;
; A17        ; pin_name1   ;        ; 14.506 ; 14.506 ;        ;
; A18        ; pin_name1   ; 14.969 ;        ;        ; 14.969 ;
; AD_IN[15]  ; pin_name1   ;        ; 13.531 ; 13.531 ;        ;
; NADV       ; pin_name1   ; 10.131 ;        ;        ; 10.131 ;
+------------+-------------+--------+--------+--------+--------+


+-------------------------------------------------------------+
; Fast Model Setup Summary                                    ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; NWE                                ; -1.457 ; -11.656       ;
; inst17|altpll_component|pll|clk[1] ; 23.021 ; 0.000         ;
; inst17|altpll_component|pll|clk[0] ; 23.453 ; 0.000         ;
+------------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Hold Summary                                    ;
+------------------------------------+-------+---------------+
; Clock                              ; Slack ; End Point TNS ;
+------------------------------------+-------+---------------+
; inst17|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
; inst17|altpll_component|pll|clk[1] ; 0.536 ; 0.000         ;
; NWE                                ; 2.318 ; 0.000         ;
+------------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; NWE                                ; -1.880 ; -95.380       ;
; inst17|altpll_component|pll|clk[1] ; 10.373 ; 0.000         ;
; inst17|altpll_component|pll|clk[0] ; 11.500 ; 0.000         ;
; clk0                               ; 20.000 ; 0.000         ;
+------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'NWE'                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.457 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a1~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a2~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a3~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a4~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a5~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a6~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a7~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst17|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                   ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 24.307 ; phase_acc:inst10|acc[27]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; 0.086      ; 0.778      ;
; 24.315 ; phase_acc:inst10|acc[26]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; 0.086      ; 0.770      ;
; 24.315 ; phase_acc:inst10|acc[24]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; 0.086      ; 0.770      ;
; 24.317 ; phase_acc:inst10|acc[30]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; 0.086      ; 0.768      ;
; 24.319 ; phase_acc:inst10|acc[31]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; 0.086      ; 0.766      ;
; 24.320 ; phase_acc:inst10|acc[25]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; 0.086      ; 0.765      ;
; 24.321 ; phase_acc:inst10|acc[28]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; 0.086      ; 0.764      ;
; 24.325 ; phase_acc:inst10|acc[29]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; 0.086      ; 0.760      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst17|altpll_component|pll|clk[0]'                                                                                                                          ;
+--------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 23.453 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.564      ;
; 23.467 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.550      ;
; 23.488 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.529      ;
; 23.488 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.529      ;
; 23.502 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.515      ;
; 23.523 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.494      ;
; 23.523 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.494      ;
; 23.537 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.480      ;
; 23.542 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.475      ;
; 23.558 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.459      ;
; 23.558 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.459      ;
; 23.572 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.445      ;
; 23.577 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.440      ;
; 23.593 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.424      ;
; 23.612 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.405      ;
; 23.615 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.402      ;
; 23.647 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.370      ;
; 23.650 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.367      ;
; 23.652 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.365      ;
; 23.665 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.352      ;
; 23.666 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.351      ;
; 23.685 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.332      ;
; 23.685 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.332      ;
; 23.687 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.330      ;
; 23.687 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.330      ;
; 23.700 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.317      ;
; 23.701 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.316      ;
; 23.720 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.297      ;
; 23.720 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.297      ;
; 23.722 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.295      ;
; 23.722 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.295      ;
; 23.735 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.282      ;
; 23.735 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.282      ;
; 23.736 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.281      ;
; 23.741 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.276      ;
; 23.754 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.263      ;
; 23.755 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.262      ;
; 23.757 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.260      ;
; 23.757 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.260      ;
; 23.770 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.247      ;
; 23.770 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.247      ;
; 23.771 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.246      ;
; 23.776 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.241      ;
; 23.789 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.228      ;
; 23.790 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.227      ;
; 23.792 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.225      ;
; 23.792 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.225      ;
; 23.802 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.215      ;
; 23.805 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.212      ;
; 23.806 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.211      ;
; 23.811 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.206      ;
; 23.814 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.203      ;
; 23.824 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.193      ;
; 23.827 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.190      ;
; 23.827 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.190      ;
; 23.837 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.180      ;
; 23.837 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.180      ;
; 23.840 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.177      ;
; 23.841 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.176      ;
; 23.846 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.171      ;
; 23.849 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.168      ;
; 23.859 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.158      ;
; 23.862 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.155      ;
; 23.862 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.155      ;
; 23.864 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.153      ;
; 23.872 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.145      ;
; 23.872 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.145      ;
; 23.876 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.141      ;
; 23.877 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.140      ;
; 23.881 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.136      ;
; 23.884 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.133      ;
; 23.884 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.133      ;
; 23.897 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.120      ;
; 23.897 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.120      ;
; 23.899 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.118      ;
; 23.907 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.110      ;
; 23.907 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.110      ;
; 23.911 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.106      ;
; 23.912 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.105      ;
; 23.916 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.101      ;
; 23.919 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.098      ;
; 23.919 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.098      ;
; 23.932 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.085      ;
; 23.934 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.083      ;
; 23.934 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.083      ;
; 23.942 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.075      ;
; 23.947 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.070      ;
; 23.951 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.066      ;
; 23.953 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.064      ;
; 23.954 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.063      ;
; 23.954 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.063      ;
; 23.969 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.048      ;
; 23.969 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.048      ;
; 23.980 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.052      ;
; 23.982 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.035      ;
; 23.986 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.031      ;
; 23.988 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.029      ;
; 23.989 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.028      ;
; 23.989 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; -0.015     ; 1.028      ;
; 23.999 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.033      ;
+--------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst17|altpll_component|pll|clk[0]'                                                                                                                          ;
+-------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.215 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[8]  ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; phase_acc:inst10|acc[31] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.353 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.505      ;
; 0.354 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[11] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.506      ;
; 0.356 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[13] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[15] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; phase_acc:inst10|acc[21] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[9]  ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; phase_acc:inst10|acc[22] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[17] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[18] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; phase_acc:inst10|acc[29] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; phase_acc:inst10|acc[24] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; phase_acc:inst10|acc[27] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.367 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[10] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[9]  ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[12] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[14] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; phase_acc:inst10|acc[23] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; phase_acc:inst10|acc[28] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; phase_acc:inst10|acc[30] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[16] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; phase_acc:inst10|acc[25] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; phase_acc:inst10|acc[26] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.491 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.643      ;
; 0.493 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[10] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.494 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[14] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[16] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.495 ; phase_acc:inst10|acc[21] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; phase_acc:inst10|acc[22] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.497 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[18] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.498 ; phase_acc:inst10|acc[29] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; phase_acc:inst10|acc[24] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.507 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[11] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.507 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[10] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.509 ; phase_acc:inst10|acc[30] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[13] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[15] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; phase_acc:inst10|acc[28] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; phase_acc:inst10|acc[23] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.510 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[17] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.662      ;
; 0.512 ; phase_acc:inst10|acc[26] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; phase_acc:inst10|acc[25] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.526 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.678      ;
; 0.528 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[11] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.680      ;
; 0.529 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[15] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.529 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[17] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.530 ; phase_acc:inst10|acc[21] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.682      ;
; 0.531 ; phase_acc:inst10|acc[22] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.683      ;
; 0.532 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.684      ;
; 0.533 ; phase_acc:inst10|acc[29] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; phase_acc:inst10|acc[24] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.686      ;
; 0.542 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[11] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.694      ;
; 0.544 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[14] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.544 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[16] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.544 ; phase_acc:inst10|acc[28] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.544 ; phase_acc:inst10|acc[23] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.545 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[18] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.697      ;
; 0.547 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[12] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; phase_acc:inst10|acc[25] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.699      ;
; 0.554 ; phase_acc:inst10|acc[27] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.706      ;
; 0.559 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 0.696      ;
; 0.561 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.713      ;
; 0.564 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[16] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.716      ;
; 0.564 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[18] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.716      ;
; 0.565 ; phase_acc:inst10|acc[21] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.717      ;
; 0.566 ; phase_acc:inst10|acc[22] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.718      ;
; 0.569 ; phase_acc:inst10|acc[24] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.721      ;
; 0.579 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[15] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.579 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[17] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.579 ; phase_acc:inst10|acc[28] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.579 ; phase_acc:inst10|acc[23] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.580 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.732      ;
; 0.582 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[13] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.734      ;
; 0.589 ; phase_acc:inst10|acc[27] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.741      ;
; 0.594 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 0.731      ;
; 0.596 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.748      ;
; 0.599 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 0.736      ;
; 0.599 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[17] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.751      ;
; 0.599 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.751      ;
; 0.600 ; phase_acc:inst10|acc[21] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.752      ;
; 0.601 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[12] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.753      ;
; 0.601 ; phase_acc:inst10|acc[22] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.753      ;
; 0.606 ; phase_acc:inst10|acc[26] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.758      ;
; 0.614 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[16] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.614 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[18] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.614 ; phase_acc:inst10|acc[23] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.617 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[14] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.769      ;
; 0.622 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[12] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.774      ;
; 0.624 ; phase_acc:inst10|acc[27] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.776      ;
; 0.629 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 0.766      ;
; 0.631 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.634 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 0.771      ;
; 0.634 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 0.771      ;
; 0.634 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[18] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.635 ; phase_acc:inst10|acc[21] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.636 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[13] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.636 ; phase_acc:inst10|acc[22] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
+-------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst17|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                   ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.536 ; phase_acc:inst10|acc[29]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.086      ; 0.760      ;
; 0.540 ; phase_acc:inst10|acc[28]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.086      ; 0.764      ;
; 0.541 ; phase_acc:inst10|acc[25]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.086      ; 0.765      ;
; 0.542 ; phase_acc:inst10|acc[31]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.086      ; 0.766      ;
; 0.544 ; phase_acc:inst10|acc[30]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.086      ; 0.768      ;
; 0.546 ; phase_acc:inst10|acc[26]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.086      ; 0.770      ;
; 0.546 ; phase_acc:inst10|acc[24]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.086      ; 0.770      ;
; 0.554 ; phase_acc:inst10|acc[27]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.086      ; 0.778      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'NWE'                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.318 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_memory_reg0 ; NWE          ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a1~portb_memory_reg0 ; NWE          ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a2~portb_memory_reg0 ; NWE          ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a3~portb_memory_reg0 ; NWE          ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a4~portb_memory_reg0 ; NWE          ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a5~portb_memory_reg0 ; NWE          ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a6~portb_memory_reg0 ; NWE          ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a7~portb_memory_reg0 ; NWE          ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'NWE'                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; NWE   ; Rise       ; NWE                                                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NWE   ; Rise       ; NWE|combout                                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NWE   ; Rise       ; NWE|combout                                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NWE   ; Rise       ; NWE~clkctrl|inclk[0]                                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NWE   ; Rise       ; NWE~clkctrl|inclk[0]                                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NWE   ; Rise       ; NWE~clkctrl|outclk                                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NWE   ; Rise       ; NWE~clkctrl|outclk                                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NWE   ; Rise       ; inst9|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk1                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NWE   ; Rise       ; inst9|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk1                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst17|altpll_component|pll|clk[1]'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; inst17|altpll_component|_clk1~clkctrl|inclk[0]                                                                                            ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; inst17|altpll_component|_clk1~clkctrl|inclk[0]                                                                                            ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; inst17|altpll_component|_clk1~clkctrl|outclk                                                                                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; inst17|altpll_component|_clk1~clkctrl|outclk                                                                                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; inst9|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk0                                                                   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; inst9|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk0                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst17|altpll_component|pll|clk[0]'                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------+
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[10]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[10]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[11]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[11]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[12]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[12]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[13]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[13]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[14]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[14]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[15]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[15]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[16]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[16]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[17]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[17]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[18]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[18]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[19]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[19]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[20]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[20]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[21]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[21]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[22]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[22]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[23]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[23]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[24]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[24]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[25]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[25]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[26]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[26]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[27]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[27]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[28]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[28]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[29]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[29]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[30]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[30]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[31]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[31]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[8]                        ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[8]                        ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[9]                        ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[9]                        ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[10]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[10]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[11]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[11]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[12]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[12]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[13]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[13]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[14]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[14]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[15]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[15]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[16]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[16]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[17]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[17]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[18]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[18]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[19]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[19]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[20]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[20]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[21]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[21]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[22]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[22]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[23]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[23]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[24]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[24]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[25]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[25]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[26]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[26]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[27]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[27]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[28]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[28]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[29]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[29]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[30]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[30]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[31]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[31]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[8]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[8]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[9]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[9]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst17|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst17|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst17|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst17|altpll_component|_clk0~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk0'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; clk0|combout                         ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; clk0|combout                         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|pll|inclk[0] ;
; 37.620 ; 40.000       ; 2.380          ; Port Rate        ; clk0  ; Rise       ; clk0                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; A16        ; NWE        ; 2.646 ; 2.646 ; Rise       ; NWE             ;
; A17        ; NWE        ; 2.569 ; 2.569 ; Rise       ; NWE             ;
; A18        ; NWE        ; 2.831 ; 2.831 ; Rise       ; NWE             ;
; AD_IN[*]   ; NWE        ; 2.665 ; 2.665 ; Rise       ; NWE             ;
;  AD_IN[0]  ; NWE        ; 2.418 ; 2.418 ; Rise       ; NWE             ;
;  AD_IN[1]  ; NWE        ; 2.649 ; 2.649 ; Rise       ; NWE             ;
;  AD_IN[2]  ; NWE        ; 2.649 ; 2.649 ; Rise       ; NWE             ;
;  AD_IN[3]  ; NWE        ; 2.665 ; 2.665 ; Rise       ; NWE             ;
;  AD_IN[4]  ; NWE        ; 2.585 ; 2.585 ; Rise       ; NWE             ;
;  AD_IN[5]  ; NWE        ; 2.589 ; 2.589 ; Rise       ; NWE             ;
;  AD_IN[6]  ; NWE        ; 2.586 ; 2.586 ; Rise       ; NWE             ;
;  AD_IN[7]  ; NWE        ; 2.654 ; 2.654 ; Rise       ; NWE             ;
;  AD_IN[15] ; NWE        ; 2.301 ; 2.301 ; Rise       ; NWE             ;
; NADV       ; NWE        ; 0.276 ; 0.276 ; Rise       ; NWE             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; A16        ; NWE        ; -2.507 ; -2.507 ; Rise       ; NWE             ;
; A17        ; NWE        ; -2.430 ; -2.430 ; Rise       ; NWE             ;
; A18        ; NWE        ; -2.692 ; -2.692 ; Rise       ; NWE             ;
; AD_IN[*]   ; NWE        ; -1.941 ; -1.941 ; Rise       ; NWE             ;
;  AD_IN[0]  ; NWE        ; -1.941 ; -1.941 ; Rise       ; NWE             ;
;  AD_IN[1]  ; NWE        ; -1.978 ; -1.978 ; Rise       ; NWE             ;
;  AD_IN[2]  ; NWE        ; -1.959 ; -1.959 ; Rise       ; NWE             ;
;  AD_IN[3]  ; NWE        ; -1.959 ; -1.959 ; Rise       ; NWE             ;
;  AD_IN[4]  ; NWE        ; -2.074 ; -2.074 ; Rise       ; NWE             ;
;  AD_IN[5]  ; NWE        ; -2.097 ; -2.097 ; Rise       ; NWE             ;
;  AD_IN[6]  ; NWE        ; -2.101 ; -2.101 ; Rise       ; NWE             ;
;  AD_IN[7]  ; NWE        ; -2.006 ; -2.006 ; Rise       ; NWE             ;
;  AD_IN[15] ; NWE        ; -2.162 ; -2.162 ; Rise       ; NWE             ;
; NADV       ; NWE        ; 0.110  ; 0.110  ; Rise       ; NWE             ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                    ;
+-----------+------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------+-------+-------+------------+------------------------------------+
; pin_name2 ; NWE        ; 2.622 ; 2.622 ; Rise       ; NWE                                ;
; pin_name2 ; NWE        ; 2.622 ; 2.622 ; Fall       ; NWE                                ;
; DACD[*]   ; clk0       ; 2.498 ; 2.498 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[0]  ; clk0       ; 2.383 ; 2.383 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[1]  ; clk0       ; 2.427 ; 2.427 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[2]  ; clk0       ; 2.440 ; 2.440 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[3]  ; clk0       ; 2.498 ; 2.498 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[4]  ; clk0       ; 2.410 ; 2.410 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[5]  ; clk0       ; 2.493 ; 2.493 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[6]  ; clk0       ; 2.442 ; 2.442 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[7]  ; clk0       ; 2.412 ; 2.412 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK     ; clk0       ;       ; 1.152 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK     ; clk0       ; 1.152 ;       ; Fall       ; inst17|altpll_component|pll|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                            ;
+-----------+------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------+-------+-------+------------+------------------------------------+
; pin_name2 ; NWE        ; 2.622 ; 2.622 ; Rise       ; NWE                                ;
; pin_name2 ; NWE        ; 2.622 ; 2.622 ; Fall       ; NWE                                ;
; DACD[*]   ; clk0       ; 2.383 ; 2.383 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[0]  ; clk0       ; 2.383 ; 2.383 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[1]  ; clk0       ; 2.427 ; 2.427 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[2]  ; clk0       ; 2.440 ; 2.440 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[3]  ; clk0       ; 2.498 ; 2.498 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[4]  ; clk0       ; 2.410 ; 2.410 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[5]  ; clk0       ; 2.493 ; 2.493 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[6]  ; clk0       ; 2.442 ; 2.442 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[7]  ; clk0       ; 2.412 ; 2.412 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK     ; clk0       ;       ; 1.152 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK     ; clk0       ; 1.152 ;       ; Fall       ; inst17|altpll_component|pll|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; A16        ; pin_name1   ; 6.396 ;       ;       ; 6.396 ;
; A17        ; pin_name1   ;       ; 6.319 ; 6.319 ;       ;
; A18        ; pin_name1   ; 6.581 ;       ;       ; 6.581 ;
; AD_IN[15]  ; pin_name1   ;       ; 6.051 ; 6.051 ;       ;
; NADV       ; pin_name1   ; 4.026 ;       ;       ; 4.026 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; A16        ; pin_name1   ; 6.396 ;       ;       ; 6.396 ;
; A17        ; pin_name1   ;       ; 6.319 ; 6.319 ;       ;
; A18        ; pin_name1   ; 6.581 ;       ;       ; 6.581 ;
; AD_IN[15]  ; pin_name1   ;       ; 6.051 ; 6.051 ;       ;
; NADV       ; pin_name1   ; 4.026 ;       ;       ; 4.026 ;
+------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                              ;
+-------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                               ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                    ; -2.256  ; 0.215 ; N/A      ; N/A     ; -2.567              ;
;  NWE                                ; -2.256  ; 2.318 ; N/A      ; N/A     ; -2.567              ;
;  clk0                               ; N/A     ; N/A   ; N/A      ; N/A     ; 20.000              ;
;  inst17|altpll_component|pll|clk[0] ; 20.924  ; 0.215 ; N/A      ; N/A     ; 11.258              ;
;  inst17|altpll_component|pll|clk[1] ; 21.033  ; 0.536 ; N/A      ; N/A     ; 9.433               ;
; Design-wide TNS                     ; -18.048 ; 0.0   ; 0.0      ; 0.0     ; -130.291            ;
;  NWE                                ; -18.048 ; 0.000 ; N/A      ; N/A     ; -130.291            ;
;  clk0                               ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst17|altpll_component|pll|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inst17|altpll_component|pll|clk[1] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; A16        ; NWE        ; 6.559 ; 6.559 ; Rise       ; NWE             ;
; A17        ; NWE        ; 6.345 ; 6.345 ; Rise       ; NWE             ;
; A18        ; NWE        ; 6.808 ; 6.808 ; Rise       ; NWE             ;
; AD_IN[*]   ; NWE        ; 6.563 ; 6.563 ; Rise       ; NWE             ;
;  AD_IN[0]  ; NWE        ; 5.652 ; 5.652 ; Rise       ; NWE             ;
;  AD_IN[1]  ; NWE        ; 6.368 ; 6.368 ; Rise       ; NWE             ;
;  AD_IN[2]  ; NWE        ; 6.409 ; 6.409 ; Rise       ; NWE             ;
;  AD_IN[3]  ; NWE        ; 6.439 ; 6.439 ; Rise       ; NWE             ;
;  AD_IN[4]  ; NWE        ; 6.310 ; 6.310 ; Rise       ; NWE             ;
;  AD_IN[5]  ; NWE        ; 6.304 ; 6.304 ; Rise       ; NWE             ;
;  AD_IN[6]  ; NWE        ; 6.302 ; 6.302 ; Rise       ; NWE             ;
;  AD_IN[7]  ; NWE        ; 6.563 ; 6.563 ; Rise       ; NWE             ;
;  AD_IN[15] ; NWE        ; 5.370 ; 5.370 ; Rise       ; NWE             ;
; NADV       ; NWE        ; 1.970 ; 1.970 ; Rise       ; NWE             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; A16        ; NWE        ; -2.507 ; -2.507 ; Rise       ; NWE             ;
; A17        ; NWE        ; -2.430 ; -2.430 ; Rise       ; NWE             ;
; A18        ; NWE        ; -2.692 ; -2.692 ; Rise       ; NWE             ;
; AD_IN[*]   ; NWE        ; -1.941 ; -1.941 ; Rise       ; NWE             ;
;  AD_IN[0]  ; NWE        ; -1.941 ; -1.941 ; Rise       ; NWE             ;
;  AD_IN[1]  ; NWE        ; -1.978 ; -1.978 ; Rise       ; NWE             ;
;  AD_IN[2]  ; NWE        ; -1.959 ; -1.959 ; Rise       ; NWE             ;
;  AD_IN[3]  ; NWE        ; -1.959 ; -1.959 ; Rise       ; NWE             ;
;  AD_IN[4]  ; NWE        ; -2.074 ; -2.074 ; Rise       ; NWE             ;
;  AD_IN[5]  ; NWE        ; -2.097 ; -2.097 ; Rise       ; NWE             ;
;  AD_IN[6]  ; NWE        ; -2.101 ; -2.101 ; Rise       ; NWE             ;
;  AD_IN[7]  ; NWE        ; -2.006 ; -2.006 ; Rise       ; NWE             ;
;  AD_IN[15] ; NWE        ; -2.162 ; -2.162 ; Rise       ; NWE             ;
; NADV       ; NWE        ; 0.110  ; 0.110  ; Rise       ; NWE             ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                    ;
+-----------+------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------+-------+-------+------------+------------------------------------+
; pin_name2 ; NWE        ; 5.920 ; 5.920 ; Rise       ; NWE                                ;
; pin_name2 ; NWE        ; 5.920 ; 5.920 ; Fall       ; NWE                                ;
; DACD[*]   ; clk0       ; 6.493 ; 6.493 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[0]  ; clk0       ; 6.134 ; 6.134 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[1]  ; clk0       ; 6.214 ; 6.214 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[2]  ; clk0       ; 6.226 ; 6.226 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[3]  ; clk0       ; 6.493 ; 6.493 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[4]  ; clk0       ; 6.031 ; 6.031 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[5]  ; clk0       ; 6.471 ; 6.471 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[6]  ; clk0       ; 6.468 ; 6.468 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[7]  ; clk0       ; 6.409 ; 6.409 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK     ; clk0       ;       ; 3.005 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK     ; clk0       ; 3.005 ;       ; Fall       ; inst17|altpll_component|pll|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                            ;
+-----------+------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------+-------+-------+------------+------------------------------------+
; pin_name2 ; NWE        ; 2.622 ; 2.622 ; Rise       ; NWE                                ;
; pin_name2 ; NWE        ; 2.622 ; 2.622 ; Fall       ; NWE                                ;
; DACD[*]   ; clk0       ; 2.383 ; 2.383 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[0]  ; clk0       ; 2.383 ; 2.383 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[1]  ; clk0       ; 2.427 ; 2.427 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[2]  ; clk0       ; 2.440 ; 2.440 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[3]  ; clk0       ; 2.498 ; 2.498 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[4]  ; clk0       ; 2.410 ; 2.410 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[5]  ; clk0       ; 2.493 ; 2.493 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[6]  ; clk0       ; 2.442 ; 2.442 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[7]  ; clk0       ; 2.412 ; 2.412 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK     ; clk0       ;       ; 1.152 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK     ; clk0       ; 1.152 ;       ; Fall       ; inst17|altpll_component|pll|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; A16        ; pin_name1   ; 14.720 ;        ;        ; 14.720 ;
; A17        ; pin_name1   ;        ; 14.506 ; 14.506 ;        ;
; A18        ; pin_name1   ; 14.969 ;        ;        ; 14.969 ;
; AD_IN[15]  ; pin_name1   ;        ; 13.531 ; 13.531 ;        ;
; NADV       ; pin_name1   ; 10.131 ;        ;        ; 10.131 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; A16        ; pin_name1   ; 6.396 ;       ;       ; 6.396 ;
; A17        ; pin_name1   ;       ; 6.319 ; 6.319 ;       ;
; A18        ; pin_name1   ; 6.581 ;       ;       ; 6.581 ;
; AD_IN[15]  ; pin_name1   ;       ; 6.051 ; 6.051 ;       ;
; NADV       ; pin_name1   ; 4.026 ;       ;       ; 4.026 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                     ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 300      ; 0        ; 0        ; 0        ;
; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 8        ; 0        ; 0        ; 0        ;
; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 64       ; 0        ; 0        ; 0        ;
; NWE                                ; NWE                                ; 8        ; 0        ; 0        ; 0        ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                      ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 300      ; 0        ; 0        ; 0        ;
; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 8        ; 0        ; 0        ; 0        ;
; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 64       ; 0        ; 0        ; 0        ;
; NWE                                ; NWE                                ; 8        ; 0        ; 0        ; 0        ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 35    ; 35   ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 15    ; 15   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File ../DDS/Ram_dds.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../DDS/Ram_dds.qip
Warning (125092): Tcl Script File ../DDS/latchtest.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../DDS/latchtest.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Mar 25 18:49:57 2015
Info: Command: quartus_sta dds_stm32 -c dds_stm32
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'dds_stm32.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 40.000 -waveform {0.000 20.000} -name clk0 clk0
    Info (332110): create_generated_clock -source {inst17|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name {inst17|altpll_component|pll|clk[0]} {inst17|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {inst17|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name {inst17|altpll_component|pll|clk[1]} {inst17|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name NWE NWE
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.256
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.256       -18.048 NWE 
    Info (332119):    20.924         0.000 inst17|altpll_component|pll|clk[0] 
    Info (332119):    21.033         0.000 inst17|altpll_component|pll|clk[1] 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 inst17|altpll_component|pll|clk[0] 
    Info (332119):     1.803         0.000 inst17|altpll_component|pll|clk[1] 
    Info (332119):     2.943         0.000 NWE 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.567      -130.291 NWE 
    Info (332119):     9.433         0.000 inst17|altpll_component|pll|clk[1] 
    Info (332119):    11.258         0.000 inst17|altpll_component|pll|clk[0] 
    Info (332119):    20.000         0.000 clk0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.457
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.457       -11.656 NWE 
    Info (332119):    23.021         0.000 inst17|altpll_component|pll|clk[1] 
    Info (332119):    23.453         0.000 inst17|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 inst17|altpll_component|pll|clk[0] 
    Info (332119):     0.536         0.000 inst17|altpll_component|pll|clk[1] 
    Info (332119):     2.318         0.000 NWE 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880       -95.380 NWE 
    Info (332119):    10.373         0.000 inst17|altpll_component|pll|clk[1] 
    Info (332119):    11.500         0.000 inst17|altpll_component|pll|clk[0] 
    Info (332119):    20.000         0.000 clk0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 435 megabytes
    Info: Processing ended: Wed Mar 25 18:50:00 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


