

================================================================
== Vivado HLS Report for 'dense_layer'
================================================================
* Date:           Thu Apr 13 22:45:33 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  14864|  14864|  14864|  14864|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_soft_max_fu_242  |soft_max  |  352|  352|  352|  352|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- memset_dense_array  |      9|      9|         1|          -|          -|    10|    no    |
        |- Loop 2              |  14500|  14500|      1450|          -|          -|    10|    no    |
        | + Loop 2.1           |   1440|   1440|         9|          -|          -|   160|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|      80|   1513|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     11|    1556|   3639|    -|
|Memory           |        2|      -|      72|      7|    0|
|Multiplexer      |        -|      -|       -|    207|    -|
|Register         |        -|      -|     437|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|     12|    2145|   5366|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      5|       2|     10|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |cnn_fadd_32ns_32ndEe_U53  |cnn_fadd_32ns_32ndEe  |        0|      2|   227|   403|    0|
    |grp_soft_max_fu_242       |soft_max              |        0|      9|  1329|  3236|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |Total                     |                      |        0|     11|  1556|  3639|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |cnn_mul_mul_13ns_jbC_U54  |cnn_mul_mul_13ns_jbC  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |dense_weights_V_U  |dense_layer_denseg8j  |        2|   0|   0|    0|  1600|   10|     1|        16000|
    |dense_biases_V_U   |dense_layer_densehbi  |        0|   8|   2|    0|    10|    8|     1|           80|
    |dense_array_U      |dense_layer_denseibs  |        0|  64|   5|    0|    10|   32|     1|          320|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                      |        2|  72|   7|    0|  1620|   50|     3|        16400|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+----+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+----+----+------------+------------+
    |add_ln1116_1_fu_342_p2    |     +    |      0|   0|  11|          12|          12|
    |add_ln1116_fu_336_p2      |     +    |      0|   0|  11|          12|          12|
    |add_ln13_fu_254_p2        |     +    |      0|   0|  13|           4|           1|
    |add_ln949_1_fu_507_p2     |     +    |      0|   0|  35|           6|          28|
    |add_ln949_fu_782_p2       |     +    |      0|   0|  21|           6|          14|
    |add_ln958_1_fu_824_p2     |     +    |      0|   0|  39|           6|          32|
    |add_ln958_fu_548_p2       |     +    |      0|   0|  39|           6|          32|
    |add_ln964_1_fu_617_p2     |     +    |      0|   0|  11|           8|           8|
    |add_ln964_fu_893_p2       |     +    |      0|   0|  11|           8|           8|
    |d_fu_281_p2               |     +    |      0|   0|  13|           4|           1|
    |f_fu_301_p2               |     +    |      0|   0|  15|           8|           1|
    |lsb_index_1_fu_709_p2     |     +    |      0|   0|  39|           6|          32|
    |lsb_index_fu_440_p2       |     +    |      0|   0|  39|           6|          32|
    |m_11_fu_578_p2            |     +    |      0|   0|  39|          32|          32|
    |m_3_fu_853_p2             |     +    |      0|   0|  39|          32|          32|
    |sub_ln944_1_fu_700_p2     |     -    |      0|   0|  39|           4|          32|
    |sub_ln944_fu_422_p2       |     -    |      0|   0|  39|           5|          32|
    |sub_ln947_1_fu_461_p2     |     -    |      0|   0|  15|           5|           5|
    |sub_ln947_fu_735_p2       |     -    |      0|   0|  13|           3|           4|
    |sub_ln958_1_fu_835_p2     |     -    |      0|   0|  39|           5|          32|
    |sub_ln958_fu_559_p2       |     -    |      0|   0|  39|           5|          32|
    |sub_ln964_1_fu_612_p2     |     -    |      0|   0|  11|           4|           8|
    |sub_ln964_fu_888_p2       |     -    |      0|   0|  11|           3|           8|
    |tmp_V_3_fu_381_p2         |     -    |      0|   0|  30|           1|          23|
    |tmp_V_fu_653_p2           |     -    |      0|   0|  15|           1|           8|
    |a_1_fu_762_p2             |    and   |      0|   0|   2|           1|           1|
    |a_fu_487_p2               |    and   |      0|   0|   2|           1|           1|
    |and_ln949_1_fu_519_p2     |    and   |      0|   0|   2|           1|           1|
    |and_ln949_fu_795_p2       |    and   |      0|   0|   2|           1|           1|
    |p_Result_11_fu_476_p2     |    and   |      0|   0|  28|          28|          28|
    |p_Result_6_fu_751_p2      |    and   |      0|   0|  14|          14|          14|
    |l_1_fu_688_p3             |   cttz   |      0|  40|  36|          32|           0|
    |l_fu_414_p3               |   cttz   |      0|  40|  36|          32|           0|
    |icmp_ln13_fu_265_p2       |   icmp   |      0|   0|   9|           4|           4|
    |icmp_ln15_fu_275_p2       |   icmp   |      0|   0|   9|           4|           4|
    |icmp_ln19_fu_295_p2       |   icmp   |      0|   0|  11|           8|           8|
    |icmp_ln935_fu_376_p2      |   icmp   |      0|   0|  18|          23|           1|
    |icmp_ln947_1_fu_756_p2    |   icmp   |      0|   0|  13|          14|           1|
    |icmp_ln947_2_fu_481_p2    |   icmp   |      0|   0|  18|          28|           1|
    |icmp_ln947_3_fu_455_p2    |   icmp   |      0|   0|  18|          31|           1|
    |icmp_ln947_fu_725_p2      |   icmp   |      0|   0|  18|          31|           1|
    |icmp_ln958_1_fu_815_p2    |   icmp   |      0|   0|  18|          32|           1|
    |icmp_ln958_fu_542_p2      |   icmp   |      0|   0|  18|          32|           1|
    |lshr_ln936_fu_352_p2      |   lshr   |      0|   0|  23|          10|          10|
    |lshr_ln947_1_fu_470_p2    |   lshr   |      0|   0|  72|           2|          28|
    |lshr_ln947_fu_745_p2      |   lshr   |      0|   0|  31|           2|          14|
    |lshr_ln958_1_fu_829_p2    |   lshr   |      0|   0|  85|          32|          32|
    |lshr_ln958_fu_553_p2      |   lshr   |      0|   0|  85|          32|          32|
    |or_ln949_2_fu_525_p2      |    or    |      0|   0|   2|           1|           1|
    |or_ln949_fu_801_p2        |    or    |      0|   0|   2|           1|           1|
    |m_2_fu_846_p3             |  select  |      0|   0|  32|           1|          32|
    |m_9_fu_570_p3             |  select  |      0|   0|  32|           1|          32|
    |select_ln935_fu_646_p3    |  select  |      0|   0|  32|           1|           1|
    |select_ln964_1_fu_605_p3  |  select  |      0|   0|   7|           1|           7|
    |select_ln964_fu_880_p3    |  select  |      0|   0|   7|           1|           7|
    |tmp_V_5_fu_386_p3         |  select  |      0|   0|  23|           1|          23|
    |tmp_V_7_fu_659_p3         |  select  |      0|   0|   8|           1|           8|
    |shl_ln958_1_fu_840_p2     |    shl   |      0|   0|  85|          32|          32|
    |shl_ln958_fu_564_p2       |    shl   |      0|   0|  85|          32|          32|
    |xor_ln949_1_fu_501_p2     |    xor   |      0|   0|   2|           1|           2|
    |xor_ln949_fu_776_p2       |    xor   |      0|   0|   2|           1|           2|
    +--------------------------+----------+-------+----+----+------------+------------+
    |Total                     |          |      0|  80|1513|         662|         826|
    +--------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  105|         22|    1|         22|
    |d_0_reg_208           |    9|          2|    4|          8|
    |dense_array_address0  |   21|          4|    4|         16|
    |dense_array_ce0       |   15|          3|    1|          3|
    |dense_array_d0        |   15|          3|   32|         96|
    |f_0_reg_231           |    9|          2|    8|         16|
    |grp_fu_249_p1         |   15|          3|   32|         96|
    |phi_ln13_reg_197      |    9|          2|    4|          8|
    |w_sum_0_reg_219       |    9|          2|   32|         64|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  207|         43|  118|        329|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  21|   0|   21|          0|
    |d_0_reg_208                       |   4|   0|    4|          0|
    |d_reg_945                         |   4|   0|    4|          0|
    |f_0_reg_231                       |   8|   0|    8|          0|
    |f_reg_964                         |   8|   0|    8|          0|
    |grp_soft_max_fu_242_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln935_reg_1003               |   1|   0|    1|          0|
    |icmp_ln958_1_reg_1085             |   1|   0|    1|          0|
    |l_1_reg_1064                      |  32|   0|   32|          0|
    |m_4_reg_1037                      |  31|   0|   31|          0|
    |mul_ln941_reg_990                 |  23|   0|   23|          0|
    |or_ln949_1_reg_1080               |   1|   0|   32|         31|
    |p_Result_14_reg_997               |   1|   0|    1|          0|
    |p_Result_17_reg_984               |   1|   0|    1|          0|
    |p_Result_19_reg_1090              |  32|   0|   32|          0|
    |phi_ln13_reg_197                  |   4|   0|    4|          0|
    |select_ln935_reg_1047             |  32|   0|   32|          0|
    |sext_ln938_1_reg_1008             |  28|   0|   28|          0|
    |sext_ln938_reg_1057               |  14|   0|   14|          0|
    |sub_ln944_1_reg_1074              |  32|   0|   32|          0|
    |sub_ln944_reg_1015                |  32|   0|   32|          0|
    |tmp_18_reg_1042                   |   1|   0|    1|          0|
    |tmp_reg_1100                      |  32|   0|   32|          0|
    |trunc_ln943_1_reg_1032            |   8|   0|    8|          0|
    |trunc_ln943_reg_1069              |   8|   0|    8|          0|
    |trunc_ln944_1_reg_1022            |  28|   0|   28|          0|
    |trunc_ln947_1_reg_1027            |   5|   0|    5|          0|
    |w_sum_0_reg_219                   |  32|   0|   32|          0|
    |zext_ln15_reg_937                 |   4|   0|   10|          6|
    |zext_ln19_reg_956                 |   4|   0|   12|          8|
    |zext_ln936_reg_950                |   4|   0|   64|         60|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 437|   0|  542|        105|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  dense_layer | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  dense_layer | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  dense_layer | return value |
|ap_done                | out |    1| ap_ctrl_hs |  dense_layer | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  dense_layer | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  dense_layer | return value |
|flat_array_V_address0  | out |    8|  ap_memory | flat_array_V |     array    |
|flat_array_V_ce0       | out |    1|  ap_memory | flat_array_V |     array    |
|flat_array_V_q0        |  in |   13|  ap_memory | flat_array_V |     array    |
|prediction_V_address0  | out |    4|  ap_memory | prediction_V |     array    |
|prediction_V_ce0       | out |    1|  ap_memory | prediction_V |     array    |
|prediction_V_we0       | out |    1|  ap_memory | prediction_V |     array    |
|prediction_V_d0        | out |   14|  ap_memory | prediction_V |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 21 4 
4 --> 5 13 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 4 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 3 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.56>
ST_1 : Operation 22 [1/1] (1.56ns)   --->   "%dense_array = alloca [10 x float], align 16" [lib/dense.cpp:13]   --->   Operation 22 'alloca' 'dense_array' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 23 [1/1] (1.17ns)   --->   "br label %meminst"   --->   Operation 23 'br' <Predicate = true> <Delay = 1.17>

State 2 <SV = 1> <Delay = 1.56>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%phi_ln13 = phi i4 [ 0, %0 ], [ %add_ln13, %meminst ]" [lib/dense.cpp:13]   --->   Operation 24 'phi' 'phi_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.40ns)   --->   "%add_ln13 = add i4 %phi_ln13, 1" [lib/dense.cpp:13]   --->   Operation 25 'add' 'add_ln13' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i4 %phi_ln13 to i64" [lib/dense.cpp:13]   --->   Operation 26 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%dense_array_addr = getelementptr [10 x float]* %dense_array, i64 0, i64 %zext_ln13" [lib/dense.cpp:13]   --->   Operation 27 'getelementptr' 'dense_array_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.56ns)   --->   "store float 0.000000e+00, float* %dense_array_addr, align 4" [lib/dense.cpp:13]   --->   Operation 28 'store' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 29 [1/1] (1.08ns)   --->   "%icmp_ln13 = icmp eq i4 %phi_ln13, -7" [lib/dense.cpp:13]   --->   Operation 29 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memset_dense_array_s)"   --->   Operation 30 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %.preheader116.preheader, label %meminst" [lib/dense.cpp:13]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.17ns)   --->   "br label %.preheader116" [lib/dense.cpp:15]   --->   Operation 33 'br' <Predicate = (icmp_ln13)> <Delay = 1.17>

State 3 <SV = 2> <Delay = 1.40>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%d_0 = phi i4 [ %d, %_ifconv1 ], [ 0, %.preheader116.preheader ]"   --->   Operation 34 'phi' 'd_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i4 %d_0 to i10" [lib/dense.cpp:15]   --->   Operation 35 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.08ns)   --->   "%icmp_ln15 = icmp eq i4 %d_0, -6" [lib/dense.cpp:15]   --->   Operation 36 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 37 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.40ns)   --->   "%d = add i4 %d_0, 1" [lib/dense.cpp:15]   --->   Operation 38 'add' 'd' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %1, label %.preheader.preheader" [lib/dense.cpp:15]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln936 = zext i4 %d_0 to i64" [lib/dense.cpp:24]   --->   Operation 40 'zext' 'zext_ln936' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i4 %d_0 to i12" [lib/dense.cpp:19]   --->   Operation 41 'zext' 'zext_ln19' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.17ns)   --->   "br label %.preheader" [lib/dense.cpp:19]   --->   Operation 42 'br' <Predicate = (!icmp_ln15)> <Delay = 1.17>
ST_3 : Operation 43 [2/2] (0.00ns)   --->   "call fastcc void @soft_max([10 x float]* %dense_array, [10 x i14]* %prediction_V)" [lib/dense.cpp:27]   --->   Operation 43 'call' <Predicate = (icmp_ln15)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.16>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ %w_sum, %_ifconv ], [ 0.000000e+00, %.preheader.preheader ]"   --->   Operation 44 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%f_0 = phi i8 [ %f, %_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 45 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.33ns)   --->   "%icmp_ln19 = icmp eq i8 %f_0, -96" [lib/dense.cpp:19]   --->   Operation 46 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 160, i64 160, i64 160)"   --->   Operation 47 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.62ns)   --->   "%f = add i8 %f_0, 1" [lib/dense.cpp:19]   --->   Operation 48 'add' 'f' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %_ifconv1, label %_ifconv" [lib/dense.cpp:19]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i8 %f_0 to i64" [lib/dense.cpp:21]   --->   Operation 50 'zext' 'zext_ln21' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %f_0, i3 0)" [lib/dense.cpp:21]   --->   Operation 51 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i11 %tmp_s to i12" [lib/dense.cpp:21]   --->   Operation 52 'zext' 'zext_ln1116' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %f_0, i1 false)" [lib/dense.cpp:21]   --->   Operation 53 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i9 %tmp_1 to i12" [lib/dense.cpp:21]   --->   Operation 54 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116 = add i12 %zext_ln1116, %zext_ln1116_1" [lib/dense.cpp:21]   --->   Operation 55 'add' 'add_ln1116' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/1] (2.74ns) (root node of TernaryAdder)   --->   "%add_ln1116_1 = add i12 %zext_ln19, %add_ln1116" [lib/dense.cpp:21]   --->   Operation 56 'add' 'add_ln1116_1' <Predicate = (!icmp_ln19)> <Delay = 2.74> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i12 %add_ln1116_1 to i64" [lib/dense.cpp:21]   --->   Operation 57 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%dense_weights_V_addr = getelementptr [1600 x i10]* @dense_weights_V, i64 0, i64 %zext_ln1116_2" [lib/dense.cpp:21]   --->   Operation 58 'getelementptr' 'dense_weights_V_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (2.41ns)   --->   "%dense_weights_V_load = load i10* %dense_weights_V_addr, align 2" [lib/dense.cpp:21]   --->   Operation 59 'load' 'dense_weights_V_load' <Predicate = (!icmp_ln19)> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%flat_array_V_addr = getelementptr [160 x i13]* %flat_array_V, i64 0, i64 %zext_ln21" [lib/dense.cpp:21]   --->   Operation 60 'getelementptr' 'flat_array_V_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (1.20ns)   --->   "%flat_array_V_load = load i13* %flat_array_V_addr, align 2" [lib/dense.cpp:21]   --->   Operation 61 'load' 'flat_array_V_load' <Predicate = (!icmp_ln19)> <Delay = 1.20> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%dense_biases_V_addr = getelementptr [10 x i8]* @dense_biases_V, i64 0, i64 %zext_ln936" [lib/dense.cpp:24]   --->   Operation 62 'getelementptr' 'dense_biases_V_addr' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (2.41ns)   --->   "%tmp_V_6 = load i8* %dense_biases_V_addr, align 1" [lib/dense.cpp:24]   --->   Operation 63 'load' 'tmp_V_6' <Predicate = (icmp_ln19)> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_4 : Operation 64 [1/1] (2.38ns)   --->   "%lshr_ln936 = lshr i10 -308, %zext_ln15" [lib/dense.cpp:24]   --->   Operation 64 'lshr' 'lshr_ln936' <Predicate = (icmp_ln19)> <Delay = 2.38> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_17 = trunc i10 %lshr_ln936 to i1" [lib/dense.cpp:24]   --->   Operation 65 'trunc' 'p_Result_17' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.40>
ST_5 : Operation 66 [1/2] (2.41ns)   --->   "%dense_weights_V_load = load i10* %dense_weights_V_addr, align 2" [lib/dense.cpp:21]   --->   Operation 66 'load' 'dense_weights_V_load' <Predicate = true> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln941 = sext i10 %dense_weights_V_load to i23" [lib/dense.cpp:21]   --->   Operation 67 'sext' 'sext_ln941' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/2] (1.20ns)   --->   "%flat_array_V_load = load i13* %flat_array_V_addr, align 2" [lib/dense.cpp:21]   --->   Operation 68 'load' 'flat_array_V_load' <Predicate = true> <Delay = 1.20> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln941 = zext i13 %flat_array_V_load to i23" [lib/dense.cpp:21]   --->   Operation 69 'zext' 'zext_ln941' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (4.99ns) (root node of the DSP)   --->   "%mul_ln941 = mul i23 %zext_ln941, %sext_ln941" [lib/dense.cpp:21]   --->   Operation 70 'mul' 'mul_ln941' <Predicate = true> <Delay = 4.99> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 4.99> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln941, i32 22)" [lib/dense.cpp:21]   --->   Operation 71 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.05>
ST_6 : Operation 72 [1/1] (1.83ns)   --->   "%icmp_ln935 = icmp eq i23 %mul_ln941, 0" [lib/dense.cpp:21]   --->   Operation 72 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 1.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (1.75ns)   --->   "%tmp_V_3 = sub i23 0, %mul_ln941" [lib/dense.cpp:21]   --->   Operation 73 'sub' 'tmp_V_3' <Predicate = (p_Result_14)> <Delay = 1.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.88ns)   --->   "%tmp_V_5 = select i1 %p_Result_14, i23 %tmp_V_3, i23 %mul_ln941" [lib/dense.cpp:21]   --->   Operation 74 'select' 'tmp_V_5' <Predicate = true> <Delay = 0.88> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln938_1 = sext i23 %tmp_V_5 to i28" [lib/dense.cpp:21]   --->   Operation 75 'sext' 'sext_ln938_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_s = call i28 @llvm.part.select.i28(i28 %sext_ln938_1, i32 27, i32 0) nounwind" [lib/dense.cpp:21]   --->   Operation 76 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_15 = call i32 @_ssdm_op_BitConcatenate.i32.i4.i28(i4 -1, i28 %p_Result_s)" [lib/dense.cpp:21]   --->   Operation 77 'bitconcatenate' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (2.50ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_15, i1 true) nounwind" [lib/dense.cpp:21]   --->   Operation 78 'cttz' 'l' <Predicate = true> <Delay = 2.50> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (1.91ns)   --->   "%sub_ln944 = sub nsw i32 28, %l" [lib/dense.cpp:21]   --->   Operation 79 'sub' 'sub_ln944' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln944_1 = trunc i32 %sub_ln944 to i28" [lib/dense.cpp:21]   --->   Operation 80 'trunc' 'trunc_ln944_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln947_1 = trunc i32 %sub_ln944 to i5" [lib/dense.cpp:21]   --->   Operation 81 'trunc' 'trunc_ln947_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln943_1 = trunc i32 %l to i8" [lib/dense.cpp:21]   --->   Operation 82 'trunc' 'trunc_ln943_1' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.14>
ST_7 : Operation 83 [1/1] (1.91ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [lib/dense.cpp:21]   --->   Operation 83 'add' 'lsb_index' <Predicate = (!icmp_ln935)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_16 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [lib/dense.cpp:21]   --->   Operation 84 'partselect' 'tmp_16' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (1.90ns)   --->   "%icmp_ln947_3 = icmp sgt i31 %tmp_16, 0" [lib/dense.cpp:21]   --->   Operation 85 'icmp' 'icmp_ln947_3' <Predicate = (!icmp_ln935)> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (1.46ns)   --->   "%sub_ln947_1 = sub i5 -11, %trunc_ln947_1" [lib/dense.cpp:21]   --->   Operation 86 'sub' 'sub_ln947_1' <Predicate = (!icmp_ln935)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_2)   --->   "%zext_ln947_1 = zext i5 %sub_ln947_1 to i28" [lib/dense.cpp:21]   --->   Operation 87 'zext' 'zext_ln947_1' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_2)   --->   "%lshr_ln947_1 = lshr i28 -1, %zext_ln947_1" [lib/dense.cpp:21]   --->   Operation 88 'lshr' 'lshr_ln947_1' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_2)   --->   "%p_Result_11 = and i28 %sext_ln938_1, %lshr_ln947_1" [lib/dense.cpp:21]   --->   Operation 89 'and' 'p_Result_11' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (1.93ns) (out node of the LUT)   --->   "%icmp_ln947_2 = icmp ne i28 %p_Result_11, 0" [lib/dense.cpp:21]   --->   Operation 90 'icmp' 'icmp_ln947_2' <Predicate = (!icmp_ln935)> <Delay = 1.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947_3, %icmp_ln947_2" [lib/dense.cpp:21]   --->   Operation 91 'and' 'a' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [lib/dense.cpp:21]   --->   Operation 92 'bitselect' 'tmp_17' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949_1 = xor i1 %tmp_17, true" [lib/dense.cpp:21]   --->   Operation 93 'xor' 'xor_ln949_1' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (1.84ns)   --->   "%add_ln949_1 = add i28 -24, %trunc_ln944_1" [lib/dense.cpp:21]   --->   Operation 94 'add' 'add_ln949_1' <Predicate = (!icmp_ln935)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i28.i28(i28 %sext_ln938_1, i28 %add_ln949_1)" [lib/dense.cpp:21]   --->   Operation 95 'bitselect' 'p_Result_12' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949_1 = and i1 %p_Result_12, %xor_ln949_1" [lib/dense.cpp:21]   --->   Operation 96 'and' 'and_ln949_1' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949_2 = or i1 %and_ln949_1, %a" [lib/dense.cpp:21]   --->   Operation 97 'or' 'or_ln949_2' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.71ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_2)" [lib/dense.cpp:21]   --->   Operation 98 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln935)> <Delay = 0.71>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%m = zext i28 %sext_ln938_1 to i32" [lib/dense.cpp:21]   --->   Operation 99 'zext' 'm' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (1.91ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [lib/dense.cpp:21]   --->   Operation 100 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln935)> <Delay = 1.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (1.91ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [lib/dense.cpp:21]   --->   Operation 101 'add' 'add_ln958' <Predicate = (!icmp_ln935)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%lshr_ln958 = lshr i32 %m, %add_ln958" [lib/dense.cpp:21]   --->   Operation 102 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (1.91ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [lib/dense.cpp:21]   --->   Operation 103 'sub' 'sub_ln958' <Predicate = (!icmp_ln935)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%shl_ln958 = shl i32 %m, %sub_ln958" [lib/dense.cpp:21]   --->   Operation 104 'shl' 'shl_ln958' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%m_9 = select i1 %icmp_ln958, i32 %lshr_ln958, i32 %shl_ln958" [lib/dense.cpp:21]   --->   Operation 105 'select' 'm_9' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (2.61ns) (out node of the LUT)   --->   "%m_11 = add i32 %or_ln, %m_9" [lib/dense.cpp:21]   --->   Operation 106 'add' 'm_11' <Predicate = (!icmp_ln935)> <Delay = 2.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%m_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_11, i32 1, i32 31)" [lib/dense.cpp:21]   --->   Operation 107 'partselect' 'm_4' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_11, i32 25)" [lib/dense.cpp:21]   --->   Operation 108 'bitselect' 'tmp_18' <Predicate = (!icmp_ln935)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 4.22>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%m_14 = zext i31 %m_4 to i32" [lib/dense.cpp:21]   --->   Operation 109 'zext' 'm_14' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.93ns)   --->   "%select_ln964_1 = select i1 %tmp_18, i8 127, i8 126" [lib/dense.cpp:21]   --->   Operation 110 'select' 'select_ln964_1' <Predicate = (!icmp_ln935)> <Delay = 0.93> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_1 = sub i8 12, %trunc_ln943_1" [lib/dense.cpp:21]   --->   Operation 111 'sub' 'sub_ln964_1' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 112 [1/1] (2.64ns) (root node of TernaryAdder)   --->   "%add_ln964_1 = add i8 %sub_ln964_1, %select_ln964_1" [lib/dense.cpp:21]   --->   Operation 112 'add' 'add_ln964_1' <Predicate = (!icmp_ln935)> <Delay = 2.64> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_6 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_14, i8 %add_ln964_1)" [lib/dense.cpp:21]   --->   Operation 113 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%p_Result_16 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_14, i9 %tmp_6, i32 23, i32 31)" [lib/dense.cpp:21]   --->   Operation 114 'partset' 'p_Result_16' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %p_Result_16 to float" [lib/dense.cpp:21]   --->   Operation 115 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.65ns)   --->   "%select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [lib/dense.cpp:21]   --->   Operation 116 'select' 'select_ln935' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.28>
ST_9 : Operation 117 [4/4] (7.28ns)   --->   "%w_sum = fadd float %w_sum_0, %select_ln935" [lib/dense.cpp:21]   --->   Operation 117 'fadd' 'w_sum' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.28>
ST_10 : Operation 118 [3/4] (7.28ns)   --->   "%w_sum = fadd float %w_sum_0, %select_ln935" [lib/dense.cpp:21]   --->   Operation 118 'fadd' 'w_sum' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.28>
ST_11 : Operation 119 [2/4] (7.28ns)   --->   "%w_sum = fadd float %w_sum_0, %select_ln935" [lib/dense.cpp:21]   --->   Operation 119 'fadd' 'w_sum' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.28>
ST_12 : Operation 120 [1/4] (7.28ns)   --->   "%w_sum = fadd float %w_sum_0, %select_ln935" [lib/dense.cpp:21]   --->   Operation 120 'fadd' 'w_sum' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "br label %.preheader" [lib/dense.cpp:19]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 4> <Delay = 7.47>
ST_13 : Operation 122 [1/2] (2.41ns)   --->   "%tmp_V_6 = load i8* %dense_biases_V_addr, align 1" [lib/dense.cpp:24]   --->   Operation 122 'load' 'tmp_V_6' <Predicate = true> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_13 : Operation 123 [1/1] (1.62ns)   --->   "%tmp_V = sub i8 0, %tmp_V_6" [lib/dense.cpp:24]   --->   Operation 123 'sub' 'tmp_V' <Predicate = (p_Result_17)> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (0.93ns)   --->   "%tmp_V_7 = select i1 %p_Result_17, i8 %tmp_V, i8 %tmp_V_6" [lib/dense.cpp:24]   --->   Operation 124 'select' 'tmp_V_7' <Predicate = true> <Delay = 0.93> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln938 = sext i8 %tmp_V_7 to i14" [lib/dense.cpp:24]   --->   Operation 125 'sext' 'sext_ln938' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_4 = call i14 @llvm.part.select.i14(i14 %sext_ln938, i32 13, i32 0) nounwind" [lib/dense.cpp:24]   --->   Operation 126 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%p_Result_18 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_4)" [lib/dense.cpp:24]   --->   Operation 127 'bitconcatenate' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (2.50ns)   --->   "%l_1 = call i32 @llvm.cttz.i32(i32 %p_Result_18, i1 true) nounwind" [lib/dense.cpp:24]   --->   Operation 128 'cttz' 'l_1' <Predicate = true> <Delay = 2.50> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l_1 to i8" [lib/dense.cpp:24]   --->   Operation 129 'trunc' 'trunc_ln943' <Predicate = true> <Delay = 0.00>

State 14 <SV = 5> <Delay = 6.45>
ST_14 : Operation 130 [1/1] (1.91ns)   --->   "%sub_ln944_1 = sub nsw i32 14, %l_1" [lib/dense.cpp:24]   --->   Operation 130 'sub' 'sub_ln944_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944_1 to i14" [lib/dense.cpp:24]   --->   Operation 131 'trunc' 'trunc_ln944' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (1.91ns)   --->   "%lsb_index_1 = add nsw i32 -24, %sub_ln944_1" [lib/dense.cpp:24]   --->   Operation 132 'add' 'lsb_index_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_12 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_1, i32 1, i32 31)" [lib/dense.cpp:24]   --->   Operation 133 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (1.90ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_12, 0" [lib/dense.cpp:24]   --->   Operation 134 'icmp' 'icmp_ln947' <Predicate = true> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944_1 to i4" [lib/dense.cpp:24]   --->   Operation 135 'trunc' 'trunc_ln947' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (1.40ns)   --->   "%sub_ln947 = sub i4 7, %trunc_ln947" [lib/dense.cpp:24]   --->   Operation 136 'sub' 'sub_ln947' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i4 %sub_ln947 to i14" [lib/dense.cpp:24]   --->   Operation 137 'zext' 'zext_ln947' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i14 -1, %zext_ln947" [lib/dense.cpp:24]   --->   Operation 138 'lshr' 'lshr_ln947' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_6 = and i14 %sext_ln938, %lshr_ln947" [lib/dense.cpp:24]   --->   Operation 139 'and' 'p_Result_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (1.72ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i14 %p_Result_6, 0" [lib/dense.cpp:24]   --->   Operation 140 'icmp' 'icmp_ln947_1' <Predicate = true> <Delay = 1.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%a_1 = and i1 %icmp_ln947, %icmp_ln947_1" [lib/dense.cpp:24]   --->   Operation 141 'and' 'a_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_1, i32 31)" [lib/dense.cpp:24]   --->   Operation 142 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%xor_ln949 = xor i1 %tmp_13, true" [lib/dense.cpp:24]   --->   Operation 143 'xor' 'xor_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 144 [1/1] (1.63ns)   --->   "%add_ln949 = add i14 -24, %trunc_ln944" [lib/dense.cpp:24]   --->   Operation 144 'add' 'add_ln949' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %sext_ln938, i14 %add_ln949)" [lib/dense.cpp:24]   --->   Operation 145 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%and_ln949 = and i1 %p_Result_7, %xor_ln949" [lib/dense.cpp:24]   --->   Operation 146 'and' 'and_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%or_ln949 = or i1 %and_ln949, %a_1" [lib/dense.cpp:24]   --->   Operation 147 'or' 'or_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/1] (0.71ns) (out node of the LUT)   --->   "%or_ln949_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [lib/dense.cpp:24]   --->   Operation 148 'bitconcatenate' 'or_ln949_1' <Predicate = true> <Delay = 0.71>
ST_14 : Operation 149 [1/1] (1.91ns)   --->   "%icmp_ln958_1 = icmp sgt i32 %lsb_index_1, 0" [lib/dense.cpp:24]   --->   Operation 149 'icmp' 'icmp_ln958_1' <Predicate = true> <Delay = 1.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 6> <Delay = 8.10>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%m_1 = zext i14 %sext_ln938 to i32" [lib/dense.cpp:24]   --->   Operation 150 'zext' 'm_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (1.91ns)   --->   "%add_ln958_1 = add nsw i32 -25, %sub_ln944_1" [lib/dense.cpp:24]   --->   Operation 151 'add' 'add_ln958_1' <Predicate = (icmp_ln958_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%lshr_ln958_1 = lshr i32 %m_1, %add_ln958_1" [lib/dense.cpp:24]   --->   Operation 152 'lshr' 'lshr_ln958_1' <Predicate = (icmp_ln958_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 153 [1/1] (1.91ns)   --->   "%sub_ln958_1 = sub i32 25, %sub_ln944_1" [lib/dense.cpp:24]   --->   Operation 153 'sub' 'sub_ln958_1' <Predicate = (!icmp_ln958_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%shl_ln958_1 = shl i32 %m_1, %sub_ln958_1" [lib/dense.cpp:24]   --->   Operation 154 'shl' 'shl_ln958_1' <Predicate = (!icmp_ln958_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%m_2 = select i1 %icmp_ln958_1, i32 %lshr_ln958_1, i32 %shl_ln958_1" [lib/dense.cpp:24]   --->   Operation 155 'select' 'm_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 156 [1/1] (2.61ns) (out node of the LUT)   --->   "%m_3 = add i32 %m_2, %or_ln949_1" [lib/dense.cpp:24]   --->   Operation 156 'add' 'm_3' <Predicate = true> <Delay = 2.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "%m_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_3, i32 1, i32 31)" [lib/dense.cpp:24]   --->   Operation 157 'partselect' 'm_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%m_15 = zext i31 %m_s to i32" [lib/dense.cpp:24]   --->   Operation 158 'zext' 'm_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_3, i32 25)" [lib/dense.cpp:24]   --->   Operation 159 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.93ns)   --->   "%select_ln964 = select i1 %tmp_14, i8 127, i8 126" [lib/dense.cpp:24]   --->   Operation 160 'select' 'select_ln964' <Predicate = true> <Delay = 0.93> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 6, %trunc_ln943" [lib/dense.cpp:24]   --->   Operation 161 'sub' 'sub_ln964' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 162 [1/1] (2.64ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %select_ln964, %sub_ln964" [lib/dense.cpp:24]   --->   Operation 162 'add' 'add_ln964' <Predicate = true> <Delay = 2.64> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_5 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_17, i8 %add_ln964)" [lib/dense.cpp:24]   --->   Operation 163 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%p_Result_19 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_15, i9 %tmp_5, i32 23, i32 31)" [lib/dense.cpp:24]   --->   Operation 164 'partset' 'p_Result_19' <Predicate = true> <Delay = 0.00>

State 16 <SV = 7> <Delay = 7.28>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%bitcast_ln739_1 = bitcast i32 %p_Result_19 to float" [lib/dense.cpp:24]   --->   Operation 165 'bitcast' 'bitcast_ln739_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 166 [4/4] (7.28ns)   --->   "%tmp = fadd float %w_sum_0, %bitcast_ln739_1" [lib/dense.cpp:24]   --->   Operation 166 'fadd' 'tmp' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 8> <Delay = 7.28>
ST_17 : Operation 167 [3/4] (7.28ns)   --->   "%tmp = fadd float %w_sum_0, %bitcast_ln739_1" [lib/dense.cpp:24]   --->   Operation 167 'fadd' 'tmp' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 9> <Delay = 7.28>
ST_18 : Operation 168 [2/4] (7.28ns)   --->   "%tmp = fadd float %w_sum_0, %bitcast_ln739_1" [lib/dense.cpp:24]   --->   Operation 168 'fadd' 'tmp' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 10> <Delay = 7.28>
ST_19 : Operation 169 [1/4] (7.28ns)   --->   "%tmp = fadd float %w_sum_0, %bitcast_ln739_1" [lib/dense.cpp:24]   --->   Operation 169 'fadd' 'tmp' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 11> <Delay = 1.56>
ST_20 : Operation 170 [1/1] (0.00ns)   --->   "%dense_array_addr_2 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln936" [lib/dense.cpp:24]   --->   Operation 170 'getelementptr' 'dense_array_addr_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 171 [1/1] (1.56ns)   --->   "store float %tmp, float* %dense_array_addr_2, align 4" [lib/dense.cpp:24]   --->   Operation 171 'store' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_20 : Operation 172 [1/1] (0.00ns)   --->   "br label %.preheader116" [lib/dense.cpp:15]   --->   Operation 172 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 3> <Delay = 0.00>
ST_21 : Operation 173 [1/2] (0.00ns)   --->   "call fastcc void @soft_max([10 x float]* %dense_array, [10 x i14]* %prediction_V)" [lib/dense.cpp:27]   --->   Operation 173 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 174 [1/1] (0.00ns)   --->   "ret void" [lib/dense.cpp:28]   --->   Operation 174 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ flat_array_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ prediction_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_biases_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dense_array          (alloca           ) [ 0011111111111111111111]
br_ln0               (br               ) [ 0110000000000000000000]
phi_ln13             (phi              ) [ 0010000000000000000000]
add_ln13             (add              ) [ 0110000000000000000000]
zext_ln13            (zext             ) [ 0000000000000000000000]
dense_array_addr     (getelementptr    ) [ 0000000000000000000000]
store_ln13           (store            ) [ 0000000000000000000000]
icmp_ln13            (icmp             ) [ 0010000000000000000000]
specloopname_ln0     (specloopname     ) [ 0000000000000000000000]
empty                (speclooptripcount) [ 0000000000000000000000]
br_ln13              (br               ) [ 0110000000000000000000]
br_ln15              (br               ) [ 0011111111111111111110]
d_0                  (phi              ) [ 0001000000000000000000]
zext_ln15            (zext             ) [ 0000111111111000000000]
icmp_ln15            (icmp             ) [ 0001111111111111111110]
empty_46             (speclooptripcount) [ 0000000000000000000000]
d                    (add              ) [ 0011111111111111111110]
br_ln15              (br               ) [ 0000000000000000000000]
zext_ln936           (zext             ) [ 0000111111111111111110]
zext_ln19            (zext             ) [ 0000111111111000000000]
br_ln19              (br               ) [ 0001111111111111111110]
w_sum_0              (phi              ) [ 0000111111111111111100]
f_0                  (phi              ) [ 0000100000000000000000]
icmp_ln19            (icmp             ) [ 0001111111111111111110]
empty_47             (speclooptripcount) [ 0000000000000000000000]
f                    (add              ) [ 0001111111111111111110]
br_ln19              (br               ) [ 0000000000000000000000]
zext_ln21            (zext             ) [ 0000000000000000000000]
tmp_s                (bitconcatenate   ) [ 0000000000000000000000]
zext_ln1116          (zext             ) [ 0000000000000000000000]
tmp_1                (bitconcatenate   ) [ 0000000000000000000000]
zext_ln1116_1        (zext             ) [ 0000000000000000000000]
add_ln1116           (add              ) [ 0000000000000000000000]
add_ln1116_1         (add              ) [ 0000000000000000000000]
zext_ln1116_2        (zext             ) [ 0000000000000000000000]
dense_weights_V_addr (getelementptr    ) [ 0000010000000000000000]
flat_array_V_addr    (getelementptr    ) [ 0000010000000000000000]
dense_biases_V_addr  (getelementptr    ) [ 0000000000000100000000]
lshr_ln936           (lshr             ) [ 0000000000000000000000]
p_Result_17          (trunc            ) [ 0000000000000111000000]
dense_weights_V_load (load             ) [ 0000000000000000000000]
sext_ln941           (sext             ) [ 0000000000000000000000]
flat_array_V_load    (load             ) [ 0000000000000000000000]
zext_ln941           (zext             ) [ 0000000000000000000000]
mul_ln941            (mul              ) [ 0000001000000000000000]
p_Result_14          (bitselect        ) [ 0000001110000000000000]
icmp_ln935           (icmp             ) [ 0000000110000000000000]
tmp_V_3              (sub              ) [ 0000000000000000000000]
tmp_V_5              (select           ) [ 0000000000000000000000]
sext_ln938_1         (sext             ) [ 0000000100000000000000]
p_Result_s           (partselect       ) [ 0000000000000000000000]
p_Result_15          (bitconcatenate   ) [ 0000000000000000000000]
l                    (cttz             ) [ 0000000000000000000000]
sub_ln944            (sub              ) [ 0000000100000000000000]
trunc_ln944_1        (trunc            ) [ 0000000100000000000000]
trunc_ln947_1        (trunc            ) [ 0000000100000000000000]
trunc_ln943_1        (trunc            ) [ 0000000110000000000000]
lsb_index            (add              ) [ 0000000000000000000000]
tmp_16               (partselect       ) [ 0000000000000000000000]
icmp_ln947_3         (icmp             ) [ 0000000000000000000000]
sub_ln947_1          (sub              ) [ 0000000000000000000000]
zext_ln947_1         (zext             ) [ 0000000000000000000000]
lshr_ln947_1         (lshr             ) [ 0000000000000000000000]
p_Result_11          (and              ) [ 0000000000000000000000]
icmp_ln947_2         (icmp             ) [ 0000000000000000000000]
a                    (and              ) [ 0000000000000000000000]
tmp_17               (bitselect        ) [ 0000000000000000000000]
xor_ln949_1          (xor              ) [ 0000000000000000000000]
add_ln949_1          (add              ) [ 0000000000000000000000]
p_Result_12          (bitselect        ) [ 0000000000000000000000]
and_ln949_1          (and              ) [ 0000000000000000000000]
or_ln949_2           (or               ) [ 0000000000000000000000]
or_ln                (bitconcatenate   ) [ 0000000000000000000000]
m                    (zext             ) [ 0000000000000000000000]
icmp_ln958           (icmp             ) [ 0000000000000000000000]
add_ln958            (add              ) [ 0000000000000000000000]
lshr_ln958           (lshr             ) [ 0000000000000000000000]
sub_ln958            (sub              ) [ 0000000000000000000000]
shl_ln958            (shl              ) [ 0000000000000000000000]
m_9                  (select           ) [ 0000000000000000000000]
m_11                 (add              ) [ 0000000000000000000000]
m_4                  (partselect       ) [ 0000000010000000000000]
tmp_18               (bitselect        ) [ 0000000010000000000000]
m_14                 (zext             ) [ 0000000000000000000000]
select_ln964_1       (select           ) [ 0000000000000000000000]
sub_ln964_1          (sub              ) [ 0000000000000000000000]
add_ln964_1          (add              ) [ 0000000000000000000000]
tmp_6                (bitconcatenate   ) [ 0000000000000000000000]
p_Result_16          (partset          ) [ 0000000000000000000000]
bitcast_ln739        (bitcast          ) [ 0000000000000000000000]
select_ln935         (select           ) [ 0000000001111000000000]
w_sum                (fadd             ) [ 0001111111111111111110]
br_ln19              (br               ) [ 0001111111111111111110]
tmp_V_6              (load             ) [ 0000000000000000000000]
tmp_V                (sub              ) [ 0000000000000000000000]
tmp_V_7              (select           ) [ 0000000000000000000000]
sext_ln938           (sext             ) [ 0000000000000011000000]
p_Result_4           (partselect       ) [ 0000000000000000000000]
p_Result_18          (bitconcatenate   ) [ 0000000000000000000000]
l_1                  (cttz             ) [ 0000000000000010000000]
trunc_ln943          (trunc            ) [ 0000000000000011000000]
sub_ln944_1          (sub              ) [ 0000000000000001000000]
trunc_ln944          (trunc            ) [ 0000000000000000000000]
lsb_index_1          (add              ) [ 0000000000000000000000]
tmp_12               (partselect       ) [ 0000000000000000000000]
icmp_ln947           (icmp             ) [ 0000000000000000000000]
trunc_ln947          (trunc            ) [ 0000000000000000000000]
sub_ln947            (sub              ) [ 0000000000000000000000]
zext_ln947           (zext             ) [ 0000000000000000000000]
lshr_ln947           (lshr             ) [ 0000000000000000000000]
p_Result_6           (and              ) [ 0000000000000000000000]
icmp_ln947_1         (icmp             ) [ 0000000000000000000000]
a_1                  (and              ) [ 0000000000000000000000]
tmp_13               (bitselect        ) [ 0000000000000000000000]
xor_ln949            (xor              ) [ 0000000000000000000000]
add_ln949            (add              ) [ 0000000000000000000000]
p_Result_7           (bitselect        ) [ 0000000000000000000000]
and_ln949            (and              ) [ 0000000000000000000000]
or_ln949             (or               ) [ 0000000000000000000000]
or_ln949_1           (bitconcatenate   ) [ 0000000000000001000000]
icmp_ln958_1         (icmp             ) [ 0000000000000001000000]
m_1                  (zext             ) [ 0000000000000000000000]
add_ln958_1          (add              ) [ 0000000000000000000000]
lshr_ln958_1         (lshr             ) [ 0000000000000000000000]
sub_ln958_1          (sub              ) [ 0000000000000000000000]
shl_ln958_1          (shl              ) [ 0000000000000000000000]
m_2                  (select           ) [ 0000000000000000000000]
m_3                  (add              ) [ 0000000000000000000000]
m_s                  (partselect       ) [ 0000000000000000000000]
m_15                 (zext             ) [ 0000000000000000000000]
tmp_14               (bitselect        ) [ 0000000000000000000000]
select_ln964         (select           ) [ 0000000000000000000000]
sub_ln964            (sub              ) [ 0000000000000000000000]
add_ln964            (add              ) [ 0000000000000000000000]
tmp_5                (bitconcatenate   ) [ 0000000000000000000000]
p_Result_19          (partset          ) [ 0000000000000000100000]
bitcast_ln739_1      (bitcast          ) [ 0000000000000000011100]
tmp                  (fadd             ) [ 0000000000000000000010]
dense_array_addr_2   (getelementptr    ) [ 0000000000000000000000]
store_ln24           (store            ) [ 0000000000000000000000]
br_ln15              (br               ) [ 0011111111111111111110]
call_ln27            (call             ) [ 0000000000000000000000]
ret_ln28             (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="flat_array_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prediction_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dense_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dense_biases_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_biases_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_dense_array_s"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="soft_max"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i23.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i28"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i4.i28"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i28.i28"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i14"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i18.i14"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i14"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="dense_array_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_array/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="dense_array_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/2 store_ln24/20 "/>
</bind>
</comp>

<comp id="151" class="1004" name="dense_weights_V_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="12" slack="0"/>
<pin id="155" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_weights_V_addr/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="11" slack="0"/>
<pin id="160" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_weights_V_load/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="flat_array_V_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="13" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_V_addr/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flat_array_V_load/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="dense_biases_V_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="4" slack="1"/>
<pin id="181" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_biases_V_addr/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_6/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="dense_array_addr_2_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="4" slack="9"/>
<pin id="194" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr_2/20 "/>
</bind>
</comp>

<comp id="197" class="1005" name="phi_ln13_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="1"/>
<pin id="199" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln13 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="phi_ln13_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="4" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln13/2 "/>
</bind>
</comp>

<comp id="208" class="1005" name="d_0_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="1"/>
<pin id="210" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="d_0 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="d_0_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="1" slack="1"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_0/3 "/>
</bind>
</comp>

<comp id="219" class="1005" name="w_sum_0_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="w_sum_0_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="32" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/4 "/>
</bind>
</comp>

<comp id="231" class="1005" name="f_0_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="1"/>
<pin id="233" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="f_0_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="1" slack="1"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_soft_max_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="14" slack="0"/>
<pin id="246" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="4"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum/9 tmp/16 "/>
</bind>
</comp>

<comp id="254" class="1004" name="add_ln13_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln13_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_ln13_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="4" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln15_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln15_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="0" index="1" bw="4" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="d_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="d/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln936_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln936/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln19_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="icmp_ln19_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="8" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="f_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln21_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_s_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="11" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln1116_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="11" slack="0"/>
<pin id="322" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="9" slack="0"/>
<pin id="326" dir="0" index="1" bw="8" slack="0"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln1116_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="9" slack="0"/>
<pin id="334" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_1/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln1116_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="11" slack="0"/>
<pin id="338" dir="0" index="1" bw="9" slack="0"/>
<pin id="339" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln1116_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="1"/>
<pin id="344" dir="0" index="1" bw="12" slack="0"/>
<pin id="345" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116_1/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln1116_2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="12" slack="0"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_2/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="lshr_ln936_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="10" slack="0"/>
<pin id="354" dir="0" index="1" bw="4" slack="1"/>
<pin id="355" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln936/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="p_Result_17_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="10" slack="0"/>
<pin id="359" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_17/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="sext_ln941_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="10" slack="0"/>
<pin id="363" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln941/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln941_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="13" slack="0"/>
<pin id="367" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln941/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="p_Result_14_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="23" slack="0"/>
<pin id="372" dir="0" index="2" bw="6" slack="0"/>
<pin id="373" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln935_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="23" slack="1"/>
<pin id="378" dir="0" index="1" bw="23" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_V_3_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="23" slack="1"/>
<pin id="384" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V_3/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_V_5_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="0" index="1" bw="23" slack="0"/>
<pin id="389" dir="0" index="2" bw="23" slack="1"/>
<pin id="390" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_5/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="sext_ln938_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="23" slack="0"/>
<pin id="394" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln938_1/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="p_Result_s_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="28" slack="0"/>
<pin id="398" dir="0" index="1" bw="23" slack="0"/>
<pin id="399" dir="0" index="2" bw="6" slack="0"/>
<pin id="400" dir="0" index="3" bw="1" slack="0"/>
<pin id="401" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="p_Result_15_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="28" slack="0"/>
<pin id="410" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_15/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="l_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="0" index="2" bw="1" slack="0"/>
<pin id="418" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="sub_ln944_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="6" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="trunc_ln944_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln944_1/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="trunc_ln947_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947_1/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="trunc_ln943_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943_1/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="lsb_index_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="6" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="1"/>
<pin id="443" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/7 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_16_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="31" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="0" index="3" bw="6" slack="0"/>
<pin id="450" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/7 "/>
</bind>
</comp>

<comp id="455" class="1004" name="icmp_ln947_3_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="31" slack="0"/>
<pin id="457" dir="0" index="1" bw="31" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_3/7 "/>
</bind>
</comp>

<comp id="461" class="1004" name="sub_ln947_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="5" slack="0"/>
<pin id="463" dir="0" index="1" bw="5" slack="1"/>
<pin id="464" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947_1/7 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln947_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="5" slack="0"/>
<pin id="468" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947_1/7 "/>
</bind>
</comp>

<comp id="470" class="1004" name="lshr_ln947_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="5" slack="0"/>
<pin id="473" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947_1/7 "/>
</bind>
</comp>

<comp id="476" class="1004" name="p_Result_11_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="28" slack="1"/>
<pin id="478" dir="0" index="1" bw="28" slack="0"/>
<pin id="479" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_11/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="icmp_ln947_2_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="28" slack="0"/>
<pin id="483" dir="0" index="1" bw="28" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_2/7 "/>
</bind>
</comp>

<comp id="487" class="1004" name="a_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/7 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_17_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="0"/>
<pin id="496" dir="0" index="2" bw="6" slack="0"/>
<pin id="497" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/7 "/>
</bind>
</comp>

<comp id="501" class="1004" name="xor_ln949_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949_1/7 "/>
</bind>
</comp>

<comp id="507" class="1004" name="add_ln949_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="6" slack="0"/>
<pin id="509" dir="0" index="1" bw="28" slack="1"/>
<pin id="510" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln949_1/7 "/>
</bind>
</comp>

<comp id="512" class="1004" name="p_Result_12_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="23" slack="1"/>
<pin id="515" dir="0" index="2" bw="28" slack="0"/>
<pin id="516" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_12/7 "/>
</bind>
</comp>

<comp id="519" class="1004" name="and_ln949_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949_1/7 "/>
</bind>
</comp>

<comp id="525" class="1004" name="or_ln949_2_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949_2/7 "/>
</bind>
</comp>

<comp id="531" class="1004" name="or_ln_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="0" index="2" bw="1" slack="0"/>
<pin id="535" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/7 "/>
</bind>
</comp>

<comp id="539" class="1004" name="m_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="23" slack="1"/>
<pin id="541" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/7 "/>
</bind>
</comp>

<comp id="542" class="1004" name="icmp_ln958_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958/7 "/>
</bind>
</comp>

<comp id="548" class="1004" name="add_ln958_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="6" slack="0"/>
<pin id="550" dir="0" index="1" bw="32" slack="1"/>
<pin id="551" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958/7 "/>
</bind>
</comp>

<comp id="553" class="1004" name="lshr_ln958_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="28" slack="0"/>
<pin id="555" dir="0" index="1" bw="32" slack="0"/>
<pin id="556" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958/7 "/>
</bind>
</comp>

<comp id="559" class="1004" name="sub_ln958_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="6" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="1"/>
<pin id="562" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln958/7 "/>
</bind>
</comp>

<comp id="564" class="1004" name="shl_ln958_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="28" slack="0"/>
<pin id="566" dir="0" index="1" bw="32" slack="0"/>
<pin id="567" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln958/7 "/>
</bind>
</comp>

<comp id="570" class="1004" name="m_9_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="0"/>
<pin id="573" dir="0" index="2" bw="32" slack="0"/>
<pin id="574" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_9/7 "/>
</bind>
</comp>

<comp id="578" class="1004" name="m_11_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="0"/>
<pin id="580" dir="0" index="1" bw="32" slack="0"/>
<pin id="581" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_11/7 "/>
</bind>
</comp>

<comp id="584" class="1004" name="m_4_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="31" slack="0"/>
<pin id="586" dir="0" index="1" bw="32" slack="0"/>
<pin id="587" dir="0" index="2" bw="1" slack="0"/>
<pin id="588" dir="0" index="3" bw="6" slack="0"/>
<pin id="589" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_4/7 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_18_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="0"/>
<pin id="597" dir="0" index="2" bw="6" slack="0"/>
<pin id="598" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/7 "/>
</bind>
</comp>

<comp id="602" class="1004" name="m_14_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="31" slack="1"/>
<pin id="604" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_14/8 "/>
</bind>
</comp>

<comp id="605" class="1004" name="select_ln964_1_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="1"/>
<pin id="607" dir="0" index="1" bw="8" slack="0"/>
<pin id="608" dir="0" index="2" bw="8" slack="0"/>
<pin id="609" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964_1/8 "/>
</bind>
</comp>

<comp id="612" class="1004" name="sub_ln964_1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="5" slack="0"/>
<pin id="614" dir="0" index="1" bw="8" slack="2"/>
<pin id="615" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964_1/8 "/>
</bind>
</comp>

<comp id="617" class="1004" name="add_ln964_1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="0"/>
<pin id="619" dir="0" index="1" bw="8" slack="0"/>
<pin id="620" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964_1/8 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_6_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="9" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="3"/>
<pin id="626" dir="0" index="2" bw="8" slack="0"/>
<pin id="627" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="630" class="1004" name="p_Result_16_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="0" index="1" bw="31" slack="0"/>
<pin id="633" dir="0" index="2" bw="9" slack="0"/>
<pin id="634" dir="0" index="3" bw="6" slack="0"/>
<pin id="635" dir="0" index="4" bw="6" slack="0"/>
<pin id="636" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_16/8 "/>
</bind>
</comp>

<comp id="642" class="1004" name="bitcast_ln739_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln739/8 "/>
</bind>
</comp>

<comp id="646" class="1004" name="select_ln935_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="2"/>
<pin id="648" dir="0" index="1" bw="32" slack="0"/>
<pin id="649" dir="0" index="2" bw="32" slack="0"/>
<pin id="650" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln935/8 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_V_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="8" slack="0"/>
<pin id="656" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/13 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_V_7_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="1"/>
<pin id="661" dir="0" index="1" bw="8" slack="0"/>
<pin id="662" dir="0" index="2" bw="8" slack="0"/>
<pin id="663" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_7/13 "/>
</bind>
</comp>

<comp id="666" class="1004" name="sext_ln938_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="0"/>
<pin id="668" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln938/13 "/>
</bind>
</comp>

<comp id="670" class="1004" name="p_Result_4_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="14" slack="0"/>
<pin id="672" dir="0" index="1" bw="8" slack="0"/>
<pin id="673" dir="0" index="2" bw="5" slack="0"/>
<pin id="674" dir="0" index="3" bw="1" slack="0"/>
<pin id="675" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4/13 "/>
</bind>
</comp>

<comp id="680" class="1004" name="p_Result_18_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="0" index="2" bw="14" slack="0"/>
<pin id="684" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_18/13 "/>
</bind>
</comp>

<comp id="688" class="1004" name="l_1_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="0"/>
<pin id="690" dir="0" index="1" bw="32" slack="0"/>
<pin id="691" dir="0" index="2" bw="1" slack="0"/>
<pin id="692" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l_1/13 "/>
</bind>
</comp>

<comp id="696" class="1004" name="trunc_ln943_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="0"/>
<pin id="698" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943/13 "/>
</bind>
</comp>

<comp id="700" class="1004" name="sub_ln944_1_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="5" slack="0"/>
<pin id="702" dir="0" index="1" bw="32" slack="1"/>
<pin id="703" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944_1/14 "/>
</bind>
</comp>

<comp id="705" class="1004" name="trunc_ln944_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="0"/>
<pin id="707" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln944/14 "/>
</bind>
</comp>

<comp id="709" class="1004" name="lsb_index_1_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="6" slack="0"/>
<pin id="711" dir="0" index="1" bw="32" slack="0"/>
<pin id="712" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index_1/14 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_12_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="31" slack="0"/>
<pin id="717" dir="0" index="1" bw="32" slack="0"/>
<pin id="718" dir="0" index="2" bw="1" slack="0"/>
<pin id="719" dir="0" index="3" bw="6" slack="0"/>
<pin id="720" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/14 "/>
</bind>
</comp>

<comp id="725" class="1004" name="icmp_ln947_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="31" slack="0"/>
<pin id="727" dir="0" index="1" bw="31" slack="0"/>
<pin id="728" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947/14 "/>
</bind>
</comp>

<comp id="731" class="1004" name="trunc_ln947_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="0"/>
<pin id="733" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/14 "/>
</bind>
</comp>

<comp id="735" class="1004" name="sub_ln947_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="4" slack="0"/>
<pin id="737" dir="0" index="1" bw="4" slack="0"/>
<pin id="738" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/14 "/>
</bind>
</comp>

<comp id="741" class="1004" name="zext_ln947_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="4" slack="0"/>
<pin id="743" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947/14 "/>
</bind>
</comp>

<comp id="745" class="1004" name="lshr_ln947_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="4" slack="0"/>
<pin id="748" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947/14 "/>
</bind>
</comp>

<comp id="751" class="1004" name="p_Result_6_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="14" slack="1"/>
<pin id="753" dir="0" index="1" bw="14" slack="0"/>
<pin id="754" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_6/14 "/>
</bind>
</comp>

<comp id="756" class="1004" name="icmp_ln947_1_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="14" slack="0"/>
<pin id="758" dir="0" index="1" bw="14" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_1/14 "/>
</bind>
</comp>

<comp id="762" class="1004" name="a_1_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a_1/14 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp_13_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="32" slack="0"/>
<pin id="771" dir="0" index="2" bw="6" slack="0"/>
<pin id="772" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/14 "/>
</bind>
</comp>

<comp id="776" class="1004" name="xor_ln949_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="0"/>
<pin id="778" dir="0" index="1" bw="1" slack="0"/>
<pin id="779" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949/14 "/>
</bind>
</comp>

<comp id="782" class="1004" name="add_ln949_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="6" slack="0"/>
<pin id="784" dir="0" index="1" bw="14" slack="0"/>
<pin id="785" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln949/14 "/>
</bind>
</comp>

<comp id="788" class="1004" name="p_Result_7_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="8" slack="1"/>
<pin id="791" dir="0" index="2" bw="14" slack="0"/>
<pin id="792" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/14 "/>
</bind>
</comp>

<comp id="795" class="1004" name="and_ln949_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="1" slack="0"/>
<pin id="798" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/14 "/>
</bind>
</comp>

<comp id="801" class="1004" name="or_ln949_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="0"/>
<pin id="803" dir="0" index="1" bw="1" slack="0"/>
<pin id="804" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949/14 "/>
</bind>
</comp>

<comp id="807" class="1004" name="or_ln949_1_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="0"/>
<pin id="809" dir="0" index="1" bw="1" slack="0"/>
<pin id="810" dir="0" index="2" bw="1" slack="0"/>
<pin id="811" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln949_1/14 "/>
</bind>
</comp>

<comp id="815" class="1004" name="icmp_ln958_1_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="0"/>
<pin id="817" dir="0" index="1" bw="32" slack="0"/>
<pin id="818" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958_1/14 "/>
</bind>
</comp>

<comp id="821" class="1004" name="m_1_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="8" slack="2"/>
<pin id="823" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_1/15 "/>
</bind>
</comp>

<comp id="824" class="1004" name="add_ln958_1_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="6" slack="0"/>
<pin id="826" dir="0" index="1" bw="32" slack="1"/>
<pin id="827" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958_1/15 "/>
</bind>
</comp>

<comp id="829" class="1004" name="lshr_ln958_1_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="14" slack="0"/>
<pin id="831" dir="0" index="1" bw="32" slack="0"/>
<pin id="832" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958_1/15 "/>
</bind>
</comp>

<comp id="835" class="1004" name="sub_ln958_1_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="6" slack="0"/>
<pin id="837" dir="0" index="1" bw="32" slack="1"/>
<pin id="838" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln958_1/15 "/>
</bind>
</comp>

<comp id="840" class="1004" name="shl_ln958_1_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="14" slack="0"/>
<pin id="842" dir="0" index="1" bw="32" slack="0"/>
<pin id="843" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln958_1/15 "/>
</bind>
</comp>

<comp id="846" class="1004" name="m_2_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="1"/>
<pin id="848" dir="0" index="1" bw="32" slack="0"/>
<pin id="849" dir="0" index="2" bw="32" slack="0"/>
<pin id="850" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_2/15 "/>
</bind>
</comp>

<comp id="853" class="1004" name="m_3_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="0"/>
<pin id="855" dir="0" index="1" bw="32" slack="1"/>
<pin id="856" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_3/15 "/>
</bind>
</comp>

<comp id="858" class="1004" name="m_s_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="31" slack="0"/>
<pin id="860" dir="0" index="1" bw="32" slack="0"/>
<pin id="861" dir="0" index="2" bw="1" slack="0"/>
<pin id="862" dir="0" index="3" bw="6" slack="0"/>
<pin id="863" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_s/15 "/>
</bind>
</comp>

<comp id="868" class="1004" name="m_15_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="31" slack="0"/>
<pin id="870" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_15/15 "/>
</bind>
</comp>

<comp id="872" class="1004" name="tmp_14_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="0"/>
<pin id="874" dir="0" index="1" bw="32" slack="0"/>
<pin id="875" dir="0" index="2" bw="6" slack="0"/>
<pin id="876" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/15 "/>
</bind>
</comp>

<comp id="880" class="1004" name="select_ln964_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="0"/>
<pin id="882" dir="0" index="1" bw="8" slack="0"/>
<pin id="883" dir="0" index="2" bw="8" slack="0"/>
<pin id="884" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964/15 "/>
</bind>
</comp>

<comp id="888" class="1004" name="sub_ln964_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="4" slack="0"/>
<pin id="890" dir="0" index="1" bw="8" slack="2"/>
<pin id="891" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964/15 "/>
</bind>
</comp>

<comp id="893" class="1004" name="add_ln964_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="8" slack="0"/>
<pin id="895" dir="0" index="1" bw="8" slack="0"/>
<pin id="896" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964/15 "/>
</bind>
</comp>

<comp id="899" class="1004" name="tmp_5_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="9" slack="0"/>
<pin id="901" dir="0" index="1" bw="1" slack="3"/>
<pin id="902" dir="0" index="2" bw="8" slack="0"/>
<pin id="903" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/15 "/>
</bind>
</comp>

<comp id="906" class="1004" name="p_Result_19_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="0"/>
<pin id="908" dir="0" index="1" bw="31" slack="0"/>
<pin id="909" dir="0" index="2" bw="9" slack="0"/>
<pin id="910" dir="0" index="3" bw="6" slack="0"/>
<pin id="911" dir="0" index="4" bw="6" slack="0"/>
<pin id="912" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_19/15 "/>
</bind>
</comp>

<comp id="918" class="1004" name="bitcast_ln739_1_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="1"/>
<pin id="920" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln739_1/16 "/>
</bind>
</comp>

<comp id="922" class="1007" name="mul_ln941_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="13" slack="0"/>
<pin id="924" dir="0" index="1" bw="10" slack="0"/>
<pin id="925" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln941/5 "/>
</bind>
</comp>

<comp id="929" class="1005" name="add_ln13_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="4" slack="0"/>
<pin id="931" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="937" class="1005" name="zext_ln15_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="10" slack="1"/>
<pin id="939" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15 "/>
</bind>
</comp>

<comp id="945" class="1005" name="d_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="4" slack="0"/>
<pin id="947" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="950" class="1005" name="zext_ln936_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="64" slack="1"/>
<pin id="952" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln936 "/>
</bind>
</comp>

<comp id="956" class="1005" name="zext_ln19_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="12" slack="1"/>
<pin id="958" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln19 "/>
</bind>
</comp>

<comp id="964" class="1005" name="f_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="8" slack="0"/>
<pin id="966" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="969" class="1005" name="dense_weights_V_addr_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="11" slack="1"/>
<pin id="971" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dense_weights_V_addr "/>
</bind>
</comp>

<comp id="974" class="1005" name="flat_array_V_addr_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="8" slack="1"/>
<pin id="976" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_V_addr "/>
</bind>
</comp>

<comp id="979" class="1005" name="dense_biases_V_addr_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="4" slack="1"/>
<pin id="981" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_biases_V_addr "/>
</bind>
</comp>

<comp id="984" class="1005" name="p_Result_17_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="1"/>
<pin id="986" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_17 "/>
</bind>
</comp>

<comp id="990" class="1005" name="mul_ln941_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="23" slack="1"/>
<pin id="992" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln941 "/>
</bind>
</comp>

<comp id="997" class="1005" name="p_Result_14_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="1"/>
<pin id="999" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_14 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="icmp_ln935_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="1"/>
<pin id="1005" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln935 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="sext_ln938_1_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="28" slack="1"/>
<pin id="1010" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln938_1 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="sub_ln944_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="1"/>
<pin id="1017" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="trunc_ln944_1_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="28" slack="1"/>
<pin id="1024" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln944_1 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="trunc_ln947_1_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="5" slack="1"/>
<pin id="1029" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln947_1 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="trunc_ln943_1_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="8" slack="2"/>
<pin id="1034" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln943_1 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="m_4_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="31" slack="1"/>
<pin id="1039" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="m_4 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="tmp_18_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="1"/>
<pin id="1044" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="select_ln935_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="32" slack="1"/>
<pin id="1049" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln935 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="w_sum_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="1"/>
<pin id="1054" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum "/>
</bind>
</comp>

<comp id="1057" class="1005" name="sext_ln938_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="14" slack="1"/>
<pin id="1059" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln938 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="l_1_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="32" slack="1"/>
<pin id="1066" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_1 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="trunc_ln943_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="8" slack="2"/>
<pin id="1071" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln943 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="sub_ln944_1_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="32" slack="1"/>
<pin id="1076" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944_1 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="or_ln949_1_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="1"/>
<pin id="1082" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln949_1 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="icmp_ln958_1_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="1"/>
<pin id="1087" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln958_1 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="p_Result_19_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="1"/>
<pin id="1092" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_19 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="bitcast_ln739_1_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="32" slack="1"/>
<pin id="1097" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln739_1 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="tmp_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="1"/>
<pin id="1102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="156"><net_src comp="4" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="151" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="14" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="164" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="6" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="177" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="196"><net_src comp="190" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="200"><net_src comp="10" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="222"><net_src comp="16" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="230"><net_src comp="223" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="234"><net_src comp="32" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="2" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="253"><net_src comp="219" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="201" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="12" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="201" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="269"><net_src comp="201" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="18" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="212" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="212" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="28" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="212" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="12" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="212" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="212" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="235" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="34" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="235" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="38" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="235" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="317"><net_src comp="40" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="235" pin="4"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="42" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="323"><net_src comp="312" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="44" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="235" pin="4"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="46" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="335"><net_src comp="324" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="320" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="332" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="336" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="350"><net_src comp="342" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="356"><net_src comp="48" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="352" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="158" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="171" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="50" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="52" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="380"><net_src comp="54" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="54" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="381" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="386" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="56" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="392" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="58" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="60" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="411"><net_src comp="62" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="64" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="396" pin="4"/><net_sink comp="406" pin=2"/></net>

<net id="419"><net_src comp="66" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="406" pin="3"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="68" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="70" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="414" pin="3"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="422" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="414" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="72" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="451"><net_src comp="74" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="440" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="453"><net_src comp="76" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="454"><net_src comp="78" pin="0"/><net_sink comp="445" pin=3"/></net>

<net id="459"><net_src comp="445" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="80" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="82" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="461" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="84" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="466" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="470" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="476" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="86" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="455" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="481" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="498"><net_src comp="88" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="440" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="78" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="505"><net_src comp="493" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="68" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="90" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="517"><net_src comp="92" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="507" pin="2"/><net_sink comp="512" pin=2"/></net>

<net id="523"><net_src comp="512" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="501" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="487" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="536"><net_src comp="94" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="80" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="525" pin="2"/><net_sink comp="531" pin=2"/></net>

<net id="546"><net_src comp="440" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="60" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="96" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="557"><net_src comp="539" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="548" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="98" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="568"><net_src comp="539" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="559" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="575"><net_src comp="542" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="553" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="564" pin="2"/><net_sink comp="570" pin=2"/></net>

<net id="582"><net_src comp="531" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="570" pin="3"/><net_sink comp="578" pin=1"/></net>

<net id="590"><net_src comp="74" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="578" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="592"><net_src comp="76" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="593"><net_src comp="78" pin="0"/><net_sink comp="584" pin=3"/></net>

<net id="599"><net_src comp="88" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="578" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="98" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="610"><net_src comp="100" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="611"><net_src comp="102" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="616"><net_src comp="104" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="621"><net_src comp="612" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="605" pin="3"/><net_sink comp="617" pin=1"/></net>

<net id="628"><net_src comp="106" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="617" pin="2"/><net_sink comp="623" pin=2"/></net>

<net id="637"><net_src comp="108" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="602" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="639"><net_src comp="623" pin="3"/><net_sink comp="630" pin=2"/></net>

<net id="640"><net_src comp="110" pin="0"/><net_sink comp="630" pin=3"/></net>

<net id="641"><net_src comp="78" pin="0"/><net_sink comp="630" pin=4"/></net>

<net id="645"><net_src comp="630" pin="5"/><net_sink comp="642" pin=0"/></net>

<net id="651"><net_src comp="16" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="652"><net_src comp="642" pin="1"/><net_sink comp="646" pin=2"/></net>

<net id="657"><net_src comp="32" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="184" pin="3"/><net_sink comp="653" pin=1"/></net>

<net id="664"><net_src comp="653" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="665"><net_src comp="184" pin="3"/><net_sink comp="659" pin=2"/></net>

<net id="669"><net_src comp="659" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="676"><net_src comp="112" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="666" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="678"><net_src comp="114" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="679"><net_src comp="60" pin="0"/><net_sink comp="670" pin=3"/></net>

<net id="685"><net_src comp="116" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="118" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="687"><net_src comp="670" pin="4"/><net_sink comp="680" pin=2"/></net>

<net id="693"><net_src comp="66" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="680" pin="3"/><net_sink comp="688" pin=1"/></net>

<net id="695"><net_src comp="68" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="699"><net_src comp="688" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="704"><net_src comp="120" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="708"><net_src comp="700" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="713"><net_src comp="72" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="700" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="721"><net_src comp="74" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="709" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="723"><net_src comp="76" pin="0"/><net_sink comp="715" pin=2"/></net>

<net id="724"><net_src comp="78" pin="0"/><net_sink comp="715" pin=3"/></net>

<net id="729"><net_src comp="715" pin="4"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="80" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="734"><net_src comp="700" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="739"><net_src comp="122" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="731" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="744"><net_src comp="735" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="749"><net_src comp="124" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="741" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="755"><net_src comp="745" pin="2"/><net_sink comp="751" pin=1"/></net>

<net id="760"><net_src comp="751" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="126" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="725" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="756" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="773"><net_src comp="88" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="709" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="775"><net_src comp="78" pin="0"/><net_sink comp="768" pin=2"/></net>

<net id="780"><net_src comp="768" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="68" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="128" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="705" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="793"><net_src comp="130" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="782" pin="2"/><net_sink comp="788" pin=2"/></net>

<net id="799"><net_src comp="788" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="776" pin="2"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="795" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="762" pin="2"/><net_sink comp="801" pin=1"/></net>

<net id="812"><net_src comp="94" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="813"><net_src comp="80" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="814"><net_src comp="801" pin="2"/><net_sink comp="807" pin=2"/></net>

<net id="819"><net_src comp="709" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="60" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="828"><net_src comp="96" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="833"><net_src comp="821" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="824" pin="2"/><net_sink comp="829" pin=1"/></net>

<net id="839"><net_src comp="98" pin="0"/><net_sink comp="835" pin=0"/></net>

<net id="844"><net_src comp="821" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="835" pin="2"/><net_sink comp="840" pin=1"/></net>

<net id="851"><net_src comp="829" pin="2"/><net_sink comp="846" pin=1"/></net>

<net id="852"><net_src comp="840" pin="2"/><net_sink comp="846" pin=2"/></net>

<net id="857"><net_src comp="846" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="864"><net_src comp="74" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="865"><net_src comp="853" pin="2"/><net_sink comp="858" pin=1"/></net>

<net id="866"><net_src comp="76" pin="0"/><net_sink comp="858" pin=2"/></net>

<net id="867"><net_src comp="78" pin="0"/><net_sink comp="858" pin=3"/></net>

<net id="871"><net_src comp="858" pin="4"/><net_sink comp="868" pin=0"/></net>

<net id="877"><net_src comp="88" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="878"><net_src comp="853" pin="2"/><net_sink comp="872" pin=1"/></net>

<net id="879"><net_src comp="98" pin="0"/><net_sink comp="872" pin=2"/></net>

<net id="885"><net_src comp="872" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="886"><net_src comp="100" pin="0"/><net_sink comp="880" pin=1"/></net>

<net id="887"><net_src comp="102" pin="0"/><net_sink comp="880" pin=2"/></net>

<net id="892"><net_src comp="132" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="897"><net_src comp="880" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="888" pin="2"/><net_sink comp="893" pin=1"/></net>

<net id="904"><net_src comp="106" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="905"><net_src comp="893" pin="2"/><net_sink comp="899" pin=2"/></net>

<net id="913"><net_src comp="108" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="914"><net_src comp="868" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="915"><net_src comp="899" pin="3"/><net_sink comp="906" pin=2"/></net>

<net id="916"><net_src comp="110" pin="0"/><net_sink comp="906" pin=3"/></net>

<net id="917"><net_src comp="78" pin="0"/><net_sink comp="906" pin=4"/></net>

<net id="921"><net_src comp="918" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="926"><net_src comp="365" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="361" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="928"><net_src comp="922" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="932"><net_src comp="254" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="940"><net_src comp="271" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="948"><net_src comp="281" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="953"><net_src comp="287" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="955"><net_src comp="950" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="959"><net_src comp="291" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="967"><net_src comp="301" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="972"><net_src comp="151" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="977"><net_src comp="164" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="982"><net_src comp="177" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="987"><net_src comp="357" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="989"><net_src comp="984" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="993"><net_src comp="922" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="995"><net_src comp="990" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="996"><net_src comp="990" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="1000"><net_src comp="369" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1002"><net_src comp="997" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="1006"><net_src comp="376" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="1011"><net_src comp="392" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1013"><net_src comp="1008" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="1014"><net_src comp="1008" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1018"><net_src comp="422" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="1020"><net_src comp="1015" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="1021"><net_src comp="1015" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="1025"><net_src comp="428" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="1030"><net_src comp="432" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="1035"><net_src comp="436" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="1040"><net_src comp="584" pin="4"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="1045"><net_src comp="594" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="1050"><net_src comp="646" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="1055"><net_src comp="249" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1060"><net_src comp="666" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1062"><net_src comp="1057" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="1063"><net_src comp="1057" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1067"><net_src comp="688" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="1072"><net_src comp="696" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="1077"><net_src comp="700" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="1079"><net_src comp="1074" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="1083"><net_src comp="807" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="1088"><net_src comp="815" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1093"><net_src comp="906" pin="5"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="1098"><net_src comp="918" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="1103"><net_src comp="249" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="144" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction_V | {3 21 }
	Port: dense_weights_V | {}
	Port: dense_biases_V | {}
 - Input state : 
	Port: dense_layer : flat_array_V | {4 5 }
	Port: dense_layer : prediction_V | {}
	Port: dense_layer : dense_weights_V | {4 5 }
	Port: dense_layer : dense_biases_V | {4 13 }
  - Chain level:
	State 1
	State 2
		add_ln13 : 1
		zext_ln13 : 1
		dense_array_addr : 2
		store_ln13 : 3
		icmp_ln13 : 1
		br_ln13 : 2
	State 3
		zext_ln15 : 1
		icmp_ln15 : 1
		d : 1
		br_ln15 : 2
		zext_ln936 : 1
		zext_ln19 : 1
	State 4
		icmp_ln19 : 1
		f : 1
		br_ln19 : 2
		zext_ln21 : 1
		tmp_s : 1
		zext_ln1116 : 2
		tmp_1 : 1
		zext_ln1116_1 : 2
		add_ln1116 : 3
		add_ln1116_1 : 4
		zext_ln1116_2 : 5
		dense_weights_V_addr : 6
		dense_weights_V_load : 7
		flat_array_V_addr : 2
		flat_array_V_load : 3
		tmp_V_6 : 1
		p_Result_17 : 1
	State 5
		sext_ln941 : 1
		zext_ln941 : 1
		mul_ln941 : 2
		p_Result_14 : 3
	State 6
		tmp_V_5 : 1
		sext_ln938_1 : 2
		p_Result_s : 3
		p_Result_15 : 4
		l : 5
		sub_ln944 : 6
		trunc_ln944_1 : 7
		trunc_ln947_1 : 7
		trunc_ln943_1 : 6
	State 7
		tmp_16 : 1
		icmp_ln947_3 : 2
		zext_ln947_1 : 1
		lshr_ln947_1 : 2
		p_Result_11 : 3
		icmp_ln947_2 : 3
		a : 4
		tmp_17 : 1
		xor_ln949_1 : 2
		p_Result_12 : 1
		and_ln949_1 : 2
		or_ln949_2 : 4
		or_ln : 4
		icmp_ln958 : 1
		lshr_ln958 : 1
		shl_ln958 : 1
		m_9 : 2
		m_11 : 5
		m_4 : 6
		tmp_18 : 6
	State 8
		add_ln964_1 : 1
		tmp_6 : 2
		p_Result_16 : 3
		bitcast_ln739 : 4
		select_ln935 : 5
	State 9
	State 10
	State 11
	State 12
	State 13
		tmp_V : 1
		tmp_V_7 : 2
		sext_ln938 : 3
		p_Result_4 : 4
		p_Result_18 : 5
		l_1 : 6
		trunc_ln943 : 7
	State 14
		trunc_ln944 : 1
		lsb_index_1 : 1
		tmp_12 : 2
		icmp_ln947 : 3
		trunc_ln947 : 1
		sub_ln947 : 2
		zext_ln947 : 3
		lshr_ln947 : 4
		p_Result_6 : 5
		icmp_ln947_1 : 5
		a_1 : 6
		tmp_13 : 2
		xor_ln949 : 3
		add_ln949 : 2
		p_Result_7 : 3
		and_ln949 : 3
		or_ln949 : 6
		or_ln949_1 : 6
		icmp_ln958_1 : 2
	State 15
		lshr_ln958_1 : 1
		shl_ln958_1 : 1
		m_2 : 2
		m_3 : 3
		m_s : 4
		m_15 : 5
		tmp_14 : 4
		select_ln964 : 5
		add_ln964 : 6
		tmp_5 : 7
		p_Result_19 : 8
	State 16
		tmp : 1
	State 17
	State 18
	State 19
	State 20
		store_ln24 : 1
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|---------|
|   call   |  grp_soft_max_fu_242  |    9    |  3.7165 |   1425  |   3079  |
|----------|-----------------------|---------|---------|---------|---------|
|   fadd   |       grp_fu_249      |    2    |    0    |   227   |   403   |
|----------|-----------------------|---------|---------|---------|---------|
|          |    add_ln13_fu_254    |    0    |    0    |    0    |    13   |
|          |        d_fu_281       |    0    |    0    |    0    |    13   |
|          |        f_fu_301       |    0    |    0    |    0    |    15   |
|          |   add_ln1116_fu_336   |    0    |    0    |    0    |    11   |
|          |  add_ln1116_1_fu_342  |    0    |    0    |    0    |    11   |
|          |    lsb_index_fu_440   |    0    |    0    |    0    |    39   |
|          |   add_ln949_1_fu_507  |    0    |    0    |    0    |    35   |
|    add   |    add_ln958_fu_548   |    0    |    0    |    0    |    39   |
|          |      m_11_fu_578      |    0    |    0    |    0    |    39   |
|          |   add_ln964_1_fu_617  |    0    |    0    |    0    |    11   |
|          |   lsb_index_1_fu_709  |    0    |    0    |    0    |    39   |
|          |    add_ln949_fu_782   |    0    |    0    |    0    |    21   |
|          |   add_ln958_1_fu_824  |    0    |    0    |    0    |    39   |
|          |       m_3_fu_853      |    0    |    0    |    0    |    39   |
|          |    add_ln964_fu_893   |    0    |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|---------|
|          |     tmp_V_3_fu_381    |    0    |    0    |    0    |    30   |
|          |    sub_ln944_fu_422   |    0    |    0    |    0    |    39   |
|          |   sub_ln947_1_fu_461  |    0    |    0    |    0    |    15   |
|          |    sub_ln958_fu_559   |    0    |    0    |    0    |    39   |
|    sub   |   sub_ln964_1_fu_612  |    0    |    0    |    0    |    11   |
|          |      tmp_V_fu_653     |    0    |    0    |    0    |    15   |
|          |   sub_ln944_1_fu_700  |    0    |    0    |    0    |    39   |
|          |    sub_ln947_fu_735   |    0    |    0    |    0    |    13   |
|          |   sub_ln958_1_fu_835  |    0    |    0    |    0    |    39   |
|          |    sub_ln964_fu_888   |    0    |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|---------|
|          |   lshr_ln936_fu_352   |    0    |    0    |    0    |    23   |
|          |  lshr_ln947_1_fu_470  |    0    |    0    |    0    |    12   |
|   lshr   |   lshr_ln958_fu_553   |    0    |    0    |    0    |    85   |
|          |   lshr_ln947_fu_745   |    0    |    0    |    0    |    11   |
|          |  lshr_ln958_1_fu_829  |    0    |    0    |    0    |    85   |
|----------|-----------------------|---------|---------|---------|---------|
|    shl   |    shl_ln958_fu_564   |    0    |    0    |    0    |    85   |
|          |   shl_ln958_1_fu_840  |    0    |    0    |    0    |    85   |
|----------|-----------------------|---------|---------|---------|---------|
|   cttz   |        l_fu_414       |    0    |    0    |    40   |    36   |
|          |       l_1_fu_688      |    0    |    0    |    40   |    36   |
|----------|-----------------------|---------|---------|---------|---------|
|          |    icmp_ln13_fu_265   |    0    |    0    |    0    |    9    |
|          |    icmp_ln15_fu_275   |    0    |    0    |    0    |    9    |
|          |    icmp_ln19_fu_295   |    0    |    0    |    0    |    11   |
|          |   icmp_ln935_fu_376   |    0    |    0    |    0    |    18   |
|   icmp   |  icmp_ln947_3_fu_455  |    0    |    0    |    0    |    18   |
|          |  icmp_ln947_2_fu_481  |    0    |    0    |    0    |    18   |
|          |   icmp_ln958_fu_542   |    0    |    0    |    0    |    18   |
|          |   icmp_ln947_fu_725   |    0    |    0    |    0    |    18   |
|          |  icmp_ln947_1_fu_756  |    0    |    0    |    0    |    13   |
|          |  icmp_ln958_1_fu_815  |    0    |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|---------|
|          |     tmp_V_5_fu_386    |    0    |    0    |    0    |    23   |
|          |       m_9_fu_570      |    0    |    0    |    0    |    32   |
|          | select_ln964_1_fu_605 |    0    |    0    |    0    |    8    |
|  select  |  select_ln935_fu_646  |    0    |    0    |    0    |    32   |
|          |     tmp_V_7_fu_659    |    0    |    0    |    0    |    8    |
|          |       m_2_fu_846      |    0    |    0    |    0    |    32   |
|          |  select_ln964_fu_880  |    0    |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|---------|
|          |   p_Result_11_fu_476  |    0    |    0    |    0    |    28   |
|          |        a_fu_487       |    0    |    0    |    0    |    2    |
|    and   |   and_ln949_1_fu_519  |    0    |    0    |    0    |    2    |
|          |   p_Result_6_fu_751   |    0    |    0    |    0    |    14   |
|          |       a_1_fu_762      |    0    |    0    |    0    |    2    |
|          |    and_ln949_fu_795   |    0    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|---------|
|    xor   |   xor_ln949_1_fu_501  |    0    |    0    |    0    |    2    |
|          |    xor_ln949_fu_776   |    0    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|---------|
|    or    |   or_ln949_2_fu_525   |    0    |    0    |    0    |    2    |
|          |    or_ln949_fu_801    |    0    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|---------|
|    mul   |    mul_ln941_fu_922   |    1    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |    zext_ln13_fu_260   |    0    |    0    |    0    |    0    |
|          |    zext_ln15_fu_271   |    0    |    0    |    0    |    0    |
|          |   zext_ln936_fu_287   |    0    |    0    |    0    |    0    |
|          |    zext_ln19_fu_291   |    0    |    0    |    0    |    0    |
|          |    zext_ln21_fu_307   |    0    |    0    |    0    |    0    |
|          |   zext_ln1116_fu_320  |    0    |    0    |    0    |    0    |
|          |  zext_ln1116_1_fu_332 |    0    |    0    |    0    |    0    |
|   zext   |  zext_ln1116_2_fu_347 |    0    |    0    |    0    |    0    |
|          |   zext_ln941_fu_365   |    0    |    0    |    0    |    0    |
|          |  zext_ln947_1_fu_466  |    0    |    0    |    0    |    0    |
|          |        m_fu_539       |    0    |    0    |    0    |    0    |
|          |      m_14_fu_602      |    0    |    0    |    0    |    0    |
|          |   zext_ln947_fu_741   |    0    |    0    |    0    |    0    |
|          |       m_1_fu_821      |    0    |    0    |    0    |    0    |
|          |      m_15_fu_868      |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |      tmp_s_fu_312     |    0    |    0    |    0    |    0    |
|          |      tmp_1_fu_324     |    0    |    0    |    0    |    0    |
|          |   p_Result_15_fu_406  |    0    |    0    |    0    |    0    |
|bitconcatenate|      or_ln_fu_531     |    0    |    0    |    0    |    0    |
|          |      tmp_6_fu_623     |    0    |    0    |    0    |    0    |
|          |   p_Result_18_fu_680  |    0    |    0    |    0    |    0    |
|          |   or_ln949_1_fu_807   |    0    |    0    |    0    |    0    |
|          |      tmp_5_fu_899     |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |   p_Result_17_fu_357  |    0    |    0    |    0    |    0    |
|          |  trunc_ln944_1_fu_428 |    0    |    0    |    0    |    0    |
|          |  trunc_ln947_1_fu_432 |    0    |    0    |    0    |    0    |
|   trunc  |  trunc_ln943_1_fu_436 |    0    |    0    |    0    |    0    |
|          |   trunc_ln943_fu_696  |    0    |    0    |    0    |    0    |
|          |   trunc_ln944_fu_705  |    0    |    0    |    0    |    0    |
|          |   trunc_ln947_fu_731  |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |   sext_ln941_fu_361   |    0    |    0    |    0    |    0    |
|   sext   |  sext_ln938_1_fu_392  |    0    |    0    |    0    |    0    |
|          |   sext_ln938_fu_666   |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |   p_Result_14_fu_369  |    0    |    0    |    0    |    0    |
|          |     tmp_17_fu_493     |    0    |    0    |    0    |    0    |
|          |   p_Result_12_fu_512  |    0    |    0    |    0    |    0    |
| bitselect|     tmp_18_fu_594     |    0    |    0    |    0    |    0    |
|          |     tmp_13_fu_768     |    0    |    0    |    0    |    0    |
|          |   p_Result_7_fu_788   |    0    |    0    |    0    |    0    |
|          |     tmp_14_fu_872     |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |   p_Result_s_fu_396   |    0    |    0    |    0    |    0    |
|          |     tmp_16_fu_445     |    0    |    0    |    0    |    0    |
|partselect|       m_4_fu_584      |    0    |    0    |    0    |    0    |
|          |   p_Result_4_fu_670   |    0    |    0    |    0    |    0    |
|          |     tmp_12_fu_715     |    0    |    0    |    0    |    0    |
|          |       m_s_fu_858      |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|  partset |   p_Result_16_fu_630  |    0    |    0    |    0    |    0    |
|          |   p_Result_19_fu_906  |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|   Total  |                       |    12   |  3.7165 |   1732  |   4917  |
|----------|-----------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|dense_array|    0   |   64   |    5   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   64   |    5   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln13_reg_929      |    4   |
|  bitcast_ln739_1_reg_1095  |   32   |
|         d_0_reg_208        |    4   |
|          d_reg_945         |    4   |
| dense_biases_V_addr_reg_979|    4   |
|dense_weights_V_addr_reg_969|   11   |
|         f_0_reg_231        |    8   |
|          f_reg_964         |    8   |
|  flat_array_V_addr_reg_974 |    8   |
|     icmp_ln935_reg_1003    |    1   |
|    icmp_ln958_1_reg_1085   |    1   |
|        l_1_reg_1064        |   32   |
|        m_4_reg_1037        |   31   |
|      mul_ln941_reg_990     |   23   |
|     or_ln949_1_reg_1080    |   32   |
|     p_Result_14_reg_997    |    1   |
|     p_Result_17_reg_984    |    1   |
|    p_Result_19_reg_1090    |   32   |
|      phi_ln13_reg_197      |    4   |
|    select_ln935_reg_1047   |   32   |
|    sext_ln938_1_reg_1008   |   28   |
|     sext_ln938_reg_1057    |   14   |
|    sub_ln944_1_reg_1074    |   32   |
|     sub_ln944_reg_1015     |   32   |
|       tmp_18_reg_1042      |    1   |
|        tmp_reg_1100        |   32   |
|   trunc_ln943_1_reg_1032   |    8   |
|    trunc_ln943_reg_1069    |    8   |
|   trunc_ln944_1_reg_1022   |   28   |
|   trunc_ln947_1_reg_1027   |    5   |
|       w_sum_0_reg_219      |   32   |
|       w_sum_reg_1052       |   32   |
|      zext_ln15_reg_937     |   10   |
|      zext_ln19_reg_956     |   12   |
|     zext_ln936_reg_950     |   64   |
+----------------------------+--------+
|            Total           |   611  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_144 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_144 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_158 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_171 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_184 |  p0  |   2  |   4  |    8   ||    9    |
|  w_sum_0_reg_219  |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_249    |  p1  |   3  |  32  |   96   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   278  || 8.32075 ||    69   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   12   |    3   |  1732  |  4917  |    -   |
|   Memory  |    0   |    -   |    -   |   64   |    5   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   69   |    -   |
|  Register |    -   |    -   |    -   |   611  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   12   |   12   |  2407  |  4991  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
