Analysis & Synthesis report for FC
Mon Jan 22 16:40:18 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Jan 22 16:40:18 2024               ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; FC                                              ;
; Top-level Entity Name              ; IntegrationFC                                   ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; IntegrationFC      ; FC                 ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jan 22 16:39:59 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FC -c FC
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file integrationfc.v
    Info (12023): Found entity 1: IntegrationFC
Info (12021): Found 1 design units, including 1 entities, in source file weightmemory_tb.v
    Info (12023): Found entity 1: weightMemroy_TB
Info (12021): Found 1 design units, including 1 entities, in source file weightmemory.v
    Info (12023): Found entity 1: weightMemory
Info (12021): Found 1 design units, including 1 entities, in source file usingthetanh16_tb .v
    Info (12023): Found entity 1: UsingTheTanh16_TB
Info (12021): Found 1 design units, including 1 entities, in source file usingthetanh16.v
    Info (12023): Found entity 1: UsingTheTanh16
Info (12021): Found 1 design units, including 1 entities, in source file usingthetanh_tb.v
    Info (12023): Found entity 1: UsingTheTanh_TB
Info (12021): Found 1 design units, including 1 entities, in source file usingthetanh.v
    Info (12023): Found entity 1: UsingTheTanh
Info (12021): Found 1 design units, including 1 entities, in source file softmax_tb.v
    Info (12023): Found entity 1: softmax_tb
Info (12021): Found 1 design units, including 1 entities, in source file softmax_2.v
    Info (12023): Found entity 1: softmax2
Info (12021): Found 1 design units, including 1 entities, in source file softmax_1.v
    Info (12023): Found entity 1: softmax1
Info (12021): Found 1 design units, including 1 entities, in source file softmax.v
    Info (12023): Found entity 1: softmax
Info (12021): Found 1 design units, including 1 entities, in source file rfselector.v
    Info (12023): Found entity 1: RFselector
Info (12021): Found 1 design units, including 1 entities, in source file processingelement16_tb.v
    Info (12023): Found entity 1: processingElement16_TB
Info (12021): Found 1 design units, including 1 entities, in source file processingelement16.v
    Info (12023): Found entity 1: processingElement16
Info (12021): Found 1 design units, including 1 entities, in source file processingelement_tb.v
    Info (12023): Found entity 1: processingElement_TB
Info (12021): Found 1 design units, including 1 entities, in source file processingelement.v
    Info (12023): Found entity 1: processingElement
Info (12021): Found 1 design units, including 1 entities, in source file layer_tb.v
    Info (12023): Found entity 1: layer_TB
Info (12021): Found 1 design units, including 1 entities, in source file layer.v
    Info (12023): Found entity 1: layer
Info (12021): Found 1 design units, including 1 entities, in source file integrationfc_tb.v
    Info (12023): Found entity 1: IntegrationFC_tb
Info (12021): Found 1 design units, including 1 entities, in source file integrationconvpart.v
    Info (12023): Found entity 1: integrationFC
Info (12021): Found 1 design units, including 1 entities, in source file hyperbolictangent16_tb.v
    Info (12023): Found entity 1: HyperBolicTangent16_TB
Info (12021): Found 1 design units, including 1 entities, in source file hyperbolictangent16.v
    Info (12023): Found entity 1: HyperBolicTangent16
Info (12021): Found 1 design units, including 1 entities, in source file hyperbolictangent_tb.v
    Info (12023): Found entity 1: HyperBolicTangent_TB
Info (12021): Found 1 design units, including 1 entities, in source file hyperbolictangent.v
    Info (12023): Found entity 1: HyperBolicTangent
Info (12021): Found 1 design units, including 1 entities, in source file floatreciprocal_tb.v
    Info (12023): Found entity 1: floatReciprocal_tb
Info (12021): Found 1 design units, including 1 entities, in source file floatreciprocal.v
    Info (12023): Found entity 1: floatReciprocal
Info (12021): Found 1 design units, including 1 entities, in source file floatmult16_tb.v
    Info (12023): Found entity 1: floatMult16_TB
Info (12021): Found 1 design units, including 1 entities, in source file floatmult16.v
    Info (12023): Found entity 1: floatMult16
Info (12021): Found 1 design units, including 1 entities, in source file floatmult_tb.v
    Info (12023): Found entity 1: floatMult_TB
Info (12021): Found 1 design units, including 1 entities, in source file floatmult.v
    Info (12023): Found entity 1: floatMult
Info (12021): Found 1 design units, including 1 entities, in source file floatadd16_tb.v
    Info (12023): Found entity 1: floatAdd16_TB
Info (12021): Found 1 design units, including 1 entities, in source file floatadd16.v
    Info (12023): Found entity 1: floatAdd16
Info (12021): Found 1 design units, including 1 entities, in source file floatadd_tb.v
    Info (12023): Found entity 1: floatAdd_TB
Info (12021): Found 1 design units, including 1 entities, in source file floatadd.v
    Info (12023): Found entity 1: floatAdd
Info (12021): Found 1 design units, including 1 entities, in source file exponent_tb.v
    Info (12023): Found entity 1: exponent_tb
Info (12021): Found 1 design units, including 1 entities, in source file exponent.v
    Info (12023): Found entity 1: exponent
Info (12021): Found 1 design units, including 1 entities, in source file convunit_tb.v
    Info (12023): Found entity 1: convUnit_TB
Info (12021): Found 1 design units, including 1 entities, in source file convunit.v
    Info (12023): Found entity 1: convUnit
Info (12021): Found 1 design units, including 1 entities, in source file convlayersingle_tb.v
    Info (12023): Found entity 1: convLayerSingle_TB
Info (12021): Found 1 design units, including 1 entities, in source file convlayersingle.v
    Info (12023): Found entity 1: convLayerSingle
Info (12021): Found 1 design units, including 1 entities, in source file convlayermulti_tb.v
    Info (12023): Found entity 1: convLayerMulti_TB
Info (12021): Found 1 design units, including 1 entities, in source file convlayermulti.v
    Info (12023): Found entity 1: convLayerMulti
Info (12021): Found 1 design units, including 1 entities, in source file avgunit_tb.v
    Info (12023): Found entity 1: AvgUnit_tb
Info (12021): Found 1 design units, including 1 entities, in source file avgunit.v
    Info (12023): Found entity 1: AvgUnit
Info (12021): Found 1 design units, including 1 entities, in source file avgpoolsingle_tb.v
    Info (12023): Found entity 1: AvgPoolSingle_TB
Info (12021): Found 1 design units, including 1 entities, in source file avgpoolsingle.v
    Info (12023): Found entity 1: avgPoolSingle
Info (12021): Found 1 design units, including 1 entities, in source file avgpoolmulti_tb2.v
    Info (12023): Found entity 1: AvgPoolMulti_tb2
Info (12021): Found 1 design units, including 1 entities, in source file avgpoolmulti_tb.v
    Info (12023): Found entity 1: AvgPoolMulti_tb
Info (12021): Found 1 design units, including 1 entities, in source file avgpoolmulti.v
    Info (12023): Found entity 1: AvgPoolMulti
Info (12021): Found 1 design units, including 1 entities, in source file annfull_tb.v
    Info (12023): Found entity 1: ANNfull_TB
Info (12021): Found 1 design units, including 1 entities, in source file annfull.v
    Info (12023): Found entity 1: ANNfull
Info (12021): Found 1 design units, including 1 entities, in source file activationfunction_tb.v
    Info (12023): Found entity 1: activationFunction_TB
Info (12021): Found 1 design units, including 1 entities, in source file activationfunction.v
    Info (12023): Found entity 1: activationFunction
Info (12127): Elaborating entity "IntegrationFC" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at IntegrationFC.v(99): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at IntegrationFC.v(100): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at IntegrationFC.v(109): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at IntegrationFC.v(118): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at IntegrationFC.v(122): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "weightMemory" for hierarchy "weightMemory:W1"
Error (10054): Verilog HDL File I/O error at weightMemory.v(29): can't open Verilog Design File "D:TKHDLCNN-FPGA-masterWeight FilesParameters With No Seperatorsweightsdense_1_IEEE.txt" File: D:/TKHDL/Fully_Connected/weightMemory.v Line: 29
Error (12152): Can't elaborate user hierarchy "weightMemory:W1" File: D:/TKHDL/Fully_Connected/IntegrationFC.v Line: 40
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings
    Error: Peak virtual memory: 6717 megabytes
    Error: Processing ended: Mon Jan 22 16:40:18 2024
    Error: Elapsed time: 00:00:19
    Error: Total CPU time (on all processors): 00:00:18


