// Seed: 4001473472
module module_0 (
    output supply1 id_0,
    output tri1 id_1,
    output uwire id_2,
    input tri1 id_3,
    output wor id_4,
    output tri id_5,
    input tri1 id_6,
    output supply0 id_7,
    input supply1 id_8,
    output tri1 id_9,
    output tri1 id_10,
    input tri id_11,
    input supply0 id_12,
    input tri0 id_13,
    input supply1 id_14,
    input tri1 id_15,
    input supply0 id_16
);
  wor id_18 = 1;
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    input wor id_2,
    input tri1 id_3,
    input supply0 id_4,
    input wand id_5,
    input wand id_6,
    output tri0 id_7
    , id_29,
    input tri1 id_8,
    input wor id_9,
    input tri0 id_10,
    output wire id_11
    , id_30,
    output uwire id_12,
    input supply1 id_13,
    input wire id_14,
    input tri id_15,
    output supply1 id_16,
    input tri0 id_17,
    input uwire id_18,
    input wand id_19,
    input wand id_20,
    input tri id_21,
    output tri0 id_22,
    output wire id_23,
    output wor id_24,
    output wor id_25,
    input tri1 id_26,
    input tri0 id_27
);
  assign id_30[1] = 1;
  id_31(
      .id_0(1), .id_1(id_5)
  );
  wire id_32;
  module_0(
      id_22,
      id_23,
      id_22,
      id_6,
      id_7,
      id_7,
      id_20,
      id_24,
      id_14,
      id_12,
      id_25,
      id_9,
      id_10,
      id_5,
      id_8,
      id_20,
      id_4
  );
endmodule
