// Seed: 1984103348
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    input supply1 id_2
);
  tri1 id_4 = 1;
  wire id_5;
  supply0 id_6;
  assign id_6 = id_4;
  id_7(
      1, 1 == 1, id_4, id_7
  );
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output supply0 id_4,
    output supply1 id_5,
    input tri id_6,
    input wor id_7,
    input wor id_8,
    output wire id_9,
    input wand id_10,
    input tri id_11,
    output uwire id_12,
    input uwire id_13,
    output wor id_14,
    output wor id_15,
    input uwire id_16,
    output uwire id_17,
    input tri1 id_18,
    input tri id_19
);
  assign id_17 = id_1;
  module_0(
      id_2, id_14, id_2
  ); id_21 :
  assert property (@(posedge id_1) id_8)
  else;
  wire id_22;
endmodule
