// Seed: 3957436095
module module_0 (
    output wire id_0,
    input uwire id_1,
    output uwire id_2,
    input wand id_3,
    output supply1 id_4,
    output supply1 id_5,
    input supply1 id_6,
    output wand id_7,
    output tri0 id_8,
    input wor id_9,
    input tri1 id_10,
    input uwire id_11,
    input uwire id_12,
    input tri id_13,
    input wand id_14,
    input wire id_15
);
  uwire id_17 = {1, id_17, id_3, id_14};
endmodule : id_18
module module_1 (
    input wor id_0,
    output wire id_1,
    output tri1 id_2,
    input wire id_3,
    output logic id_4,
    input uwire id_5,
    input tri id_6,
    output tri id_7,
    output supply1 id_8,
    input logic id_9,
    output wor id_10
);
  always begin
    id_4 <= id_9;
  end
  module_0(
      id_2,
      id_3,
      id_1,
      id_0,
      id_7,
      id_1,
      id_6,
      id_8,
      id_10,
      id_6,
      id_3,
      id_5,
      id_6,
      id_3,
      id_6,
      id_3
  );
  assign id_8 = 1'h0;
endmodule
