Library ieee;
use ieee.std_logic_1164.all;

Entity IRBlock is

Port
(
IRIN: in std_logic;
IROUT: in std_logic;

Branch: in std_logic;

BUS2: in std_logic_vector(31 downto 0);
BUS3: out std_logic_vector(31 downto 0);

Clk: in std_logic;
RST: in std_logic 

);

end entity;

Architecture IRBlockArch of IRBlock is
begin

end IRBlockArch;