
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.srcs/utils_1/imports/synth_1/Top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.srcs/utils_1/imports/synth_1/Top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Top -part xc7a75tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Device 21-403] Loading part xc7a75tfgg484-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 38564
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'xpm_cdc_async_rst' [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/XEM7310-A75/okCoreHarness.v:15399]
INFO: [Synth 8-9937] previous definition of design element 'xpm_cdc_async_rst' is here [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1258]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.598 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/Verilog/Top.v:3]
INFO: [Synth 8-6157] synthesizing module 'okHost' [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/XEM7310-A75/okLibrary.v:10]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27836]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27836]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55687]
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55687]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63629]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 9.920000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 54.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63629]
WARNING: [Synth 8-7071] port 'CLKFBOUTB' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/XEM7310-A75/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT0B' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/XEM7310-A75/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT1' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/XEM7310-A75/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT1B' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/XEM7310-A75/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT2' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/XEM7310-A75/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT2B' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/XEM7310-A75/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT3' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/XEM7310-A75/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT3B' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/XEM7310-A75/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT4' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/XEM7310-A75/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT5' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/XEM7310-A75/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT6' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/XEM7310-A75/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'PWRDWN' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/XEM7310-A75/okLibrary.v:53]
WARNING: [Synth 8-7023] instance 'mmcm0' of module 'MMCME2_BASE' has 18 connections declared, but only 6 given [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/XEM7310-A75/okLibrary.v:53]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6157] synthesizing module 'GND' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:28815]
INFO: [Synth 8-6155] done synthesizing module 'GND' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:28815]
INFO: [Synth 8-6157] synthesizing module 'VCC' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:109689]
INFO: [Synth 8-6155] done synthesizing module 'VCC' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:109689]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6157] synthesizing module 'LUT6' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized0' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT3' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62720]
INFO: [Synth 8-6155] done synthesizing module 'LUT3' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62720]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62682]
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62682]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized1' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized0' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62720]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62720]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized2' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized2' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized3' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized3' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6157] synthesizing module 'FDSE' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27972]
INFO: [Synth 8-6155] done synthesizing module 'FDSE' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27972]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1486]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1486]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62682]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62682]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62682]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized1' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62682]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62720]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized1' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62720]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized4' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized4' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27776]
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27776]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27620]
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27620]
INFO: [Synth 8-6157] synthesizing module 'RAMB18E1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:102852]
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E1' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:102852]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27836]
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27836]
INFO: [Synth 8-6157] synthesizing module 'FDPE__parameterized0' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27776]
INFO: [Synth 8-6155] done synthesizing module 'FDPE__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27776]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized5' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized5' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized6' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized6' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized7' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized7' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized8' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized8' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized9' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized9' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized10' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized10' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized11' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized11' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized5' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized5' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6157] synthesizing module 'DNA_PORT' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:26095]
INFO: [Synth 8-6155] done synthesizing module 'DNA_PORT' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:26095]
INFO: [Synth 8-6157] synthesizing module 'FDCE__parameterized0' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27620]
INFO: [Synth 8-6155] done synthesizing module 'FDCE__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27620]
INFO: [Synth 8-6157] synthesizing module 'FDPE__parameterized1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27776]
INFO: [Synth 8-6155] done synthesizing module 'FDPE__parameterized1' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27776]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized12' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized12' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized13' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized13' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized14' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized14' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized15' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized15' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized4' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized4' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized16' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized16' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized5' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized5' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized17' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized17' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'RAM128X1S' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:97818]
INFO: [Synth 8-6155] done synthesizing module 'RAM128X1S' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:97818]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized6' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized6' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized18' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized18' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized7' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized7' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:98065]
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:98065]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized8' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized8' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized9' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized9' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized10' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized10' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized11' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized11' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized19' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized19' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized20' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized20' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized12' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized12' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized13' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized13' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized21' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized21' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized14' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized14' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized15' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized15' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized16' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized16' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized22' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized22' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized17' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized17' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized18' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized18' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized19' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized19' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized20' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized20' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized23' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized23' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized24' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized24' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized21' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized21' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6157] synthesizing module 'RAMB18E1__parameterized0' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:102852]
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E1__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:102852]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized25' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized25' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized26' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized26' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized27' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized27' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized28' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized28' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized29' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized29' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized30' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized30' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized31' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized31' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized32' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized32' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized33' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized33' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized34' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized34' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized35' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized36' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'dna' of module 'okHost' is unconnected for instance 'okHI' [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/Verilog/Top.v:39]
WARNING: [Synth 8-7071] port 'dna_valid' of module 'okHost' is unconnected for instance 'okHI' [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/Verilog/Top.v:39]
WARNING: [Synth 8-7023] instance 'okHI' of module 'okHost' has 9 connections declared, but only 7 given [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/Verilog/Top.v:39]
	Parameter N bound to: 11 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'rst' does not match port width (1) of module 'fifo_w32_1024_r256_128' [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/Verilog/Top.v:93]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'fifo_w32_1024_r256_128' is unconnected for instance 'okPipeIn_fifo' [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/Verilog/Top.v:92]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'fifo_w32_1024_r256_128' is unconnected for instance 'okPipeIn_fifo' [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/Verilog/Top.v:92]
WARNING: [Synth 8-7023] instance 'okPipeIn_fifo' of module 'fifo_w32_1024_r256_128' has 14 connections declared, but only 12 given [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/Verilog/Top.v:92]
WARNING: [Synth 8-7071] port 'rd_data_count' of module 'fifo_w256_1024_r64_4096_ib' is unconnected for instance 'fifo_pattern_to_sensors' [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/Verilog/patternToSensors_v0_T4.v:87]
WARNING: [Synth 8-7071] port 'wr_data_count' of module 'fifo_w256_1024_r64_4096_ib' is unconnected for instance 'fifo_pattern_to_sensors' [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/Verilog/patternToSensors_v0_T4.v:87]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'fifo_w256_1024_r64_4096_ib' is unconnected for instance 'fifo_pattern_to_sensors' [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/Verilog/patternToSensors_v0_T4.v:87]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'fifo_w256_1024_r64_4096_ib' is unconnected for instance 'fifo_pattern_to_sensors' [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/Verilog/patternToSensors_v0_T4.v:87]
WARNING: [Synth 8-7023] instance 'fifo_pattern_to_sensors' of module 'fifo_w256_1024_r64_4096_ib' has 15 connections declared, but only 11 given [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/Verilog/patternToSensors_v0_T4.v:87]
WARNING: [Synth 8-689] width (32) of port connection 'reset' does not match port width (1) of module 'patternToSensors_v0' [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/Verilog/Top.v:109]
WARNING: [Synth 8-689] width (32) of port connection 'rst' does not match port width (1) of module 'fifo_w64_128_r32_256' [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/Verilog/Top.v:126]
WARNING: [Synth 8-689] width (10) of port connection 'rd_data_count' does not match port width (8) of module 'fifo_w64_128_r32_256' [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/Verilog/Top.v:136]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'fifo_w64_128_r32_256' is unconnected for instance 'okPipeOut_fifo' [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/Verilog/Top.v:125]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'fifo_w64_128_r32_256' is unconnected for instance 'okPipeOut_fifo' [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/Verilog/Top.v:125]
WARNING: [Synth 8-7023] instance 'okPipeOut_fifo' of module 'fifo_w64_128_r32_256' has 14 connections declared, but only 12 given [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/Verilog/Top.v:125]
WARNING: [Synth 8-6014] Unused sequential element pat_fifo_rd_en_reg was removed.  [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/Verilog/loadPattern_v0_T4.v:81]
WARNING: [Synth 8-3848] Net MSTREAMOUT in module/entity patternToSensors_v0 does not have driver. [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/Verilog/patternToSensors_v0_T4.v:37]
WARNING: [Synth 8-7129] Port FIFO_empty in module load_pattern_v0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port camfifo_empty in module load_pattern_v0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MSTREAMOUT[20] in module patternToSensors_v0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MSTREAMOUT[19] in module patternToSensors_v0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MSTREAMOUT[18] in module patternToSensors_v0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MSTREAMOUT[17] in module patternToSensors_v0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MSTREAMOUT[16] in module patternToSensors_v0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MSTREAMOUT[15] in module patternToSensors_v0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MSTREAMOUT[14] in module patternToSensors_v0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MSTREAMOUT[13] in module patternToSensors_v0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MSTREAMOUT[12] in module patternToSensors_v0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MSTREAMOUT[11] in module patternToSensors_v0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MSTREAMOUT[10] in module patternToSensors_v0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MSTREAMOUT[9] in module patternToSensors_v0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MSTREAMOUT[8] in module patternToSensors_v0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MSTREAMOUT[7] in module patternToSensors_v0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MSTREAMOUT[6] in module patternToSensors_v0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MSTREAMOUT[5] in module patternToSensors_v0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MSTREAMOUT[4] in module patternToSensors_v0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MSTREAMOUT[3] in module patternToSensors_v0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MSTREAMOUT[2] in module patternToSensors_v0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MSTREAMOUT[1] in module patternToSensors_v0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_en_i in module patternToSensors_v0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[112] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[111] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[110] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[109] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[108] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[107] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[106] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[105] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[104] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[103] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[102] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[101] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[100] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[99] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[98] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[97] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[96] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[95] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[94] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[93] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[92] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[91] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[90] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[89] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[88] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[87] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[86] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[85] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[84] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[83] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[82] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[81] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[80] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[79] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[78] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[77] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[76] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[75] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[74] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[73] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[72] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[71] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[70] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[69] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[68] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[67] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[66] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[65] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[64] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[63] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[62] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[61] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[60] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[59] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[58] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[57] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[56] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[55] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[54] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[53] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[52] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[51] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[50] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[49] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[48] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[47] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[45] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[44] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[43] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[41] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[40] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[31] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[30] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[29] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[28] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[27] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[26] in module okBTPipeOut is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1288.891 ; gain = 4.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1288.891 ; gain = 4.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1288.891 ; gain = 4.293
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1288.891 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'okHI/hi_clk_bufg' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.gen/sources_1/ip/fifo_w32_1024_r256_128/fifo_w32_1024_r256_128/fifo_w32_1024_r256_128_in_context.xdc] for cell 'okPipeIn_fifo'
Finished Parsing XDC File [c:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.gen/sources_1/ip/fifo_w32_1024_r256_128/fifo_w32_1024_r256_128/fifo_w32_1024_r256_128_in_context.xdc] for cell 'okPipeIn_fifo'
Parsing XDC File [c:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.gen/sources_1/ip/fifo_w256_1024_r64_4096_ib/fifo_w256_1024_r64_4096_ib/fifo_w256_1024_r64_4096_ib_in_context.xdc] for cell 'u_patternToSensors/fifo_pattern_to_sensors'
Finished Parsing XDC File [c:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.gen/sources_1/ip/fifo_w256_1024_r64_4096_ib/fifo_w256_1024_r64_4096_ib/fifo_w256_1024_r64_4096_ib_in_context.xdc] for cell 'u_patternToSensors/fifo_pattern_to_sensors'
Parsing XDC File [c:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.gen/sources_1/ip/fifo_w64_128_r32_256/fifo_w64_128_r32_256/fifo_w64_128_r32_256_in_context.xdc] for cell 'okPipeOut_fifo'
Finished Parsing XDC File [c:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.gen/sources_1/ip/fifo_w64_128_r32_256/fifo_w64_128_r32_256/fifo_w64_128_r32_256_in_context.xdc] for cell 'okPipeOut_fifo'
Parsing XDC File [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/Verilog/Verilog_constraint/xem7310.xdc]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/Verilog/Verilog_constraint/xem7310.xdc:72]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/Verilog/Verilog_constraint/xem7310.xdc:73]
Finished Parsing XDC File [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/Verilog/Verilog_constraint/xem7310.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/Verilog/Verilog_constraint/xem7310.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1377.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 97 instances were transformed.
  IBUFG => IBUF: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 33 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instance 
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1377.559 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'okPipeIn_fifo' at clock pin 'rd_clk' is different from the actual clock period '9.920', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'okPipeOut_fifo' at clock pin 'rd_clk' is different from the actual clock period '9.920', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u_patternToSensors/fifo_pattern_to_sensors' at clock pin 'rd_clk' is different from the actual clock period '9.920', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1377.559 ; gain = 92.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1377.559 ; gain = 92.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for okPipeIn_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_patternToSensors/fifo_pattern_to_sensors. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for okPipeOut_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for okHI/core0/core0/\a0/cb0 /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1377.559 ; gain = 92.961
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'load_pattern_v0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_init |                               00 | 00000000000000000000000000000001
            S_RESET_ALL1 |                               01 | 00000000000000000000000000000101
             S_subc_pats |                               10 | 00000000000000000000000000000011
             S_subc_last |                               11 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'load_pattern_v0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1377.559 ; gain = 92.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (l008c72ad3b3ec61be52cde84a395c4fa_reg) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (la85eaf42c58af45585f858cdefb86492_reg) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[0]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[10]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[11]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[12]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[13]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[14]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[15]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[16]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[17]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[18]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[19]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[1]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[20]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[21]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[22]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[23]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[24]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[25]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[26]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[27]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[28]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[29]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[2]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[30]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[31]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[3]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[4]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[5]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[6]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[7]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[8]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[9]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[0]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[10]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[11]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[12]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[13]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[14]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[15]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[16]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[17]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[18]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[19]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[1]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[20]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[21]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[22]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[23]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[24]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[25]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[26]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[27]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[28]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[29]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[2]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[30]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[31]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[3]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[4]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[5]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[6]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[7]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[8]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[9]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lf38b0951701b1c1d5bc7a746e996b3c6_reg) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[10]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[11]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[12]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[13]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[14]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[15]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[16]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[17]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[18]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[19]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[1]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[20]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[21]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[22]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[23]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[24]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[25]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[26]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[27]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[28]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[29]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[2]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[30]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[31]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[3]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[4]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[5]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[6]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[7]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[8]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[9]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[10]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[11]) is unused and will be removed from module okWireIn.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1377.559 ; gain = 92.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst' to pin 'okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1377.559 ; gain = 92.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1377.559 ; gain = 92.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1377.559 ; gain = 92.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1377.559 ; gain = 92.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1377.559 ; gain = 92.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1377.559 ; gain = 92.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1377.559 ; gain = 92.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1377.559 ; gain = 92.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1377.559 ; gain = 92.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |fifo_w32_1024_r256_128     |         1|
|2     |fifo_w64_128_r32_256       |         1|
|3     |fifo_w256_1024_r64_4096_ib |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |fifo_w256_1024_r64_4096_ib |     1|
|2     |fifo_w32_1024_r256         |     1|
|3     |fifo_w64_128_r32           |     1|
|4     |BUFG                       |     2|
|5     |CARRY4                     |    70|
|6     |DNA_PORT                   |     1|
|7     |LUT1                       |    65|
|8     |LUT2                       |   359|
|9     |LUT3                       |   132|
|10    |LUT4                       |   214|
|11    |LUT5                       |   135|
|12    |LUT6                       |   452|
|14    |MMCME2_BASE                |     1|
|15    |RAM128X1S                  |     8|
|16    |RAM32M                     |     4|
|17    |RAMB18E1                   |     2|
|19    |RAMB36E1                   |     1|
|20    |FDCE                       |   159|
|21    |FDPE                       |    37|
|22    |FDRE                       |   930|
|23    |FDSE                       |    22|
|24    |IBUF                       |     4|
|25    |IBUFG                      |     1|
|26    |IOBUF                      |    33|
|27    |OBUF                       |     4|
|28    |OBUFT                      |     7|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1377.559 ; gain = 92.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 956 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1377.559 ; gain = 4.293
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 1377.559 ; gain = 92.961
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1377.559 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 170 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'okHI/hi_clk_bufg' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1377.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 97 instances were transformed.
  IBUFG => IBUF: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 33 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instance 
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

Synth Design complete, checksum: 9db7e51c
INFO: [Common 17-83] Releasing license: Synthesis
234 Infos, 241 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 1377.559 ; gain = 92.961
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 27 17:21:10 2023...
