
SAME70_FONTS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002e3c  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000043c  20400000  00402e3c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000490  2040043c  00403278  0002043c  2**2
                  ALLOC
  3 .stack        00002004  204008cc  00403708  0002043c  2**0
                  ALLOC
  4 .heap         00000200  204028d0  0040570c  0002043c  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  0002043c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002046a  2**0
                  CONTENTS, READONLY
  7 .debug_info   00015164  00000000  00000000  000204c3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002599  00000000  00000000  00035627  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00005e7e  00000000  00000000  00037bc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000a70  00000000  00000000  0003da3e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000a08  00000000  00000000  0003e4ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001ffd0  00000000  00000000  0003eeb6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000b453  00000000  00000000  0005ee86  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00093d9c  00000000  00000000  0006a2d9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002d7c  00000000  00000000  000fe078  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	d0 28 40 20 d5 29 40 00 85 2a 40 00 85 2a 40 00     .(@ .)@..*@..*@.
  400010:	85 2a 40 00 85 2a 40 00 85 2a 40 00 00 00 00 00     .*@..*@..*@.....
	...
  40002c:	85 2a 40 00 85 2a 40 00 00 00 00 00 85 2a 40 00     .*@..*@......*@.
  40003c:	85 2a 40 00 85 2a 40 00 85 2a 40 00 85 2a 40 00     .*@..*@..*@..*@.
  40004c:	85 2a 40 00 85 2a 40 00 85 2a 40 00 85 2a 40 00     .*@..*@..*@..*@.
  40005c:	85 2a 40 00 85 2a 40 00 00 00 00 00 8d 21 40 00     .*@..*@......!@.
  40006c:	a5 21 40 00 bd 21 40 00 85 2a 40 00 85 2a 40 00     .!@..!@..*@..*@.
  40007c:	85 2a 40 00 d5 21 40 00 ed 21 40 00 85 2a 40 00     .*@..!@..!@..*@.
  40008c:	85 2a 40 00 85 2a 40 00 85 2a 40 00 85 2a 40 00     .*@..*@..*@..*@.
  40009c:	05 05 40 00 85 2a 40 00 85 2a 40 00 85 2a 40 00     ..@..*@..*@..*@.
  4000ac:	85 2a 40 00 85 2a 40 00 85 2a 40 00 85 2a 40 00     .*@..*@..*@..*@.
  4000bc:	85 2a 40 00 85 2a 40 00 85 2a 40 00 85 2a 40 00     .*@..*@..*@..*@.
  4000cc:	85 2a 40 00 85 2a 40 00 85 2a 40 00 85 2a 40 00     .*@..*@..*@..*@.
  4000dc:	85 2a 40 00 85 2a 40 00 85 2a 40 00 85 2a 40 00     .*@..*@..*@..*@.
  4000ec:	85 2a 40 00 85 2a 40 00 85 2a 40 00 85 2a 40 00     .*@..*@..*@..*@.
  4000fc:	85 2a 40 00 85 2a 40 00 85 2a 40 00 85 2a 40 00     .*@..*@..*@..*@.
  40010c:	85 2a 40 00 85 2a 40 00 00 00 00 00 00 00 00 00     .*@..*@.........
  40011c:	00 00 00 00 85 2a 40 00 85 2a 40 00 85 2a 40 00     .....*@..*@..*@.
  40012c:	85 2a 40 00 85 2a 40 00 85 2a 40 00 85 2a 40 00     .*@..*@..*@..*@.
  40013c:	85 2a 40 00 85 2a 40 00 85 2a 40 00 85 2a 40 00     .*@..*@..*@..*@.
  40014c:	85 2a 40 00 85 2a 40 00 85 2a 40 00 85 2a 40 00     .*@..*@..*@..*@.
  40015c:	85 2a 40 00 85 2a 40 00 85 2a 40 00                 .*@..*@..*@.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	2040043c 	.word	0x2040043c
  400184:	00000000 	.word	0x00000000
  400188:	00402e3c 	.word	0x00402e3c

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	00402e3c 	.word	0x00402e3c
  4001c8:	20400440 	.word	0x20400440
  4001cc:	00402e3c 	.word	0x00402e3c
  4001d0:	00000000 	.word	0x00000000

004001d4 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4001d4:	b480      	push	{r7}
  4001d6:	b087      	sub	sp, #28
  4001d8:	af00      	add	r7, sp, #0
  4001da:	60f8      	str	r0, [r7, #12]
  4001dc:	60b9      	str	r1, [r7, #8]
  4001de:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4001e0:	68fa      	ldr	r2, [r7, #12]
  4001e2:	68bb      	ldr	r3, [r7, #8]
  4001e4:	019b      	lsls	r3, r3, #6
  4001e6:	4413      	add	r3, r2
  4001e8:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4001ea:	697b      	ldr	r3, [r7, #20]
  4001ec:	2202      	movs	r2, #2
  4001ee:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4001f0:	697b      	ldr	r3, [r7, #20]
  4001f2:	f04f 32ff 	mov.w	r2, #4294967295
  4001f6:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4001f8:	697b      	ldr	r3, [r7, #20]
  4001fa:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4001fc:	697b      	ldr	r3, [r7, #20]
  4001fe:	687a      	ldr	r2, [r7, #4]
  400200:	605a      	str	r2, [r3, #4]
}
  400202:	bf00      	nop
  400204:	371c      	adds	r7, #28
  400206:	46bd      	mov	sp, r7
  400208:	f85d 7b04 	ldr.w	r7, [sp], #4
  40020c:	4770      	bx	lr

0040020e <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  40020e:	b480      	push	{r7}
  400210:	b083      	sub	sp, #12
  400212:	af00      	add	r7, sp, #0
  400214:	6078      	str	r0, [r7, #4]
  400216:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400218:	687a      	ldr	r2, [r7, #4]
  40021a:	683b      	ldr	r3, [r7, #0]
  40021c:	019b      	lsls	r3, r3, #6
  40021e:	4413      	add	r3, r2
  400220:	2205      	movs	r2, #5
  400222:	601a      	str	r2, [r3, #0]
}
  400224:	bf00      	nop
  400226:	370c      	adds	r7, #12
  400228:	46bd      	mov	sp, r7
  40022a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40022e:	4770      	bx	lr

00400230 <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  400230:	b480      	push	{r7}
  400232:	b085      	sub	sp, #20
  400234:	af00      	add	r7, sp, #0
  400236:	60f8      	str	r0, [r7, #12]
  400238:	60b9      	str	r1, [r7, #8]
  40023a:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  40023c:	68fa      	ldr	r2, [r7, #12]
  40023e:	68bb      	ldr	r3, [r7, #8]
  400240:	019b      	lsls	r3, r3, #6
  400242:	4413      	add	r3, r2
  400244:	331c      	adds	r3, #28
  400246:	687a      	ldr	r2, [r7, #4]
  400248:	601a      	str	r2, [r3, #0]
}
  40024a:	bf00      	nop
  40024c:	3714      	adds	r7, #20
  40024e:	46bd      	mov	sp, r7
  400250:	f85d 7b04 	ldr.w	r7, [sp], #4
  400254:	4770      	bx	lr

00400256 <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  400256:	b480      	push	{r7}
  400258:	b087      	sub	sp, #28
  40025a:	af00      	add	r7, sp, #0
  40025c:	60f8      	str	r0, [r7, #12]
  40025e:	60b9      	str	r1, [r7, #8]
  400260:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400262:	68fa      	ldr	r2, [r7, #12]
  400264:	68bb      	ldr	r3, [r7, #8]
  400266:	019b      	lsls	r3, r3, #6
  400268:	4413      	add	r3, r2
  40026a:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  40026c:	697b      	ldr	r3, [r7, #20]
  40026e:	687a      	ldr	r2, [r7, #4]
  400270:	625a      	str	r2, [r3, #36]	; 0x24
}
  400272:	bf00      	nop
  400274:	371c      	adds	r7, #28
  400276:	46bd      	mov	sp, r7
  400278:	f85d 7b04 	ldr.w	r7, [sp], #4
  40027c:	4770      	bx	lr

0040027e <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  40027e:	b480      	push	{r7}
  400280:	b085      	sub	sp, #20
  400282:	af00      	add	r7, sp, #0
  400284:	6078      	str	r0, [r7, #4]
  400286:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400288:	687a      	ldr	r2, [r7, #4]
  40028a:	683b      	ldr	r3, [r7, #0]
  40028c:	019b      	lsls	r3, r3, #6
  40028e:	4413      	add	r3, r2
  400290:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  400292:	68fb      	ldr	r3, [r7, #12]
  400294:	6a1b      	ldr	r3, [r3, #32]
}
  400296:	4618      	mov	r0, r3
  400298:	3714      	adds	r7, #20
  40029a:	46bd      	mov	sp, r7
  40029c:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002a0:	4770      	bx	lr

004002a2 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4002a2:	b480      	push	{r7}
  4002a4:	b08d      	sub	sp, #52	; 0x34
  4002a6:	af00      	add	r7, sp, #0
  4002a8:	60f8      	str	r0, [r7, #12]
  4002aa:	60b9      	str	r1, [r7, #8]
  4002ac:	607a      	str	r2, [r7, #4]
  4002ae:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4002b0:	2302      	movs	r3, #2
  4002b2:	613b      	str	r3, [r7, #16]
  4002b4:	2308      	movs	r3, #8
  4002b6:	617b      	str	r3, [r7, #20]
  4002b8:	2320      	movs	r3, #32
  4002ba:	61bb      	str	r3, [r7, #24]
  4002bc:	2380      	movs	r3, #128	; 0x80
  4002be:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  4002c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  4002c2:	0bdb      	lsrs	r3, r3, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4002c4:	623b      	str	r3, [r7, #32]
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  4002c6:	2300      	movs	r3, #0
  4002c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  4002ca:	e01a      	b.n	400302 <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  4002cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4002ce:	009b      	lsls	r3, r3, #2
  4002d0:	f107 0230 	add.w	r2, r7, #48	; 0x30
  4002d4:	4413      	add	r3, r2
  4002d6:	f853 3c20 	ldr.w	r3, [r3, #-32]
  4002da:	68ba      	ldr	r2, [r7, #8]
  4002dc:	fbb2 f3f3 	udiv	r3, r2, r3
  4002e0:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  4002e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4002e4:	0c1b      	lsrs	r3, r3, #16
  4002e6:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  4002e8:	68fa      	ldr	r2, [r7, #12]
  4002ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4002ec:	429a      	cmp	r2, r3
  4002ee:	d901      	bls.n	4002f4 <tc_find_mck_divisor+0x52>
			return 0;
  4002f0:	2300      	movs	r3, #0
  4002f2:	e023      	b.n	40033c <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  4002f4:	68fa      	ldr	r2, [r7, #12]
  4002f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4002f8:	429a      	cmp	r2, r3
  4002fa:	d206      	bcs.n	40030a <tc_find_mck_divisor+0x68>
			ul_index++) {
  4002fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4002fe:	3301      	adds	r3, #1
  400300:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (ul_index = 0;
  400302:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400304:	2b04      	cmp	r3, #4
  400306:	d9e1      	bls.n	4002cc <tc_find_mck_divisor+0x2a>
  400308:	e000      	b.n	40030c <tc_find_mck_divisor+0x6a>
			break;
  40030a:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  40030c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40030e:	2b04      	cmp	r3, #4
  400310:	d901      	bls.n	400316 <tc_find_mck_divisor+0x74>
		return 0;
  400312:	2300      	movs	r3, #0
  400314:	e012      	b.n	40033c <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  400316:	687b      	ldr	r3, [r7, #4]
  400318:	2b00      	cmp	r3, #0
  40031a:	d008      	beq.n	40032e <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  40031c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40031e:	009b      	lsls	r3, r3, #2
  400320:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400324:	4413      	add	r3, r2
  400326:	f853 2c20 	ldr.w	r2, [r3, #-32]
  40032a:	687b      	ldr	r3, [r7, #4]
  40032c:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  40032e:	683b      	ldr	r3, [r7, #0]
  400330:	2b00      	cmp	r3, #0
  400332:	d002      	beq.n	40033a <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  400334:	683b      	ldr	r3, [r7, #0]
  400336:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  400338:	601a      	str	r2, [r3, #0]
	}

	return 1;
  40033a:	2301      	movs	r3, #1
}
  40033c:	4618      	mov	r0, r3
  40033e:	3734      	adds	r7, #52	; 0x34
  400340:	46bd      	mov	sp, r7
  400342:	f85d 7b04 	ldr.w	r7, [sp], #4
  400346:	4770      	bx	lr

00400348 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  400348:	b480      	push	{r7}
  40034a:	b083      	sub	sp, #12
  40034c:	af00      	add	r7, sp, #0
  40034e:	4603      	mov	r3, r0
  400350:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400352:	4909      	ldr	r1, [pc, #36]	; (400378 <NVIC_EnableIRQ+0x30>)
  400354:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400358:	095b      	lsrs	r3, r3, #5
  40035a:	79fa      	ldrb	r2, [r7, #7]
  40035c:	f002 021f 	and.w	r2, r2, #31
  400360:	2001      	movs	r0, #1
  400362:	fa00 f202 	lsl.w	r2, r0, r2
  400366:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40036a:	bf00      	nop
  40036c:	370c      	adds	r7, #12
  40036e:	46bd      	mov	sp, r7
  400370:	f85d 7b04 	ldr.w	r7, [sp], #4
  400374:	4770      	bx	lr
  400376:	bf00      	nop
  400378:	e000e100 	.word	0xe000e100

0040037c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  40037c:	b480      	push	{r7}
  40037e:	b083      	sub	sp, #12
  400380:	af00      	add	r7, sp, #0
  400382:	4603      	mov	r3, r0
  400384:	6039      	str	r1, [r7, #0]
  400386:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  400388:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40038c:	2b00      	cmp	r3, #0
  40038e:	da0b      	bge.n	4003a8 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  400390:	490d      	ldr	r1, [pc, #52]	; (4003c8 <NVIC_SetPriority+0x4c>)
  400392:	79fb      	ldrb	r3, [r7, #7]
  400394:	f003 030f 	and.w	r3, r3, #15
  400398:	3b04      	subs	r3, #4
  40039a:	683a      	ldr	r2, [r7, #0]
  40039c:	b2d2      	uxtb	r2, r2
  40039e:	0152      	lsls	r2, r2, #5
  4003a0:	b2d2      	uxtb	r2, r2
  4003a2:	440b      	add	r3, r1
  4003a4:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  4003a6:	e009      	b.n	4003bc <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4003a8:	4908      	ldr	r1, [pc, #32]	; (4003cc <NVIC_SetPriority+0x50>)
  4003aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4003ae:	683a      	ldr	r2, [r7, #0]
  4003b0:	b2d2      	uxtb	r2, r2
  4003b2:	0152      	lsls	r2, r2, #5
  4003b4:	b2d2      	uxtb	r2, r2
  4003b6:	440b      	add	r3, r1
  4003b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  4003bc:	bf00      	nop
  4003be:	370c      	adds	r7, #12
  4003c0:	46bd      	mov	sp, r7
  4003c2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4003c6:	4770      	bx	lr
  4003c8:	e000ed00 	.word	0xe000ed00
  4003cc:	e000e100 	.word	0xe000e100

004003d0 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4003d0:	b480      	push	{r7}
  4003d2:	b083      	sub	sp, #12
  4003d4:	af00      	add	r7, sp, #0
  4003d6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4003d8:	687b      	ldr	r3, [r7, #4]
  4003da:	2b07      	cmp	r3, #7
  4003dc:	d825      	bhi.n	40042a <osc_get_rate+0x5a>
  4003de:	a201      	add	r2, pc, #4	; (adr r2, 4003e4 <osc_get_rate+0x14>)
  4003e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4003e4:	00400405 	.word	0x00400405
  4003e8:	0040040b 	.word	0x0040040b
  4003ec:	00400411 	.word	0x00400411
  4003f0:	00400417 	.word	0x00400417
  4003f4:	0040041b 	.word	0x0040041b
  4003f8:	0040041f 	.word	0x0040041f
  4003fc:	00400423 	.word	0x00400423
  400400:	00400427 	.word	0x00400427
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400404:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400408:	e010      	b.n	40042c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40040a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40040e:	e00d      	b.n	40042c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400410:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400414:	e00a      	b.n	40042c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400416:	4b08      	ldr	r3, [pc, #32]	; (400438 <osc_get_rate+0x68>)
  400418:	e008      	b.n	40042c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40041a:	4b08      	ldr	r3, [pc, #32]	; (40043c <osc_get_rate+0x6c>)
  40041c:	e006      	b.n	40042c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40041e:	4b08      	ldr	r3, [pc, #32]	; (400440 <osc_get_rate+0x70>)
  400420:	e004      	b.n	40042c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400422:	4b07      	ldr	r3, [pc, #28]	; (400440 <osc_get_rate+0x70>)
  400424:	e002      	b.n	40042c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400426:	4b06      	ldr	r3, [pc, #24]	; (400440 <osc_get_rate+0x70>)
  400428:	e000      	b.n	40042c <osc_get_rate+0x5c>
	}

	return 0;
  40042a:	2300      	movs	r3, #0
}
  40042c:	4618      	mov	r0, r3
  40042e:	370c      	adds	r7, #12
  400430:	46bd      	mov	sp, r7
  400432:	f85d 7b04 	ldr.w	r7, [sp], #4
  400436:	4770      	bx	lr
  400438:	003d0900 	.word	0x003d0900
  40043c:	007a1200 	.word	0x007a1200
  400440:	00b71b00 	.word	0x00b71b00

00400444 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400444:	b580      	push	{r7, lr}
  400446:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400448:	2006      	movs	r0, #6
  40044a:	4b05      	ldr	r3, [pc, #20]	; (400460 <sysclk_get_main_hz+0x1c>)
  40044c:	4798      	blx	r3
  40044e:	4602      	mov	r2, r0
  400450:	4613      	mov	r3, r2
  400452:	009b      	lsls	r3, r3, #2
  400454:	4413      	add	r3, r2
  400456:	009a      	lsls	r2, r3, #2
  400458:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40045a:	4618      	mov	r0, r3
  40045c:	bd80      	pop	{r7, pc}
  40045e:	bf00      	nop
  400460:	004003d1 	.word	0x004003d1

00400464 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400464:	b580      	push	{r7, lr}
  400466:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400468:	4b02      	ldr	r3, [pc, #8]	; (400474 <sysclk_get_cpu_hz+0x10>)
  40046a:	4798      	blx	r3
  40046c:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40046e:	4618      	mov	r0, r3
  400470:	bd80      	pop	{r7, pc}
  400472:	bf00      	nop
  400474:	00400445 	.word	0x00400445

00400478 <Button_callback>:
/**
*  Handle Interrupcao botao 1
*/

static void Button_callback(void)
{
  400478:	b480      	push	{r7}
  40047a:	af00      	add	r7, sp, #0
	pulsos += 1;
  40047c:	4b05      	ldr	r3, [pc, #20]	; (400494 <Button_callback+0x1c>)
  40047e:	781b      	ldrb	r3, [r3, #0]
  400480:	b2db      	uxtb	r3, r3
  400482:	3301      	adds	r3, #1
  400484:	b2da      	uxtb	r2, r3
  400486:	4b03      	ldr	r3, [pc, #12]	; (400494 <Button_callback+0x1c>)
  400488:	701a      	strb	r2, [r3, #0]
	//font_draw_text(&arial_72, "102456", 50, 200, 2);
}
  40048a:	bf00      	nop
  40048c:	46bd      	mov	sp, r7
  40048e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400492:	4770      	bx	lr
  400494:	20400458 	.word	0x20400458

00400498 <BUT_init>:

/**
* @Brief Inicializa o pino do BUT
*/
void BUT_init(void){
  400498:	b590      	push	{r4, r7, lr}
  40049a:	b083      	sub	sp, #12
  40049c:	af02      	add	r7, sp, #8
	/* config. pino botao em modo de entrada */
	pmc_enable_periph_clk(BUT_PIO_ID);
  40049e:	200a      	movs	r0, #10
  4004a0:	4b10      	ldr	r3, [pc, #64]	; (4004e4 <BUT_init+0x4c>)
  4004a2:	4798      	blx	r3
	pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  4004a4:	2209      	movs	r2, #9
  4004a6:	f44f 6100 	mov.w	r1, #2048	; 0x800
  4004aa:	480f      	ldr	r0, [pc, #60]	; (4004e8 <BUT_init+0x50>)
  4004ac:	4b0f      	ldr	r3, [pc, #60]	; (4004ec <BUT_init+0x54>)
  4004ae:	4798      	blx	r3

	/* config. interrupcao em borda de descida no botao do kit */
	/* indica funcao (but_Handler) a ser chamada quando houver uma interrupção */
	pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);
  4004b0:	f44f 6100 	mov.w	r1, #2048	; 0x800
  4004b4:	480c      	ldr	r0, [pc, #48]	; (4004e8 <BUT_init+0x50>)
  4004b6:	4b0e      	ldr	r3, [pc, #56]	; (4004f0 <BUT_init+0x58>)
  4004b8:	4798      	blx	r3
	pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button_callback);
  4004ba:	4b0e      	ldr	r3, [pc, #56]	; (4004f4 <BUT_init+0x5c>)
  4004bc:	9300      	str	r3, [sp, #0]
  4004be:	2350      	movs	r3, #80	; 0x50
  4004c0:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4004c4:	210a      	movs	r1, #10
  4004c6:	4808      	ldr	r0, [pc, #32]	; (4004e8 <BUT_init+0x50>)
  4004c8:	4c0b      	ldr	r4, [pc, #44]	; (4004f8 <BUT_init+0x60>)
  4004ca:	47a0      	blx	r4

	/* habilita interrupçcão do PIO que controla o botao */
	/* e configura sua prioridade                        */
	NVIC_EnableIRQ(BUT_PIO_ID);
  4004cc:	200a      	movs	r0, #10
  4004ce:	4b0b      	ldr	r3, [pc, #44]	; (4004fc <BUT_init+0x64>)
  4004d0:	4798      	blx	r3
	NVIC_SetPriority(BUT_PIO_ID, 1);
  4004d2:	2101      	movs	r1, #1
  4004d4:	200a      	movs	r0, #10
  4004d6:	4b0a      	ldr	r3, [pc, #40]	; (400500 <BUT_init+0x68>)
  4004d8:	4798      	blx	r3
};
  4004da:	bf00      	nop
  4004dc:	3704      	adds	r7, #4
  4004de:	46bd      	mov	sp, r7
  4004e0:	bd90      	pop	{r4, r7, pc}
  4004e2:	bf00      	nop
  4004e4:	004024c9 	.word	0x004024c9
  4004e8:	400e0e00 	.word	0x400e0e00
  4004ec:	00401e5d 	.word	0x00401e5d
  4004f0:	00401f49 	.word	0x00401f49
  4004f4:	00400479 	.word	0x00400479
  4004f8:	004020ed 	.word	0x004020ed
  4004fc:	00400349 	.word	0x00400349
  400500:	0040037d 	.word	0x0040037d

00400504 <TC0_Handler>:

void TC0_Handler(void){
  400504:	b580      	push	{r7, lr}
  400506:	b082      	sub	sp, #8
  400508:	af00      	add	r7, sp, #0
	volatile uint32_t ul_dummy;

	/****************************************************************
	* Devemos indicar ao TC que a interrupção foi satisfeita.
	******************************************************************/
	ul_dummy = tc_get_status(TC0, 0);
  40050a:	2100      	movs	r1, #0
  40050c:	4804      	ldr	r0, [pc, #16]	; (400520 <TC0_Handler+0x1c>)
  40050e:	4b05      	ldr	r3, [pc, #20]	; (400524 <TC0_Handler+0x20>)
  400510:	4798      	blx	r3
  400512:	4603      	mov	r3, r0
  400514:	607b      	str	r3, [r7, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  400516:	687b      	ldr	r3, [r7, #4]

	/** Implementar logica */
}
  400518:	bf00      	nop
  40051a:	3708      	adds	r7, #8
  40051c:	46bd      	mov	sp, r7
  40051e:	bd80      	pop	{r7, pc}
  400520:	4000c000 	.word	0x4000c000
  400524:	0040027f 	.word	0x0040027f

00400528 <TC_init>:

/**
* Configura TimerCounter (TC) para gerar uma interrupcao no canal (ID_TC e TC_CHANNEL)
* na taxa de especificada em freq.
*/
void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  400528:	b590      	push	{r4, r7, lr}
  40052a:	b08b      	sub	sp, #44	; 0x2c
  40052c:	af02      	add	r7, sp, #8
  40052e:	60f8      	str	r0, [r7, #12]
  400530:	60b9      	str	r1, [r7, #8]
  400532:	607a      	str	r2, [r7, #4]
  400534:	603b      	str	r3, [r7, #0]
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
  400536:	4b1e      	ldr	r3, [pc, #120]	; (4005b0 <TC_init+0x88>)
  400538:	4798      	blx	r3
  40053a:	61f8      	str	r0, [r7, #28]

	uint32_t channel = 1;
  40053c:	2301      	movs	r3, #1
  40053e:	61bb      	str	r3, [r7, #24]
	o uC possui 3 TCs, cada TC possui 3 canais
	TC0 : ID_TC0, ID_TC1, ID_TC2
	TC1 : ID_TC3, ID_TC4, ID_TC5
	TC2 : ID_TC6, ID_TC7, ID_TC8
	*/
	pmc_enable_periph_clk(ID_TC);
  400540:	68bb      	ldr	r3, [r7, #8]
  400542:	4618      	mov	r0, r3
  400544:	4b1b      	ldr	r3, [pc, #108]	; (4005b4 <TC_init+0x8c>)
  400546:	4798      	blx	r3

	/** Configura o TC para operar em  4Mhz e interrupçcão no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  400548:	6838      	ldr	r0, [r7, #0]
  40054a:	f107 0110 	add.w	r1, r7, #16
  40054e:	f107 0214 	add.w	r2, r7, #20
  400552:	69fb      	ldr	r3, [r7, #28]
  400554:	9300      	str	r3, [sp, #0]
  400556:	460b      	mov	r3, r1
  400558:	69f9      	ldr	r1, [r7, #28]
  40055a:	4c17      	ldr	r4, [pc, #92]	; (4005b8 <TC_init+0x90>)
  40055c:	47a0      	blx	r4
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  40055e:	6879      	ldr	r1, [r7, #4]
  400560:	693b      	ldr	r3, [r7, #16]
  400562:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  400566:	461a      	mov	r2, r3
  400568:	68f8      	ldr	r0, [r7, #12]
  40056a:	4b14      	ldr	r3, [pc, #80]	; (4005bc <TC_init+0x94>)
  40056c:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  40056e:	6879      	ldr	r1, [r7, #4]
  400570:	697b      	ldr	r3, [r7, #20]
  400572:	69fa      	ldr	r2, [r7, #28]
  400574:	fbb2 f2f3 	udiv	r2, r2, r3
  400578:	683b      	ldr	r3, [r7, #0]
  40057a:	fbb2 f3f3 	udiv	r3, r2, r3
  40057e:	461a      	mov	r2, r3
  400580:	68f8      	ldr	r0, [r7, #12]
  400582:	4b0f      	ldr	r3, [pc, #60]	; (4005c0 <TC_init+0x98>)
  400584:	4798      	blx	r3

	/* Configura e ativa interrupçcão no TC canal 0 */
	/* Interrupção no C */
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
  400586:	68bb      	ldr	r3, [r7, #8]
  400588:	b25b      	sxtb	r3, r3
  40058a:	4618      	mov	r0, r3
  40058c:	4b0d      	ldr	r3, [pc, #52]	; (4005c4 <TC_init+0x9c>)
  40058e:	4798      	blx	r3
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  400590:	687b      	ldr	r3, [r7, #4]
  400592:	2210      	movs	r2, #16
  400594:	4619      	mov	r1, r3
  400596:	68f8      	ldr	r0, [r7, #12]
  400598:	4b0b      	ldr	r3, [pc, #44]	; (4005c8 <TC_init+0xa0>)
  40059a:	4798      	blx	r3

	/* Inicializa o canal 0 do TC */
	tc_start(TC, TC_CHANNEL);
  40059c:	687b      	ldr	r3, [r7, #4]
  40059e:	4619      	mov	r1, r3
  4005a0:	68f8      	ldr	r0, [r7, #12]
  4005a2:	4b0a      	ldr	r3, [pc, #40]	; (4005cc <TC_init+0xa4>)
  4005a4:	4798      	blx	r3
}
  4005a6:	bf00      	nop
  4005a8:	3724      	adds	r7, #36	; 0x24
  4005aa:	46bd      	mov	sp, r7
  4005ac:	bd90      	pop	{r4, r7, pc}
  4005ae:	bf00      	nop
  4005b0:	00400465 	.word	0x00400465
  4005b4:	004024c9 	.word	0x004024c9
  4005b8:	004002a3 	.word	0x004002a3
  4005bc:	004001d5 	.word	0x004001d5
  4005c0:	00400231 	.word	0x00400231
  4005c4:	00400349 	.word	0x00400349
  4005c8:	00400257 	.word	0x00400257
  4005cc:	0040020f 	.word	0x0040020f

004005d0 <configure_lcd>:

void configure_lcd(void){
  4005d0:	b598      	push	{r3, r4, r7, lr}
  4005d2:	af00      	add	r7, sp, #0
	/* Initialize display parameter */
	g_ili9488_display_opt.ul_width = ILI9488_LCD_WIDTH;
  4005d4:	4b0d      	ldr	r3, [pc, #52]	; (40060c <configure_lcd+0x3c>)
  4005d6:	f44f 72a0 	mov.w	r2, #320	; 0x140
  4005da:	601a      	str	r2, [r3, #0]
	g_ili9488_display_opt.ul_height = ILI9488_LCD_HEIGHT;
  4005dc:	4b0b      	ldr	r3, [pc, #44]	; (40060c <configure_lcd+0x3c>)
  4005de:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
  4005e2:	605a      	str	r2, [r3, #4]
	g_ili9488_display_opt.foreground_color = COLOR_CONVERT(COLOR_WHITE);
  4005e4:	4b09      	ldr	r3, [pc, #36]	; (40060c <configure_lcd+0x3c>)
  4005e6:	4a0a      	ldr	r2, [pc, #40]	; (400610 <configure_lcd+0x40>)
  4005e8:	609a      	str	r2, [r3, #8]
	g_ili9488_display_opt.background_color = COLOR_CONVERT(COLOR_WHITE);
  4005ea:	4b08      	ldr	r3, [pc, #32]	; (40060c <configure_lcd+0x3c>)
  4005ec:	4a08      	ldr	r2, [pc, #32]	; (400610 <configure_lcd+0x40>)
  4005ee:	60da      	str	r2, [r3, #12]

	/* Initialize LCD */
	ili9488_init(&g_ili9488_display_opt);
  4005f0:	4806      	ldr	r0, [pc, #24]	; (40060c <configure_lcd+0x3c>)
  4005f2:	4b08      	ldr	r3, [pc, #32]	; (400614 <configure_lcd+0x44>)
  4005f4:	4798      	blx	r3
	ili9488_draw_filled_rectangle(0, 0, ILI9488_LCD_WIDTH-1, ILI9488_LCD_HEIGHT-1);
  4005f6:	f240 13df 	movw	r3, #479	; 0x1df
  4005fa:	f240 123f 	movw	r2, #319	; 0x13f
  4005fe:	2100      	movs	r1, #0
  400600:	2000      	movs	r0, #0
  400602:	4c05      	ldr	r4, [pc, #20]	; (400618 <configure_lcd+0x48>)
  400604:	47a0      	blx	r4
	
}
  400606:	bf00      	nop
  400608:	bd98      	pop	{r3, r4, r7, pc}
  40060a:	bf00      	nop
  40060c:	20400898 	.word	0x20400898
  400610:	00fcfcfc 	.word	0x00fcfcfc
  400614:	00400f41 	.word	0x00400f41
  400618:	0040118d 	.word	0x0040118d

0040061c <main>:
		p++;
	}	
}


int main(void) {
  40061c:	b598      	push	{r3, r4, r7, lr}
  40061e:	af00      	add	r7, sp, #0
	board_init();
  400620:	4b0a      	ldr	r3, [pc, #40]	; (40064c <main+0x30>)
  400622:	4798      	blx	r3
	sysclk_init();	
  400624:	4b0a      	ldr	r3, [pc, #40]	; (400650 <main+0x34>)
  400626:	4798      	blx	r3
	configure_lcd();
  400628:	4b0a      	ldr	r3, [pc, #40]	; (400654 <main+0x38>)
  40062a:	4798      	blx	r3
// 	font_draw_text(&sourcecodepro_28, "OIMUNDO", 50, 50, 1);
// 	font_draw_text(&calibri_36, "Oi Mundo! #$!@", 50, 100, 1);
// 	font_draw_text(&arial_72, "102456", 50, 200, 2);

	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40062c:	4b0a      	ldr	r3, [pc, #40]	; (400658 <main+0x3c>)
  40062e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400632:	605a      	str	r2, [r3, #4]

	delay_init();

	/* Configura os botões */
	BUT_init();
  400634:	4b09      	ldr	r3, [pc, #36]	; (40065c <main+0x40>)
  400636:	4798      	blx	r3

	/** Configura timer TC0, canal 1 */
	TC_init(TC0, ID_TC0, 0, 1);
  400638:	2301      	movs	r3, #1
  40063a:	2200      	movs	r2, #0
  40063c:	2117      	movs	r1, #23
  40063e:	4808      	ldr	r0, [pc, #32]	; (400660 <main+0x44>)
  400640:	4c08      	ldr	r4, [pc, #32]	; (400664 <main+0x48>)
  400642:	47a0      	blx	r4
		
	while(1) {
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  400644:	2002      	movs	r0, #2
  400646:	4b08      	ldr	r3, [pc, #32]	; (400668 <main+0x4c>)
  400648:	4798      	blx	r3
  40064a:	e7fb      	b.n	400644 <main+0x28>
  40064c:	00401d89 	.word	0x00401d89
  400650:	00401955 	.word	0x00401955
  400654:	004005d1 	.word	0x004005d1
  400658:	400e1850 	.word	0x400e1850
  40065c:	00400499 	.word	0x00400499
  400660:	4000c000 	.word	0x4000c000
  400664:	00400529 	.word	0x00400529
  400668:	004025b5 	.word	0x004025b5

0040066c <osc_get_rate>:
{
  40066c:	b480      	push	{r7}
  40066e:	b083      	sub	sp, #12
  400670:	af00      	add	r7, sp, #0
  400672:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400674:	687b      	ldr	r3, [r7, #4]
  400676:	2b07      	cmp	r3, #7
  400678:	d825      	bhi.n	4006c6 <osc_get_rate+0x5a>
  40067a:	a201      	add	r2, pc, #4	; (adr r2, 400680 <osc_get_rate+0x14>)
  40067c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400680:	004006a1 	.word	0x004006a1
  400684:	004006a7 	.word	0x004006a7
  400688:	004006ad 	.word	0x004006ad
  40068c:	004006b3 	.word	0x004006b3
  400690:	004006b7 	.word	0x004006b7
  400694:	004006bb 	.word	0x004006bb
  400698:	004006bf 	.word	0x004006bf
  40069c:	004006c3 	.word	0x004006c3
		return OSC_SLCK_32K_RC_HZ;
  4006a0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4006a4:	e010      	b.n	4006c8 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  4006a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4006aa:	e00d      	b.n	4006c8 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  4006ac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4006b0:	e00a      	b.n	4006c8 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  4006b2:	4b08      	ldr	r3, [pc, #32]	; (4006d4 <osc_get_rate+0x68>)
  4006b4:	e008      	b.n	4006c8 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  4006b6:	4b08      	ldr	r3, [pc, #32]	; (4006d8 <osc_get_rate+0x6c>)
  4006b8:	e006      	b.n	4006c8 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  4006ba:	4b08      	ldr	r3, [pc, #32]	; (4006dc <osc_get_rate+0x70>)
  4006bc:	e004      	b.n	4006c8 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  4006be:	4b07      	ldr	r3, [pc, #28]	; (4006dc <osc_get_rate+0x70>)
  4006c0:	e002      	b.n	4006c8 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  4006c2:	4b06      	ldr	r3, [pc, #24]	; (4006dc <osc_get_rate+0x70>)
  4006c4:	e000      	b.n	4006c8 <osc_get_rate+0x5c>
	return 0;
  4006c6:	2300      	movs	r3, #0
}
  4006c8:	4618      	mov	r0, r3
  4006ca:	370c      	adds	r7, #12
  4006cc:	46bd      	mov	sp, r7
  4006ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006d2:	4770      	bx	lr
  4006d4:	003d0900 	.word	0x003d0900
  4006d8:	007a1200 	.word	0x007a1200
  4006dc:	00b71b00 	.word	0x00b71b00

004006e0 <sysclk_get_main_hz>:
{
  4006e0:	b580      	push	{r7, lr}
  4006e2:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  4006e4:	2006      	movs	r0, #6
  4006e6:	4b05      	ldr	r3, [pc, #20]	; (4006fc <sysclk_get_main_hz+0x1c>)
  4006e8:	4798      	blx	r3
  4006ea:	4602      	mov	r2, r0
  4006ec:	4613      	mov	r3, r2
  4006ee:	009b      	lsls	r3, r3, #2
  4006f0:	4413      	add	r3, r2
  4006f2:	009a      	lsls	r2, r3, #2
  4006f4:	4413      	add	r3, r2
}
  4006f6:	4618      	mov	r0, r3
  4006f8:	bd80      	pop	{r7, pc}
  4006fa:	bf00      	nop
  4006fc:	0040066d 	.word	0x0040066d

00400700 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  400700:	b580      	push	{r7, lr}
  400702:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400704:	4b02      	ldr	r3, [pc, #8]	; (400710 <sysclk_get_peripheral_hz+0x10>)
  400706:	4798      	blx	r3
  400708:	4603      	mov	r3, r0
  40070a:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  40070c:	4618      	mov	r0, r3
  40070e:	bd80      	pop	{r7, pc}
  400710:	004006e1 	.word	0x004006e1

00400714 <spi_reset>:
 * \brief Reset SPI and set it to Slave mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
  400714:	b480      	push	{r7}
  400716:	b083      	sub	sp, #12
  400718:	af00      	add	r7, sp, #0
  40071a:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  40071c:	687b      	ldr	r3, [r7, #4]
  40071e:	2280      	movs	r2, #128	; 0x80
  400720:	601a      	str	r2, [r3, #0]
}
  400722:	bf00      	nop
  400724:	370c      	adds	r7, #12
  400726:	46bd      	mov	sp, r7
  400728:	f85d 7b04 	ldr.w	r7, [sp], #4
  40072c:	4770      	bx	lr

0040072e <spi_set_master_mode>:
 * \brief Set SPI to Master mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
  40072e:	b480      	push	{r7}
  400730:	b083      	sub	sp, #12
  400732:	af00      	add	r7, sp, #0
  400734:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400736:	687b      	ldr	r3, [r7, #4]
  400738:	685b      	ldr	r3, [r3, #4]
  40073a:	f043 0201 	orr.w	r2, r3, #1
  40073e:	687b      	ldr	r3, [r7, #4]
  400740:	605a      	str	r2, [r3, #4]
}
  400742:	bf00      	nop
  400744:	370c      	adds	r7, #12
  400746:	46bd      	mov	sp, r7
  400748:	f85d 7b04 	ldr.w	r7, [sp], #4
  40074c:	4770      	bx	lr

0040074e <spi_set_fixed_peripheral_select>:
 *  Peripheral Chip Select is controlled by SPI_MR.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
  40074e:	b480      	push	{r7}
  400750:	b083      	sub	sp, #12
  400752:	af00      	add	r7, sp, #0
  400754:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400756:	687b      	ldr	r3, [r7, #4]
  400758:	685b      	ldr	r3, [r3, #4]
  40075a:	f023 0202 	bic.w	r2, r3, #2
  40075e:	687b      	ldr	r3, [r7, #4]
  400760:	605a      	str	r2, [r3, #4]
}
  400762:	bf00      	nop
  400764:	370c      	adds	r7, #12
  400766:	46bd      	mov	sp, r7
  400768:	f85d 7b04 	ldr.w	r7, [sp], #4
  40076c:	4770      	bx	lr

0040076e <spi_disable_peripheral_select_decode>:
 * \brief Disable Peripheral Select Decode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
  40076e:	b480      	push	{r7}
  400770:	b083      	sub	sp, #12
  400772:	af00      	add	r7, sp, #0
  400774:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  400776:	687b      	ldr	r3, [r7, #4]
  400778:	685b      	ldr	r3, [r3, #4]
  40077a:	f023 0204 	bic.w	r2, r3, #4
  40077e:	687b      	ldr	r3, [r7, #4]
  400780:	605a      	str	r2, [r3, #4]
}
  400782:	bf00      	nop
  400784:	370c      	adds	r7, #12
  400786:	46bd      	mov	sp, r7
  400788:	f85d 7b04 	ldr.w	r7, [sp], #4
  40078c:	4770      	bx	lr

0040078e <spi_get_peripheral_select_decode_setting>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for decode mode, 0 for direct mode.
 */
static inline uint32_t spi_get_peripheral_select_decode_setting(Spi *p_spi)
{
  40078e:	b480      	push	{r7}
  400790:	b083      	sub	sp, #12
  400792:	af00      	add	r7, sp, #0
  400794:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  400796:	687b      	ldr	r3, [r7, #4]
  400798:	685b      	ldr	r3, [r3, #4]
  40079a:	f003 0304 	and.w	r3, r3, #4
  40079e:	2b00      	cmp	r3, #0
  4007a0:	d001      	beq.n	4007a6 <spi_get_peripheral_select_decode_setting+0x18>
		return 1;
  4007a2:	2301      	movs	r3, #1
  4007a4:	e000      	b.n	4007a8 <spi_get_peripheral_select_decode_setting+0x1a>
	} else {
		return 0;
  4007a6:	2300      	movs	r3, #0
	}
}
  4007a8:	4618      	mov	r0, r3
  4007aa:	370c      	adds	r7, #12
  4007ac:	46bd      	mov	sp, r7
  4007ae:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007b2:	4770      	bx	lr

004007b4 <spi_disable_mode_fault_detect>:
 * \brief Disable Mode Fault Detection.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
  4007b4:	b480      	push	{r7}
  4007b6:	b083      	sub	sp, #12
  4007b8:	af00      	add	r7, sp, #0
  4007ba:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4007bc:	687b      	ldr	r3, [r7, #4]
  4007be:	685b      	ldr	r3, [r3, #4]
  4007c0:	f043 0210 	orr.w	r2, r3, #16
  4007c4:	687b      	ldr	r3, [r7, #4]
  4007c6:	605a      	str	r2, [r3, #4]
}
  4007c8:	bf00      	nop
  4007ca:	370c      	adds	r7, #12
  4007cc:	46bd      	mov	sp, r7
  4007ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007d2:	4770      	bx	lr

004007d4 <spi_disable_loopback>:
 * \brief Disable loopback mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
  4007d4:	b480      	push	{r7}
  4007d6:	b083      	sub	sp, #12
  4007d8:	af00      	add	r7, sp, #0
  4007da:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  4007dc:	687b      	ldr	r3, [r7, #4]
  4007de:	685b      	ldr	r3, [r3, #4]
  4007e0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
  4007e4:	687b      	ldr	r3, [r7, #4]
  4007e6:	605a      	str	r2, [r3, #4]
}
  4007e8:	bf00      	nop
  4007ea:	370c      	adds	r7, #12
  4007ec:	46bd      	mov	sp, r7
  4007ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007f2:	4770      	bx	lr

004007f4 <spi_put>:
 * \param p_spi Base address of the SPI instance.
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
  4007f4:	b480      	push	{r7}
  4007f6:	b083      	sub	sp, #12
  4007f8:	af00      	add	r7, sp, #0
  4007fa:	6078      	str	r0, [r7, #4]
  4007fc:	460b      	mov	r3, r1
  4007fe:	807b      	strh	r3, [r7, #2]
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  400800:	887a      	ldrh	r2, [r7, #2]
  400802:	687b      	ldr	r3, [r7, #4]
  400804:	60da      	str	r2, [r3, #12]
}
  400806:	bf00      	nop
  400808:	370c      	adds	r7, #12
  40080a:	46bd      	mov	sp, r7
  40080c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400810:	4770      	bx	lr

00400812 <spi_get>:
 * \param p_spi Base address of the SPI instance.
 * \return The data byte
 *
 */
static inline uint16_t spi_get(Spi *p_spi)
{
  400812:	b480      	push	{r7}
  400814:	b083      	sub	sp, #12
  400816:	af00      	add	r7, sp, #0
  400818:	6078      	str	r0, [r7, #4]
	return (p_spi->SPI_RDR & SPI_RDR_RD_Msk);
  40081a:	687b      	ldr	r3, [r7, #4]
  40081c:	689b      	ldr	r3, [r3, #8]
  40081e:	b29b      	uxth	r3, r3
}
  400820:	4618      	mov	r0, r3
  400822:	370c      	adds	r7, #12
  400824:	46bd      	mov	sp, r7
  400826:	f85d 7b04 	ldr.w	r7, [sp], #4
  40082a:	4770      	bx	lr

0040082c <spi_is_tx_ready>:
 *
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_ready(Spi *p_spi)
{
  40082c:	b480      	push	{r7}
  40082e:	b083      	sub	sp, #12
  400830:	af00      	add	r7, sp, #0
  400832:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  400834:	687b      	ldr	r3, [r7, #4]
  400836:	691b      	ldr	r3, [r3, #16]
  400838:	f003 0302 	and.w	r3, r3, #2
  40083c:	2b00      	cmp	r3, #0
  40083e:	d001      	beq.n	400844 <spi_is_tx_ready+0x18>
		return 1;
  400840:	2301      	movs	r3, #1
  400842:	e000      	b.n	400846 <spi_is_tx_ready+0x1a>
	} else {
		return 0;
  400844:	2300      	movs	r3, #0
	}
}
  400846:	4618      	mov	r0, r3
  400848:	370c      	adds	r7, #12
  40084a:	46bd      	mov	sp, r7
  40084c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400850:	4770      	bx	lr

00400852 <spi_is_rx_ready>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 if the SPI Receiver is ready, otherwise 0.
 */
static inline uint32_t spi_is_rx_ready(Spi *p_spi)
{
  400852:	b480      	push	{r7}
  400854:	b083      	sub	sp, #12
  400856:	af00      	add	r7, sp, #0
  400858:	6078      	str	r0, [r7, #4]
	if ((p_spi->SPI_SR & (SPI_SR_RDRF | SPI_SR_TXEMPTY))
  40085a:	687b      	ldr	r3, [r7, #4]
  40085c:	691a      	ldr	r2, [r3, #16]
  40085e:	f240 2301 	movw	r3, #513	; 0x201
  400862:	4013      	ands	r3, r2
  400864:	f240 2201 	movw	r2, #513	; 0x201
  400868:	4293      	cmp	r3, r2
  40086a:	d101      	bne.n	400870 <spi_is_rx_ready+0x1e>
			== (SPI_SR_RDRF | SPI_SR_TXEMPTY)) {
		return 1;
  40086c:	2301      	movs	r3, #1
  40086e:	e000      	b.n	400872 <spi_is_rx_ready+0x20>
	} else {
		return 0;
  400870:	2300      	movs	r3, #0
	}
}
  400872:	4618      	mov	r0, r3
  400874:	370c      	adds	r7, #12
  400876:	46bd      	mov	sp, r7
  400878:	f85d 7b04 	ldr.w	r7, [sp], #4
  40087c:	4770      	bx	lr
	...

00400880 <spi_write_single>:
 * \param p_spi     Base address of the SPI instance.
 * \param data      Data to write.
 *
 */
static inline void spi_write_single(Spi *p_spi, uint8_t data)
{
  400880:	b580      	push	{r7, lr}
  400882:	b082      	sub	sp, #8
  400884:	af00      	add	r7, sp, #0
  400886:	6078      	str	r0, [r7, #4]
  400888:	460b      	mov	r3, r1
  40088a:	70fb      	strb	r3, [r7, #3]
	spi_put(p_spi, (uint16_t)data);
  40088c:	78fb      	ldrb	r3, [r7, #3]
  40088e:	b29b      	uxth	r3, r3
  400890:	4619      	mov	r1, r3
  400892:	6878      	ldr	r0, [r7, #4]
  400894:	4b02      	ldr	r3, [pc, #8]	; (4008a0 <spi_write_single+0x20>)
  400896:	4798      	blx	r3
}
  400898:	bf00      	nop
  40089a:	3708      	adds	r7, #8
  40089c:	46bd      	mov	sp, r7
  40089e:	bd80      	pop	{r7, pc}
  4008a0:	004007f5 	.word	0x004007f5

004008a4 <spi_read_single>:
 * \param p_spi     Base address of the SPI instance.
 * \param data      Data to read.
 *
 */
static inline void spi_read_single(Spi *p_spi, uint8_t *data)
{
  4008a4:	b580      	push	{r7, lr}
  4008a6:	b082      	sub	sp, #8
  4008a8:	af00      	add	r7, sp, #0
  4008aa:	6078      	str	r0, [r7, #4]
  4008ac:	6039      	str	r1, [r7, #0]
	*data = (uint8_t)spi_get(p_spi);
  4008ae:	6878      	ldr	r0, [r7, #4]
  4008b0:	4b04      	ldr	r3, [pc, #16]	; (4008c4 <spi_read_single+0x20>)
  4008b2:	4798      	blx	r3
  4008b4:	4603      	mov	r3, r0
  4008b6:	b2da      	uxtb	r2, r3
  4008b8:	683b      	ldr	r3, [r7, #0]
  4008ba:	701a      	strb	r2, [r3, #0]
}
  4008bc:	bf00      	nop
  4008be:	3708      	adds	r7, #8
  4008c0:	46bd      	mov	sp, r7
  4008c2:	bd80      	pop	{r7, pc}
  4008c4:	00400813 	.word	0x00400813

004008c8 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  4008c8:	b580      	push	{r7, lr}
  4008ca:	b082      	sub	sp, #8
  4008cc:	af00      	add	r7, sp, #0
  4008ce:	6078      	str	r0, [r7, #4]
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  4008d0:	6878      	ldr	r0, [r7, #4]
  4008d2:	4b10      	ldr	r3, [pc, #64]	; (400914 <spi_master_init+0x4c>)
  4008d4:	4798      	blx	r3
#endif
	spi_reset(p_spi);
  4008d6:	6878      	ldr	r0, [r7, #4]
  4008d8:	4b0f      	ldr	r3, [pc, #60]	; (400918 <spi_master_init+0x50>)
  4008da:	4798      	blx	r3
	spi_set_master_mode(p_spi);
  4008dc:	6878      	ldr	r0, [r7, #4]
  4008de:	4b0f      	ldr	r3, [pc, #60]	; (40091c <spi_master_init+0x54>)
  4008e0:	4798      	blx	r3
	spi_disable_mode_fault_detect(p_spi);
  4008e2:	6878      	ldr	r0, [r7, #4]
  4008e4:	4b0e      	ldr	r3, [pc, #56]	; (400920 <spi_master_init+0x58>)
  4008e6:	4798      	blx	r3
	spi_disable_loopback(p_spi);
  4008e8:	6878      	ldr	r0, [r7, #4]
  4008ea:	4b0e      	ldr	r3, [pc, #56]	; (400924 <spi_master_init+0x5c>)
  4008ec:	4798      	blx	r3
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  4008ee:	2100      	movs	r1, #0
  4008f0:	6878      	ldr	r0, [r7, #4]
  4008f2:	4b0d      	ldr	r3, [pc, #52]	; (400928 <spi_master_init+0x60>)
  4008f4:	4798      	blx	r3
	spi_set_fixed_peripheral_select(p_spi);
  4008f6:	6878      	ldr	r0, [r7, #4]
  4008f8:	4b0c      	ldr	r3, [pc, #48]	; (40092c <spi_master_init+0x64>)
  4008fa:	4798      	blx	r3
	spi_disable_peripheral_select_decode(p_spi);
  4008fc:	6878      	ldr	r0, [r7, #4]
  4008fe:	4b0c      	ldr	r3, [pc, #48]	; (400930 <spi_master_init+0x68>)
  400900:	4798      	blx	r3
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  400902:	2100      	movs	r1, #0
  400904:	6878      	ldr	r0, [r7, #4]
  400906:	4b0b      	ldr	r3, [pc, #44]	; (400934 <spi_master_init+0x6c>)
  400908:	4798      	blx	r3
}
  40090a:	bf00      	nop
  40090c:	3708      	adds	r7, #8
  40090e:	46bd      	mov	sp, r7
  400910:	bd80      	pop	{r7, pc}
  400912:	bf00      	nop
  400914:	004012ad 	.word	0x004012ad
  400918:	00400715 	.word	0x00400715
  40091c:	0040072f 	.word	0x0040072f
  400920:	004007b5 	.word	0x004007b5
  400924:	004007d5 	.word	0x004007d5
  400928:	004012e9 	.word	0x004012e9
  40092c:	0040074f 	.word	0x0040074f
  400930:	0040076f 	.word	0x0040076f
  400934:	0040131d 	.word	0x0040131d

00400938 <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  400938:	b590      	push	{r4, r7, lr}
  40093a:	b087      	sub	sp, #28
  40093c:	af00      	add	r7, sp, #0
  40093e:	60f8      	str	r0, [r7, #12]
  400940:	60b9      	str	r1, [r7, #8]
  400942:	603b      	str	r3, [r7, #0]
  400944:	4613      	mov	r3, r2
  400946:	71fb      	strb	r3, [r7, #7]
#if (SAM4L)
    int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_pba_hz());
#else
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_peripheral_hz());
  400948:	4b20      	ldr	r3, [pc, #128]	; (4009cc <spi_master_setup_device+0x94>)
  40094a:	4798      	blx	r3
  40094c:	4603      	mov	r3, r0
  40094e:	4619      	mov	r1, r3
  400950:	6838      	ldr	r0, [r7, #0]
  400952:	4b1f      	ldr	r3, [pc, #124]	; (4009d0 <spi_master_setup_device+0x98>)
  400954:	4798      	blx	r3
  400956:	4603      	mov	r3, r0
  400958:	82fb      	strh	r3, [r7, #22]
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  40095a:	68bb      	ldr	r3, [r7, #8]
  40095c:	6819      	ldr	r1, [r3, #0]
  40095e:	2300      	movs	r3, #0
  400960:	2200      	movs	r2, #0
  400962:	68f8      	ldr	r0, [r7, #12]
  400964:	4c1b      	ldr	r4, [pc, #108]	; (4009d4 <spi_master_setup_device+0x9c>)
  400966:	47a0      	blx	r4
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  400968:	68bb      	ldr	r3, [r7, #8]
  40096a:	681b      	ldr	r3, [r3, #0]
  40096c:	2208      	movs	r2, #8
  40096e:	4619      	mov	r1, r3
  400970:	68f8      	ldr	r0, [r7, #12]
  400972:	4b19      	ldr	r3, [pc, #100]	; (4009d8 <spi_master_setup_device+0xa0>)
  400974:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  400976:	68bb      	ldr	r3, [r7, #8]
  400978:	681b      	ldr	r3, [r3, #0]
  40097a:	8afa      	ldrh	r2, [r7, #22]
  40097c:	b2d2      	uxtb	r2, r2
  40097e:	4619      	mov	r1, r3
  400980:	68f8      	ldr	r0, [r7, #12]
  400982:	4b16      	ldr	r3, [pc, #88]	; (4009dc <spi_master_setup_device+0xa4>)
  400984:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  400986:	68bb      	ldr	r3, [r7, #8]
  400988:	681b      	ldr	r3, [r3, #0]
  40098a:	2208      	movs	r2, #8
  40098c:	4619      	mov	r1, r3
  40098e:	68f8      	ldr	r0, [r7, #12]
  400990:	4b13      	ldr	r3, [pc, #76]	; (4009e0 <spi_master_setup_device+0xa8>)
  400992:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  400994:	68bb      	ldr	r3, [r7, #8]
  400996:	6819      	ldr	r1, [r3, #0]
  400998:	79fb      	ldrb	r3, [r7, #7]
  40099a:	085b      	lsrs	r3, r3, #1
  40099c:	b2db      	uxtb	r3, r3
  40099e:	461a      	mov	r2, r3
  4009a0:	68f8      	ldr	r0, [r7, #12]
  4009a2:	4b10      	ldr	r3, [pc, #64]	; (4009e4 <spi_master_setup_device+0xac>)
  4009a4:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  4009a6:	68bb      	ldr	r3, [r7, #8]
  4009a8:	6819      	ldr	r1, [r3, #0]
  4009aa:	79fb      	ldrb	r3, [r7, #7]
  4009ac:	f003 0301 	and.w	r3, r3, #1
  4009b0:	2b00      	cmp	r3, #0
  4009b2:	bf0c      	ite	eq
  4009b4:	2301      	moveq	r3, #1
  4009b6:	2300      	movne	r3, #0
  4009b8:	b2db      	uxtb	r3, r3
  4009ba:	461a      	mov	r2, r3
  4009bc:	68f8      	ldr	r0, [r7, #12]
  4009be:	4b0a      	ldr	r3, [pc, #40]	; (4009e8 <spi_master_setup_device+0xb0>)
  4009c0:	4798      	blx	r3
}
  4009c2:	bf00      	nop
  4009c4:	371c      	adds	r7, #28
  4009c6:	46bd      	mov	sp, r7
  4009c8:	bd90      	pop	{r4, r7, pc}
  4009ca:	bf00      	nop
  4009cc:	00400701 	.word	0x00400701
  4009d0:	0040155d 	.word	0x0040155d
  4009d4:	004015f7 	.word	0x004015f7
  4009d8:	00401513 	.word	0x00401513
  4009dc:	00401599 	.word	0x00401599
  4009e0:	0040146d 	.word	0x0040146d
  4009e4:	004013cd 	.word	0x004013cd
  4009e8:	0040141d 	.word	0x0040141d

004009ec <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  4009ec:	b580      	push	{r7, lr}
  4009ee:	b082      	sub	sp, #8
  4009f0:	af00      	add	r7, sp, #0
  4009f2:	6078      	str	r0, [r7, #4]
  4009f4:	6039      	str	r1, [r7, #0]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  4009f6:	6878      	ldr	r0, [r7, #4]
  4009f8:	4b10      	ldr	r3, [pc, #64]	; (400a3c <spi_select_device+0x50>)
  4009fa:	4798      	blx	r3
  4009fc:	4603      	mov	r3, r0
  4009fe:	2b00      	cmp	r3, #0
  400a00:	d00a      	beq.n	400a18 <spi_select_device+0x2c>
		if (device->id < MAX_NUM_WITH_DECODER) {
  400a02:	683b      	ldr	r3, [r7, #0]
  400a04:	681b      	ldr	r3, [r3, #0]
  400a06:	2b0f      	cmp	r3, #15
  400a08:	d814      	bhi.n	400a34 <spi_select_device+0x48>
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  400a0a:	683b      	ldr	r3, [r7, #0]
  400a0c:	681b      	ldr	r3, [r3, #0]
  400a0e:	4619      	mov	r1, r3
  400a10:	6878      	ldr	r0, [r7, #4]
  400a12:	4b0b      	ldr	r3, [pc, #44]	; (400a40 <spi_select_device+0x54>)
  400a14:	4798      	blx	r3
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
		}
	}
}
  400a16:	e00d      	b.n	400a34 <spi_select_device+0x48>
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  400a18:	683b      	ldr	r3, [r7, #0]
  400a1a:	681b      	ldr	r3, [r3, #0]
  400a1c:	2b03      	cmp	r3, #3
  400a1e:	d809      	bhi.n	400a34 <spi_select_device+0x48>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  400a20:	683b      	ldr	r3, [r7, #0]
  400a22:	681b      	ldr	r3, [r3, #0]
  400a24:	2201      	movs	r2, #1
  400a26:	fa02 f303 	lsl.w	r3, r2, r3
  400a2a:	43db      	mvns	r3, r3
  400a2c:	4619      	mov	r1, r3
  400a2e:	6878      	ldr	r0, [r7, #4]
  400a30:	4b03      	ldr	r3, [pc, #12]	; (400a40 <spi_select_device+0x54>)
  400a32:	4798      	blx	r3
}
  400a34:	bf00      	nop
  400a36:	3708      	adds	r7, #8
  400a38:	46bd      	mov	sp, r7
  400a3a:	bd80      	pop	{r7, pc}
  400a3c:	0040078f 	.word	0x0040078f
  400a40:	004012e9 	.word	0x004012e9

00400a44 <spi_write_packet>:
 *
 * \pre SPI device must be selected with spi_select_device() first.
 */
status_code_t spi_write_packet(Spi *p_spi, const uint8_t *data,
		size_t len)
{
  400a44:	b580      	push	{r7, lr}
  400a46:	b088      	sub	sp, #32
  400a48:	af00      	add	r7, sp, #0
  400a4a:	60f8      	str	r0, [r7, #12]
  400a4c:	60b9      	str	r1, [r7, #8]
  400a4e:	607a      	str	r2, [r7, #4]
	uint32_t timeout = SPI_TIMEOUT;
  400a50:	f643 2398 	movw	r3, #15000	; 0x3a98
  400a54:	61fb      	str	r3, [r7, #28]
	uint32_t i = 0;
  400a56:	2300      	movs	r3, #0
  400a58:	61bb      	str	r3, [r7, #24]
	uint8_t val;

	while (len) {
  400a5a:	e021      	b.n	400aa0 <spi_write_packet+0x5c>
		timeout = SPI_TIMEOUT;
  400a5c:	f643 2398 	movw	r3, #15000	; 0x3a98
  400a60:	61fb      	str	r3, [r7, #28]
		while (!spi_is_tx_ready(p_spi)) {
  400a62:	e007      	b.n	400a74 <spi_write_packet+0x30>
			if (!timeout--) {
  400a64:	69fb      	ldr	r3, [r7, #28]
  400a66:	1e5a      	subs	r2, r3, #1
  400a68:	61fa      	str	r2, [r7, #28]
  400a6a:	2b00      	cmp	r3, #0
  400a6c:	d102      	bne.n	400a74 <spi_write_packet+0x30>
				return ERR_TIMEOUT;
  400a6e:	f06f 0302 	mvn.w	r3, #2
  400a72:	e019      	b.n	400aa8 <spi_write_packet+0x64>
		while (!spi_is_tx_ready(p_spi)) {
  400a74:	68f8      	ldr	r0, [r7, #12]
  400a76:	4b0e      	ldr	r3, [pc, #56]	; (400ab0 <spi_write_packet+0x6c>)
  400a78:	4798      	blx	r3
  400a7a:	4603      	mov	r3, r0
  400a7c:	2b00      	cmp	r3, #0
  400a7e:	d0f1      	beq.n	400a64 <spi_write_packet+0x20>
			}
		}
		val = data[i];
  400a80:	68ba      	ldr	r2, [r7, #8]
  400a82:	69bb      	ldr	r3, [r7, #24]
  400a84:	4413      	add	r3, r2
  400a86:	781b      	ldrb	r3, [r3, #0]
  400a88:	75fb      	strb	r3, [r7, #23]
		spi_write_single(p_spi, val);
  400a8a:	7dfb      	ldrb	r3, [r7, #23]
  400a8c:	4619      	mov	r1, r3
  400a8e:	68f8      	ldr	r0, [r7, #12]
  400a90:	4b08      	ldr	r3, [pc, #32]	; (400ab4 <spi_write_packet+0x70>)
  400a92:	4798      	blx	r3
		i++;
  400a94:	69bb      	ldr	r3, [r7, #24]
  400a96:	3301      	adds	r3, #1
  400a98:	61bb      	str	r3, [r7, #24]
		len--;
  400a9a:	687b      	ldr	r3, [r7, #4]
  400a9c:	3b01      	subs	r3, #1
  400a9e:	607b      	str	r3, [r7, #4]
	while (len) {
  400aa0:	687b      	ldr	r3, [r7, #4]
  400aa2:	2b00      	cmp	r3, #0
  400aa4:	d1da      	bne.n	400a5c <spi_write_packet+0x18>
	}

	return STATUS_OK;
  400aa6:	2300      	movs	r3, #0
}
  400aa8:	4618      	mov	r0, r3
  400aaa:	3720      	adds	r7, #32
  400aac:	46bd      	mov	sp, r7
  400aae:	bd80      	pop	{r7, pc}
  400ab0:	0040082d 	.word	0x0040082d
  400ab4:	00400881 	.word	0x00400881

00400ab8 <spi_read_packet>:
 * \param len       Length of data to be read.
 *
 * \pre SPI device must be selected with spi_select_device() first.
 */
status_code_t spi_read_packet(Spi *p_spi, uint8_t *data, size_t len)
{
  400ab8:	b580      	push	{r7, lr}
  400aba:	b088      	sub	sp, #32
  400abc:	af00      	add	r7, sp, #0
  400abe:	60f8      	str	r0, [r7, #12]
  400ac0:	60b9      	str	r1, [r7, #8]
  400ac2:	607a      	str	r2, [r7, #4]
	uint32_t timeout = SPI_TIMEOUT;
  400ac4:	f643 2398 	movw	r3, #15000	; 0x3a98
  400ac8:	61fb      	str	r3, [r7, #28]
	uint8_t val;
	uint32_t i = 0;
  400aca:	2300      	movs	r3, #0
  400acc:	61bb      	str	r3, [r7, #24]

	while (len) {
  400ace:	e038      	b.n	400b42 <spi_read_packet+0x8a>
		timeout = SPI_TIMEOUT;
  400ad0:	f643 2398 	movw	r3, #15000	; 0x3a98
  400ad4:	61fb      	str	r3, [r7, #28]
		while (!spi_is_tx_ready(p_spi)) {
  400ad6:	e007      	b.n	400ae8 <spi_read_packet+0x30>
			if (!timeout--) {
  400ad8:	69fb      	ldr	r3, [r7, #28]
  400ada:	1e5a      	subs	r2, r3, #1
  400adc:	61fa      	str	r2, [r7, #28]
  400ade:	2b00      	cmp	r3, #0
  400ae0:	d102      	bne.n	400ae8 <spi_read_packet+0x30>
				return ERR_TIMEOUT;
  400ae2:	f06f 0302 	mvn.w	r3, #2
  400ae6:	e030      	b.n	400b4a <spi_read_packet+0x92>
		while (!spi_is_tx_ready(p_spi)) {
  400ae8:	68f8      	ldr	r0, [r7, #12]
  400aea:	4b1a      	ldr	r3, [pc, #104]	; (400b54 <spi_read_packet+0x9c>)
  400aec:	4798      	blx	r3
  400aee:	4603      	mov	r3, r0
  400af0:	2b00      	cmp	r3, #0
  400af2:	d0f1      	beq.n	400ad8 <spi_read_packet+0x20>
			}
		}
		spi_write_single(p_spi, CONFIG_SPI_MASTER_DUMMY);
  400af4:	21ff      	movs	r1, #255	; 0xff
  400af6:	68f8      	ldr	r0, [r7, #12]
  400af8:	4b17      	ldr	r3, [pc, #92]	; (400b58 <spi_read_packet+0xa0>)
  400afa:	4798      	blx	r3

		timeout = SPI_TIMEOUT;
  400afc:	f643 2398 	movw	r3, #15000	; 0x3a98
  400b00:	61fb      	str	r3, [r7, #28]
		while (!spi_is_rx_ready(p_spi)) {
  400b02:	e007      	b.n	400b14 <spi_read_packet+0x5c>
			if (!timeout--) {
  400b04:	69fb      	ldr	r3, [r7, #28]
  400b06:	1e5a      	subs	r2, r3, #1
  400b08:	61fa      	str	r2, [r7, #28]
  400b0a:	2b00      	cmp	r3, #0
  400b0c:	d102      	bne.n	400b14 <spi_read_packet+0x5c>
				return ERR_TIMEOUT;
  400b0e:	f06f 0302 	mvn.w	r3, #2
  400b12:	e01a      	b.n	400b4a <spi_read_packet+0x92>
		while (!spi_is_rx_ready(p_spi)) {
  400b14:	68f8      	ldr	r0, [r7, #12]
  400b16:	4b11      	ldr	r3, [pc, #68]	; (400b5c <spi_read_packet+0xa4>)
  400b18:	4798      	blx	r3
  400b1a:	4603      	mov	r3, r0
  400b1c:	2b00      	cmp	r3, #0
  400b1e:	d0f1      	beq.n	400b04 <spi_read_packet+0x4c>
			}
		}
		spi_read_single(p_spi, &val);
  400b20:	f107 0317 	add.w	r3, r7, #23
  400b24:	4619      	mov	r1, r3
  400b26:	68f8      	ldr	r0, [r7, #12]
  400b28:	4b0d      	ldr	r3, [pc, #52]	; (400b60 <spi_read_packet+0xa8>)
  400b2a:	4798      	blx	r3

		data[i] = val;
  400b2c:	68ba      	ldr	r2, [r7, #8]
  400b2e:	69bb      	ldr	r3, [r7, #24]
  400b30:	4413      	add	r3, r2
  400b32:	7dfa      	ldrb	r2, [r7, #23]
  400b34:	701a      	strb	r2, [r3, #0]
		i++;
  400b36:	69bb      	ldr	r3, [r7, #24]
  400b38:	3301      	adds	r3, #1
  400b3a:	61bb      	str	r3, [r7, #24]
		len--;
  400b3c:	687b      	ldr	r3, [r7, #4]
  400b3e:	3b01      	subs	r3, #1
  400b40:	607b      	str	r3, [r7, #4]
	while (len) {
  400b42:	687b      	ldr	r3, [r7, #4]
  400b44:	2b00      	cmp	r3, #0
  400b46:	d1c3      	bne.n	400ad0 <spi_read_packet+0x18>
	}

	return STATUS_OK;
  400b48:	2300      	movs	r3, #0
}
  400b4a:	4618      	mov	r0, r3
  400b4c:	3720      	adds	r7, #32
  400b4e:	46bd      	mov	sp, r7
  400b50:	bd80      	pop	{r7, pc}
  400b52:	bf00      	nop
  400b54:	0040082d 	.word	0x0040082d
  400b58:	00400881 	.word	0x00400881
  400b5c:	00400853 	.word	0x00400853
  400b60:	004008a5 	.word	0x004008a5

00400b64 <spi_enable>:
{
  400b64:	b480      	push	{r7}
  400b66:	b083      	sub	sp, #12
  400b68:	af00      	add	r7, sp, #0
  400b6a:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400b6c:	687b      	ldr	r3, [r7, #4]
  400b6e:	2201      	movs	r2, #1
  400b70:	601a      	str	r2, [r3, #0]
}
  400b72:	bf00      	nop
  400b74:	370c      	adds	r7, #12
  400b76:	46bd      	mov	sp, r7
  400b78:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b7c:	4770      	bx	lr

00400b7e <spi_enable_interrupt>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
  400b7e:	b480      	push	{r7}
  400b80:	b083      	sub	sp, #12
  400b82:	af00      	add	r7, sp, #0
  400b84:	6078      	str	r0, [r7, #4]
  400b86:	6039      	str	r1, [r7, #0]
	p_spi->SPI_IER = ul_sources;
  400b88:	687b      	ldr	r3, [r7, #4]
  400b8a:	683a      	ldr	r2, [r7, #0]
  400b8c:	615a      	str	r2, [r3, #20]
}
  400b8e:	bf00      	nop
  400b90:	370c      	adds	r7, #12
  400b92:	46bd      	mov	sp, r7
  400b94:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b98:	4770      	bx	lr
	...

00400b9c <ili9488_write_ram_prepare>:
#ifdef ILI9488_SPIMODE
/**
 * \brief Prepare to write GRAM data.
 */
static void ili9488_write_ram_prepare(void)
{
  400b9c:	b590      	push	{r4, r7, lr}
  400b9e:	b083      	sub	sp, #12
  400ba0:	af00      	add	r7, sp, #0
	volatile uint32_t i;
	pio_set_pin_low(LCD_SPI_CDS_PIO);
  400ba2:	2006      	movs	r0, #6
  400ba4:	4b0a      	ldr	r3, [pc, #40]	; (400bd0 <ili9488_write_ram_prepare+0x34>)
  400ba6:	4798      	blx	r3
	spi_write(BOARD_ILI9488_SPI, ILI9488_CMD_MEMORY_WRITE, BOARD_ILI9488_SPI_NPCS, 0);
  400ba8:	2300      	movs	r3, #0
  400baa:	2203      	movs	r2, #3
  400bac:	212c      	movs	r1, #44	; 0x2c
  400bae:	4809      	ldr	r0, [pc, #36]	; (400bd4 <ili9488_write_ram_prepare+0x38>)
  400bb0:	4c09      	ldr	r4, [pc, #36]	; (400bd8 <ili9488_write_ram_prepare+0x3c>)
  400bb2:	47a0      	blx	r4
	for(i = 0; i < 0xFF; i++);
  400bb4:	2300      	movs	r3, #0
  400bb6:	607b      	str	r3, [r7, #4]
  400bb8:	e002      	b.n	400bc0 <ili9488_write_ram_prepare+0x24>
  400bba:	687b      	ldr	r3, [r7, #4]
  400bbc:	3301      	adds	r3, #1
  400bbe:	607b      	str	r3, [r7, #4]
  400bc0:	687b      	ldr	r3, [r7, #4]
  400bc2:	2bfe      	cmp	r3, #254	; 0xfe
  400bc4:	d9f9      	bls.n	400bba <ili9488_write_ram_prepare+0x1e>
}
  400bc6:	bf00      	nop
  400bc8:	370c      	adds	r7, #12
  400bca:	46bd      	mov	sp, r7
  400bcc:	bd90      	pop	{r4, r7, pc}
  400bce:	bf00      	nop
  400bd0:	00401fe1 	.word	0x00401fe1
  400bd4:	40008000 	.word	0x40008000
  400bd8:	0040134d 	.word	0x0040134d

00400bdc <ili9488_write_ram_buffer>:
 *
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili9488_write_ram_buffer(const ili9488_color_t *p_ul_buf, uint32_t ul_size)
{
  400bdc:	b580      	push	{r7, lr}
  400bde:	b084      	sub	sp, #16
  400be0:	af00      	add	r7, sp, #0
  400be2:	6078      	str	r0, [r7, #4]
  400be4:	6039      	str	r1, [r7, #0]
	volatile uint32_t i;
	pio_set_pin_high(LCD_SPI_CDS_PIO);
  400be6:	2006      	movs	r0, #6
  400be8:	4b09      	ldr	r3, [pc, #36]	; (400c10 <ili9488_write_ram_buffer+0x34>)
  400bea:	4798      	blx	r3
	spi_write_packet(BOARD_ILI9488_SPI, p_ul_buf, ul_size);
  400bec:	683a      	ldr	r2, [r7, #0]
  400bee:	6879      	ldr	r1, [r7, #4]
  400bf0:	4808      	ldr	r0, [pc, #32]	; (400c14 <ili9488_write_ram_buffer+0x38>)
  400bf2:	4b09      	ldr	r3, [pc, #36]	; (400c18 <ili9488_write_ram_buffer+0x3c>)
  400bf4:	4798      	blx	r3
	for(i = 0; i < 0xFF; i++);
  400bf6:	2300      	movs	r3, #0
  400bf8:	60fb      	str	r3, [r7, #12]
  400bfa:	e002      	b.n	400c02 <ili9488_write_ram_buffer+0x26>
  400bfc:	68fb      	ldr	r3, [r7, #12]
  400bfe:	3301      	adds	r3, #1
  400c00:	60fb      	str	r3, [r7, #12]
  400c02:	68fb      	ldr	r3, [r7, #12]
  400c04:	2bfe      	cmp	r3, #254	; 0xfe
  400c06:	d9f9      	bls.n	400bfc <ili9488_write_ram_buffer+0x20>
}
  400c08:	bf00      	nop
  400c0a:	3710      	adds	r7, #16
  400c0c:	46bd      	mov	sp, r7
  400c0e:	bd80      	pop	{r7, pc}
  400c10:	00401fb1 	.word	0x00401fb1
  400c14:	40008000 	.word	0x40008000
  400c18:	00400a45 	.word	0x00400a45

00400c1c <ili9488_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 * \param size the number of parameters.
 */
static void ili9488_write_register(uint8_t uc_reg, const ili9488_color_t *us_data, uint32_t size)
{
  400c1c:	b590      	push	{r4, r7, lr}
  400c1e:	b087      	sub	sp, #28
  400c20:	af00      	add	r7, sp, #0
  400c22:	4603      	mov	r3, r0
  400c24:	60b9      	str	r1, [r7, #8]
  400c26:	607a      	str	r2, [r7, #4]
  400c28:	73fb      	strb	r3, [r7, #15]
	volatile uint32_t i;

	/* Transfer cmd */
	pio_set_pin_low(LCD_SPI_CDS_PIO);
  400c2a:	2006      	movs	r0, #6
  400c2c:	4b14      	ldr	r3, [pc, #80]	; (400c80 <ili9488_write_register+0x64>)
  400c2e:	4798      	blx	r3
	spi_write(BOARD_ILI9488_SPI, uc_reg, BOARD_ILI9488_SPI_NPCS, 0);
  400c30:	7bfb      	ldrb	r3, [r7, #15]
  400c32:	b299      	uxth	r1, r3
  400c34:	2300      	movs	r3, #0
  400c36:	2203      	movs	r2, #3
  400c38:	4812      	ldr	r0, [pc, #72]	; (400c84 <ili9488_write_register+0x68>)
  400c3a:	4c13      	ldr	r4, [pc, #76]	; (400c88 <ili9488_write_register+0x6c>)
  400c3c:	47a0      	blx	r4
	for(i = 0; i < 0xFF; i++);
  400c3e:	2300      	movs	r3, #0
  400c40:	617b      	str	r3, [r7, #20]
  400c42:	e002      	b.n	400c4a <ili9488_write_register+0x2e>
  400c44:	697b      	ldr	r3, [r7, #20]
  400c46:	3301      	adds	r3, #1
  400c48:	617b      	str	r3, [r7, #20]
  400c4a:	697b      	ldr	r3, [r7, #20]
  400c4c:	2bfe      	cmp	r3, #254	; 0xfe
  400c4e:	d9f9      	bls.n	400c44 <ili9488_write_register+0x28>

	if(size > 0) {
  400c50:	687b      	ldr	r3, [r7, #4]
  400c52:	2b00      	cmp	r3, #0
  400c54:	d010      	beq.n	400c78 <ili9488_write_register+0x5c>
		/* Transfer data */
		pio_set_pin_high(LCD_SPI_CDS_PIO);
  400c56:	2006      	movs	r0, #6
  400c58:	4b0c      	ldr	r3, [pc, #48]	; (400c8c <ili9488_write_register+0x70>)
  400c5a:	4798      	blx	r3
		spi_write_packet(BOARD_ILI9488_SPI, us_data, size);
  400c5c:	687a      	ldr	r2, [r7, #4]
  400c5e:	68b9      	ldr	r1, [r7, #8]
  400c60:	4808      	ldr	r0, [pc, #32]	; (400c84 <ili9488_write_register+0x68>)
  400c62:	4b0b      	ldr	r3, [pc, #44]	; (400c90 <ili9488_write_register+0x74>)
  400c64:	4798      	blx	r3
		for(i = 0; i < 0x5F; i++);
  400c66:	2300      	movs	r3, #0
  400c68:	617b      	str	r3, [r7, #20]
  400c6a:	e002      	b.n	400c72 <ili9488_write_register+0x56>
  400c6c:	697b      	ldr	r3, [r7, #20]
  400c6e:	3301      	adds	r3, #1
  400c70:	617b      	str	r3, [r7, #20]
  400c72:	697b      	ldr	r3, [r7, #20]
  400c74:	2b5e      	cmp	r3, #94	; 0x5e
  400c76:	d9f9      	bls.n	400c6c <ili9488_write_register+0x50>
	}
}
  400c78:	bf00      	nop
  400c7a:	371c      	adds	r7, #28
  400c7c:	46bd      	mov	sp, r7
  400c7e:	bd90      	pop	{r4, r7, pc}
  400c80:	00401fe1 	.word	0x00401fe1
  400c84:	40008000 	.word	0x40008000
  400c88:	0040134d 	.word	0x0040134d
  400c8c:	00401fb1 	.word	0x00401fb1
  400c90:	00400a45 	.word	0x00400a45

00400c94 <ili9488_read_chipid>:
 * \brief Read chipid.
 *
 * \return chipid value.
 */
static uint32_t ili9488_read_chipid(void)
{
  400c94:	b580      	push	{r7, lr}
  400c96:	b084      	sub	sp, #16
  400c98:	af00      	add	r7, sp, #0
	uint32_t i, chipid = 0;
  400c9a:	2300      	movs	r3, #0
  400c9c:	60bb      	str	r3, [r7, #8]
	volatile uint32_t j;
	ili9488_color_t chipidBuf, reg, param;

	reg = 0x81;
  400c9e:	2381      	movs	r3, #129	; 0x81
  400ca0:	70bb      	strb	r3, [r7, #2]
	param = 0x0;
  400ca2:	2300      	movs	r3, #0
  400ca4:	707b      	strb	r3, [r7, #1]
	for (i = 3; i > 0; i--) {
  400ca6:	2303      	movs	r3, #3
  400ca8:	60fb      	str	r3, [r7, #12]
  400caa:	e048      	b.n	400d3e <ili9488_read_chipid+0xaa>
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &reg, 1);
  400cac:	1cbb      	adds	r3, r7, #2
  400cae:	2201      	movs	r2, #1
  400cb0:	4619      	mov	r1, r3
  400cb2:	20fb      	movs	r0, #251	; 0xfb
  400cb4:	4b26      	ldr	r3, [pc, #152]	; (400d50 <ili9488_read_chipid+0xbc>)
  400cb6:	4798      	blx	r3
		reg++;
  400cb8:	78bb      	ldrb	r3, [r7, #2]
  400cba:	3301      	adds	r3, #1
  400cbc:	b2db      	uxtb	r3, r3
  400cbe:	70bb      	strb	r3, [r7, #2]
		for(j = 0; j < 0xFF; j++);
  400cc0:	2300      	movs	r3, #0
  400cc2:	607b      	str	r3, [r7, #4]
  400cc4:	e002      	b.n	400ccc <ili9488_read_chipid+0x38>
  400cc6:	687b      	ldr	r3, [r7, #4]
  400cc8:	3301      	adds	r3, #1
  400cca:	607b      	str	r3, [r7, #4]
  400ccc:	687b      	ldr	r3, [r7, #4]
  400cce:	2bfe      	cmp	r3, #254	; 0xfe
  400cd0:	d9f9      	bls.n	400cc6 <ili9488_read_chipid+0x32>
		ili9488_write_register(ILI9488_CMD_READ_ID4, 0, 0);
  400cd2:	2200      	movs	r2, #0
  400cd4:	2100      	movs	r1, #0
  400cd6:	20d3      	movs	r0, #211	; 0xd3
  400cd8:	4b1d      	ldr	r3, [pc, #116]	; (400d50 <ili9488_read_chipid+0xbc>)
  400cda:	4798      	blx	r3
		{
			pio_set_pin_high(LCD_SPI_CDS_PIO);
  400cdc:	2006      	movs	r0, #6
  400cde:	4b1d      	ldr	r3, [pc, #116]	; (400d54 <ili9488_read_chipid+0xc0>)
  400ce0:	4798      	blx	r3
			spi_read_packet(BOARD_ILI9488_SPI, &chipidBuf, 1);
  400ce2:	1cfb      	adds	r3, r7, #3
  400ce4:	2201      	movs	r2, #1
  400ce6:	4619      	mov	r1, r3
  400ce8:	481b      	ldr	r0, [pc, #108]	; (400d58 <ili9488_read_chipid+0xc4>)
  400cea:	4b1c      	ldr	r3, [pc, #112]	; (400d5c <ili9488_read_chipid+0xc8>)
  400cec:	4798      	blx	r3
			for(j = 0; j < 0xFF; j++);
  400cee:	2300      	movs	r3, #0
  400cf0:	607b      	str	r3, [r7, #4]
  400cf2:	e002      	b.n	400cfa <ili9488_read_chipid+0x66>
  400cf4:	687b      	ldr	r3, [r7, #4]
  400cf6:	3301      	adds	r3, #1
  400cf8:	607b      	str	r3, [r7, #4]
  400cfa:	687b      	ldr	r3, [r7, #4]
  400cfc:	2bfe      	cmp	r3, #254	; 0xfe
  400cfe:	d9f9      	bls.n	400cf4 <ili9488_read_chipid+0x60>
		}
		chipid |= (chipidBuf & 0xFF) << ((i - 1) << 3);
  400d00:	78fb      	ldrb	r3, [r7, #3]
  400d02:	461a      	mov	r2, r3
  400d04:	68fb      	ldr	r3, [r7, #12]
  400d06:	3b01      	subs	r3, #1
  400d08:	00db      	lsls	r3, r3, #3
  400d0a:	fa02 f303 	lsl.w	r3, r2, r3
  400d0e:	461a      	mov	r2, r3
  400d10:	68bb      	ldr	r3, [r7, #8]
  400d12:	4313      	orrs	r3, r2
  400d14:	60bb      	str	r3, [r7, #8]
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &param, 1);
  400d16:	1c7b      	adds	r3, r7, #1
  400d18:	2201      	movs	r2, #1
  400d1a:	4619      	mov	r1, r3
  400d1c:	20fb      	movs	r0, #251	; 0xfb
  400d1e:	4b0c      	ldr	r3, [pc, #48]	; (400d50 <ili9488_read_chipid+0xbc>)
  400d20:	4798      	blx	r3
		for(j = 0; j < 0xFFF; j++);
  400d22:	2300      	movs	r3, #0
  400d24:	607b      	str	r3, [r7, #4]
  400d26:	e002      	b.n	400d2e <ili9488_read_chipid+0x9a>
  400d28:	687b      	ldr	r3, [r7, #4]
  400d2a:	3301      	adds	r3, #1
  400d2c:	607b      	str	r3, [r7, #4]
  400d2e:	687b      	ldr	r3, [r7, #4]
  400d30:	f640 72fe 	movw	r2, #4094	; 0xffe
  400d34:	4293      	cmp	r3, r2
  400d36:	d9f7      	bls.n	400d28 <ili9488_read_chipid+0x94>
	for (i = 3; i > 0; i--) {
  400d38:	68fb      	ldr	r3, [r7, #12]
  400d3a:	3b01      	subs	r3, #1
  400d3c:	60fb      	str	r3, [r7, #12]
  400d3e:	68fb      	ldr	r3, [r7, #12]
  400d40:	2b00      	cmp	r3, #0
  400d42:	d1b3      	bne.n	400cac <ili9488_read_chipid+0x18>
	}
	return chipid;
  400d44:	68bb      	ldr	r3, [r7, #8]
}
  400d46:	4618      	mov	r0, r3
  400d48:	3710      	adds	r7, #16
  400d4a:	46bd      	mov	sp, r7
  400d4c:	bd80      	pop	{r7, pc}
  400d4e:	bf00      	nop
  400d50:	00400c1d 	.word	0x00400c1d
  400d54:	00401fb1 	.word	0x00401fb1
  400d58:	40008000 	.word	0x40008000
  400d5c:	00400ab9 	.word	0x00400ab9

00400d60 <ili9488_delay>:

/**
 * \brief Delay function.
 */
void ili9488_delay(uint32_t ul_ms)
{
  400d60:	b480      	push	{r7}
  400d62:	b085      	sub	sp, #20
  400d64:	af00      	add	r7, sp, #0
  400d66:	6078      	str	r0, [r7, #4]
	uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  400d68:	2300      	movs	r3, #0
  400d6a:	60fb      	str	r3, [r7, #12]
  400d6c:	e00c      	b.n	400d88 <ili9488_delay+0x28>
		for(i = 0; i < 100000; i++) {
  400d6e:	2300      	movs	r3, #0
  400d70:	60fb      	str	r3, [r7, #12]
  400d72:	e002      	b.n	400d7a <ili9488_delay+0x1a>
  400d74:	68fb      	ldr	r3, [r7, #12]
  400d76:	3301      	adds	r3, #1
  400d78:	60fb      	str	r3, [r7, #12]
  400d7a:	68fb      	ldr	r3, [r7, #12]
  400d7c:	4a07      	ldr	r2, [pc, #28]	; (400d9c <ili9488_delay+0x3c>)
  400d7e:	4293      	cmp	r3, r2
  400d80:	d9f8      	bls.n	400d74 <ili9488_delay+0x14>
	for(i = 0; i < ul_ms; i++) {
  400d82:	68fb      	ldr	r3, [r7, #12]
  400d84:	3301      	adds	r3, #1
  400d86:	60fb      	str	r3, [r7, #12]
  400d88:	68fa      	ldr	r2, [r7, #12]
  400d8a:	687b      	ldr	r3, [r7, #4]
  400d8c:	429a      	cmp	r2, r3
  400d8e:	d3ee      	bcc.n	400d6e <ili9488_delay+0xe>
		}
	}
}
  400d90:	bf00      	nop
  400d92:	3714      	adds	r7, #20
  400d94:	46bd      	mov	sp, r7
  400d96:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d9a:	4770      	bx	lr
  400d9c:	0001869f 	.word	0x0001869f

00400da0 <ili9488_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9488_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  400da0:	b480      	push	{r7}
  400da2:	b087      	sub	sp, #28
  400da4:	af00      	add	r7, sp, #0
  400da6:	60f8      	str	r0, [r7, #12]
  400da8:	60b9      	str	r1, [r7, #8]
  400daa:	607a      	str	r2, [r7, #4]
  400dac:	603b      	str	r3, [r7, #0]
	uint32_t dw;

	if (*p_ul_x1 >= ILI9488_LCD_WIDTH) {
  400dae:	68fb      	ldr	r3, [r7, #12]
  400db0:	681b      	ldr	r3, [r3, #0]
  400db2:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
  400db6:	d303      	bcc.n	400dc0 <ili9488_check_box_coordinates+0x20>
		*p_ul_x1 = ILI9488_LCD_WIDTH - 1;
  400db8:	68fb      	ldr	r3, [r7, #12]
  400dba:	f240 123f 	movw	r2, #319	; 0x13f
  400dbe:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x2 >= ILI9488_LCD_WIDTH) {
  400dc0:	687b      	ldr	r3, [r7, #4]
  400dc2:	681b      	ldr	r3, [r3, #0]
  400dc4:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
  400dc8:	d303      	bcc.n	400dd2 <ili9488_check_box_coordinates+0x32>
		*p_ul_x2 = ILI9488_LCD_WIDTH - 1;
  400dca:	687b      	ldr	r3, [r7, #4]
  400dcc:	f240 123f 	movw	r2, #319	; 0x13f
  400dd0:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 >= ILI9488_LCD_HEIGHT) {
  400dd2:	68bb      	ldr	r3, [r7, #8]
  400dd4:	681b      	ldr	r3, [r3, #0]
  400dd6:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
  400dda:	d303      	bcc.n	400de4 <ili9488_check_box_coordinates+0x44>
		*p_ul_y1 = ILI9488_LCD_HEIGHT - 1;
  400ddc:	68bb      	ldr	r3, [r7, #8]
  400dde:	f240 12df 	movw	r2, #479	; 0x1df
  400de2:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y2 >= ILI9488_LCD_HEIGHT) {
  400de4:	683b      	ldr	r3, [r7, #0]
  400de6:	681b      	ldr	r3, [r3, #0]
  400de8:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
  400dec:	d303      	bcc.n	400df6 <ili9488_check_box_coordinates+0x56>
		*p_ul_y2 = ILI9488_LCD_HEIGHT - 1;
  400dee:	683b      	ldr	r3, [r7, #0]
  400df0:	f240 12df 	movw	r2, #479	; 0x1df
  400df4:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  400df6:	68fb      	ldr	r3, [r7, #12]
  400df8:	681a      	ldr	r2, [r3, #0]
  400dfa:	687b      	ldr	r3, [r7, #4]
  400dfc:	681b      	ldr	r3, [r3, #0]
  400dfe:	429a      	cmp	r2, r3
  400e00:	d909      	bls.n	400e16 <ili9488_check_box_coordinates+0x76>
		dw = *p_ul_x1;
  400e02:	68fb      	ldr	r3, [r7, #12]
  400e04:	681b      	ldr	r3, [r3, #0]
  400e06:	617b      	str	r3, [r7, #20]
		*p_ul_x1 = *p_ul_x2;
  400e08:	687b      	ldr	r3, [r7, #4]
  400e0a:	681a      	ldr	r2, [r3, #0]
  400e0c:	68fb      	ldr	r3, [r7, #12]
  400e0e:	601a      	str	r2, [r3, #0]
		*p_ul_x2 = dw;
  400e10:	687b      	ldr	r3, [r7, #4]
  400e12:	697a      	ldr	r2, [r7, #20]
  400e14:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  400e16:	68bb      	ldr	r3, [r7, #8]
  400e18:	681a      	ldr	r2, [r3, #0]
  400e1a:	683b      	ldr	r3, [r7, #0]
  400e1c:	681b      	ldr	r3, [r3, #0]
  400e1e:	429a      	cmp	r2, r3
  400e20:	d909      	bls.n	400e36 <ili9488_check_box_coordinates+0x96>
		dw = *p_ul_y1;
  400e22:	68bb      	ldr	r3, [r7, #8]
  400e24:	681b      	ldr	r3, [r3, #0]
  400e26:	617b      	str	r3, [r7, #20]
		*p_ul_y1 = *p_ul_y2;
  400e28:	683b      	ldr	r3, [r7, #0]
  400e2a:	681a      	ldr	r2, [r3, #0]
  400e2c:	68bb      	ldr	r3, [r7, #8]
  400e2e:	601a      	str	r2, [r3, #0]
		*p_ul_y2 = dw;
  400e30:	683b      	ldr	r3, [r7, #0]
  400e32:	697a      	ldr	r2, [r7, #20]
  400e34:	601a      	str	r2, [r3, #0]
	}
}
  400e36:	bf00      	nop
  400e38:	371c      	adds	r7, #28
  400e3a:	46bd      	mov	sp, r7
  400e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e40:	4770      	bx	lr
	...

00400e44 <ili9488_set_display_direction>:
 * \brief ILI9488 configure landscape.
 *
 * \Param LandscaprMode Landscape Mode.
 */
void ili9488_set_display_direction(enum ili9488_display_direction direction )
{
  400e44:	b580      	push	{r7, lr}
  400e46:	b084      	sub	sp, #16
  400e48:	af00      	add	r7, sp, #0
  400e4a:	4603      	mov	r3, r0
  400e4c:	71fb      	strb	r3, [r7, #7]
	ili9488_color_t value;
	if(direction) {
  400e4e:	79fb      	ldrb	r3, [r7, #7]
  400e50:	2b00      	cmp	r3, #0
  400e52:	d002      	beq.n	400e5a <ili9488_set_display_direction+0x16>
		value = 0xE8;
  400e54:	23e8      	movs	r3, #232	; 0xe8
  400e56:	73fb      	strb	r3, [r7, #15]
  400e58:	e001      	b.n	400e5e <ili9488_set_display_direction+0x1a>
	} else {
		value = 0x48;
  400e5a:	2348      	movs	r3, #72	; 0x48
  400e5c:	73fb      	strb	r3, [r7, #15]
	}
	ili9488_write_register(ILI9488_CMD_MEMORY_ACCESS_CONTROL, &value, 1);
  400e5e:	f107 030f 	add.w	r3, r7, #15
  400e62:	2201      	movs	r2, #1
  400e64:	4619      	mov	r1, r3
  400e66:	2036      	movs	r0, #54	; 0x36
  400e68:	4b02      	ldr	r3, [pc, #8]	; (400e74 <ili9488_set_display_direction+0x30>)
  400e6a:	4798      	blx	r3
}
  400e6c:	bf00      	nop
  400e6e:	3710      	adds	r7, #16
  400e70:	46bd      	mov	sp, r7
  400e72:	bd80      	pop	{r7, pc}
  400e74:	00400c1d 	.word	0x00400c1d

00400e78 <ili9488_set_window>:
 * \Param y start position.
 * \Param width  Width of window.
 * \Param height Height of window.
 */
void ili9488_set_window(uint16_t x, uint16_t y, uint16_t width, uint16_t height )
{
  400e78:	b590      	push	{r4, r7, lr}
  400e7a:	b087      	sub	sp, #28
  400e7c:	af00      	add	r7, sp, #0
  400e7e:	4604      	mov	r4, r0
  400e80:	4608      	mov	r0, r1
  400e82:	4611      	mov	r1, r2
  400e84:	461a      	mov	r2, r3
  400e86:	4623      	mov	r3, r4
  400e88:	80fb      	strh	r3, [r7, #6]
  400e8a:	4603      	mov	r3, r0
  400e8c:	80bb      	strh	r3, [r7, #4]
  400e8e:	460b      	mov	r3, r1
  400e90:	807b      	strh	r3, [r7, #2]
  400e92:	4613      	mov	r3, r2
  400e94:	803b      	strh	r3, [r7, #0]
	uint16_t col_start, col_end, row_start, row_end;
	uint32_t cnt = 0;
  400e96:	2300      	movs	r3, #0
  400e98:	617b      	str	r3, [r7, #20]
	ili9488_color_t buf[4];

	cnt = sizeof(buf)/sizeof(ili9488_color_t);
  400e9a:	2304      	movs	r3, #4
  400e9c:	617b      	str	r3, [r7, #20]

	col_start  =  x ;
  400e9e:	88fb      	ldrh	r3, [r7, #6]
  400ea0:	827b      	strh	r3, [r7, #18]
	col_end    =  width + x - 1;
  400ea2:	887a      	ldrh	r2, [r7, #2]
  400ea4:	88fb      	ldrh	r3, [r7, #6]
  400ea6:	4413      	add	r3, r2
  400ea8:	b29b      	uxth	r3, r3
  400eaa:	3b01      	subs	r3, #1
  400eac:	b29b      	uxth	r3, r3
  400eae:	823b      	strh	r3, [r7, #16]

	row_start = y ;
  400eb0:	88bb      	ldrh	r3, [r7, #4]
  400eb2:	81fb      	strh	r3, [r7, #14]
	row_end   = height + y - 1;
  400eb4:	883a      	ldrh	r2, [r7, #0]
  400eb6:	88bb      	ldrh	r3, [r7, #4]
  400eb8:	4413      	add	r3, r2
  400eba:	b29b      	uxth	r3, r3
  400ebc:	3b01      	subs	r3, #1
  400ebe:	b29b      	uxth	r3, r3
  400ec0:	81bb      	strh	r3, [r7, #12]

	buf[0] = get_8b_to_16b(col_start);
  400ec2:	f107 0312 	add.w	r3, r7, #18
  400ec6:	785b      	ldrb	r3, [r3, #1]
  400ec8:	723b      	strb	r3, [r7, #8]
	buf[1] = get_0b_to_8b(col_start);
  400eca:	f107 0312 	add.w	r3, r7, #18
  400ece:	781b      	ldrb	r3, [r3, #0]
  400ed0:	727b      	strb	r3, [r7, #9]
	buf[2] = get_8b_to_16b(col_end);
  400ed2:	f107 0310 	add.w	r3, r7, #16
  400ed6:	785b      	ldrb	r3, [r3, #1]
  400ed8:	72bb      	strb	r3, [r7, #10]
	buf[3] = get_0b_to_8b(col_end);
  400eda:	f107 0310 	add.w	r3, r7, #16
  400ede:	781b      	ldrb	r3, [r3, #0]
  400ee0:	72fb      	strb	r3, [r7, #11]
	ili9488_write_register(ILI9488_CMD_COLUMN_ADDRESS_SET, buf, cnt);
  400ee2:	f107 0308 	add.w	r3, r7, #8
  400ee6:	697a      	ldr	r2, [r7, #20]
  400ee8:	4619      	mov	r1, r3
  400eea:	202a      	movs	r0, #42	; 0x2a
  400eec:	4b13      	ldr	r3, [pc, #76]	; (400f3c <ili9488_set_window+0xc4>)
  400eee:	4798      	blx	r3
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  400ef0:	2200      	movs	r2, #0
  400ef2:	2100      	movs	r1, #0
  400ef4:	2000      	movs	r0, #0
  400ef6:	4b11      	ldr	r3, [pc, #68]	; (400f3c <ili9488_set_window+0xc4>)
  400ef8:	4798      	blx	r3

	/* Set Horizontal Address End Position */
	buf[0] = get_8b_to_16b(row_start);
  400efa:	f107 030e 	add.w	r3, r7, #14
  400efe:	785b      	ldrb	r3, [r3, #1]
  400f00:	723b      	strb	r3, [r7, #8]
	buf[1] = get_0b_to_8b(row_start);
  400f02:	f107 030e 	add.w	r3, r7, #14
  400f06:	781b      	ldrb	r3, [r3, #0]
  400f08:	727b      	strb	r3, [r7, #9]
	buf[2] = get_8b_to_16b(row_end);
  400f0a:	f107 030c 	add.w	r3, r7, #12
  400f0e:	785b      	ldrb	r3, [r3, #1]
  400f10:	72bb      	strb	r3, [r7, #10]
	buf[3] = get_0b_to_8b(row_end);
  400f12:	f107 030c 	add.w	r3, r7, #12
  400f16:	781b      	ldrb	r3, [r3, #0]
  400f18:	72fb      	strb	r3, [r7, #11]
	ili9488_write_register(ILI9488_CMD_PAGE_ADDRESS_SET, buf, cnt);
  400f1a:	f107 0308 	add.w	r3, r7, #8
  400f1e:	697a      	ldr	r2, [r7, #20]
  400f20:	4619      	mov	r1, r3
  400f22:	202b      	movs	r0, #43	; 0x2b
  400f24:	4b05      	ldr	r3, [pc, #20]	; (400f3c <ili9488_set_window+0xc4>)
  400f26:	4798      	blx	r3
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  400f28:	2200      	movs	r2, #0
  400f2a:	2100      	movs	r1, #0
  400f2c:	2000      	movs	r0, #0
  400f2e:	4b03      	ldr	r3, [pc, #12]	; (400f3c <ili9488_set_window+0xc4>)
  400f30:	4798      	blx	r3
}
  400f32:	bf00      	nop
  400f34:	371c      	adds	r7, #28
  400f36:	46bd      	mov	sp, r7
  400f38:	bd90      	pop	{r4, r7, pc}
  400f3a:	bf00      	nop
  400f3c:	00400c1d 	.word	0x00400c1d

00400f40 <ili9488_init>:
 * \param p_opt pointer to ILI9488 option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili9488_init(struct ili9488_opt_t *p_opt)
{
  400f40:	b590      	push	{r4, r7, lr}
  400f42:	b089      	sub	sp, #36	; 0x24
  400f44:	af02      	add	r7, sp, #8
  400f46:	6078      	str	r0, [r7, #4]
			| SMC_MODE_DBW_16_BIT
			| SMC_MODE_EXNW_MODE_DISABLED
			| SMC_MODE_TDF_CYCLES(0xF));
#endif
#ifdef ILI9488_SPIMODE
	struct spi_device ILI9488_SPI_DEVICE = {
  400f48:	2303      	movs	r3, #3
  400f4a:	60fb      	str	r3, [r7, #12]
		// Board specific chip select configuration
		.id = BOARD_ILI9488_SPI_NPCS
	};

	/* Init, select and configure the chip */
	spi_master_init(BOARD_ILI9488_SPI);
  400f4c:	4843      	ldr	r0, [pc, #268]	; (40105c <ili9488_init+0x11c>)
  400f4e:	4b44      	ldr	r3, [pc, #272]	; (401060 <ili9488_init+0x120>)
  400f50:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9488_SPI, &ILI9488_SPI_DEVICE, SPI_MODE_3, ILI9488_SPI_BAUDRATE, 0);
  400f52:	f107 010c 	add.w	r1, r7, #12
  400f56:	2300      	movs	r3, #0
  400f58:	9300      	str	r3, [sp, #0]
  400f5a:	4b42      	ldr	r3, [pc, #264]	; (401064 <ili9488_init+0x124>)
  400f5c:	2203      	movs	r2, #3
  400f5e:	483f      	ldr	r0, [pc, #252]	; (40105c <ili9488_init+0x11c>)
  400f60:	4c41      	ldr	r4, [pc, #260]	; (401068 <ili9488_init+0x128>)
  400f62:	47a0      	blx	r4
	spi_configure_cs_behavior(BOARD_ILI9488_SPI, BOARD_ILI9488_SPI_NPCS, SPI_CS_RISE_NO_TX);
  400f64:	2200      	movs	r2, #0
  400f66:	2103      	movs	r1, #3
  400f68:	483c      	ldr	r0, [pc, #240]	; (40105c <ili9488_init+0x11c>)
  400f6a:	4b40      	ldr	r3, [pc, #256]	; (40106c <ili9488_init+0x12c>)
  400f6c:	4798      	blx	r3
	spi_select_device(BOARD_ILI9488_SPI, &ILI9488_SPI_DEVICE);
  400f6e:	f107 030c 	add.w	r3, r7, #12
  400f72:	4619      	mov	r1, r3
  400f74:	4839      	ldr	r0, [pc, #228]	; (40105c <ili9488_init+0x11c>)
  400f76:	4b3e      	ldr	r3, [pc, #248]	; (401070 <ili9488_init+0x130>)
  400f78:	4798      	blx	r3

	/* Enable the SPI peripheral */
	spi_enable(BOARD_ILI9488_SPI);
  400f7a:	4838      	ldr	r0, [pc, #224]	; (40105c <ili9488_init+0x11c>)
  400f7c:	4b3d      	ldr	r3, [pc, #244]	; (401074 <ili9488_init+0x134>)
  400f7e:	4798      	blx	r3
	spi_enable_interrupt(BOARD_ILI9488_SPI, SPI_IER_RDRF);
  400f80:	2101      	movs	r1, #1
  400f82:	4836      	ldr	r0, [pc, #216]	; (40105c <ili9488_init+0x11c>)
  400f84:	4b3c      	ldr	r3, [pc, #240]	; (401078 <ili9488_init+0x138>)
  400f86:	4798      	blx	r3
#endif

	ili9488_write_register(ILI9488_CMD_SOFTWARE_RESET, 0x0000, 0);
  400f88:	2200      	movs	r2, #0
  400f8a:	2100      	movs	r1, #0
  400f8c:	2001      	movs	r0, #1
  400f8e:	4b3b      	ldr	r3, [pc, #236]	; (40107c <ili9488_init+0x13c>)
  400f90:	4798      	blx	r3
	ili9488_delay(200);
  400f92:	20c8      	movs	r0, #200	; 0xc8
  400f94:	4b3a      	ldr	r3, [pc, #232]	; (401080 <ili9488_init+0x140>)
  400f96:	4798      	blx	r3

	ili9488_write_register(ILI9488_CMD_SLEEP_OUT, 0x0000, 0);
  400f98:	2200      	movs	r2, #0
  400f9a:	2100      	movs	r1, #0
  400f9c:	2011      	movs	r0, #17
  400f9e:	4b37      	ldr	r3, [pc, #220]	; (40107c <ili9488_init+0x13c>)
  400fa0:	4798      	blx	r3
	ili9488_delay(200);
  400fa2:	20c8      	movs	r0, #200	; 0xc8
  400fa4:	4b36      	ldr	r3, [pc, #216]	; (401080 <ili9488_init+0x140>)
  400fa6:	4798      	blx	r3

	/** read chipid */
	chipid = ili9488_read_chipid();
  400fa8:	4b36      	ldr	r3, [pc, #216]	; (401084 <ili9488_init+0x144>)
  400faa:	4798      	blx	r3
  400fac:	6178      	str	r0, [r7, #20]
	if (chipid != ILI9488_DEVICE_CODE) {
  400fae:	697b      	ldr	r3, [r7, #20]
  400fb0:	f249 4288 	movw	r2, #38024	; 0x9488
  400fb4:	4293      	cmp	r3, r2
  400fb6:	d001      	beq.n	400fbc <ili9488_init+0x7c>
		return 1;
  400fb8:	2301      	movs	r3, #1
  400fba:	e04a      	b.n	401052 <ili9488_init+0x112>
	}

	/** make it tRGB and reverse the column order */
	param = 0x48;
  400fbc:	2348      	movs	r3, #72	; 0x48
  400fbe:	74fb      	strb	r3, [r7, #19]
	ili9488_write_register(ILI9488_CMD_MEMORY_ACCESS_CONTROL, &param, 1);
  400fc0:	f107 0313 	add.w	r3, r7, #19
  400fc4:	2201      	movs	r2, #1
  400fc6:	4619      	mov	r1, r3
  400fc8:	2036      	movs	r0, #54	; 0x36
  400fca:	4b2c      	ldr	r3, [pc, #176]	; (40107c <ili9488_init+0x13c>)
  400fcc:	4798      	blx	r3
	ili9488_delay(100);
  400fce:	2064      	movs	r0, #100	; 0x64
  400fd0:	4b2b      	ldr	r3, [pc, #172]	; (401080 <ili9488_init+0x140>)
  400fd2:	4798      	blx	r3

	param = 0x04;
  400fd4:	2304      	movs	r3, #4
  400fd6:	74fb      	strb	r3, [r7, #19]
	ili9488_write_register(ILI9488_CMD_CABC_CONTROL_9, &param, 1);
  400fd8:	f107 0313 	add.w	r3, r7, #19
  400fdc:	2201      	movs	r2, #1
  400fde:	4619      	mov	r1, r3
  400fe0:	20cf      	movs	r0, #207	; 0xcf
  400fe2:	4b26      	ldr	r3, [pc, #152]	; (40107c <ili9488_init+0x13c>)
  400fe4:	4798      	blx	r3
	ili9488_delay(100);
  400fe6:	2064      	movs	r0, #100	; 0x64
  400fe8:	4b25      	ldr	r3, [pc, #148]	; (401080 <ili9488_init+0x140>)
  400fea:	4798      	blx	r3
	ili9488_delay(100);
	ili9488_write_register(ILI9488_CMD_PARTIAL_MODE_ON, 0, 0);
	ili9488_delay(100);
#endif
#ifdef ILI9488_SPIMODE
	param = 0x06;
  400fec:	2306      	movs	r3, #6
  400fee:	74fb      	strb	r3, [r7, #19]
	ili9488_write_register(ILI9488_CMD_COLMOD_PIXEL_FORMAT_SET, &param, 1);
  400ff0:	f107 0313 	add.w	r3, r7, #19
  400ff4:	2201      	movs	r2, #1
  400ff6:	4619      	mov	r1, r3
  400ff8:	203a      	movs	r0, #58	; 0x3a
  400ffa:	4b20      	ldr	r3, [pc, #128]	; (40107c <ili9488_init+0x13c>)
  400ffc:	4798      	blx	r3
	ili9488_delay(100);
  400ffe:	2064      	movs	r0, #100	; 0x64
  401000:	4b1f      	ldr	r3, [pc, #124]	; (401080 <ili9488_init+0x140>)
  401002:	4798      	blx	r3
	ili9488_write_register(ILI9488_CMD_NORMAL_DISP_MODE_ON, 0, 0);
  401004:	2200      	movs	r2, #0
  401006:	2100      	movs	r1, #0
  401008:	2013      	movs	r0, #19
  40100a:	4b1c      	ldr	r3, [pc, #112]	; (40107c <ili9488_init+0x13c>)
  40100c:	4798      	blx	r3
	ili9488_delay(100);
  40100e:	2064      	movs	r0, #100	; 0x64
  401010:	4b1b      	ldr	r3, [pc, #108]	; (401080 <ili9488_init+0x140>)
  401012:	4798      	blx	r3
#endif

	ili9488_display_on();
  401014:	4b1c      	ldr	r3, [pc, #112]	; (401088 <ili9488_init+0x148>)
  401016:	4798      	blx	r3
	ili9488_delay(100);
  401018:	2064      	movs	r0, #100	; 0x64
  40101a:	4b19      	ldr	r3, [pc, #100]	; (401080 <ili9488_init+0x140>)
  40101c:	4798      	blx	r3

	ili9488_set_display_direction(LANDSCAPE);
  40101e:	2000      	movs	r0, #0
  401020:	4b1a      	ldr	r3, [pc, #104]	; (40108c <ili9488_init+0x14c>)
  401022:	4798      	blx	r3
	ili9488_delay(100);
  401024:	2064      	movs	r0, #100	; 0x64
  401026:	4b16      	ldr	r3, [pc, #88]	; (401080 <ili9488_init+0x140>)
  401028:	4798      	blx	r3

	ili9488_set_window(0, 0,p_opt->ul_width,p_opt->ul_height);
  40102a:	687b      	ldr	r3, [r7, #4]
  40102c:	681b      	ldr	r3, [r3, #0]
  40102e:	b29a      	uxth	r2, r3
  401030:	687b      	ldr	r3, [r7, #4]
  401032:	685b      	ldr	r3, [r3, #4]
  401034:	b29b      	uxth	r3, r3
  401036:	2100      	movs	r1, #0
  401038:	2000      	movs	r0, #0
  40103a:	4c15      	ldr	r4, [pc, #84]	; (401090 <ili9488_init+0x150>)
  40103c:	47a0      	blx	r4
	ili9488_set_foreground_color(p_opt->foreground_color);
  40103e:	687b      	ldr	r3, [r7, #4]
  401040:	689b      	ldr	r3, [r3, #8]
  401042:	4618      	mov	r0, r3
  401044:	4b13      	ldr	r3, [pc, #76]	; (401094 <ili9488_init+0x154>)
  401046:	4798      	blx	r3
	ili9488_set_cursor_position(0, 0);
  401048:	2100      	movs	r1, #0
  40104a:	2000      	movs	r0, #0
  40104c:	4b12      	ldr	r3, [pc, #72]	; (401098 <ili9488_init+0x158>)
  40104e:	4798      	blx	r3

	return 0;
  401050:	2300      	movs	r3, #0
}
  401052:	4618      	mov	r0, r3
  401054:	371c      	adds	r7, #28
  401056:	46bd      	mov	sp, r7
  401058:	bd90      	pop	{r4, r7, pc}
  40105a:	bf00      	nop
  40105c:	40008000 	.word	0x40008000
  401060:	004008c9 	.word	0x004008c9
  401064:	01312d00 	.word	0x01312d00
  401068:	00400939 	.word	0x00400939
  40106c:	0040146d 	.word	0x0040146d
  401070:	004009ed 	.word	0x004009ed
  401074:	00400b65 	.word	0x00400b65
  401078:	00400b7f 	.word	0x00400b7f
  40107c:	00400c1d 	.word	0x00400c1d
  401080:	00400d61 	.word	0x00400d61
  401084:	00400c95 	.word	0x00400c95
  401088:	0040109d 	.word	0x0040109d
  40108c:	00400e45 	.word	0x00400e45
  401090:	00400e79 	.word	0x00400e79
  401094:	004010b5 	.word	0x004010b5
  401098:	00401109 	.word	0x00401109

0040109c <ili9488_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9488_display_on(void)
{
  40109c:	b580      	push	{r7, lr}
  40109e:	af00      	add	r7, sp, #0
	ili9488_write_register(ILI9488_CMD_DISPLAY_ON, 0, 0);
  4010a0:	2200      	movs	r2, #0
  4010a2:	2100      	movs	r1, #0
  4010a4:	2029      	movs	r0, #41	; 0x29
  4010a6:	4b02      	ldr	r3, [pc, #8]	; (4010b0 <ili9488_display_on+0x14>)
  4010a8:	4798      	blx	r3
}
  4010aa:	bf00      	nop
  4010ac:	bd80      	pop	{r7, pc}
  4010ae:	bf00      	nop
  4010b0:	00400c1d 	.word	0x00400c1d

004010b4 <ili9488_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili9488_set_foreground_color(uint32_t ul_color)
{
  4010b4:	b480      	push	{r7}
  4010b6:	b085      	sub	sp, #20
  4010b8:	af00      	add	r7, sp, #0
  4010ba:	6078      	str	r0, [r7, #4]
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = ul_color;
	}
#endif
#ifdef ILI9488_SPIMODE
	for (i = 0; i < LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT; ) {
  4010bc:	2300      	movs	r3, #0
  4010be:	60fb      	str	r3, [r7, #12]
  4010c0:	e016      	b.n	4010f0 <ili9488_set_foreground_color+0x3c>
		g_ul_pixel_cache[i++] = ul_color>>16;
  4010c2:	68fb      	ldr	r3, [r7, #12]
  4010c4:	1c5a      	adds	r2, r3, #1
  4010c6:	60fa      	str	r2, [r7, #12]
  4010c8:	687a      	ldr	r2, [r7, #4]
  4010ca:	0c12      	lsrs	r2, r2, #16
  4010cc:	b2d1      	uxtb	r1, r2
  4010ce:	4a0d      	ldr	r2, [pc, #52]	; (401104 <ili9488_set_foreground_color+0x50>)
  4010d0:	54d1      	strb	r1, [r2, r3]
		g_ul_pixel_cache[i++] = ul_color>>8;
  4010d2:	68fb      	ldr	r3, [r7, #12]
  4010d4:	1c5a      	adds	r2, r3, #1
  4010d6:	60fa      	str	r2, [r7, #12]
  4010d8:	687a      	ldr	r2, [r7, #4]
  4010da:	0a12      	lsrs	r2, r2, #8
  4010dc:	b2d1      	uxtb	r1, r2
  4010de:	4a09      	ldr	r2, [pc, #36]	; (401104 <ili9488_set_foreground_color+0x50>)
  4010e0:	54d1      	strb	r1, [r2, r3]
		g_ul_pixel_cache[i++] = ul_color&0xFF;
  4010e2:	68fb      	ldr	r3, [r7, #12]
  4010e4:	1c5a      	adds	r2, r3, #1
  4010e6:	60fa      	str	r2, [r7, #12]
  4010e8:	687a      	ldr	r2, [r7, #4]
  4010ea:	b2d1      	uxtb	r1, r2
  4010ec:	4a05      	ldr	r2, [pc, #20]	; (401104 <ili9488_set_foreground_color+0x50>)
  4010ee:	54d1      	strb	r1, [r2, r3]
	for (i = 0; i < LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT; ) {
  4010f0:	68fb      	ldr	r3, [r7, #12]
  4010f2:	f5b3 7f70 	cmp.w	r3, #960	; 0x3c0
  4010f6:	d3e4      	bcc.n	4010c2 <ili9488_set_foreground_color+0xe>
	}
#endif
}
  4010f8:	bf00      	nop
  4010fa:	3714      	adds	r7, #20
  4010fc:	46bd      	mov	sp, r7
  4010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  401102:	4770      	bx	lr
  401104:	2040045c 	.word	0x2040045c

00401108 <ili9488_set_cursor_position>:
 *
 * \param x X coordinate of upper-left corner on LCD.
 * \param y Y coordinate of upper-left corner on LCD.
 */
void ili9488_set_cursor_position(uint16_t x, uint16_t y)
{
  401108:	b580      	push	{r7, lr}
  40110a:	b084      	sub	sp, #16
  40110c:	af00      	add	r7, sp, #0
  40110e:	4603      	mov	r3, r0
  401110:	460a      	mov	r2, r1
  401112:	80fb      	strh	r3, [r7, #6]
  401114:	4613      	mov	r3, r2
  401116:	80bb      	strh	r3, [r7, #4]
	/* Set Horizontal Address Start Position */
	uint32_t cnt = 0;
  401118:	2300      	movs	r3, #0
  40111a:	60fb      	str	r3, [r7, #12]

	ili9488_color_t buf[4];
	cnt = sizeof(buf)/sizeof(ili9488_color_t);
  40111c:	2304      	movs	r3, #4
  40111e:	60fb      	str	r3, [r7, #12]

	buf[0] = get_8b_to_16b(x);
  401120:	1dbb      	adds	r3, r7, #6
  401122:	785b      	ldrb	r3, [r3, #1]
  401124:	723b      	strb	r3, [r7, #8]
	buf[1] = get_0b_to_8b(x);
  401126:	1dbb      	adds	r3, r7, #6
  401128:	781b      	ldrb	r3, [r3, #0]
  40112a:	727b      	strb	r3, [r7, #9]
	buf[2] = get_8b_to_16b(x);
  40112c:	1dbb      	adds	r3, r7, #6
  40112e:	785b      	ldrb	r3, [r3, #1]
  401130:	72bb      	strb	r3, [r7, #10]
	buf[3] = get_0b_to_8b(x);
  401132:	1dbb      	adds	r3, r7, #6
  401134:	781b      	ldrb	r3, [r3, #0]
  401136:	72fb      	strb	r3, [r7, #11]
	ili9488_write_register(ILI9488_CMD_COLUMN_ADDRESS_SET, buf, cnt);
  401138:	f107 0308 	add.w	r3, r7, #8
  40113c:	68fa      	ldr	r2, [r7, #12]
  40113e:	4619      	mov	r1, r3
  401140:	202a      	movs	r0, #42	; 0x2a
  401142:	4b11      	ldr	r3, [pc, #68]	; (401188 <ili9488_set_cursor_position+0x80>)
  401144:	4798      	blx	r3
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  401146:	2200      	movs	r2, #0
  401148:	2100      	movs	r1, #0
  40114a:	2000      	movs	r0, #0
  40114c:	4b0e      	ldr	r3, [pc, #56]	; (401188 <ili9488_set_cursor_position+0x80>)
  40114e:	4798      	blx	r3


	/* Set Horizontal Address End Position */
	buf[0] = get_8b_to_16b(y);
  401150:	1d3b      	adds	r3, r7, #4
  401152:	785b      	ldrb	r3, [r3, #1]
  401154:	723b      	strb	r3, [r7, #8]
	buf[1] = get_0b_to_8b(y);
  401156:	1d3b      	adds	r3, r7, #4
  401158:	781b      	ldrb	r3, [r3, #0]
  40115a:	727b      	strb	r3, [r7, #9]
	buf[2] = get_8b_to_16b(y);
  40115c:	1d3b      	adds	r3, r7, #4
  40115e:	785b      	ldrb	r3, [r3, #1]
  401160:	72bb      	strb	r3, [r7, #10]
	buf[3] = get_0b_to_8b(y);
  401162:	1d3b      	adds	r3, r7, #4
  401164:	781b      	ldrb	r3, [r3, #0]
  401166:	72fb      	strb	r3, [r7, #11]
	ili9488_write_register(ILI9488_CMD_PAGE_ADDRESS_SET, buf, cnt);
  401168:	f107 0308 	add.w	r3, r7, #8
  40116c:	68fa      	ldr	r2, [r7, #12]
  40116e:	4619      	mov	r1, r3
  401170:	202b      	movs	r0, #43	; 0x2b
  401172:	4b05      	ldr	r3, [pc, #20]	; (401188 <ili9488_set_cursor_position+0x80>)
  401174:	4798      	blx	r3
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  401176:	2200      	movs	r2, #0
  401178:	2100      	movs	r1, #0
  40117a:	2000      	movs	r0, #0
  40117c:	4b02      	ldr	r3, [pc, #8]	; (401188 <ili9488_set_cursor_position+0x80>)
  40117e:	4798      	blx	r3
}
  401180:	bf00      	nop
  401182:	3710      	adds	r7, #16
  401184:	46bd      	mov	sp, r7
  401186:	bd80      	pop	{r7, pc}
  401188:	00400c1d 	.word	0x00400c1d

0040118c <ili9488_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9488_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  40118c:	b590      	push	{r4, r7, lr}
  40118e:	b087      	sub	sp, #28
  401190:	af00      	add	r7, sp, #0
  401192:	60f8      	str	r0, [r7, #12]
  401194:	60b9      	str	r1, [r7, #8]
  401196:	607a      	str	r2, [r7, #4]
  401198:	603b      	str	r3, [r7, #0]
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9488_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  40119a:	463b      	mov	r3, r7
  40119c:	1d3a      	adds	r2, r7, #4
  40119e:	f107 0108 	add.w	r1, r7, #8
  4011a2:	f107 000c 	add.w	r0, r7, #12
  4011a6:	4c2a      	ldr	r4, [pc, #168]	; (401250 <ili9488_draw_filled_rectangle+0xc4>)
  4011a8:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9488_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  4011aa:	68fb      	ldr	r3, [r7, #12]
  4011ac:	b298      	uxth	r0, r3
  4011ae:	68bb      	ldr	r3, [r7, #8]
  4011b0:	b299      	uxth	r1, r3
  4011b2:	687b      	ldr	r3, [r7, #4]
  4011b4:	b29a      	uxth	r2, r3
  4011b6:	68fb      	ldr	r3, [r7, #12]
  4011b8:	b29b      	uxth	r3, r3
  4011ba:	1ad3      	subs	r3, r2, r3
  4011bc:	b29b      	uxth	r3, r3
  4011be:	3301      	adds	r3, #1
  4011c0:	b29c      	uxth	r4, r3
  4011c2:	683b      	ldr	r3, [r7, #0]
  4011c4:	b29a      	uxth	r2, r3
  4011c6:	68bb      	ldr	r3, [r7, #8]
  4011c8:	b29b      	uxth	r3, r3
  4011ca:	1ad3      	subs	r3, r2, r3
  4011cc:	b29b      	uxth	r3, r3
  4011ce:	3301      	adds	r3, #1
  4011d0:	b29b      	uxth	r3, r3
  4011d2:	4622      	mov	r2, r4
  4011d4:	4c1f      	ldr	r4, [pc, #124]	; (401254 <ili9488_draw_filled_rectangle+0xc8>)
  4011d6:	47a0      	blx	r4

	/* Prepare to write in GRAM */
	ili9488_write_ram_prepare();
  4011d8:	4b1f      	ldr	r3, [pc, #124]	; (401258 <ili9488_draw_filled_rectangle+0xcc>)
  4011da:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  4011dc:	687a      	ldr	r2, [r7, #4]
  4011de:	68fb      	ldr	r3, [r7, #12]
  4011e0:	1ad3      	subs	r3, r2, r3
  4011e2:	3301      	adds	r3, #1
  4011e4:	6839      	ldr	r1, [r7, #0]
  4011e6:	68ba      	ldr	r2, [r7, #8]
  4011e8:	1a8a      	subs	r2, r1, r2
  4011ea:	3201      	adds	r2, #1
  4011ec:	fb02 f303 	mul.w	r3, r2, r3
  4011f0:	613b      	str	r3, [r7, #16]
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  4011f2:	693b      	ldr	r3, [r7, #16]
  4011f4:	4a19      	ldr	r2, [pc, #100]	; (40125c <ili9488_draw_filled_rectangle+0xd0>)
  4011f6:	fba2 2303 	umull	r2, r3, r2, r3
  4011fa:	0a1b      	lsrs	r3, r3, #8
  4011fc:	617b      	str	r3, [r7, #20]
	while (blocks--) {
  4011fe:	e004      	b.n	40120a <ili9488_draw_filled_rectangle+0x7e>
		ili9488_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT);
  401200:	f44f 7170 	mov.w	r1, #960	; 0x3c0
  401204:	4816      	ldr	r0, [pc, #88]	; (401260 <ili9488_draw_filled_rectangle+0xd4>)
  401206:	4b17      	ldr	r3, [pc, #92]	; (401264 <ili9488_draw_filled_rectangle+0xd8>)
  401208:	4798      	blx	r3
	while (blocks--) {
  40120a:	697b      	ldr	r3, [r7, #20]
  40120c:	1e5a      	subs	r2, r3, #1
  40120e:	617a      	str	r2, [r7, #20]
  401210:	2b00      	cmp	r3, #0
  401212:	d1f5      	bne.n	401200 <ili9488_draw_filled_rectangle+0x74>
	}

	/* Send remaining pixels */
	ili9488_write_ram_buffer(g_ul_pixel_cache, (size % LCD_DATA_CACHE_SIZE) * LCD_DATA_COLOR_UNIT);
  401214:	6939      	ldr	r1, [r7, #16]
  401216:	4b11      	ldr	r3, [pc, #68]	; (40125c <ili9488_draw_filled_rectangle+0xd0>)
  401218:	fba3 2301 	umull	r2, r3, r3, r1
  40121c:	0a1a      	lsrs	r2, r3, #8
  40121e:	4613      	mov	r3, r2
  401220:	009b      	lsls	r3, r3, #2
  401222:	4413      	add	r3, r2
  401224:	019b      	lsls	r3, r3, #6
  401226:	1aca      	subs	r2, r1, r3
  401228:	4613      	mov	r3, r2
  40122a:	005b      	lsls	r3, r3, #1
  40122c:	4413      	add	r3, r2
  40122e:	4619      	mov	r1, r3
  401230:	480b      	ldr	r0, [pc, #44]	; (401260 <ili9488_draw_filled_rectangle+0xd4>)
  401232:	4b0c      	ldr	r3, [pc, #48]	; (401264 <ili9488_draw_filled_rectangle+0xd8>)
  401234:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9488_set_window(0, 0, ILI9488_LCD_WIDTH, ILI9488_LCD_HEIGHT);
  401236:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
  40123a:	f44f 72a0 	mov.w	r2, #320	; 0x140
  40123e:	2100      	movs	r1, #0
  401240:	2000      	movs	r0, #0
  401242:	4c04      	ldr	r4, [pc, #16]	; (401254 <ili9488_draw_filled_rectangle+0xc8>)
  401244:	47a0      	blx	r4

}
  401246:	bf00      	nop
  401248:	371c      	adds	r7, #28
  40124a:	46bd      	mov	sp, r7
  40124c:	bd90      	pop	{r4, r7, pc}
  40124e:	bf00      	nop
  401250:	00400da1 	.word	0x00400da1
  401254:	00400e79 	.word	0x00400e79
  401258:	00400b9d 	.word	0x00400b9d
  40125c:	cccccccd 	.word	0xcccccccd
  401260:	2040045c 	.word	0x2040045c
  401264:	00400bdd 	.word	0x00400bdd

00401268 <spi_get_peripheral_select_mode>:
{
  401268:	b480      	push	{r7}
  40126a:	b083      	sub	sp, #12
  40126c:	af00      	add	r7, sp, #0
  40126e:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PS) {
  401270:	687b      	ldr	r3, [r7, #4]
  401272:	685b      	ldr	r3, [r3, #4]
  401274:	f003 0302 	and.w	r3, r3, #2
  401278:	2b00      	cmp	r3, #0
  40127a:	d001      	beq.n	401280 <spi_get_peripheral_select_mode+0x18>
		return 1;
  40127c:	2301      	movs	r3, #1
  40127e:	e000      	b.n	401282 <spi_get_peripheral_select_mode+0x1a>
		return 0;
  401280:	2300      	movs	r3, #0
}
  401282:	4618      	mov	r0, r3
  401284:	370c      	adds	r7, #12
  401286:	46bd      	mov	sp, r7
  401288:	f85d 7b04 	ldr.w	r7, [sp], #4
  40128c:	4770      	bx	lr
	...

00401290 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  401290:	b580      	push	{r7, lr}
  401292:	b082      	sub	sp, #8
  401294:	af00      	add	r7, sp, #0
  401296:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401298:	6878      	ldr	r0, [r7, #4]
  40129a:	4b03      	ldr	r3, [pc, #12]	; (4012a8 <sysclk_enable_peripheral_clock+0x18>)
  40129c:	4798      	blx	r3
}
  40129e:	bf00      	nop
  4012a0:	3708      	adds	r7, #8
  4012a2:	46bd      	mov	sp, r7
  4012a4:	bd80      	pop	{r7, pc}
  4012a6:	bf00      	nop
  4012a8:	004024c9 	.word	0x004024c9

004012ac <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4012ac:	b580      	push	{r7, lr}
  4012ae:	b082      	sub	sp, #8
  4012b0:	af00      	add	r7, sp, #0
  4012b2:	6078      	str	r0, [r7, #4]
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  4012b4:	687b      	ldr	r3, [r7, #4]
  4012b6:	4a09      	ldr	r2, [pc, #36]	; (4012dc <spi_enable_clock+0x30>)
  4012b8:	4293      	cmp	r3, r2
  4012ba:	d103      	bne.n	4012c4 <spi_enable_clock+0x18>
		sysclk_enable_peripheral_clock(ID_SPI0);
  4012bc:	2015      	movs	r0, #21
  4012be:	4b08      	ldr	r3, [pc, #32]	; (4012e0 <spi_enable_clock+0x34>)
  4012c0:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4012c2:	e006      	b.n	4012d2 <spi_enable_clock+0x26>
	else if (p_spi == SPI1) {
  4012c4:	687b      	ldr	r3, [r7, #4]
  4012c6:	4a07      	ldr	r2, [pc, #28]	; (4012e4 <spi_enable_clock+0x38>)
  4012c8:	4293      	cmp	r3, r2
  4012ca:	d102      	bne.n	4012d2 <spi_enable_clock+0x26>
		sysclk_enable_peripheral_clock(ID_SPI1);
  4012cc:	202a      	movs	r0, #42	; 0x2a
  4012ce:	4b04      	ldr	r3, [pc, #16]	; (4012e0 <spi_enable_clock+0x34>)
  4012d0:	4798      	blx	r3
}
  4012d2:	bf00      	nop
  4012d4:	3708      	adds	r7, #8
  4012d6:	46bd      	mov	sp, r7
  4012d8:	bd80      	pop	{r7, pc}
  4012da:	bf00      	nop
  4012dc:	40008000 	.word	0x40008000
  4012e0:	00401291 	.word	0x00401291
  4012e4:	40058000 	.word	0x40058000

004012e8 <spi_set_peripheral_chip_select_value>:
 *                 The decode mode can be enabled/disabled by follow functions:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
  4012e8:	b480      	push	{r7}
  4012ea:	b083      	sub	sp, #12
  4012ec:	af00      	add	r7, sp, #0
  4012ee:	6078      	str	r0, [r7, #4]
  4012f0:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4012f2:	687b      	ldr	r3, [r7, #4]
  4012f4:	685b      	ldr	r3, [r3, #4]
  4012f6:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
  4012fa:	687b      	ldr	r3, [r7, #4]
  4012fc:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4012fe:	687b      	ldr	r3, [r7, #4]
  401300:	685a      	ldr	r2, [r3, #4]
  401302:	683b      	ldr	r3, [r7, #0]
  401304:	041b      	lsls	r3, r3, #16
  401306:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  40130a:	431a      	orrs	r2, r3
  40130c:	687b      	ldr	r3, [r7, #4]
  40130e:	605a      	str	r2, [r3, #4]
}
  401310:	bf00      	nop
  401312:	370c      	adds	r7, #12
  401314:	46bd      	mov	sp, r7
  401316:	f85d 7b04 	ldr.w	r7, [sp], #4
  40131a:	4770      	bx	lr

0040131c <spi_set_delay_between_chip_select>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
  40131c:	b480      	push	{r7}
  40131e:	b083      	sub	sp, #12
  401320:	af00      	add	r7, sp, #0
  401322:	6078      	str	r0, [r7, #4]
  401324:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  401326:	687b      	ldr	r3, [r7, #4]
  401328:	685b      	ldr	r3, [r3, #4]
  40132a:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
  40132e:	687b      	ldr	r3, [r7, #4]
  401330:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  401332:	687b      	ldr	r3, [r7, #4]
  401334:	685a      	ldr	r2, [r3, #4]
  401336:	683b      	ldr	r3, [r7, #0]
  401338:	061b      	lsls	r3, r3, #24
  40133a:	431a      	orrs	r2, r3
  40133c:	687b      	ldr	r3, [r7, #4]
  40133e:	605a      	str	r2, [r3, #4]
}
  401340:	bf00      	nop
  401342:	370c      	adds	r7, #12
  401344:	46bd      	mov	sp, r7
  401346:	f85d 7b04 	ldr.w	r7, [sp], #4
  40134a:	4770      	bx	lr

0040134c <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  40134c:	b580      	push	{r7, lr}
  40134e:	b084      	sub	sp, #16
  401350:	af00      	add	r7, sp, #0
  401352:	6078      	str	r0, [r7, #4]
  401354:	4608      	mov	r0, r1
  401356:	4611      	mov	r1, r2
  401358:	461a      	mov	r2, r3
  40135a:	4603      	mov	r3, r0
  40135c:	807b      	strh	r3, [r7, #2]
  40135e:	460b      	mov	r3, r1
  401360:	707b      	strb	r3, [r7, #1]
  401362:	4613      	mov	r3, r2
  401364:	703b      	strb	r3, [r7, #0]
	uint32_t timeout = SPI_TIMEOUT;
  401366:	f643 2398 	movw	r3, #15000	; 0x3a98
  40136a:	60fb      	str	r3, [r7, #12]
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  40136c:	e006      	b.n	40137c <spi_write+0x30>
		if (!timeout--) {
  40136e:	68fb      	ldr	r3, [r7, #12]
  401370:	1e5a      	subs	r2, r3, #1
  401372:	60fa      	str	r2, [r7, #12]
  401374:	2b00      	cmp	r3, #0
  401376:	d101      	bne.n	40137c <spi_write+0x30>
			return SPI_ERROR_TIMEOUT;
  401378:	2301      	movs	r3, #1
  40137a:	e020      	b.n	4013be <spi_write+0x72>
	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  40137c:	687b      	ldr	r3, [r7, #4]
  40137e:	691b      	ldr	r3, [r3, #16]
  401380:	f003 0302 	and.w	r3, r3, #2
  401384:	2b00      	cmp	r3, #0
  401386:	d0f2      	beq.n	40136e <spi_write+0x22>
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  401388:	6878      	ldr	r0, [r7, #4]
  40138a:	4b0f      	ldr	r3, [pc, #60]	; (4013c8 <spi_write+0x7c>)
  40138c:	4798      	blx	r3
  40138e:	4603      	mov	r3, r0
  401390:	2b00      	cmp	r3, #0
  401392:	d00e      	beq.n	4013b2 <spi_write+0x66>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  401394:	887a      	ldrh	r2, [r7, #2]
  401396:	787b      	ldrb	r3, [r7, #1]
  401398:	041b      	lsls	r3, r3, #16
  40139a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  40139e:	4313      	orrs	r3, r2
  4013a0:	60bb      	str	r3, [r7, #8]
		if (uc_last) {
  4013a2:	783b      	ldrb	r3, [r7, #0]
  4013a4:	2b00      	cmp	r3, #0
  4013a6:	d006      	beq.n	4013b6 <spi_write+0x6a>
			value |= SPI_TDR_LASTXFER;
  4013a8:	68bb      	ldr	r3, [r7, #8]
  4013aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4013ae:	60bb      	str	r3, [r7, #8]
  4013b0:	e001      	b.n	4013b6 <spi_write+0x6a>
		}
	} else {
		value = SPI_TDR_TD(us_data);
  4013b2:	887b      	ldrh	r3, [r7, #2]
  4013b4:	60bb      	str	r3, [r7, #8]
	}

	p_spi->SPI_TDR = value;
  4013b6:	687b      	ldr	r3, [r7, #4]
  4013b8:	68ba      	ldr	r2, [r7, #8]
  4013ba:	60da      	str	r2, [r3, #12]

	return SPI_OK;
  4013bc:	2300      	movs	r3, #0
}
  4013be:	4618      	mov	r0, r3
  4013c0:	3710      	adds	r7, #16
  4013c2:	46bd      	mov	sp, r7
  4013c4:	bd80      	pop	{r7, pc}
  4013c6:	bf00      	nop
  4013c8:	00401269 	.word	0x00401269

004013cc <spi_set_clock_polarity>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
  4013cc:	b480      	push	{r7}
  4013ce:	b085      	sub	sp, #20
  4013d0:	af00      	add	r7, sp, #0
  4013d2:	60f8      	str	r0, [r7, #12]
  4013d4:	60b9      	str	r1, [r7, #8]
  4013d6:	607a      	str	r2, [r7, #4]
	if (ul_polarity) {
  4013d8:	687b      	ldr	r3, [r7, #4]
  4013da:	2b00      	cmp	r3, #0
  4013dc:	d00c      	beq.n	4013f8 <spi_set_clock_polarity+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4013de:	68fb      	ldr	r3, [r7, #12]
  4013e0:	68ba      	ldr	r2, [r7, #8]
  4013e2:	320c      	adds	r2, #12
  4013e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4013e8:	f043 0101 	orr.w	r1, r3, #1
  4013ec:	68fb      	ldr	r3, [r7, #12]
  4013ee:	68ba      	ldr	r2, [r7, #8]
  4013f0:	320c      	adds	r2, #12
  4013f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
	}
}
  4013f6:	e00b      	b.n	401410 <spi_set_clock_polarity+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4013f8:	68fb      	ldr	r3, [r7, #12]
  4013fa:	68ba      	ldr	r2, [r7, #8]
  4013fc:	320c      	adds	r2, #12
  4013fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  401402:	f023 0101 	bic.w	r1, r3, #1
  401406:	68fb      	ldr	r3, [r7, #12]
  401408:	68ba      	ldr	r2, [r7, #8]
  40140a:	320c      	adds	r2, #12
  40140c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  401410:	bf00      	nop
  401412:	3714      	adds	r7, #20
  401414:	46bd      	mov	sp, r7
  401416:	f85d 7b04 	ldr.w	r7, [sp], #4
  40141a:	4770      	bx	lr

0040141c <spi_set_clock_phase>:
 * \param p_spi Pointer to an SPI instance.
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
  40141c:	b480      	push	{r7}
  40141e:	b085      	sub	sp, #20
  401420:	af00      	add	r7, sp, #0
  401422:	60f8      	str	r0, [r7, #12]
  401424:	60b9      	str	r1, [r7, #8]
  401426:	607a      	str	r2, [r7, #4]
	if (ul_phase) {
  401428:	687b      	ldr	r3, [r7, #4]
  40142a:	2b00      	cmp	r3, #0
  40142c:	d00c      	beq.n	401448 <spi_set_clock_phase+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  40142e:	68fb      	ldr	r3, [r7, #12]
  401430:	68ba      	ldr	r2, [r7, #8]
  401432:	320c      	adds	r2, #12
  401434:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  401438:	f043 0102 	orr.w	r1, r3, #2
  40143c:	68fb      	ldr	r3, [r7, #12]
  40143e:	68ba      	ldr	r2, [r7, #8]
  401440:	320c      	adds	r2, #12
  401442:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
	}
}
  401446:	e00b      	b.n	401460 <spi_set_clock_phase+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  401448:	68fb      	ldr	r3, [r7, #12]
  40144a:	68ba      	ldr	r2, [r7, #8]
  40144c:	320c      	adds	r2, #12
  40144e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  401452:	f023 0102 	bic.w	r1, r3, #2
  401456:	68fb      	ldr	r3, [r7, #12]
  401458:	68ba      	ldr	r2, [r7, #8]
  40145a:	320c      	adds	r2, #12
  40145c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  401460:	bf00      	nop
  401462:	3714      	adds	r7, #20
  401464:	46bd      	mov	sp, r7
  401466:	f85d 7b04 	ldr.w	r7, [sp], #4
  40146a:	4770      	bx	lr

0040146c <spi_configure_cs_behavior>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
  40146c:	b480      	push	{r7}
  40146e:	b085      	sub	sp, #20
  401470:	af00      	add	r7, sp, #0
  401472:	60f8      	str	r0, [r7, #12]
  401474:	60b9      	str	r1, [r7, #8]
  401476:	607a      	str	r2, [r7, #4]
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  401478:	687b      	ldr	r3, [r7, #4]
  40147a:	2b04      	cmp	r3, #4
  40147c:	d118      	bne.n	4014b0 <spi_configure_cs_behavior+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40147e:	68fb      	ldr	r3, [r7, #12]
  401480:	68ba      	ldr	r2, [r7, #8]
  401482:	320c      	adds	r2, #12
  401484:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  401488:	f023 0108 	bic.w	r1, r3, #8
  40148c:	68fb      	ldr	r3, [r7, #12]
  40148e:	68ba      	ldr	r2, [r7, #8]
  401490:	320c      	adds	r2, #12
  401492:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  401496:	68fb      	ldr	r3, [r7, #12]
  401498:	68ba      	ldr	r2, [r7, #8]
  40149a:	320c      	adds	r2, #12
  40149c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4014a0:	f043 0104 	orr.w	r1, r3, #4
  4014a4:	68fb      	ldr	r3, [r7, #12]
  4014a6:	68ba      	ldr	r2, [r7, #8]
  4014a8:	320c      	adds	r2, #12
  4014aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
	}
}
  4014ae:	e02a      	b.n	401506 <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  4014b0:	687b      	ldr	r3, [r7, #4]
  4014b2:	2b00      	cmp	r3, #0
  4014b4:	d118      	bne.n	4014e8 <spi_configure_cs_behavior+0x7c>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4014b6:	68fb      	ldr	r3, [r7, #12]
  4014b8:	68ba      	ldr	r2, [r7, #8]
  4014ba:	320c      	adds	r2, #12
  4014bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4014c0:	f023 0108 	bic.w	r1, r3, #8
  4014c4:	68fb      	ldr	r3, [r7, #12]
  4014c6:	68ba      	ldr	r2, [r7, #8]
  4014c8:	320c      	adds	r2, #12
  4014ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  4014ce:	68fb      	ldr	r3, [r7, #12]
  4014d0:	68ba      	ldr	r2, [r7, #8]
  4014d2:	320c      	adds	r2, #12
  4014d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4014d8:	f023 0104 	bic.w	r1, r3, #4
  4014dc:	68fb      	ldr	r3, [r7, #12]
  4014de:	68ba      	ldr	r2, [r7, #8]
  4014e0:	320c      	adds	r2, #12
  4014e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4014e6:	e00e      	b.n	401506 <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4014e8:	687b      	ldr	r3, [r7, #4]
  4014ea:	2b08      	cmp	r3, #8
  4014ec:	d10b      	bne.n	401506 <spi_configure_cs_behavior+0x9a>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  4014ee:	68fb      	ldr	r3, [r7, #12]
  4014f0:	68ba      	ldr	r2, [r7, #8]
  4014f2:	320c      	adds	r2, #12
  4014f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4014f8:	f043 0108 	orr.w	r1, r3, #8
  4014fc:	68fb      	ldr	r3, [r7, #12]
  4014fe:	68ba      	ldr	r2, [r7, #8]
  401500:	320c      	adds	r2, #12
  401502:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  401506:	bf00      	nop
  401508:	3714      	adds	r7, #20
  40150a:	46bd      	mov	sp, r7
  40150c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401510:	4770      	bx	lr

00401512 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  401512:	b480      	push	{r7}
  401514:	b085      	sub	sp, #20
  401516:	af00      	add	r7, sp, #0
  401518:	60f8      	str	r0, [r7, #12]
  40151a:	60b9      	str	r1, [r7, #8]
  40151c:	607a      	str	r2, [r7, #4]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  40151e:	68fb      	ldr	r3, [r7, #12]
  401520:	68ba      	ldr	r2, [r7, #8]
  401522:	320c      	adds	r2, #12
  401524:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  401528:	f023 01f0 	bic.w	r1, r3, #240	; 0xf0
  40152c:	68fb      	ldr	r3, [r7, #12]
  40152e:	68ba      	ldr	r2, [r7, #8]
  401530:	320c      	adds	r2, #12
  401532:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  401536:	68fb      	ldr	r3, [r7, #12]
  401538:	68ba      	ldr	r2, [r7, #8]
  40153a:	320c      	adds	r2, #12
  40153c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  401540:	687b      	ldr	r3, [r7, #4]
  401542:	ea42 0103 	orr.w	r1, r2, r3
  401546:	68fb      	ldr	r3, [r7, #12]
  401548:	68ba      	ldr	r2, [r7, #8]
  40154a:	320c      	adds	r2, #12
  40154c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  401550:	bf00      	nop
  401552:	3714      	adds	r7, #20
  401554:	46bd      	mov	sp, r7
  401556:	f85d 7b04 	ldr.w	r7, [sp], #4
  40155a:	4770      	bx	lr

0040155c <spi_calc_baudrate_div>:
 * \return Divider or error code.
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
  40155c:	b480      	push	{r7}
  40155e:	b085      	sub	sp, #20
  401560:	af00      	add	r7, sp, #0
  401562:	6078      	str	r0, [r7, #4]
  401564:	6039      	str	r1, [r7, #0]
	int baud_div = div_ceil(mck, baudrate);
  401566:	683a      	ldr	r2, [r7, #0]
  401568:	687b      	ldr	r3, [r7, #4]
  40156a:	4413      	add	r3, r2
  40156c:	1e5a      	subs	r2, r3, #1
  40156e:	687b      	ldr	r3, [r7, #4]
  401570:	fbb2 f3f3 	udiv	r3, r2, r3
  401574:	60fb      	str	r3, [r7, #12]

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  401576:	68fb      	ldr	r3, [r7, #12]
  401578:	2b00      	cmp	r3, #0
  40157a:	dd02      	ble.n	401582 <spi_calc_baudrate_div+0x26>
  40157c:	68fb      	ldr	r3, [r7, #12]
  40157e:	2bff      	cmp	r3, #255	; 0xff
  401580:	dd02      	ble.n	401588 <spi_calc_baudrate_div+0x2c>
		return -1;
  401582:	f04f 33ff 	mov.w	r3, #4294967295
  401586:	e001      	b.n	40158c <spi_calc_baudrate_div+0x30>
	}

	return baud_div;
  401588:	68fb      	ldr	r3, [r7, #12]
  40158a:	b21b      	sxth	r3, r3
}
  40158c:	4618      	mov	r0, r3
  40158e:	3714      	adds	r7, #20
  401590:	46bd      	mov	sp, r7
  401592:	f85d 7b04 	ldr.w	r7, [sp], #4
  401596:	4770      	bx	lr

00401598 <spi_set_baudrate_div>:
 * \retval is 0 Success.
 * \retval is -1 Error.
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  401598:	b480      	push	{r7}
  40159a:	b085      	sub	sp, #20
  40159c:	af00      	add	r7, sp, #0
  40159e:	60f8      	str	r0, [r7, #12]
  4015a0:	60b9      	str	r1, [r7, #8]
  4015a2:	4613      	mov	r3, r2
  4015a4:	71fb      	strb	r3, [r7, #7]
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider){
  4015a6:	79fb      	ldrb	r3, [r7, #7]
  4015a8:	2b00      	cmp	r3, #0
  4015aa:	d102      	bne.n	4015b2 <spi_set_baudrate_div+0x1a>
        return -1;
  4015ac:	f04f 33ff 	mov.w	r3, #4294967295
  4015b0:	e01b      	b.n	4015ea <spi_set_baudrate_div+0x52>
	}
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4015b2:	68fb      	ldr	r3, [r7, #12]
  4015b4:	68ba      	ldr	r2, [r7, #8]
  4015b6:	320c      	adds	r2, #12
  4015b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4015bc:	f423 417f 	bic.w	r1, r3, #65280	; 0xff00
  4015c0:	68fb      	ldr	r3, [r7, #12]
  4015c2:	68ba      	ldr	r2, [r7, #8]
  4015c4:	320c      	adds	r2, #12
  4015c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4015ca:	68fb      	ldr	r3, [r7, #12]
  4015cc:	68ba      	ldr	r2, [r7, #8]
  4015ce:	320c      	adds	r2, #12
  4015d0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4015d4:	79fb      	ldrb	r3, [r7, #7]
  4015d6:	021b      	lsls	r3, r3, #8
  4015d8:	b29b      	uxth	r3, r3
  4015da:	ea42 0103 	orr.w	r1, r2, r3
  4015de:	68fb      	ldr	r3, [r7, #12]
  4015e0:	68ba      	ldr	r2, [r7, #8]
  4015e2:	320c      	adds	r2, #12
  4015e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return 0;
  4015e8:	2300      	movs	r3, #0
}
  4015ea:	4618      	mov	r0, r3
  4015ec:	3714      	adds	r7, #20
  4015ee:	46bd      	mov	sp, r7
  4015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015f4:	4770      	bx	lr

004015f6 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  4015f6:	b480      	push	{r7}
  4015f8:	b085      	sub	sp, #20
  4015fa:	af00      	add	r7, sp, #0
  4015fc:	60f8      	str	r0, [r7, #12]
  4015fe:	60b9      	str	r1, [r7, #8]
  401600:	4611      	mov	r1, r2
  401602:	461a      	mov	r2, r3
  401604:	460b      	mov	r3, r1
  401606:	71fb      	strb	r3, [r7, #7]
  401608:	4613      	mov	r3, r2
  40160a:	71bb      	strb	r3, [r7, #6]
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  40160c:	68fb      	ldr	r3, [r7, #12]
  40160e:	68ba      	ldr	r2, [r7, #8]
  401610:	320c      	adds	r2, #12
  401612:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  401616:	b299      	uxth	r1, r3
  401618:	68fb      	ldr	r3, [r7, #12]
  40161a:	68ba      	ldr	r2, [r7, #8]
  40161c:	320c      	adds	r2, #12
  40161e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  401622:	68fb      	ldr	r3, [r7, #12]
  401624:	68ba      	ldr	r2, [r7, #8]
  401626:	320c      	adds	r2, #12
  401628:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  40162c:	79fb      	ldrb	r3, [r7, #7]
  40162e:	041b      	lsls	r3, r3, #16
  401630:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
			| SPI_CSR_DLYBCT(uc_dlybct);
  401634:	79b9      	ldrb	r1, [r7, #6]
  401636:	0609      	lsls	r1, r1, #24
  401638:	430b      	orrs	r3, r1
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  40163a:	ea42 0103 	orr.w	r1, r2, r3
  40163e:	68fb      	ldr	r3, [r7, #12]
  401640:	68ba      	ldr	r2, [r7, #8]
  401642:	320c      	adds	r2, #12
  401644:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  401648:	bf00      	nop
  40164a:	3714      	adds	r7, #20
  40164c:	46bd      	mov	sp, r7
  40164e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401652:	4770      	bx	lr

00401654 <osc_enable>:
{
  401654:	b580      	push	{r7, lr}
  401656:	b082      	sub	sp, #8
  401658:	af00      	add	r7, sp, #0
  40165a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40165c:	687b      	ldr	r3, [r7, #4]
  40165e:	2b07      	cmp	r3, #7
  401660:	d831      	bhi.n	4016c6 <osc_enable+0x72>
  401662:	a201      	add	r2, pc, #4	; (adr r2, 401668 <osc_enable+0x14>)
  401664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401668:	004016c5 	.word	0x004016c5
  40166c:	00401689 	.word	0x00401689
  401670:	00401691 	.word	0x00401691
  401674:	00401699 	.word	0x00401699
  401678:	004016a1 	.word	0x004016a1
  40167c:	004016a9 	.word	0x004016a9
  401680:	004016b1 	.word	0x004016b1
  401684:	004016bb 	.word	0x004016bb
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  401688:	2000      	movs	r0, #0
  40168a:	4b11      	ldr	r3, [pc, #68]	; (4016d0 <osc_enable+0x7c>)
  40168c:	4798      	blx	r3
		break;
  40168e:	e01a      	b.n	4016c6 <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  401690:	2001      	movs	r0, #1
  401692:	4b0f      	ldr	r3, [pc, #60]	; (4016d0 <osc_enable+0x7c>)
  401694:	4798      	blx	r3
		break;
  401696:	e016      	b.n	4016c6 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  401698:	2000      	movs	r0, #0
  40169a:	4b0e      	ldr	r3, [pc, #56]	; (4016d4 <osc_enable+0x80>)
  40169c:	4798      	blx	r3
		break;
  40169e:	e012      	b.n	4016c6 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4016a0:	2010      	movs	r0, #16
  4016a2:	4b0c      	ldr	r3, [pc, #48]	; (4016d4 <osc_enable+0x80>)
  4016a4:	4798      	blx	r3
		break;
  4016a6:	e00e      	b.n	4016c6 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4016a8:	2020      	movs	r0, #32
  4016aa:	4b0a      	ldr	r3, [pc, #40]	; (4016d4 <osc_enable+0x80>)
  4016ac:	4798      	blx	r3
		break;
  4016ae:	e00a      	b.n	4016c6 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4016b0:	213e      	movs	r1, #62	; 0x3e
  4016b2:	2000      	movs	r0, #0
  4016b4:	4b08      	ldr	r3, [pc, #32]	; (4016d8 <osc_enable+0x84>)
  4016b6:	4798      	blx	r3
		break;
  4016b8:	e005      	b.n	4016c6 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  4016ba:	213e      	movs	r1, #62	; 0x3e
  4016bc:	2001      	movs	r0, #1
  4016be:	4b06      	ldr	r3, [pc, #24]	; (4016d8 <osc_enable+0x84>)
  4016c0:	4798      	blx	r3
		break;
  4016c2:	e000      	b.n	4016c6 <osc_enable+0x72>
		break;
  4016c4:	bf00      	nop
}
  4016c6:	bf00      	nop
  4016c8:	3708      	adds	r7, #8
  4016ca:	46bd      	mov	sp, r7
  4016cc:	bd80      	pop	{r7, pc}
  4016ce:	bf00      	nop
  4016d0:	00402305 	.word	0x00402305
  4016d4:	00402371 	.word	0x00402371
  4016d8:	004023e1 	.word	0x004023e1

004016dc <osc_is_ready>:
{
  4016dc:	b580      	push	{r7, lr}
  4016de:	b082      	sub	sp, #8
  4016e0:	af00      	add	r7, sp, #0
  4016e2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4016e4:	687b      	ldr	r3, [r7, #4]
  4016e6:	2b07      	cmp	r3, #7
  4016e8:	d826      	bhi.n	401738 <osc_is_ready+0x5c>
  4016ea:	a201      	add	r2, pc, #4	; (adr r2, 4016f0 <osc_is_ready+0x14>)
  4016ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4016f0:	00401711 	.word	0x00401711
  4016f4:	00401715 	.word	0x00401715
  4016f8:	00401715 	.word	0x00401715
  4016fc:	00401727 	.word	0x00401727
  401700:	00401727 	.word	0x00401727
  401704:	00401727 	.word	0x00401727
  401708:	00401727 	.word	0x00401727
  40170c:	00401727 	.word	0x00401727
		return 1;
  401710:	2301      	movs	r3, #1
  401712:	e012      	b.n	40173a <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
  401714:	4b0b      	ldr	r3, [pc, #44]	; (401744 <osc_is_ready+0x68>)
  401716:	4798      	blx	r3
  401718:	4603      	mov	r3, r0
  40171a:	2b00      	cmp	r3, #0
  40171c:	bf14      	ite	ne
  40171e:	2301      	movne	r3, #1
  401720:	2300      	moveq	r3, #0
  401722:	b2db      	uxtb	r3, r3
  401724:	e009      	b.n	40173a <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
  401726:	4b08      	ldr	r3, [pc, #32]	; (401748 <osc_is_ready+0x6c>)
  401728:	4798      	blx	r3
  40172a:	4603      	mov	r3, r0
  40172c:	2b00      	cmp	r3, #0
  40172e:	bf14      	ite	ne
  401730:	2301      	movne	r3, #1
  401732:	2300      	moveq	r3, #0
  401734:	b2db      	uxtb	r3, r3
  401736:	e000      	b.n	40173a <osc_is_ready+0x5e>
	return 0;
  401738:	2300      	movs	r3, #0
}
  40173a:	4618      	mov	r0, r3
  40173c:	3708      	adds	r7, #8
  40173e:	46bd      	mov	sp, r7
  401740:	bd80      	pop	{r7, pc}
  401742:	bf00      	nop
  401744:	0040233d 	.word	0x0040233d
  401748:	00402459 	.word	0x00402459

0040174c <osc_get_rate>:
{
  40174c:	b480      	push	{r7}
  40174e:	b083      	sub	sp, #12
  401750:	af00      	add	r7, sp, #0
  401752:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401754:	687b      	ldr	r3, [r7, #4]
  401756:	2b07      	cmp	r3, #7
  401758:	d825      	bhi.n	4017a6 <osc_get_rate+0x5a>
  40175a:	a201      	add	r2, pc, #4	; (adr r2, 401760 <osc_get_rate+0x14>)
  40175c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401760:	00401781 	.word	0x00401781
  401764:	00401787 	.word	0x00401787
  401768:	0040178d 	.word	0x0040178d
  40176c:	00401793 	.word	0x00401793
  401770:	00401797 	.word	0x00401797
  401774:	0040179b 	.word	0x0040179b
  401778:	0040179f 	.word	0x0040179f
  40177c:	004017a3 	.word	0x004017a3
		return OSC_SLCK_32K_RC_HZ;
  401780:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401784:	e010      	b.n	4017a8 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401786:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40178a:	e00d      	b.n	4017a8 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  40178c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401790:	e00a      	b.n	4017a8 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401792:	4b08      	ldr	r3, [pc, #32]	; (4017b4 <osc_get_rate+0x68>)
  401794:	e008      	b.n	4017a8 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401796:	4b08      	ldr	r3, [pc, #32]	; (4017b8 <osc_get_rate+0x6c>)
  401798:	e006      	b.n	4017a8 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  40179a:	4b08      	ldr	r3, [pc, #32]	; (4017bc <osc_get_rate+0x70>)
  40179c:	e004      	b.n	4017a8 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40179e:	4b07      	ldr	r3, [pc, #28]	; (4017bc <osc_get_rate+0x70>)
  4017a0:	e002      	b.n	4017a8 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  4017a2:	4b06      	ldr	r3, [pc, #24]	; (4017bc <osc_get_rate+0x70>)
  4017a4:	e000      	b.n	4017a8 <osc_get_rate+0x5c>
	return 0;
  4017a6:	2300      	movs	r3, #0
}
  4017a8:	4618      	mov	r0, r3
  4017aa:	370c      	adds	r7, #12
  4017ac:	46bd      	mov	sp, r7
  4017ae:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017b2:	4770      	bx	lr
  4017b4:	003d0900 	.word	0x003d0900
  4017b8:	007a1200 	.word	0x007a1200
  4017bc:	00b71b00 	.word	0x00b71b00

004017c0 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  4017c0:	b580      	push	{r7, lr}
  4017c2:	b082      	sub	sp, #8
  4017c4:	af00      	add	r7, sp, #0
  4017c6:	4603      	mov	r3, r0
  4017c8:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  4017ca:	bf00      	nop
  4017cc:	79fb      	ldrb	r3, [r7, #7]
  4017ce:	4618      	mov	r0, r3
  4017d0:	4b05      	ldr	r3, [pc, #20]	; (4017e8 <osc_wait_ready+0x28>)
  4017d2:	4798      	blx	r3
  4017d4:	4603      	mov	r3, r0
  4017d6:	f083 0301 	eor.w	r3, r3, #1
  4017da:	b2db      	uxtb	r3, r3
  4017dc:	2b00      	cmp	r3, #0
  4017de:	d1f5      	bne.n	4017cc <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  4017e0:	bf00      	nop
  4017e2:	3708      	adds	r7, #8
  4017e4:	46bd      	mov	sp, r7
  4017e6:	bd80      	pop	{r7, pc}
  4017e8:	004016dd 	.word	0x004016dd

004017ec <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  4017ec:	b580      	push	{r7, lr}
  4017ee:	b086      	sub	sp, #24
  4017f0:	af00      	add	r7, sp, #0
  4017f2:	60f8      	str	r0, [r7, #12]
  4017f4:	607a      	str	r2, [r7, #4]
  4017f6:	603b      	str	r3, [r7, #0]
  4017f8:	460b      	mov	r3, r1
  4017fa:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  4017fc:	687b      	ldr	r3, [r7, #4]
  4017fe:	2b00      	cmp	r3, #0
  401800:	d107      	bne.n	401812 <pll_config_init+0x26>
  401802:	683b      	ldr	r3, [r7, #0]
  401804:	2b00      	cmp	r3, #0
  401806:	d104      	bne.n	401812 <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  401808:	68fb      	ldr	r3, [r7, #12]
  40180a:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  40180e:	601a      	str	r2, [r3, #0]
  401810:	e019      	b.n	401846 <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  401812:	7afb      	ldrb	r3, [r7, #11]
  401814:	4618      	mov	r0, r3
  401816:	4b0e      	ldr	r3, [pc, #56]	; (401850 <pll_config_init+0x64>)
  401818:	4798      	blx	r3
  40181a:	4602      	mov	r2, r0
  40181c:	687b      	ldr	r3, [r7, #4]
  40181e:	fbb2 f3f3 	udiv	r3, r2, r3
  401822:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  401824:	697b      	ldr	r3, [r7, #20]
  401826:	683a      	ldr	r2, [r7, #0]
  401828:	fb02 f303 	mul.w	r3, r2, r3
  40182c:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40182e:	683b      	ldr	r3, [r7, #0]
  401830:	3b01      	subs	r3, #1
  401832:	041a      	lsls	r2, r3, #16
  401834:	4b07      	ldr	r3, [pc, #28]	; (401854 <pll_config_init+0x68>)
  401836:	4013      	ands	r3, r2
  401838:	687a      	ldr	r2, [r7, #4]
  40183a:	b2d2      	uxtb	r2, r2
  40183c:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  40183e:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  401842:	68fb      	ldr	r3, [r7, #12]
  401844:	601a      	str	r2, [r3, #0]
	}
}
  401846:	bf00      	nop
  401848:	3718      	adds	r7, #24
  40184a:	46bd      	mov	sp, r7
  40184c:	bd80      	pop	{r7, pc}
  40184e:	bf00      	nop
  401850:	0040174d 	.word	0x0040174d
  401854:	07ff0000 	.word	0x07ff0000

00401858 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  401858:	b580      	push	{r7, lr}
  40185a:	b082      	sub	sp, #8
  40185c:	af00      	add	r7, sp, #0
  40185e:	6078      	str	r0, [r7, #4]
  401860:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  401862:	683b      	ldr	r3, [r7, #0]
  401864:	2b00      	cmp	r3, #0
  401866:	d108      	bne.n	40187a <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  401868:	4b09      	ldr	r3, [pc, #36]	; (401890 <pll_enable+0x38>)
  40186a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  40186c:	4a09      	ldr	r2, [pc, #36]	; (401894 <pll_enable+0x3c>)
  40186e:	687b      	ldr	r3, [r7, #4]
  401870:	681b      	ldr	r3, [r3, #0]
  401872:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  401876:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  401878:	e005      	b.n	401886 <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  40187a:	4a06      	ldr	r2, [pc, #24]	; (401894 <pll_enable+0x3c>)
  40187c:	687b      	ldr	r3, [r7, #4]
  40187e:	681b      	ldr	r3, [r3, #0]
  401880:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401884:	61d3      	str	r3, [r2, #28]
}
  401886:	bf00      	nop
  401888:	3708      	adds	r7, #8
  40188a:	46bd      	mov	sp, r7
  40188c:	bd80      	pop	{r7, pc}
  40188e:	bf00      	nop
  401890:	00402475 	.word	0x00402475
  401894:	400e0600 	.word	0x400e0600

00401898 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  401898:	b580      	push	{r7, lr}
  40189a:	b082      	sub	sp, #8
  40189c:	af00      	add	r7, sp, #0
  40189e:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4018a0:	687b      	ldr	r3, [r7, #4]
  4018a2:	2b00      	cmp	r3, #0
  4018a4:	d103      	bne.n	4018ae <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4018a6:	4b05      	ldr	r3, [pc, #20]	; (4018bc <pll_is_locked+0x24>)
  4018a8:	4798      	blx	r3
  4018aa:	4603      	mov	r3, r0
  4018ac:	e002      	b.n	4018b4 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  4018ae:	4b04      	ldr	r3, [pc, #16]	; (4018c0 <pll_is_locked+0x28>)
  4018b0:	4798      	blx	r3
  4018b2:	4603      	mov	r3, r0
	}
}
  4018b4:	4618      	mov	r0, r3
  4018b6:	3708      	adds	r7, #8
  4018b8:	46bd      	mov	sp, r7
  4018ba:	bd80      	pop	{r7, pc}
  4018bc:	00402491 	.word	0x00402491
  4018c0:	004024ad 	.word	0x004024ad

004018c4 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  4018c4:	b580      	push	{r7, lr}
  4018c6:	b082      	sub	sp, #8
  4018c8:	af00      	add	r7, sp, #0
  4018ca:	4603      	mov	r3, r0
  4018cc:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  4018ce:	79fb      	ldrb	r3, [r7, #7]
  4018d0:	3b03      	subs	r3, #3
  4018d2:	2b04      	cmp	r3, #4
  4018d4:	d808      	bhi.n	4018e8 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  4018d6:	79fb      	ldrb	r3, [r7, #7]
  4018d8:	4618      	mov	r0, r3
  4018da:	4b06      	ldr	r3, [pc, #24]	; (4018f4 <pll_enable_source+0x30>)
  4018dc:	4798      	blx	r3
		osc_wait_ready(e_src);
  4018de:	79fb      	ldrb	r3, [r7, #7]
  4018e0:	4618      	mov	r0, r3
  4018e2:	4b05      	ldr	r3, [pc, #20]	; (4018f8 <pll_enable_source+0x34>)
  4018e4:	4798      	blx	r3
		break;
  4018e6:	e000      	b.n	4018ea <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  4018e8:	bf00      	nop
	}
}
  4018ea:	bf00      	nop
  4018ec:	3708      	adds	r7, #8
  4018ee:	46bd      	mov	sp, r7
  4018f0:	bd80      	pop	{r7, pc}
  4018f2:	bf00      	nop
  4018f4:	00401655 	.word	0x00401655
  4018f8:	004017c1 	.word	0x004017c1

004018fc <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  4018fc:	b580      	push	{r7, lr}
  4018fe:	b082      	sub	sp, #8
  401900:	af00      	add	r7, sp, #0
  401902:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  401904:	bf00      	nop
  401906:	6878      	ldr	r0, [r7, #4]
  401908:	4b04      	ldr	r3, [pc, #16]	; (40191c <pll_wait_for_lock+0x20>)
  40190a:	4798      	blx	r3
  40190c:	4603      	mov	r3, r0
  40190e:	2b00      	cmp	r3, #0
  401910:	d0f9      	beq.n	401906 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  401912:	2300      	movs	r3, #0
}
  401914:	4618      	mov	r0, r3
  401916:	3708      	adds	r7, #8
  401918:	46bd      	mov	sp, r7
  40191a:	bd80      	pop	{r7, pc}
  40191c:	00401899 	.word	0x00401899

00401920 <sysclk_get_main_hz>:
{
  401920:	b580      	push	{r7, lr}
  401922:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401924:	2006      	movs	r0, #6
  401926:	4b05      	ldr	r3, [pc, #20]	; (40193c <sysclk_get_main_hz+0x1c>)
  401928:	4798      	blx	r3
  40192a:	4602      	mov	r2, r0
  40192c:	4613      	mov	r3, r2
  40192e:	009b      	lsls	r3, r3, #2
  401930:	4413      	add	r3, r2
  401932:	009a      	lsls	r2, r3, #2
  401934:	4413      	add	r3, r2
}
  401936:	4618      	mov	r0, r3
  401938:	bd80      	pop	{r7, pc}
  40193a:	bf00      	nop
  40193c:	0040174d 	.word	0x0040174d

00401940 <sysclk_get_cpu_hz>:
{
  401940:	b580      	push	{r7, lr}
  401942:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401944:	4b02      	ldr	r3, [pc, #8]	; (401950 <sysclk_get_cpu_hz+0x10>)
  401946:	4798      	blx	r3
  401948:	4603      	mov	r3, r0
}
  40194a:	4618      	mov	r0, r3
  40194c:	bd80      	pop	{r7, pc}
  40194e:	bf00      	nop
  401950:	00401921 	.word	0x00401921

00401954 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  401954:	b590      	push	{r4, r7, lr}
  401956:	b083      	sub	sp, #12
  401958:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40195a:	4813      	ldr	r0, [pc, #76]	; (4019a8 <sysclk_init+0x54>)
  40195c:	4b13      	ldr	r3, [pc, #76]	; (4019ac <sysclk_init+0x58>)
  40195e:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  401960:	2006      	movs	r0, #6
  401962:	4b13      	ldr	r3, [pc, #76]	; (4019b0 <sysclk_init+0x5c>)
  401964:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  401966:	1d38      	adds	r0, r7, #4
  401968:	2319      	movs	r3, #25
  40196a:	2201      	movs	r2, #1
  40196c:	2106      	movs	r1, #6
  40196e:	4c11      	ldr	r4, [pc, #68]	; (4019b4 <sysclk_init+0x60>)
  401970:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  401972:	1d3b      	adds	r3, r7, #4
  401974:	2100      	movs	r1, #0
  401976:	4618      	mov	r0, r3
  401978:	4b0f      	ldr	r3, [pc, #60]	; (4019b8 <sysclk_init+0x64>)
  40197a:	4798      	blx	r3
		pll_wait_for_lock(0);
  40197c:	2000      	movs	r0, #0
  40197e:	4b0f      	ldr	r3, [pc, #60]	; (4019bc <sysclk_init+0x68>)
  401980:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  401982:	2002      	movs	r0, #2
  401984:	4b0e      	ldr	r3, [pc, #56]	; (4019c0 <sysclk_init+0x6c>)
  401986:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  401988:	2000      	movs	r0, #0
  40198a:	4b0e      	ldr	r3, [pc, #56]	; (4019c4 <sysclk_init+0x70>)
  40198c:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40198e:	4b0e      	ldr	r3, [pc, #56]	; (4019c8 <sysclk_init+0x74>)
  401990:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  401992:	4b0e      	ldr	r3, [pc, #56]	; (4019cc <sysclk_init+0x78>)
  401994:	4798      	blx	r3
  401996:	4603      	mov	r3, r0
  401998:	4618      	mov	r0, r3
  40199a:	4b04      	ldr	r3, [pc, #16]	; (4019ac <sysclk_init+0x58>)
  40199c:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  40199e:	bf00      	nop
  4019a0:	370c      	adds	r7, #12
  4019a2:	46bd      	mov	sp, r7
  4019a4:	bd90      	pop	{r4, r7, pc}
  4019a6:	bf00      	nop
  4019a8:	07270e00 	.word	0x07270e00
  4019ac:	00402bf5 	.word	0x00402bf5
  4019b0:	004018c5 	.word	0x004018c5
  4019b4:	004017ed 	.word	0x004017ed
  4019b8:	00401859 	.word	0x00401859
  4019bc:	004018fd 	.word	0x004018fd
  4019c0:	00402205 	.word	0x00402205
  4019c4:	00402281 	.word	0x00402281
  4019c8:	00402a8d 	.word	0x00402a8d
  4019cc:	00401941 	.word	0x00401941

004019d0 <sysclk_enable_peripheral_clock>:
{
  4019d0:	b580      	push	{r7, lr}
  4019d2:	b082      	sub	sp, #8
  4019d4:	af00      	add	r7, sp, #0
  4019d6:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4019d8:	6878      	ldr	r0, [r7, #4]
  4019da:	4b03      	ldr	r3, [pc, #12]	; (4019e8 <sysclk_enable_peripheral_clock+0x18>)
  4019dc:	4798      	blx	r3
}
  4019de:	bf00      	nop
  4019e0:	3708      	adds	r7, #8
  4019e2:	46bd      	mov	sp, r7
  4019e4:	bd80      	pop	{r7, pc}
  4019e6:	bf00      	nop
  4019e8:	004024c9 	.word	0x004024c9

004019ec <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  4019ec:	b580      	push	{r7, lr}
  4019ee:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  4019f0:	200a      	movs	r0, #10
  4019f2:	4b08      	ldr	r3, [pc, #32]	; (401a14 <ioport_init+0x28>)
  4019f4:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  4019f6:	200b      	movs	r0, #11
  4019f8:	4b06      	ldr	r3, [pc, #24]	; (401a14 <ioport_init+0x28>)
  4019fa:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  4019fc:	200c      	movs	r0, #12
  4019fe:	4b05      	ldr	r3, [pc, #20]	; (401a14 <ioport_init+0x28>)
  401a00:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  401a02:	2010      	movs	r0, #16
  401a04:	4b03      	ldr	r3, [pc, #12]	; (401a14 <ioport_init+0x28>)
  401a06:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  401a08:	2011      	movs	r0, #17
  401a0a:	4b02      	ldr	r3, [pc, #8]	; (401a14 <ioport_init+0x28>)
  401a0c:	4798      	blx	r3
	arch_ioport_init();
}
  401a0e:	bf00      	nop
  401a10:	bd80      	pop	{r7, pc}
  401a12:	bf00      	nop
  401a14:	004019d1 	.word	0x004019d1

00401a18 <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  401a18:	b480      	push	{r7}
  401a1a:	b089      	sub	sp, #36	; 0x24
  401a1c:	af00      	add	r7, sp, #0
  401a1e:	6078      	str	r0, [r7, #4]
  401a20:	687b      	ldr	r3, [r7, #4]
  401a22:	61fb      	str	r3, [r7, #28]
  401a24:	69fb      	ldr	r3, [r7, #28]
  401a26:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  401a28:	69bb      	ldr	r3, [r7, #24]
  401a2a:	095a      	lsrs	r2, r3, #5
  401a2c:	69fb      	ldr	r3, [r7, #28]
  401a2e:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  401a30:	697b      	ldr	r3, [r7, #20]
  401a32:	f003 031f 	and.w	r3, r3, #31
  401a36:	2101      	movs	r1, #1
  401a38:	fa01 f303 	lsl.w	r3, r1, r3
  401a3c:	613a      	str	r2, [r7, #16]
  401a3e:	60fb      	str	r3, [r7, #12]
  401a40:	693b      	ldr	r3, [r7, #16]
  401a42:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401a44:	68ba      	ldr	r2, [r7, #8]
  401a46:	4b06      	ldr	r3, [pc, #24]	; (401a60 <ioport_disable_pin+0x48>)
  401a48:	4413      	add	r3, r2
  401a4a:	025b      	lsls	r3, r3, #9
  401a4c:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401a4e:	68fb      	ldr	r3, [r7, #12]
  401a50:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  401a52:	bf00      	nop
  401a54:	3724      	adds	r7, #36	; 0x24
  401a56:	46bd      	mov	sp, r7
  401a58:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a5c:	4770      	bx	lr
  401a5e:	bf00      	nop
  401a60:	00200707 	.word	0x00200707

00401a64 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  401a64:	b480      	push	{r7}
  401a66:	b08d      	sub	sp, #52	; 0x34
  401a68:	af00      	add	r7, sp, #0
  401a6a:	6078      	str	r0, [r7, #4]
  401a6c:	6039      	str	r1, [r7, #0]
  401a6e:	687b      	ldr	r3, [r7, #4]
  401a70:	62fb      	str	r3, [r7, #44]	; 0x2c
  401a72:	683b      	ldr	r3, [r7, #0]
  401a74:	62bb      	str	r3, [r7, #40]	; 0x28
  401a76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401a78:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  401a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401a7c:	095a      	lsrs	r2, r3, #5
  401a7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401a80:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  401a82:	6a3b      	ldr	r3, [r7, #32]
  401a84:	f003 031f 	and.w	r3, r3, #31
  401a88:	2101      	movs	r1, #1
  401a8a:	fa01 f303 	lsl.w	r3, r1, r3
  401a8e:	61fa      	str	r2, [r7, #28]
  401a90:	61bb      	str	r3, [r7, #24]
  401a92:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401a94:	617b      	str	r3, [r7, #20]
  401a96:	69fb      	ldr	r3, [r7, #28]
  401a98:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401a9a:	693a      	ldr	r2, [r7, #16]
  401a9c:	4b37      	ldr	r3, [pc, #220]	; (401b7c <ioport_set_pin_mode+0x118>)
  401a9e:	4413      	add	r3, r2
  401aa0:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  401aa2:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  401aa4:	697b      	ldr	r3, [r7, #20]
  401aa6:	f003 0308 	and.w	r3, r3, #8
  401aaa:	2b00      	cmp	r3, #0
  401aac:	d003      	beq.n	401ab6 <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  401aae:	68fb      	ldr	r3, [r7, #12]
  401ab0:	69ba      	ldr	r2, [r7, #24]
  401ab2:	665a      	str	r2, [r3, #100]	; 0x64
  401ab4:	e002      	b.n	401abc <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  401ab6:	68fb      	ldr	r3, [r7, #12]
  401ab8:	69ba      	ldr	r2, [r7, #24]
  401aba:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  401abc:	697b      	ldr	r3, [r7, #20]
  401abe:	f003 0310 	and.w	r3, r3, #16
  401ac2:	2b00      	cmp	r3, #0
  401ac4:	d004      	beq.n	401ad0 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  401ac6:	68fb      	ldr	r3, [r7, #12]
  401ac8:	69ba      	ldr	r2, [r7, #24]
  401aca:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  401ace:	e003      	b.n	401ad8 <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  401ad0:	68fb      	ldr	r3, [r7, #12]
  401ad2:	69ba      	ldr	r2, [r7, #24]
  401ad4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  401ad8:	697b      	ldr	r3, [r7, #20]
  401ada:	f003 0320 	and.w	r3, r3, #32
  401ade:	2b00      	cmp	r3, #0
  401ae0:	d003      	beq.n	401aea <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  401ae2:	68fb      	ldr	r3, [r7, #12]
  401ae4:	69ba      	ldr	r2, [r7, #24]
  401ae6:	651a      	str	r2, [r3, #80]	; 0x50
  401ae8:	e002      	b.n	401af0 <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  401aea:	68fb      	ldr	r3, [r7, #12]
  401aec:	69ba      	ldr	r2, [r7, #24]
  401aee:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  401af0:	697b      	ldr	r3, [r7, #20]
  401af2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  401af6:	2b00      	cmp	r3, #0
  401af8:	d003      	beq.n	401b02 <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  401afa:	68fb      	ldr	r3, [r7, #12]
  401afc:	69ba      	ldr	r2, [r7, #24]
  401afe:	621a      	str	r2, [r3, #32]
  401b00:	e002      	b.n	401b08 <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  401b02:	68fb      	ldr	r3, [r7, #12]
  401b04:	69ba      	ldr	r2, [r7, #24]
  401b06:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  401b08:	697b      	ldr	r3, [r7, #20]
  401b0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401b0e:	2b00      	cmp	r3, #0
  401b10:	d004      	beq.n	401b1c <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  401b12:	68fb      	ldr	r3, [r7, #12]
  401b14:	69ba      	ldr	r2, [r7, #24]
  401b16:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  401b1a:	e003      	b.n	401b24 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  401b1c:	68fb      	ldr	r3, [r7, #12]
  401b1e:	69ba      	ldr	r2, [r7, #24]
  401b20:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  401b24:	697b      	ldr	r3, [r7, #20]
  401b26:	f003 0301 	and.w	r3, r3, #1
  401b2a:	2b00      	cmp	r3, #0
  401b2c:	d006      	beq.n	401b3c <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  401b2e:	68fb      	ldr	r3, [r7, #12]
  401b30:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401b32:	69bb      	ldr	r3, [r7, #24]
  401b34:	431a      	orrs	r2, r3
  401b36:	68fb      	ldr	r3, [r7, #12]
  401b38:	671a      	str	r2, [r3, #112]	; 0x70
  401b3a:	e006      	b.n	401b4a <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  401b3c:	68fb      	ldr	r3, [r7, #12]
  401b3e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401b40:	69bb      	ldr	r3, [r7, #24]
  401b42:	43db      	mvns	r3, r3
  401b44:	401a      	ands	r2, r3
  401b46:	68fb      	ldr	r3, [r7, #12]
  401b48:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  401b4a:	697b      	ldr	r3, [r7, #20]
  401b4c:	f003 0302 	and.w	r3, r3, #2
  401b50:	2b00      	cmp	r3, #0
  401b52:	d006      	beq.n	401b62 <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  401b54:	68fb      	ldr	r3, [r7, #12]
  401b56:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401b58:	69bb      	ldr	r3, [r7, #24]
  401b5a:	431a      	orrs	r2, r3
  401b5c:	68fb      	ldr	r3, [r7, #12]
  401b5e:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  401b60:	e006      	b.n	401b70 <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  401b62:	68fb      	ldr	r3, [r7, #12]
  401b64:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401b66:	69bb      	ldr	r3, [r7, #24]
  401b68:	43db      	mvns	r3, r3
  401b6a:	401a      	ands	r2, r3
  401b6c:	68fb      	ldr	r3, [r7, #12]
  401b6e:	675a      	str	r2, [r3, #116]	; 0x74
  401b70:	bf00      	nop
  401b72:	3734      	adds	r7, #52	; 0x34
  401b74:	46bd      	mov	sp, r7
  401b76:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b7a:	4770      	bx	lr
  401b7c:	00200707 	.word	0x00200707

00401b80 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  401b80:	b480      	push	{r7}
  401b82:	b08d      	sub	sp, #52	; 0x34
  401b84:	af00      	add	r7, sp, #0
  401b86:	6078      	str	r0, [r7, #4]
  401b88:	460b      	mov	r3, r1
  401b8a:	70fb      	strb	r3, [r7, #3]
  401b8c:	687b      	ldr	r3, [r7, #4]
  401b8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  401b90:	78fb      	ldrb	r3, [r7, #3]
  401b92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  401b96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401b98:	627b      	str	r3, [r7, #36]	; 0x24
  401b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401b9c:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  401b9e:	6a3b      	ldr	r3, [r7, #32]
  401ba0:	095b      	lsrs	r3, r3, #5
  401ba2:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401ba4:	69fa      	ldr	r2, [r7, #28]
  401ba6:	4b17      	ldr	r3, [pc, #92]	; (401c04 <ioport_set_pin_dir+0x84>)
  401ba8:	4413      	add	r3, r2
  401baa:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  401bac:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  401bae:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401bb2:	2b01      	cmp	r3, #1
  401bb4:	d109      	bne.n	401bca <ioport_set_pin_dir+0x4a>
  401bb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401bb8:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  401bba:	697b      	ldr	r3, [r7, #20]
  401bbc:	f003 031f 	and.w	r3, r3, #31
  401bc0:	2201      	movs	r2, #1
  401bc2:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401bc4:	69bb      	ldr	r3, [r7, #24]
  401bc6:	611a      	str	r2, [r3, #16]
  401bc8:	e00c      	b.n	401be4 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  401bca:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401bce:	2b00      	cmp	r3, #0
  401bd0:	d108      	bne.n	401be4 <ioport_set_pin_dir+0x64>
  401bd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401bd4:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  401bd6:	693b      	ldr	r3, [r7, #16]
  401bd8:	f003 031f 	and.w	r3, r3, #31
  401bdc:	2201      	movs	r2, #1
  401bde:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401be0:	69bb      	ldr	r3, [r7, #24]
  401be2:	615a      	str	r2, [r3, #20]
  401be4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401be6:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  401be8:	68fb      	ldr	r3, [r7, #12]
  401bea:	f003 031f 	and.w	r3, r3, #31
  401bee:	2201      	movs	r2, #1
  401bf0:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401bf2:	69bb      	ldr	r3, [r7, #24]
  401bf4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  401bf8:	bf00      	nop
  401bfa:	3734      	adds	r7, #52	; 0x34
  401bfc:	46bd      	mov	sp, r7
  401bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c02:	4770      	bx	lr
  401c04:	00200707 	.word	0x00200707

00401c08 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  401c08:	b480      	push	{r7}
  401c0a:	b08b      	sub	sp, #44	; 0x2c
  401c0c:	af00      	add	r7, sp, #0
  401c0e:	6078      	str	r0, [r7, #4]
  401c10:	460b      	mov	r3, r1
  401c12:	70fb      	strb	r3, [r7, #3]
  401c14:	687b      	ldr	r3, [r7, #4]
  401c16:	627b      	str	r3, [r7, #36]	; 0x24
  401c18:	78fb      	ldrb	r3, [r7, #3]
  401c1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  401c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401c20:	61fb      	str	r3, [r7, #28]
  401c22:	69fb      	ldr	r3, [r7, #28]
  401c24:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  401c26:	69bb      	ldr	r3, [r7, #24]
  401c28:	095b      	lsrs	r3, r3, #5
  401c2a:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401c2c:	697a      	ldr	r2, [r7, #20]
  401c2e:	4b10      	ldr	r3, [pc, #64]	; (401c70 <ioport_set_pin_level+0x68>)
  401c30:	4413      	add	r3, r2
  401c32:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  401c34:	613b      	str	r3, [r7, #16]

	if (level) {
  401c36:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  401c3a:	2b00      	cmp	r3, #0
  401c3c:	d009      	beq.n	401c52 <ioport_set_pin_level+0x4a>
  401c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401c40:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  401c42:	68fb      	ldr	r3, [r7, #12]
  401c44:	f003 031f 	and.w	r3, r3, #31
  401c48:	2201      	movs	r2, #1
  401c4a:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401c4c:	693b      	ldr	r3, [r7, #16]
  401c4e:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  401c50:	e008      	b.n	401c64 <ioport_set_pin_level+0x5c>
  401c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401c54:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  401c56:	68bb      	ldr	r3, [r7, #8]
  401c58:	f003 031f 	and.w	r3, r3, #31
  401c5c:	2201      	movs	r2, #1
  401c5e:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401c60:	693b      	ldr	r3, [r7, #16]
  401c62:	635a      	str	r2, [r3, #52]	; 0x34
  401c64:	bf00      	nop
  401c66:	372c      	adds	r7, #44	; 0x2c
  401c68:	46bd      	mov	sp, r7
  401c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c6e:	4770      	bx	lr
  401c70:	00200707 	.word	0x00200707

00401c74 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  401c74:	b480      	push	{r7}
  401c76:	b08d      	sub	sp, #52	; 0x34
  401c78:	af00      	add	r7, sp, #0
  401c7a:	6078      	str	r0, [r7, #4]
  401c7c:	460b      	mov	r3, r1
  401c7e:	70fb      	strb	r3, [r7, #3]
  401c80:	687b      	ldr	r3, [r7, #4]
  401c82:	62fb      	str	r3, [r7, #44]	; 0x2c
  401c84:	78fb      	ldrb	r3, [r7, #3]
  401c86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  401c8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401c8c:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  401c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401c90:	095a      	lsrs	r2, r3, #5
  401c92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401c94:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  401c96:	6a3b      	ldr	r3, [r7, #32]
  401c98:	f003 031f 	and.w	r3, r3, #31
  401c9c:	2101      	movs	r1, #1
  401c9e:	fa01 f303 	lsl.w	r3, r1, r3
  401ca2:	61fa      	str	r2, [r7, #28]
  401ca4:	61bb      	str	r3, [r7, #24]
  401ca6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401caa:	75fb      	strb	r3, [r7, #23]
  401cac:	69fb      	ldr	r3, [r7, #28]
  401cae:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401cb0:	693a      	ldr	r2, [r7, #16]
  401cb2:	4b23      	ldr	r3, [pc, #140]	; (401d40 <ioport_set_pin_sense_mode+0xcc>)
  401cb4:	4413      	add	r3, r2
  401cb6:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  401cb8:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  401cba:	7dfb      	ldrb	r3, [r7, #23]
  401cbc:	3b01      	subs	r3, #1
  401cbe:	2b03      	cmp	r3, #3
  401cc0:	d82e      	bhi.n	401d20 <ioport_set_pin_sense_mode+0xac>
  401cc2:	a201      	add	r2, pc, #4	; (adr r2, 401cc8 <ioport_set_pin_sense_mode+0x54>)
  401cc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401cc8:	00401cfd 	.word	0x00401cfd
  401ccc:	00401d0f 	.word	0x00401d0f
  401cd0:	00401cd9 	.word	0x00401cd9
  401cd4:	00401ceb 	.word	0x00401ceb
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  401cd8:	68fb      	ldr	r3, [r7, #12]
  401cda:	69ba      	ldr	r2, [r7, #24]
  401cdc:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  401ce0:	68fb      	ldr	r3, [r7, #12]
  401ce2:	69ba      	ldr	r2, [r7, #24]
  401ce4:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  401ce8:	e01f      	b.n	401d2a <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  401cea:	68fb      	ldr	r3, [r7, #12]
  401cec:	69ba      	ldr	r2, [r7, #24]
  401cee:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  401cf2:	68fb      	ldr	r3, [r7, #12]
  401cf4:	69ba      	ldr	r2, [r7, #24]
  401cf6:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401cfa:	e016      	b.n	401d2a <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  401cfc:	68fb      	ldr	r3, [r7, #12]
  401cfe:	69ba      	ldr	r2, [r7, #24]
  401d00:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  401d04:	68fb      	ldr	r3, [r7, #12]
  401d06:	69ba      	ldr	r2, [r7, #24]
  401d08:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  401d0c:	e00d      	b.n	401d2a <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  401d0e:	68fb      	ldr	r3, [r7, #12]
  401d10:	69ba      	ldr	r2, [r7, #24]
  401d12:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  401d16:	68fb      	ldr	r3, [r7, #12]
  401d18:	69ba      	ldr	r2, [r7, #24]
  401d1a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401d1e:	e004      	b.n	401d2a <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  401d20:	68fb      	ldr	r3, [r7, #12]
  401d22:	69ba      	ldr	r2, [r7, #24]
  401d24:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  401d28:	e003      	b.n	401d32 <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  401d2a:	68fb      	ldr	r3, [r7, #12]
  401d2c:	69ba      	ldr	r2, [r7, #24]
  401d2e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  401d32:	bf00      	nop
  401d34:	3734      	adds	r7, #52	; 0x34
  401d36:	46bd      	mov	sp, r7
  401d38:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d3c:	4770      	bx	lr
  401d3e:	bf00      	nop
  401d40:	00200707 	.word	0x00200707

00401d44 <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  401d44:	b480      	push	{r7}
  401d46:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  401d48:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401d4c:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  401d50:	4a0c      	ldr	r2, [pc, #48]	; (401d84 <tcm_disable+0x40>)
  401d52:	4b0c      	ldr	r3, [pc, #48]	; (401d84 <tcm_disable+0x40>)
  401d54:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  401d58:	f023 0301 	bic.w	r3, r3, #1
  401d5c:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  401d60:	4a08      	ldr	r2, [pc, #32]	; (401d84 <tcm_disable+0x40>)
  401d62:	4b08      	ldr	r3, [pc, #32]	; (401d84 <tcm_disable+0x40>)
  401d64:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  401d68:	f023 0301 	bic.w	r3, r3, #1
  401d6c:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  __ASM volatile ("dsb");
  401d70:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401d74:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  401d78:	bf00      	nop
  401d7a:	46bd      	mov	sp, r7
  401d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d80:	4770      	bx	lr
  401d82:	bf00      	nop
  401d84:	e000ed00 	.word	0xe000ed00

00401d88 <board_init>:
#endif

void board_init(void)
{
  401d88:	b580      	push	{r7, lr}
  401d8a:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401d8c:	4b1c      	ldr	r3, [pc, #112]	; (401e00 <board_init+0x78>)
  401d8e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401d92:	605a      	str	r2, [r3, #4]
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401d94:	4b1b      	ldr	r3, [pc, #108]	; (401e04 <board_init+0x7c>)
  401d96:	4a1c      	ldr	r2, [pc, #112]	; (401e08 <board_init+0x80>)
  401d98:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401d9a:	4b1a      	ldr	r3, [pc, #104]	; (401e04 <board_init+0x7c>)
  401d9c:	4a1b      	ldr	r2, [pc, #108]	; (401e0c <board_init+0x84>)
  401d9e:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  401da0:	4b1b      	ldr	r3, [pc, #108]	; (401e10 <board_init+0x88>)
  401da2:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  401da4:	4b1b      	ldr	r3, [pc, #108]	; (401e14 <board_init+0x8c>)
  401da6:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  401da8:	2101      	movs	r1, #1
  401daa:	2048      	movs	r0, #72	; 0x48
  401dac:	4b1a      	ldr	r3, [pc, #104]	; (401e18 <board_init+0x90>)
  401dae:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  401db0:	2101      	movs	r1, #1
  401db2:	2048      	movs	r0, #72	; 0x48
  401db4:	4b19      	ldr	r3, [pc, #100]	; (401e1c <board_init+0x94>)
  401db6:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  401db8:	2100      	movs	r1, #0
  401dba:	200b      	movs	r0, #11
  401dbc:	4b16      	ldr	r3, [pc, #88]	; (401e18 <board_init+0x90>)
  401dbe:	4798      	blx	r3
  401dc0:	2188      	movs	r1, #136	; 0x88
  401dc2:	200b      	movs	r0, #11
  401dc4:	4b16      	ldr	r3, [pc, #88]	; (401e20 <board_init+0x98>)
  401dc6:	4798      	blx	r3
  401dc8:	2102      	movs	r1, #2
  401dca:	200b      	movs	r0, #11
  401dcc:	4b15      	ldr	r3, [pc, #84]	; (401e24 <board_init+0x9c>)
  401dce:	4798      	blx	r3
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
  401dd0:	2100      	movs	r1, #0
  401dd2:	2015      	movs	r0, #21
  401dd4:	4b12      	ldr	r3, [pc, #72]	; (401e20 <board_init+0x98>)
  401dd6:	4798      	blx	r3
  401dd8:	2015      	movs	r0, #21
  401dda:	4b13      	ldr	r3, [pc, #76]	; (401e28 <board_init+0xa0>)
  401ddc:	4798      	blx	r3
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  401dde:	4a13      	ldr	r2, [pc, #76]	; (401e2c <board_init+0xa4>)
  401de0:	4b12      	ldr	r3, [pc, #72]	; (401e2c <board_init+0xa4>)
  401de2:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  401de6:	f043 0310 	orr.w	r3, r3, #16
  401dea:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	ioport_set_pin_peripheral_mode(USART1_TXD_GPIO, USART1_TXD_FLAGS);
  401dee:	2103      	movs	r1, #3
  401df0:	2024      	movs	r0, #36	; 0x24
  401df2:	4b0b      	ldr	r3, [pc, #44]	; (401e20 <board_init+0x98>)
  401df4:	4798      	blx	r3
  401df6:	2024      	movs	r0, #36	; 0x24
  401df8:	4b0b      	ldr	r3, [pc, #44]	; (401e28 <board_init+0xa0>)
  401dfa:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  401dfc:	bf00      	nop
  401dfe:	bd80      	pop	{r7, pc}
  401e00:	400e1850 	.word	0x400e1850
  401e04:	400e0c00 	.word	0x400e0c00
  401e08:	5a00080c 	.word	0x5a00080c
  401e0c:	5a00070c 	.word	0x5a00070c
  401e10:	00401d45 	.word	0x00401d45
  401e14:	004019ed 	.word	0x004019ed
  401e18:	00401b81 	.word	0x00401b81
  401e1c:	00401c09 	.word	0x00401c09
  401e20:	00401a65 	.word	0x00401a65
  401e24:	00401c75 	.word	0x00401c75
  401e28:	00401a19 	.word	0x00401a19
  401e2c:	40088000 	.word	0x40088000

00401e30 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  401e30:	b480      	push	{r7}
  401e32:	b085      	sub	sp, #20
  401e34:	af00      	add	r7, sp, #0
  401e36:	60f8      	str	r0, [r7, #12]
  401e38:	60b9      	str	r1, [r7, #8]
  401e3a:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401e3c:	687b      	ldr	r3, [r7, #4]
  401e3e:	2b00      	cmp	r3, #0
  401e40:	d003      	beq.n	401e4a <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  401e42:	68fb      	ldr	r3, [r7, #12]
  401e44:	68ba      	ldr	r2, [r7, #8]
  401e46:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  401e48:	e002      	b.n	401e50 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  401e4a:	68fb      	ldr	r3, [r7, #12]
  401e4c:	68ba      	ldr	r2, [r7, #8]
  401e4e:	661a      	str	r2, [r3, #96]	; 0x60
}
  401e50:	bf00      	nop
  401e52:	3714      	adds	r7, #20
  401e54:	46bd      	mov	sp, r7
  401e56:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e5a:	4770      	bx	lr

00401e5c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  401e5c:	b580      	push	{r7, lr}
  401e5e:	b084      	sub	sp, #16
  401e60:	af00      	add	r7, sp, #0
  401e62:	60f8      	str	r0, [r7, #12]
  401e64:	60b9      	str	r1, [r7, #8]
  401e66:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  401e68:	68b9      	ldr	r1, [r7, #8]
  401e6a:	68f8      	ldr	r0, [r7, #12]
  401e6c:	4b19      	ldr	r3, [pc, #100]	; (401ed4 <pio_set_input+0x78>)
  401e6e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  401e70:	687b      	ldr	r3, [r7, #4]
  401e72:	f003 0301 	and.w	r3, r3, #1
  401e76:	461a      	mov	r2, r3
  401e78:	68b9      	ldr	r1, [r7, #8]
  401e7a:	68f8      	ldr	r0, [r7, #12]
  401e7c:	4b16      	ldr	r3, [pc, #88]	; (401ed8 <pio_set_input+0x7c>)
  401e7e:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401e80:	687b      	ldr	r3, [r7, #4]
  401e82:	f003 030a 	and.w	r3, r3, #10
  401e86:	2b00      	cmp	r3, #0
  401e88:	d003      	beq.n	401e92 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  401e8a:	68fb      	ldr	r3, [r7, #12]
  401e8c:	68ba      	ldr	r2, [r7, #8]
  401e8e:	621a      	str	r2, [r3, #32]
  401e90:	e002      	b.n	401e98 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  401e92:	68fb      	ldr	r3, [r7, #12]
  401e94:	68ba      	ldr	r2, [r7, #8]
  401e96:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  401e98:	687b      	ldr	r3, [r7, #4]
  401e9a:	f003 0302 	and.w	r3, r3, #2
  401e9e:	2b00      	cmp	r3, #0
  401ea0:	d004      	beq.n	401eac <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  401ea2:	68fb      	ldr	r3, [r7, #12]
  401ea4:	68ba      	ldr	r2, [r7, #8]
  401ea6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  401eaa:	e008      	b.n	401ebe <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  401eac:	687b      	ldr	r3, [r7, #4]
  401eae:	f003 0308 	and.w	r3, r3, #8
  401eb2:	2b00      	cmp	r3, #0
  401eb4:	d003      	beq.n	401ebe <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  401eb6:	68fb      	ldr	r3, [r7, #12]
  401eb8:	68ba      	ldr	r2, [r7, #8]
  401eba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  401ebe:	68fb      	ldr	r3, [r7, #12]
  401ec0:	68ba      	ldr	r2, [r7, #8]
  401ec2:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  401ec4:	68fb      	ldr	r3, [r7, #12]
  401ec6:	68ba      	ldr	r2, [r7, #8]
  401ec8:	601a      	str	r2, [r3, #0]
}
  401eca:	bf00      	nop
  401ecc:	3710      	adds	r7, #16
  401ece:	46bd      	mov	sp, r7
  401ed0:	bd80      	pop	{r7, pc}
  401ed2:	bf00      	nop
  401ed4:	00401f65 	.word	0x00401f65
  401ed8:	00401e31 	.word	0x00401e31

00401edc <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  401edc:	b480      	push	{r7}
  401ede:	b085      	sub	sp, #20
  401ee0:	af00      	add	r7, sp, #0
  401ee2:	60f8      	str	r0, [r7, #12]
  401ee4:	60b9      	str	r1, [r7, #8]
  401ee6:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  401ee8:	687b      	ldr	r3, [r7, #4]
  401eea:	f003 0310 	and.w	r3, r3, #16
  401eee:	2b00      	cmp	r3, #0
  401ef0:	d020      	beq.n	401f34 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  401ef2:	68fb      	ldr	r3, [r7, #12]
  401ef4:	68ba      	ldr	r2, [r7, #8]
  401ef6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  401efa:	687b      	ldr	r3, [r7, #4]
  401efc:	f003 0320 	and.w	r3, r3, #32
  401f00:	2b00      	cmp	r3, #0
  401f02:	d004      	beq.n	401f0e <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  401f04:	68fb      	ldr	r3, [r7, #12]
  401f06:	68ba      	ldr	r2, [r7, #8]
  401f08:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401f0c:	e003      	b.n	401f16 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  401f0e:	68fb      	ldr	r3, [r7, #12]
  401f10:	68ba      	ldr	r2, [r7, #8]
  401f12:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  401f16:	687b      	ldr	r3, [r7, #4]
  401f18:	f003 0340 	and.w	r3, r3, #64	; 0x40
  401f1c:	2b00      	cmp	r3, #0
  401f1e:	d004      	beq.n	401f2a <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  401f20:	68fb      	ldr	r3, [r7, #12]
  401f22:	68ba      	ldr	r2, [r7, #8]
  401f24:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  401f28:	e008      	b.n	401f3c <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  401f2a:	68fb      	ldr	r3, [r7, #12]
  401f2c:	68ba      	ldr	r2, [r7, #8]
  401f2e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  401f32:	e003      	b.n	401f3c <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  401f34:	68fb      	ldr	r3, [r7, #12]
  401f36:	68ba      	ldr	r2, [r7, #8]
  401f38:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  401f3c:	bf00      	nop
  401f3e:	3714      	adds	r7, #20
  401f40:	46bd      	mov	sp, r7
  401f42:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f46:	4770      	bx	lr

00401f48 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  401f48:	b480      	push	{r7}
  401f4a:	b083      	sub	sp, #12
  401f4c:	af00      	add	r7, sp, #0
  401f4e:	6078      	str	r0, [r7, #4]
  401f50:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  401f52:	687b      	ldr	r3, [r7, #4]
  401f54:	683a      	ldr	r2, [r7, #0]
  401f56:	641a      	str	r2, [r3, #64]	; 0x40
}
  401f58:	bf00      	nop
  401f5a:	370c      	adds	r7, #12
  401f5c:	46bd      	mov	sp, r7
  401f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f62:	4770      	bx	lr

00401f64 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  401f64:	b480      	push	{r7}
  401f66:	b083      	sub	sp, #12
  401f68:	af00      	add	r7, sp, #0
  401f6a:	6078      	str	r0, [r7, #4]
  401f6c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  401f6e:	687b      	ldr	r3, [r7, #4]
  401f70:	683a      	ldr	r2, [r7, #0]
  401f72:	645a      	str	r2, [r3, #68]	; 0x44
}
  401f74:	bf00      	nop
  401f76:	370c      	adds	r7, #12
  401f78:	46bd      	mov	sp, r7
  401f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f7e:	4770      	bx	lr

00401f80 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  401f80:	b480      	push	{r7}
  401f82:	b083      	sub	sp, #12
  401f84:	af00      	add	r7, sp, #0
  401f86:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  401f88:	687b      	ldr	r3, [r7, #4]
  401f8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  401f8c:	4618      	mov	r0, r3
  401f8e:	370c      	adds	r7, #12
  401f90:	46bd      	mov	sp, r7
  401f92:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f96:	4770      	bx	lr

00401f98 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  401f98:	b480      	push	{r7}
  401f9a:	b083      	sub	sp, #12
  401f9c:	af00      	add	r7, sp, #0
  401f9e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  401fa0:	687b      	ldr	r3, [r7, #4]
  401fa2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  401fa4:	4618      	mov	r0, r3
  401fa6:	370c      	adds	r7, #12
  401fa8:	46bd      	mov	sp, r7
  401faa:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fae:	4770      	bx	lr

00401fb0 <pio_set_pin_high>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called beforehand.
 */
void pio_set_pin_high(uint32_t ul_pin)
{
  401fb0:	b580      	push	{r7, lr}
  401fb2:	b084      	sub	sp, #16
  401fb4:	af00      	add	r7, sp, #0
  401fb6:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  401fb8:	6878      	ldr	r0, [r7, #4]
  401fba:	4b08      	ldr	r3, [pc, #32]	; (401fdc <pio_set_pin_high+0x2c>)
  401fbc:	4798      	blx	r3
  401fbe:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  401fc0:	687b      	ldr	r3, [r7, #4]
  401fc2:	f003 031f 	and.w	r3, r3, #31
  401fc6:	2201      	movs	r2, #1
  401fc8:	fa02 f303 	lsl.w	r3, r2, r3
  401fcc:	461a      	mov	r2, r3
  401fce:	68fb      	ldr	r3, [r7, #12]
  401fd0:	631a      	str	r2, [r3, #48]	; 0x30
}
  401fd2:	bf00      	nop
  401fd4:	3710      	adds	r7, #16
  401fd6:	46bd      	mov	sp, r7
  401fd8:	bd80      	pop	{r7, pc}
  401fda:	bf00      	nop
  401fdc:	00402011 	.word	0x00402011

00401fe0 <pio_set_pin_low>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_set_pin_low(uint32_t ul_pin)
{
  401fe0:	b580      	push	{r7, lr}
  401fe2:	b084      	sub	sp, #16
  401fe4:	af00      	add	r7, sp, #0
  401fe6:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  401fe8:	6878      	ldr	r0, [r7, #4]
  401fea:	4b08      	ldr	r3, [pc, #32]	; (40200c <pio_set_pin_low+0x2c>)
  401fec:	4798      	blx	r3
  401fee:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  401ff0:	687b      	ldr	r3, [r7, #4]
  401ff2:	f003 031f 	and.w	r3, r3, #31
  401ff6:	2201      	movs	r2, #1
  401ff8:	fa02 f303 	lsl.w	r3, r2, r3
  401ffc:	461a      	mov	r2, r3
  401ffe:	68fb      	ldr	r3, [r7, #12]
  402000:	635a      	str	r2, [r3, #52]	; 0x34
}
  402002:	bf00      	nop
  402004:	3710      	adds	r7, #16
  402006:	46bd      	mov	sp, r7
  402008:	bd80      	pop	{r7, pc}
  40200a:	bf00      	nop
  40200c:	00402011 	.word	0x00402011

00402010 <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  402010:	b480      	push	{r7}
  402012:	b085      	sub	sp, #20
  402014:	af00      	add	r7, sp, #0
  402016:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  402018:	687b      	ldr	r3, [r7, #4]
  40201a:	095a      	lsrs	r2, r3, #5
  40201c:	4b05      	ldr	r3, [pc, #20]	; (402034 <pio_get_pin_group+0x24>)
  40201e:	4413      	add	r3, r2
  402020:	025b      	lsls	r3, r3, #9
  402022:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  402024:	68fb      	ldr	r3, [r7, #12]
}
  402026:	4618      	mov	r0, r3
  402028:	3714      	adds	r7, #20
  40202a:	46bd      	mov	sp, r7
  40202c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402030:	4770      	bx	lr
  402032:	bf00      	nop
  402034:	00200707 	.word	0x00200707

00402038 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  402038:	b580      	push	{r7, lr}
  40203a:	b084      	sub	sp, #16
  40203c:	af00      	add	r7, sp, #0
  40203e:	6078      	str	r0, [r7, #4]
  402040:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  402042:	6878      	ldr	r0, [r7, #4]
  402044:	4b26      	ldr	r3, [pc, #152]	; (4020e0 <pio_handler_process+0xa8>)
  402046:	4798      	blx	r3
  402048:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40204a:	6878      	ldr	r0, [r7, #4]
  40204c:	4b25      	ldr	r3, [pc, #148]	; (4020e4 <pio_handler_process+0xac>)
  40204e:	4798      	blx	r3
  402050:	4602      	mov	r2, r0
  402052:	68fb      	ldr	r3, [r7, #12]
  402054:	4013      	ands	r3, r2
  402056:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  402058:	68fb      	ldr	r3, [r7, #12]
  40205a:	2b00      	cmp	r3, #0
  40205c:	d03c      	beq.n	4020d8 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  40205e:	2300      	movs	r3, #0
  402060:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  402062:	e034      	b.n	4020ce <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  402064:	4a20      	ldr	r2, [pc, #128]	; (4020e8 <pio_handler_process+0xb0>)
  402066:	68bb      	ldr	r3, [r7, #8]
  402068:	011b      	lsls	r3, r3, #4
  40206a:	4413      	add	r3, r2
  40206c:	681a      	ldr	r2, [r3, #0]
  40206e:	683b      	ldr	r3, [r7, #0]
  402070:	429a      	cmp	r2, r3
  402072:	d126      	bne.n	4020c2 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  402074:	4a1c      	ldr	r2, [pc, #112]	; (4020e8 <pio_handler_process+0xb0>)
  402076:	68bb      	ldr	r3, [r7, #8]
  402078:	011b      	lsls	r3, r3, #4
  40207a:	4413      	add	r3, r2
  40207c:	3304      	adds	r3, #4
  40207e:	681a      	ldr	r2, [r3, #0]
  402080:	68fb      	ldr	r3, [r7, #12]
  402082:	4013      	ands	r3, r2
  402084:	2b00      	cmp	r3, #0
  402086:	d01c      	beq.n	4020c2 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  402088:	4a17      	ldr	r2, [pc, #92]	; (4020e8 <pio_handler_process+0xb0>)
  40208a:	68bb      	ldr	r3, [r7, #8]
  40208c:	011b      	lsls	r3, r3, #4
  40208e:	4413      	add	r3, r2
  402090:	330c      	adds	r3, #12
  402092:	681b      	ldr	r3, [r3, #0]
  402094:	4914      	ldr	r1, [pc, #80]	; (4020e8 <pio_handler_process+0xb0>)
  402096:	68ba      	ldr	r2, [r7, #8]
  402098:	0112      	lsls	r2, r2, #4
  40209a:	440a      	add	r2, r1
  40209c:	6810      	ldr	r0, [r2, #0]
  40209e:	4912      	ldr	r1, [pc, #72]	; (4020e8 <pio_handler_process+0xb0>)
  4020a0:	68ba      	ldr	r2, [r7, #8]
  4020a2:	0112      	lsls	r2, r2, #4
  4020a4:	440a      	add	r2, r1
  4020a6:	3204      	adds	r2, #4
  4020a8:	6812      	ldr	r2, [r2, #0]
  4020aa:	4611      	mov	r1, r2
  4020ac:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4020ae:	4a0e      	ldr	r2, [pc, #56]	; (4020e8 <pio_handler_process+0xb0>)
  4020b0:	68bb      	ldr	r3, [r7, #8]
  4020b2:	011b      	lsls	r3, r3, #4
  4020b4:	4413      	add	r3, r2
  4020b6:	3304      	adds	r3, #4
  4020b8:	681b      	ldr	r3, [r3, #0]
  4020ba:	43db      	mvns	r3, r3
  4020bc:	68fa      	ldr	r2, [r7, #12]
  4020be:	4013      	ands	r3, r2
  4020c0:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4020c2:	68bb      	ldr	r3, [r7, #8]
  4020c4:	3301      	adds	r3, #1
  4020c6:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4020c8:	68bb      	ldr	r3, [r7, #8]
  4020ca:	2b06      	cmp	r3, #6
  4020cc:	d803      	bhi.n	4020d6 <pio_handler_process+0x9e>
		while (status != 0) {
  4020ce:	68fb      	ldr	r3, [r7, #12]
  4020d0:	2b00      	cmp	r3, #0
  4020d2:	d1c7      	bne.n	402064 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4020d4:	e000      	b.n	4020d8 <pio_handler_process+0xa0>
				break;
  4020d6:	bf00      	nop
}
  4020d8:	bf00      	nop
  4020da:	3710      	adds	r7, #16
  4020dc:	46bd      	mov	sp, r7
  4020de:	bd80      	pop	{r7, pc}
  4020e0:	00401f81 	.word	0x00401f81
  4020e4:	00401f99 	.word	0x00401f99
  4020e8:	2040081c 	.word	0x2040081c

004020ec <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4020ec:	b580      	push	{r7, lr}
  4020ee:	b086      	sub	sp, #24
  4020f0:	af00      	add	r7, sp, #0
  4020f2:	60f8      	str	r0, [r7, #12]
  4020f4:	60b9      	str	r1, [r7, #8]
  4020f6:	607a      	str	r2, [r7, #4]
  4020f8:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4020fa:	4b21      	ldr	r3, [pc, #132]	; (402180 <pio_handler_set+0x94>)
  4020fc:	681b      	ldr	r3, [r3, #0]
  4020fe:	2b06      	cmp	r3, #6
  402100:	d901      	bls.n	402106 <pio_handler_set+0x1a>
		return 1;
  402102:	2301      	movs	r3, #1
  402104:	e038      	b.n	402178 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  402106:	2300      	movs	r3, #0
  402108:	75fb      	strb	r3, [r7, #23]
  40210a:	e011      	b.n	402130 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  40210c:	7dfb      	ldrb	r3, [r7, #23]
  40210e:	011b      	lsls	r3, r3, #4
  402110:	4a1c      	ldr	r2, [pc, #112]	; (402184 <pio_handler_set+0x98>)
  402112:	4413      	add	r3, r2
  402114:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  402116:	693b      	ldr	r3, [r7, #16]
  402118:	681a      	ldr	r2, [r3, #0]
  40211a:	68bb      	ldr	r3, [r7, #8]
  40211c:	429a      	cmp	r2, r3
  40211e:	d104      	bne.n	40212a <pio_handler_set+0x3e>
  402120:	693b      	ldr	r3, [r7, #16]
  402122:	685a      	ldr	r2, [r3, #4]
  402124:	687b      	ldr	r3, [r7, #4]
  402126:	429a      	cmp	r2, r3
  402128:	d008      	beq.n	40213c <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40212a:	7dfb      	ldrb	r3, [r7, #23]
  40212c:	3301      	adds	r3, #1
  40212e:	75fb      	strb	r3, [r7, #23]
  402130:	7dfa      	ldrb	r2, [r7, #23]
  402132:	4b13      	ldr	r3, [pc, #76]	; (402180 <pio_handler_set+0x94>)
  402134:	681b      	ldr	r3, [r3, #0]
  402136:	429a      	cmp	r2, r3
  402138:	d9e8      	bls.n	40210c <pio_handler_set+0x20>
  40213a:	e000      	b.n	40213e <pio_handler_set+0x52>
			break;
  40213c:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  40213e:	693b      	ldr	r3, [r7, #16]
  402140:	68ba      	ldr	r2, [r7, #8]
  402142:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  402144:	693b      	ldr	r3, [r7, #16]
  402146:	687a      	ldr	r2, [r7, #4]
  402148:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  40214a:	693b      	ldr	r3, [r7, #16]
  40214c:	683a      	ldr	r2, [r7, #0]
  40214e:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  402150:	693b      	ldr	r3, [r7, #16]
  402152:	6a3a      	ldr	r2, [r7, #32]
  402154:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  402156:	7dfa      	ldrb	r2, [r7, #23]
  402158:	4b09      	ldr	r3, [pc, #36]	; (402180 <pio_handler_set+0x94>)
  40215a:	681b      	ldr	r3, [r3, #0]
  40215c:	3301      	adds	r3, #1
  40215e:	429a      	cmp	r2, r3
  402160:	d104      	bne.n	40216c <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  402162:	4b07      	ldr	r3, [pc, #28]	; (402180 <pio_handler_set+0x94>)
  402164:	681b      	ldr	r3, [r3, #0]
  402166:	3301      	adds	r3, #1
  402168:	4a05      	ldr	r2, [pc, #20]	; (402180 <pio_handler_set+0x94>)
  40216a:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  40216c:	683a      	ldr	r2, [r7, #0]
  40216e:	6879      	ldr	r1, [r7, #4]
  402170:	68f8      	ldr	r0, [r7, #12]
  402172:	4b05      	ldr	r3, [pc, #20]	; (402188 <pio_handler_set+0x9c>)
  402174:	4798      	blx	r3

	return 0;
  402176:	2300      	movs	r3, #0
}
  402178:	4618      	mov	r0, r3
  40217a:	3718      	adds	r7, #24
  40217c:	46bd      	mov	sp, r7
  40217e:	bd80      	pop	{r7, pc}
  402180:	2040088c 	.word	0x2040088c
  402184:	2040081c 	.word	0x2040081c
  402188:	00401edd 	.word	0x00401edd

0040218c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40218c:	b580      	push	{r7, lr}
  40218e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  402190:	210a      	movs	r1, #10
  402192:	4802      	ldr	r0, [pc, #8]	; (40219c <PIOA_Handler+0x10>)
  402194:	4b02      	ldr	r3, [pc, #8]	; (4021a0 <PIOA_Handler+0x14>)
  402196:	4798      	blx	r3
}
  402198:	bf00      	nop
  40219a:	bd80      	pop	{r7, pc}
  40219c:	400e0e00 	.word	0x400e0e00
  4021a0:	00402039 	.word	0x00402039

004021a4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4021a4:	b580      	push	{r7, lr}
  4021a6:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4021a8:	210b      	movs	r1, #11
  4021aa:	4802      	ldr	r0, [pc, #8]	; (4021b4 <PIOB_Handler+0x10>)
  4021ac:	4b02      	ldr	r3, [pc, #8]	; (4021b8 <PIOB_Handler+0x14>)
  4021ae:	4798      	blx	r3
}
  4021b0:	bf00      	nop
  4021b2:	bd80      	pop	{r7, pc}
  4021b4:	400e1000 	.word	0x400e1000
  4021b8:	00402039 	.word	0x00402039

004021bc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4021bc:	b580      	push	{r7, lr}
  4021be:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  4021c0:	210c      	movs	r1, #12
  4021c2:	4802      	ldr	r0, [pc, #8]	; (4021cc <PIOC_Handler+0x10>)
  4021c4:	4b02      	ldr	r3, [pc, #8]	; (4021d0 <PIOC_Handler+0x14>)
  4021c6:	4798      	blx	r3
}
  4021c8:	bf00      	nop
  4021ca:	bd80      	pop	{r7, pc}
  4021cc:	400e1200 	.word	0x400e1200
  4021d0:	00402039 	.word	0x00402039

004021d4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4021d4:	b580      	push	{r7, lr}
  4021d6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  4021d8:	2110      	movs	r1, #16
  4021da:	4802      	ldr	r0, [pc, #8]	; (4021e4 <PIOD_Handler+0x10>)
  4021dc:	4b02      	ldr	r3, [pc, #8]	; (4021e8 <PIOD_Handler+0x14>)
  4021de:	4798      	blx	r3
}
  4021e0:	bf00      	nop
  4021e2:	bd80      	pop	{r7, pc}
  4021e4:	400e1400 	.word	0x400e1400
  4021e8:	00402039 	.word	0x00402039

004021ec <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4021ec:	b580      	push	{r7, lr}
  4021ee:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  4021f0:	2111      	movs	r1, #17
  4021f2:	4802      	ldr	r0, [pc, #8]	; (4021fc <PIOE_Handler+0x10>)
  4021f4:	4b02      	ldr	r3, [pc, #8]	; (402200 <PIOE_Handler+0x14>)
  4021f6:	4798      	blx	r3
}
  4021f8:	bf00      	nop
  4021fa:	bd80      	pop	{r7, pc}
  4021fc:	400e1600 	.word	0x400e1600
  402200:	00402039 	.word	0x00402039

00402204 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  402204:	b480      	push	{r7}
  402206:	b083      	sub	sp, #12
  402208:	af00      	add	r7, sp, #0
  40220a:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  40220c:	687b      	ldr	r3, [r7, #4]
  40220e:	3b01      	subs	r3, #1
  402210:	2b03      	cmp	r3, #3
  402212:	d81a      	bhi.n	40224a <pmc_mck_set_division+0x46>
  402214:	a201      	add	r2, pc, #4	; (adr r2, 40221c <pmc_mck_set_division+0x18>)
  402216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40221a:	bf00      	nop
  40221c:	0040222d 	.word	0x0040222d
  402220:	00402233 	.word	0x00402233
  402224:	0040223b 	.word	0x0040223b
  402228:	00402243 	.word	0x00402243
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40222c:	2300      	movs	r3, #0
  40222e:	607b      	str	r3, [r7, #4]
			break;
  402230:	e00e      	b.n	402250 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  402232:	f44f 7380 	mov.w	r3, #256	; 0x100
  402236:	607b      	str	r3, [r7, #4]
			break;
  402238:	e00a      	b.n	402250 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  40223a:	f44f 7340 	mov.w	r3, #768	; 0x300
  40223e:	607b      	str	r3, [r7, #4]
			break;
  402240:	e006      	b.n	402250 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  402242:	f44f 7300 	mov.w	r3, #512	; 0x200
  402246:	607b      	str	r3, [r7, #4]
			break;
  402248:	e002      	b.n	402250 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40224a:	2300      	movs	r3, #0
  40224c:	607b      	str	r3, [r7, #4]
			break;
  40224e:	bf00      	nop
	}
	PMC->PMC_MCKR =
  402250:	490a      	ldr	r1, [pc, #40]	; (40227c <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  402252:	4b0a      	ldr	r3, [pc, #40]	; (40227c <pmc_mck_set_division+0x78>)
  402254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402256:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  40225a:	687b      	ldr	r3, [r7, #4]
  40225c:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  40225e:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402260:	bf00      	nop
  402262:	4b06      	ldr	r3, [pc, #24]	; (40227c <pmc_mck_set_division+0x78>)
  402264:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402266:	f003 0308 	and.w	r3, r3, #8
  40226a:	2b00      	cmp	r3, #0
  40226c:	d0f9      	beq.n	402262 <pmc_mck_set_division+0x5e>
}
  40226e:	bf00      	nop
  402270:	370c      	adds	r7, #12
  402272:	46bd      	mov	sp, r7
  402274:	f85d 7b04 	ldr.w	r7, [sp], #4
  402278:	4770      	bx	lr
  40227a:	bf00      	nop
  40227c:	400e0600 	.word	0x400e0600

00402280 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  402280:	b480      	push	{r7}
  402282:	b085      	sub	sp, #20
  402284:	af00      	add	r7, sp, #0
  402286:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  402288:	491d      	ldr	r1, [pc, #116]	; (402300 <pmc_switch_mck_to_pllack+0x80>)
  40228a:	4b1d      	ldr	r3, [pc, #116]	; (402300 <pmc_switch_mck_to_pllack+0x80>)
  40228c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40228e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  402292:	687b      	ldr	r3, [r7, #4]
  402294:	4313      	orrs	r3, r2
  402296:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402298:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40229c:	60fb      	str	r3, [r7, #12]
  40229e:	e007      	b.n	4022b0 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4022a0:	68fb      	ldr	r3, [r7, #12]
  4022a2:	2b00      	cmp	r3, #0
  4022a4:	d101      	bne.n	4022aa <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  4022a6:	2301      	movs	r3, #1
  4022a8:	e023      	b.n	4022f2 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  4022aa:	68fb      	ldr	r3, [r7, #12]
  4022ac:	3b01      	subs	r3, #1
  4022ae:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4022b0:	4b13      	ldr	r3, [pc, #76]	; (402300 <pmc_switch_mck_to_pllack+0x80>)
  4022b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4022b4:	f003 0308 	and.w	r3, r3, #8
  4022b8:	2b00      	cmp	r3, #0
  4022ba:	d0f1      	beq.n	4022a0 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4022bc:	4a10      	ldr	r2, [pc, #64]	; (402300 <pmc_switch_mck_to_pllack+0x80>)
  4022be:	4b10      	ldr	r3, [pc, #64]	; (402300 <pmc_switch_mck_to_pllack+0x80>)
  4022c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4022c2:	f023 0303 	bic.w	r3, r3, #3
  4022c6:	f043 0302 	orr.w	r3, r3, #2
  4022ca:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4022cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4022d0:	60fb      	str	r3, [r7, #12]
  4022d2:	e007      	b.n	4022e4 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4022d4:	68fb      	ldr	r3, [r7, #12]
  4022d6:	2b00      	cmp	r3, #0
  4022d8:	d101      	bne.n	4022de <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  4022da:	2301      	movs	r3, #1
  4022dc:	e009      	b.n	4022f2 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  4022de:	68fb      	ldr	r3, [r7, #12]
  4022e0:	3b01      	subs	r3, #1
  4022e2:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4022e4:	4b06      	ldr	r3, [pc, #24]	; (402300 <pmc_switch_mck_to_pllack+0x80>)
  4022e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4022e8:	f003 0308 	and.w	r3, r3, #8
  4022ec:	2b00      	cmp	r3, #0
  4022ee:	d0f1      	beq.n	4022d4 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  4022f0:	2300      	movs	r3, #0
}
  4022f2:	4618      	mov	r0, r3
  4022f4:	3714      	adds	r7, #20
  4022f6:	46bd      	mov	sp, r7
  4022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022fc:	4770      	bx	lr
  4022fe:	bf00      	nop
  402300:	400e0600 	.word	0x400e0600

00402304 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  402304:	b480      	push	{r7}
  402306:	b083      	sub	sp, #12
  402308:	af00      	add	r7, sp, #0
  40230a:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  40230c:	687b      	ldr	r3, [r7, #4]
  40230e:	2b01      	cmp	r3, #1
  402310:	d105      	bne.n	40231e <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  402312:	4907      	ldr	r1, [pc, #28]	; (402330 <pmc_switch_sclk_to_32kxtal+0x2c>)
  402314:	4b06      	ldr	r3, [pc, #24]	; (402330 <pmc_switch_sclk_to_32kxtal+0x2c>)
  402316:	689a      	ldr	r2, [r3, #8]
  402318:	4b06      	ldr	r3, [pc, #24]	; (402334 <pmc_switch_sclk_to_32kxtal+0x30>)
  40231a:	4313      	orrs	r3, r2
  40231c:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  40231e:	4b04      	ldr	r3, [pc, #16]	; (402330 <pmc_switch_sclk_to_32kxtal+0x2c>)
  402320:	4a05      	ldr	r2, [pc, #20]	; (402338 <pmc_switch_sclk_to_32kxtal+0x34>)
  402322:	601a      	str	r2, [r3, #0]
}
  402324:	bf00      	nop
  402326:	370c      	adds	r7, #12
  402328:	46bd      	mov	sp, r7
  40232a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40232e:	4770      	bx	lr
  402330:	400e1810 	.word	0x400e1810
  402334:	a5100000 	.word	0xa5100000
  402338:	a5000008 	.word	0xa5000008

0040233c <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  40233c:	b480      	push	{r7}
  40233e:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  402340:	4b09      	ldr	r3, [pc, #36]	; (402368 <pmc_osc_is_ready_32kxtal+0x2c>)
  402342:	695b      	ldr	r3, [r3, #20]
  402344:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  402348:	2b00      	cmp	r3, #0
  40234a:	d007      	beq.n	40235c <pmc_osc_is_ready_32kxtal+0x20>
  40234c:	4b07      	ldr	r3, [pc, #28]	; (40236c <pmc_osc_is_ready_32kxtal+0x30>)
  40234e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402350:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402354:	2b00      	cmp	r3, #0
  402356:	d001      	beq.n	40235c <pmc_osc_is_ready_32kxtal+0x20>
  402358:	2301      	movs	r3, #1
  40235a:	e000      	b.n	40235e <pmc_osc_is_ready_32kxtal+0x22>
  40235c:	2300      	movs	r3, #0
}
  40235e:	4618      	mov	r0, r3
  402360:	46bd      	mov	sp, r7
  402362:	f85d 7b04 	ldr.w	r7, [sp], #4
  402366:	4770      	bx	lr
  402368:	400e1810 	.word	0x400e1810
  40236c:	400e0600 	.word	0x400e0600

00402370 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  402370:	b480      	push	{r7}
  402372:	b083      	sub	sp, #12
  402374:	af00      	add	r7, sp, #0
  402376:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  402378:	4915      	ldr	r1, [pc, #84]	; (4023d0 <pmc_switch_mainck_to_fastrc+0x60>)
  40237a:	4b15      	ldr	r3, [pc, #84]	; (4023d0 <pmc_switch_mainck_to_fastrc+0x60>)
  40237c:	6a1a      	ldr	r2, [r3, #32]
  40237e:	4b15      	ldr	r3, [pc, #84]	; (4023d4 <pmc_switch_mainck_to_fastrc+0x64>)
  402380:	4313      	orrs	r3, r2
  402382:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402384:	bf00      	nop
  402386:	4b12      	ldr	r3, [pc, #72]	; (4023d0 <pmc_switch_mainck_to_fastrc+0x60>)
  402388:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40238a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40238e:	2b00      	cmp	r3, #0
  402390:	d0f9      	beq.n	402386 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  402392:	490f      	ldr	r1, [pc, #60]	; (4023d0 <pmc_switch_mainck_to_fastrc+0x60>)
  402394:	4b0e      	ldr	r3, [pc, #56]	; (4023d0 <pmc_switch_mainck_to_fastrc+0x60>)
  402396:	6a1a      	ldr	r2, [r3, #32]
  402398:	4b0f      	ldr	r3, [pc, #60]	; (4023d8 <pmc_switch_mainck_to_fastrc+0x68>)
  40239a:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  40239c:	687a      	ldr	r2, [r7, #4]
  40239e:	4313      	orrs	r3, r2
  4023a0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4023a4:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4023a6:	bf00      	nop
  4023a8:	4b09      	ldr	r3, [pc, #36]	; (4023d0 <pmc_switch_mainck_to_fastrc+0x60>)
  4023aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4023ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4023b0:	2b00      	cmp	r3, #0
  4023b2:	d0f9      	beq.n	4023a8 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4023b4:	4906      	ldr	r1, [pc, #24]	; (4023d0 <pmc_switch_mainck_to_fastrc+0x60>)
  4023b6:	4b06      	ldr	r3, [pc, #24]	; (4023d0 <pmc_switch_mainck_to_fastrc+0x60>)
  4023b8:	6a1a      	ldr	r2, [r3, #32]
  4023ba:	4b08      	ldr	r3, [pc, #32]	; (4023dc <pmc_switch_mainck_to_fastrc+0x6c>)
  4023bc:	4013      	ands	r3, r2
  4023be:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4023c2:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  4023c4:	bf00      	nop
  4023c6:	370c      	adds	r7, #12
  4023c8:	46bd      	mov	sp, r7
  4023ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4023ce:	4770      	bx	lr
  4023d0:	400e0600 	.word	0x400e0600
  4023d4:	00370008 	.word	0x00370008
  4023d8:	ffc8ff8f 	.word	0xffc8ff8f
  4023dc:	fec8ffff 	.word	0xfec8ffff

004023e0 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  4023e0:	b480      	push	{r7}
  4023e2:	b083      	sub	sp, #12
  4023e4:	af00      	add	r7, sp, #0
  4023e6:	6078      	str	r0, [r7, #4]
  4023e8:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4023ea:	687b      	ldr	r3, [r7, #4]
  4023ec:	2b00      	cmp	r3, #0
  4023ee:	d008      	beq.n	402402 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4023f0:	4913      	ldr	r1, [pc, #76]	; (402440 <pmc_switch_mainck_to_xtal+0x60>)
  4023f2:	4b13      	ldr	r3, [pc, #76]	; (402440 <pmc_switch_mainck_to_xtal+0x60>)
  4023f4:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4023f6:	4a13      	ldr	r2, [pc, #76]	; (402444 <pmc_switch_mainck_to_xtal+0x64>)
  4023f8:	401a      	ands	r2, r3
  4023fa:	4b13      	ldr	r3, [pc, #76]	; (402448 <pmc_switch_mainck_to_xtal+0x68>)
  4023fc:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4023fe:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  402400:	e018      	b.n	402434 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402402:	490f      	ldr	r1, [pc, #60]	; (402440 <pmc_switch_mainck_to_xtal+0x60>)
  402404:	4b0e      	ldr	r3, [pc, #56]	; (402440 <pmc_switch_mainck_to_xtal+0x60>)
  402406:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402408:	4b10      	ldr	r3, [pc, #64]	; (40244c <pmc_switch_mainck_to_xtal+0x6c>)
  40240a:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40240c:	683a      	ldr	r2, [r7, #0]
  40240e:	0212      	lsls	r2, r2, #8
  402410:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402412:	431a      	orrs	r2, r3
  402414:	4b0e      	ldr	r3, [pc, #56]	; (402450 <pmc_switch_mainck_to_xtal+0x70>)
  402416:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402418:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40241a:	bf00      	nop
  40241c:	4b08      	ldr	r3, [pc, #32]	; (402440 <pmc_switch_mainck_to_xtal+0x60>)
  40241e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402420:	f003 0301 	and.w	r3, r3, #1
  402424:	2b00      	cmp	r3, #0
  402426:	d0f9      	beq.n	40241c <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  402428:	4905      	ldr	r1, [pc, #20]	; (402440 <pmc_switch_mainck_to_xtal+0x60>)
  40242a:	4b05      	ldr	r3, [pc, #20]	; (402440 <pmc_switch_mainck_to_xtal+0x60>)
  40242c:	6a1a      	ldr	r2, [r3, #32]
  40242e:	4b09      	ldr	r3, [pc, #36]	; (402454 <pmc_switch_mainck_to_xtal+0x74>)
  402430:	4313      	orrs	r3, r2
  402432:	620b      	str	r3, [r1, #32]
}
  402434:	bf00      	nop
  402436:	370c      	adds	r7, #12
  402438:	46bd      	mov	sp, r7
  40243a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40243e:	4770      	bx	lr
  402440:	400e0600 	.word	0x400e0600
  402444:	fec8fffc 	.word	0xfec8fffc
  402448:	01370002 	.word	0x01370002
  40244c:	ffc8fffc 	.word	0xffc8fffc
  402450:	00370001 	.word	0x00370001
  402454:	01370000 	.word	0x01370000

00402458 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  402458:	b480      	push	{r7}
  40245a:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40245c:	4b04      	ldr	r3, [pc, #16]	; (402470 <pmc_osc_is_ready_mainck+0x18>)
  40245e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402460:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  402464:	4618      	mov	r0, r3
  402466:	46bd      	mov	sp, r7
  402468:	f85d 7b04 	ldr.w	r7, [sp], #4
  40246c:	4770      	bx	lr
  40246e:	bf00      	nop
  402470:	400e0600 	.word	0x400e0600

00402474 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  402474:	b480      	push	{r7}
  402476:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  402478:	4b04      	ldr	r3, [pc, #16]	; (40248c <pmc_disable_pllack+0x18>)
  40247a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40247e:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  402480:	bf00      	nop
  402482:	46bd      	mov	sp, r7
  402484:	f85d 7b04 	ldr.w	r7, [sp], #4
  402488:	4770      	bx	lr
  40248a:	bf00      	nop
  40248c:	400e0600 	.word	0x400e0600

00402490 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  402490:	b480      	push	{r7}
  402492:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  402494:	4b04      	ldr	r3, [pc, #16]	; (4024a8 <pmc_is_locked_pllack+0x18>)
  402496:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402498:	f003 0302 	and.w	r3, r3, #2
}
  40249c:	4618      	mov	r0, r3
  40249e:	46bd      	mov	sp, r7
  4024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4024a4:	4770      	bx	lr
  4024a6:	bf00      	nop
  4024a8:	400e0600 	.word	0x400e0600

004024ac <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  4024ac:	b480      	push	{r7}
  4024ae:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  4024b0:	4b04      	ldr	r3, [pc, #16]	; (4024c4 <pmc_is_locked_upll+0x18>)
  4024b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4024b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  4024b8:	4618      	mov	r0, r3
  4024ba:	46bd      	mov	sp, r7
  4024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4024c0:	4770      	bx	lr
  4024c2:	bf00      	nop
  4024c4:	400e0600 	.word	0x400e0600

004024c8 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  4024c8:	b480      	push	{r7}
  4024ca:	b085      	sub	sp, #20
  4024cc:	af00      	add	r7, sp, #0
  4024ce:	6078      	str	r0, [r7, #4]
#if defined(REG_PMC_PCR) && !SAMG55
	uint32_t pcr;
	PMC->PMC_PCR = ul_id & 0x7F;
  4024d0:	4a0b      	ldr	r2, [pc, #44]	; (402500 <pmc_enable_periph_clk+0x38>)
  4024d2:	687b      	ldr	r3, [r7, #4]
  4024d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  4024d8:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
  4024dc:	4b08      	ldr	r3, [pc, #32]	; (402500 <pmc_enable_periph_clk+0x38>)
  4024de:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
  4024e2:	f043 2310 	orr.w	r3, r3, #268439552	; 0x10001000
  4024e6:	60fb      	str	r3, [r7, #12]
	PMC->PMC_PCR = pcr;
  4024e8:	4a05      	ldr	r2, [pc, #20]	; (402500 <pmc_enable_periph_clk+0x38>)
  4024ea:	68fb      	ldr	r3, [r7, #12]
  4024ec:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
	return 0;
  4024f0:	2300      	movs	r3, #0
#endif
	}

	return 0;
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  4024f2:	4618      	mov	r0, r3
  4024f4:	3714      	adds	r7, #20
  4024f6:	46bd      	mov	sp, r7
  4024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4024fc:	4770      	bx	lr
  4024fe:	bf00      	nop
  402500:	400e0600 	.word	0x400e0600

00402504 <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  402504:	b480      	push	{r7}
  402506:	b083      	sub	sp, #12
  402508:	af00      	add	r7, sp, #0
  40250a:	6078      	str	r0, [r7, #4]
	ul_flash_in_wait_mode = ul_flash_state;
  40250c:	4a04      	ldr	r2, [pc, #16]	; (402520 <pmc_set_flash_in_wait_mode+0x1c>)
  40250e:	687b      	ldr	r3, [r7, #4]
  402510:	6013      	str	r3, [r2, #0]
}
  402512:	bf00      	nop
  402514:	370c      	adds	r7, #12
  402516:	46bd      	mov	sp, r7
  402518:	f85d 7b04 	ldr.w	r7, [sp], #4
  40251c:	4770      	bx	lr
  40251e:	bf00      	nop
  402520:	20400004 	.word	0x20400004

00402524 <pmc_enable_waitmode>:
 * Generally, this function will be called by pmc_sleep() in order to
 * complete all sequence entering wait mode.
 * See \ref pmc_sleep() for entering different sleep modes.
 */
void pmc_enable_waitmode(void)
{
  402524:	b480      	push	{r7}
  402526:	b083      	sub	sp, #12
  402528:	af00      	add	r7, sp, #0
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  40252a:	4b20      	ldr	r3, [pc, #128]	; (4025ac <pmc_enable_waitmode+0x88>)
  40252c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40252e:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  402530:	687b      	ldr	r3, [r7, #4]
  402532:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  402536:	607b      	str	r3, [r7, #4]
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	(void)ul_flash_in_wait_mode;
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  402538:	687b      	ldr	r3, [r7, #4]
  40253a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  40253e:	607b      	str	r3, [r7, #4]
#endif
	PMC->PMC_FSMR = i;
  402540:	4a1a      	ldr	r2, [pc, #104]	; (4025ac <pmc_enable_waitmode+0x88>)
  402542:	687b      	ldr	r3, [r7, #4]
  402544:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  402546:	4919      	ldr	r1, [pc, #100]	; (4025ac <pmc_enable_waitmode+0x88>)
  402548:	4b18      	ldr	r3, [pc, #96]	; (4025ac <pmc_enable_waitmode+0x88>)
  40254a:	6a1a      	ldr	r2, [r3, #32]
  40254c:	4b18      	ldr	r3, [pc, #96]	; (4025b0 <pmc_enable_waitmode+0x8c>)
  40254e:	4313      	orrs	r3, r2
  402550:	620b      	str	r3, [r1, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402552:	bf00      	nop
  402554:	4b15      	ldr	r3, [pc, #84]	; (4025ac <pmc_enable_waitmode+0x88>)
  402556:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402558:	f003 0308 	and.w	r3, r3, #8
  40255c:	2b00      	cmp	r3, #0
  40255e:	d0f9      	beq.n	402554 <pmc_enable_waitmode+0x30>

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  402560:	2300      	movs	r3, #0
  402562:	607b      	str	r3, [r7, #4]
  402564:	e003      	b.n	40256e <pmc_enable_waitmode+0x4a>
  __ASM volatile ("nop");
  402566:	bf00      	nop
  402568:	687b      	ldr	r3, [r7, #4]
  40256a:	3301      	adds	r3, #1
  40256c:	607b      	str	r3, [r7, #4]
  40256e:	687b      	ldr	r3, [r7, #4]
  402570:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
  402574:	d3f7      	bcc.n	402566 <pmc_enable_waitmode+0x42>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  402576:	bf00      	nop
  402578:	4b0c      	ldr	r3, [pc, #48]	; (4025ac <pmc_enable_waitmode+0x88>)
  40257a:	6a1b      	ldr	r3, [r3, #32]
  40257c:	f003 0308 	and.w	r3, r3, #8
  402580:	2b00      	cmp	r3, #0
  402582:	d0f9      	beq.n	402578 <pmc_enable_waitmode+0x54>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  402584:	4b09      	ldr	r3, [pc, #36]	; (4025ac <pmc_enable_waitmode+0x88>)
  402586:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402588:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  40258a:	687b      	ldr	r3, [r7, #4]
  40258c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  402590:	607b      	str	r3, [r7, #4]
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  402592:	687b      	ldr	r3, [r7, #4]
  402594:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  402598:	607b      	str	r3, [r7, #4]
	PMC->PMC_FSMR = i;
  40259a:	4a04      	ldr	r2, [pc, #16]	; (4025ac <pmc_enable_waitmode+0x88>)
  40259c:	687b      	ldr	r3, [r7, #4]
  40259e:	6713      	str	r3, [r2, #112]	; 0x70
#endif
}
  4025a0:	bf00      	nop
  4025a2:	370c      	adds	r7, #12
  4025a4:	46bd      	mov	sp, r7
  4025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025aa:	4770      	bx	lr
  4025ac:	400e0600 	.word	0x400e0600
  4025b0:	00370004 	.word	0x00370004

004025b4 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  4025b4:	b590      	push	{r4, r7, lr}
  4025b6:	b099      	sub	sp, #100	; 0x64
  4025b8:	af00      	add	r7, sp, #0
  4025ba:	6078      	str	r0, [r7, #4]
	switch (sleep_mode) {
  4025bc:	687b      	ldr	r3, [r7, #4]
  4025be:	3b01      	subs	r3, #1
  4025c0:	2b04      	cmp	r3, #4
  4025c2:	f200 81a5 	bhi.w	402910 <pmc_sleep+0x35c>
  4025c6:	a201      	add	r2, pc, #4	; (adr r2, 4025cc <pmc_sleep+0x18>)
  4025c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4025cc:	004025e1 	.word	0x004025e1
  4025d0:	004025e1 	.word	0x004025e1
  4025d4:	00402601 	.word	0x00402601
  4025d8:	00402601 	.word	0x00402601
  4025dc:	004028ef 	.word	0x004028ef
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  4025e0:	4a72      	ldr	r2, [pc, #456]	; (4027ac <pmc_sleep+0x1f8>)
  4025e2:	4b72      	ldr	r3, [pc, #456]	; (4027ac <pmc_sleep+0x1f8>)
  4025e4:	691b      	ldr	r3, [r3, #16]
  4025e6:	f023 0304 	bic.w	r3, r3, #4
  4025ea:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  4025ec:	4b70      	ldr	r3, [pc, #448]	; (4027b0 <pmc_sleep+0x1fc>)
  4025ee:	2201      	movs	r2, #1
  4025f0:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4025f2:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  4025f6:	b662      	cpsie	i
  __ASM volatile ("dsb");
  4025f8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  4025fc:	bf30      	wfi
		__DSB();
		__WFI();
		break;
  4025fe:	e187      	b.n	402910 <pmc_sleep+0x35c>
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  402600:	687b      	ldr	r3, [r7, #4]
  402602:	2b03      	cmp	r3, #3
  402604:	d103      	bne.n	40260e <pmc_sleep+0x5a>
  402606:	2000      	movs	r0, #0
  402608:	4b6a      	ldr	r3, [pc, #424]	; (4027b4 <pmc_sleep+0x200>)
  40260a:	4798      	blx	r3
  40260c:	e003      	b.n	402616 <pmc_sleep+0x62>
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  40260e:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
  402612:	4b68      	ldr	r3, [pc, #416]	; (4027b4 <pmc_sleep+0x200>)
  402614:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  402616:	b672      	cpsid	i
  __ASM volatile ("dmb");
  402618:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  40261c:	4b64      	ldr	r3, [pc, #400]	; (4027b0 <pmc_sleep+0x1fc>)
  40261e:	2200      	movs	r2, #0
  402620:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  402622:	4b65      	ldr	r3, [pc, #404]	; (4027b8 <pmc_sleep+0x204>)
  402624:	2201      	movs	r2, #1
  402626:	701a      	strb	r2, [r3, #0]
		/* Backup the sub-system 1 status and stop sub-system 1 */
		uint32_t cpclk_backup = PMC->PMC_SCSR &
				(PMC_SCSR_CPCK | PMC_SCSR_CPBMCK);
		PMC->PMC_SCDR = cpclk_backup | PMC_SCDR_CPKEY_PASSWD;
#endif
		pmc_save_clock_settings(&mor, &pllr0, &pllr1, &mckr, &fmr,
  402628:	687b      	ldr	r3, [r7, #4]
  40262a:	2b04      	cmp	r3, #4
  40262c:	bf0c      	ite	eq
  40262e:	2301      	moveq	r3, #1
  402630:	2300      	movne	r3, #0
  402632:	b2da      	uxtb	r2, r3
  402634:	f107 031c 	add.w	r3, r7, #28
  402638:	643b      	str	r3, [r7, #64]	; 0x40
  40263a:	f107 0318 	add.w	r3, r7, #24
  40263e:	63fb      	str	r3, [r7, #60]	; 0x3c
  402640:	f107 0314 	add.w	r3, r7, #20
  402644:	63bb      	str	r3, [r7, #56]	; 0x38
  402646:	f107 0310 	add.w	r3, r7, #16
  40264a:	637b      	str	r3, [r7, #52]	; 0x34
  40264c:	f107 030c 	add.w	r3, r7, #12
  402650:	633b      	str	r3, [r7, #48]	; 0x30
  402652:	4613      	mov	r3, r2
  402654:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t mor  = PMC->CKGR_MOR;
  402658:	4b58      	ldr	r3, [pc, #352]	; (4027bc <pmc_sleep+0x208>)
  40265a:	6a1b      	ldr	r3, [r3, #32]
  40265c:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t mckr = PMC->PMC_MCKR;
  40265e:	4b57      	ldr	r3, [pc, #348]	; (4027bc <pmc_sleep+0x208>)
  402660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402662:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t fmr  = EFC0->EEFC_FMR;
  402664:	4b56      	ldr	r3, [pc, #344]	; (4027c0 <pmc_sleep+0x20c>)
  402666:	681b      	ldr	r3, [r3, #0]
  402668:	623b      	str	r3, [r7, #32]
	if (p_osc_setting) {
  40266a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  40266c:	2b00      	cmp	r3, #0
  40266e:	d002      	beq.n	402676 <pmc_sleep+0xc2>
		*p_osc_setting = mor;
  402670:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  402672:	6aba      	ldr	r2, [r7, #40]	; 0x28
  402674:	601a      	str	r2, [r3, #0]
	if (p_pll0_setting) {
  402676:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  402678:	2b00      	cmp	r3, #0
  40267a:	d003      	beq.n	402684 <pmc_sleep+0xd0>
		*p_pll0_setting = PMC->CKGR_PLLAR;
  40267c:	4b4f      	ldr	r3, [pc, #316]	; (4027bc <pmc_sleep+0x208>)
  40267e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  402680:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  402682:	601a      	str	r2, [r3, #0]
	if (p_pll1_setting) {
  402684:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  402686:	2b00      	cmp	r3, #0
  402688:	d002      	beq.n	402690 <pmc_sleep+0xdc>
		*p_pll1_setting = 0;
  40268a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  40268c:	2200      	movs	r2, #0
  40268e:	601a      	str	r2, [r3, #0]
	if (p_mck_setting) {
  402690:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  402692:	2b00      	cmp	r3, #0
  402694:	d002      	beq.n	40269c <pmc_sleep+0xe8>
		*p_mck_setting  = mckr;
  402696:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  402698:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  40269a:	601a      	str	r2, [r3, #0]
	if (p_fmr_setting) {
  40269c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  40269e:	2b00      	cmp	r3, #0
  4026a0:	d002      	beq.n	4026a8 <pmc_sleep+0xf4>
		*p_fmr_setting  = fmr;
  4026a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4026a4:	6a3a      	ldr	r2, [r7, #32]
  4026a6:	601a      	str	r2, [r3, #0]
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  4026a8:	4944      	ldr	r1, [pc, #272]	; (4027bc <pmc_sleep+0x208>)
  4026aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
  4026ac:	4b45      	ldr	r3, [pc, #276]	; (4027c4 <pmc_sleep+0x210>)
  4026ae:	4313      	orrs	r3, r2
  4026b0:	620b      	str	r3, [r1, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  4026b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4026b4:	f003 0303 	and.w	r3, r3, #3
  4026b8:	2b01      	cmp	r3, #1
  4026ba:	d90e      	bls.n	4026da <pmc_sleep+0x126>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  4026bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4026be:	f023 0303 	bic.w	r3, r3, #3
  4026c2:	f043 0301 	orr.w	r3, r3, #1
  4026c6:	627b      	str	r3, [r7, #36]	; 0x24
		PMC->PMC_MCKR = mckr;
  4026c8:	4a3c      	ldr	r2, [pc, #240]	; (4027bc <pmc_sleep+0x208>)
  4026ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4026cc:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4026ce:	4b3b      	ldr	r3, [pc, #236]	; (4027bc <pmc_sleep+0x208>)
  4026d0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4026d2:	f003 0308 	and.w	r3, r3, #8
  4026d6:	2b00      	cmp	r3, #0
  4026d8:	d0f9      	beq.n	4026ce <pmc_sleep+0x11a>
	if (mckr & PMC_MCKR_PRES_Msk) {
  4026da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4026dc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4026e0:	2b00      	cmp	r3, #0
  4026e2:	d00c      	beq.n	4026fe <pmc_sleep+0x14a>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  4026e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4026e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4026ea:	627b      	str	r3, [r7, #36]	; 0x24
		PMC->PMC_MCKR = mckr;
  4026ec:	4a33      	ldr	r2, [pc, #204]	; (4027bc <pmc_sleep+0x208>)
  4026ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4026f0:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4026f2:	4b32      	ldr	r3, [pc, #200]	; (4027bc <pmc_sleep+0x208>)
  4026f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4026f6:	f003 0308 	and.w	r3, r3, #8
  4026fa:	2b00      	cmp	r3, #0
  4026fc:	d0f9      	beq.n	4026f2 <pmc_sleep+0x13e>
	pmc_disable_pllack();
  4026fe:	4b32      	ldr	r3, [pc, #200]	; (4027c8 <pmc_sleep+0x214>)
  402700:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402702:	4b2e      	ldr	r3, [pc, #184]	; (4027bc <pmc_sleep+0x208>)
  402704:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402706:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40270a:	2b00      	cmp	r3, #0
  40270c:	d0f9      	beq.n	402702 <pmc_sleep+0x14e>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  40270e:	492b      	ldr	r1, [pc, #172]	; (4027bc <pmc_sleep+0x208>)
  402710:	4b2a      	ldr	r3, [pc, #168]	; (4027bc <pmc_sleep+0x208>)
  402712:	6a1a      	ldr	r2, [r3, #32]
  402714:	4b2d      	ldr	r3, [pc, #180]	; (4027cc <pmc_sleep+0x218>)
  402716:	4013      	ands	r3, r2
  402718:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40271c:	620b      	str	r3, [r1, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  40271e:	4b27      	ldr	r3, [pc, #156]	; (4027bc <pmc_sleep+0x208>)
  402720:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402722:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  402726:	2b00      	cmp	r3, #0
  402728:	d0f9      	beq.n	40271e <pmc_sleep+0x16a>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  40272a:	4a25      	ldr	r2, [pc, #148]	; (4027c0 <pmc_sleep+0x20c>)
  40272c:	6a3b      	ldr	r3, [r7, #32]
  40272e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
  402732:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  402734:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  402738:	2b00      	cmp	r3, #0
  40273a:	d007      	beq.n	40274c <pmc_sleep+0x198>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40273c:	491f      	ldr	r1, [pc, #124]	; (4027bc <pmc_sleep+0x208>)
  40273e:	4b1f      	ldr	r3, [pc, #124]	; (4027bc <pmc_sleep+0x208>)
  402740:	6a1a      	ldr	r2, [r3, #32]
  402742:	4b23      	ldr	r3, [pc, #140]	; (4027d0 <pmc_sleep+0x21c>)
  402744:	4013      	ands	r3, r2
  402746:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40274a:	620b      	str	r3, [r1, #32]
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  40274c:	4b18      	ldr	r3, [pc, #96]	; (4027b0 <pmc_sleep+0x1fc>)
  40274e:	2201      	movs	r2, #1
  402750:	701a      	strb	r2, [r3, #0]
  402752:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402756:	b662      	cpsie	i

		pmc_enable_waitmode();
  402758:	4b1e      	ldr	r3, [pc, #120]	; (4027d4 <pmc_sleep+0x220>)
  40275a:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  40275c:	b672      	cpsid	i
  40275e:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  402762:	4b13      	ldr	r3, [pc, #76]	; (4027b0 <pmc_sleep+0x1fc>)
  402764:	2200      	movs	r2, #0
  402766:	701a      	strb	r2, [r3, #0]
		pmc_restore_clock_setting(mor, pllr0, pllr1, mckr, fmr
  402768:	69fc      	ldr	r4, [r7, #28]
  40276a:	69b8      	ldr	r0, [r7, #24]
  40276c:	6979      	ldr	r1, [r7, #20]
  40276e:	693a      	ldr	r2, [r7, #16]
  402770:	68fb      	ldr	r3, [r7, #12]
  402772:	65fc      	str	r4, [r7, #92]	; 0x5c
  402774:	65b8      	str	r0, [r7, #88]	; 0x58
  402776:	6579      	str	r1, [r7, #84]	; 0x54
  402778:	653a      	str	r2, [r7, #80]	; 0x50
  40277a:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t pll_sr = 0;
  40277c:	2300      	movs	r3, #0
  40277e:	64bb      	str	r3, [r7, #72]	; 0x48
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  402780:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  402782:	f003 0302 	and.w	r3, r3, #2
  402786:	2b00      	cmp	r3, #0
  402788:	d02c      	beq.n	4027e4 <pmc_sleep+0x230>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40278a:	490c      	ldr	r1, [pc, #48]	; (4027bc <pmc_sleep+0x208>)
  40278c:	4b0b      	ldr	r3, [pc, #44]	; (4027bc <pmc_sleep+0x208>)
  40278e:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  402790:	4a11      	ldr	r2, [pc, #68]	; (4027d8 <pmc_sleep+0x224>)
  402792:	401a      	ands	r2, r3
  402794:	4b11      	ldr	r3, [pc, #68]	; (4027dc <pmc_sleep+0x228>)
  402796:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402798:	620b      	str	r3, [r1, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40279a:	4908      	ldr	r1, [pc, #32]	; (4027bc <pmc_sleep+0x208>)
  40279c:	4b07      	ldr	r3, [pc, #28]	; (4027bc <pmc_sleep+0x208>)
  40279e:	6a1a      	ldr	r2, [r3, #32]
				| CKGR_MOR_KEY_PASSWD;
  4027a0:	4b0f      	ldr	r3, [pc, #60]	; (4027e0 <pmc_sleep+0x22c>)
  4027a2:	4013      	ands	r3, r2
  4027a4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4027a8:	620b      	str	r3, [r1, #32]
  4027aa:	e04e      	b.n	40284a <pmc_sleep+0x296>
  4027ac:	e000ed00 	.word	0xe000ed00
  4027b0:	20400000 	.word	0x20400000
  4027b4:	00402505 	.word	0x00402505
  4027b8:	20400890 	.word	0x20400890
  4027bc:	400e0600 	.word	0x400e0600
  4027c0:	400e0c00 	.word	0x400e0c00
  4027c4:	00370008 	.word	0x00370008
  4027c8:	00402475 	.word	0x00402475
  4027cc:	fec8ffff 	.word	0xfec8ffff
  4027d0:	ffc8fffe 	.word	0xffc8fffe
  4027d4:	00402525 	.word	0x00402525
  4027d8:	fec8fffc 	.word	0xfec8fffc
  4027dc:	01370002 	.word	0x01370002
  4027e0:	ffc8ff87 	.word	0xffc8ff87
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  4027e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  4027e6:	f003 0301 	and.w	r3, r3, #1
  4027ea:	2b00      	cmp	r3, #0
  4027ec:	d02d      	beq.n	40284a <pmc_sleep+0x296>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  4027ee:	4b4a      	ldr	r3, [pc, #296]	; (402918 <pmc_sleep+0x364>)
  4027f0:	6a1b      	ldr	r3, [r3, #32]
  4027f2:	f003 0301 	and.w	r3, r3, #1
  4027f6:	2b00      	cmp	r3, #0
  4027f8:	d10d      	bne.n	402816 <pmc_sleep+0x262>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4027fa:	4947      	ldr	r1, [pc, #284]	; (402918 <pmc_sleep+0x364>)
  4027fc:	4b46      	ldr	r3, [pc, #280]	; (402918 <pmc_sleep+0x364>)
  4027fe:	6a1b      	ldr	r3, [r3, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  402800:	4a46      	ldr	r2, [pc, #280]	; (40291c <pmc_sleep+0x368>)
  402802:	401a      	ands	r2, r3
  402804:	4b46      	ldr	r3, [pc, #280]	; (402920 <pmc_sleep+0x36c>)
  402806:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402808:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40280a:	4b43      	ldr	r3, [pc, #268]	; (402918 <pmc_sleep+0x364>)
  40280c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40280e:	f003 0301 	and.w	r3, r3, #1
  402812:	2b00      	cmp	r3, #0
  402814:	d0f9      	beq.n	40280a <pmc_sleep+0x256>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  402816:	4b40      	ldr	r3, [pc, #256]	; (402918 <pmc_sleep+0x364>)
  402818:	6a1b      	ldr	r3, [r3, #32]
  40281a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40281e:	2b00      	cmp	r3, #0
  402820:	d10b      	bne.n	40283a <pmc_sleep+0x286>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  402822:	493d      	ldr	r1, [pc, #244]	; (402918 <pmc_sleep+0x364>)
  402824:	4b3c      	ldr	r3, [pc, #240]	; (402918 <pmc_sleep+0x364>)
  402826:	6a1a      	ldr	r2, [r3, #32]
  402828:	4b3e      	ldr	r3, [pc, #248]	; (402924 <pmc_sleep+0x370>)
  40282a:	4313      	orrs	r3, r2
  40282c:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  40282e:	4b3a      	ldr	r3, [pc, #232]	; (402918 <pmc_sleep+0x364>)
  402830:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402832:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  402836:	2b00      	cmp	r3, #0
  402838:	d0f9      	beq.n	40282e <pmc_sleep+0x27a>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40283a:	4937      	ldr	r1, [pc, #220]	; (402918 <pmc_sleep+0x364>)
  40283c:	4b36      	ldr	r3, [pc, #216]	; (402918 <pmc_sleep+0x364>)
  40283e:	6a1a      	ldr	r2, [r3, #32]
					| CKGR_MOR_KEY_PASSWD;
  402840:	4b39      	ldr	r3, [pc, #228]	; (402928 <pmc_sleep+0x374>)
  402842:	4013      	ands	r3, r2
  402844:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  402848:	620b      	str	r3, [r1, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  40284a:	6dba      	ldr	r2, [r7, #88]	; 0x58
  40284c:	4b37      	ldr	r3, [pc, #220]	; (40292c <pmc_sleep+0x378>)
  40284e:	4013      	ands	r3, r2
  402850:	2b00      	cmp	r3, #0
  402852:	d008      	beq.n	402866 <pmc_sleep+0x2b2>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  402854:	4a30      	ldr	r2, [pc, #192]	; (402918 <pmc_sleep+0x364>)
  402856:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  402858:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  40285c:	6293      	str	r3, [r2, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  40285e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  402860:	f043 0302 	orr.w	r3, r3, #2
  402864:	64bb      	str	r3, [r7, #72]	; 0x48
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  402866:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  402868:	f003 0303 	and.w	r3, r3, #3
  40286c:	2b02      	cmp	r3, #2
  40286e:	d105      	bne.n	40287c <pmc_sleep+0x2c8>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  402870:	4b29      	ldr	r3, [pc, #164]	; (402918 <pmc_sleep+0x364>)
  402872:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402874:	f003 0302 	and.w	r3, r3, #2
  402878:	2b00      	cmp	r3, #0
  40287a:	d0f9      	beq.n	402870 <pmc_sleep+0x2bc>
	mckr = PMC->PMC_MCKR;
  40287c:	4b26      	ldr	r3, [pc, #152]	; (402918 <pmc_sleep+0x364>)
  40287e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402880:	647b      	str	r3, [r7, #68]	; 0x44
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  402882:	4925      	ldr	r1, [pc, #148]	; (402918 <pmc_sleep+0x364>)
  402884:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  402886:	f023 0270 	bic.w	r2, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  40288a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  40288c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402890:	4313      	orrs	r3, r2
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  402892:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402894:	4b20      	ldr	r3, [pc, #128]	; (402918 <pmc_sleep+0x364>)
  402896:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402898:	f003 0308 	and.w	r3, r3, #8
  40289c:	2b00      	cmp	r3, #0
  40289e:	d0f9      	beq.n	402894 <pmc_sleep+0x2e0>
	EFC0->EEFC_FMR = fmr_setting;
  4028a0:	4a23      	ldr	r2, [pc, #140]	; (402930 <pmc_sleep+0x37c>)
  4028a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4028a4:	6013      	str	r3, [r2, #0]
	PMC->PMC_MCKR = mck_setting;
  4028a6:	4a1c      	ldr	r2, [pc, #112]	; (402918 <pmc_sleep+0x364>)
  4028a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  4028aa:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4028ac:	4b1a      	ldr	r3, [pc, #104]	; (402918 <pmc_sleep+0x364>)
  4028ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4028b0:	f003 0308 	and.w	r3, r3, #8
  4028b4:	2b00      	cmp	r3, #0
  4028b6:	d0f9      	beq.n	4028ac <pmc_sleep+0x2f8>
	while (!(PMC->PMC_SR & pll_sr));
  4028b8:	4b17      	ldr	r3, [pc, #92]	; (402918 <pmc_sleep+0x364>)
  4028ba:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  4028bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  4028be:	4013      	ands	r3, r2
  4028c0:	2b00      	cmp	r3, #0
  4028c2:	d0f9      	beq.n	4028b8 <pmc_sleep+0x304>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  4028c4:	4b1b      	ldr	r3, [pc, #108]	; (402934 <pmc_sleep+0x380>)
  4028c6:	2200      	movs	r2, #0
  4028c8:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  4028ca:	4b1b      	ldr	r3, [pc, #108]	; (402938 <pmc_sleep+0x384>)
  4028cc:	681b      	ldr	r3, [r3, #0]
  4028ce:	2b00      	cmp	r3, #0
  4028d0:	d005      	beq.n	4028de <pmc_sleep+0x32a>
			callback_clocks_restored();
  4028d2:	4b19      	ldr	r3, [pc, #100]	; (402938 <pmc_sleep+0x384>)
  4028d4:	681b      	ldr	r3, [r3, #0]
  4028d6:	4798      	blx	r3
			callback_clocks_restored = NULL;
  4028d8:	4b17      	ldr	r3, [pc, #92]	; (402938 <pmc_sleep+0x384>)
  4028da:	2200      	movs	r2, #0
  4028dc:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  4028de:	4b17      	ldr	r3, [pc, #92]	; (40293c <pmc_sleep+0x388>)
  4028e0:	2201      	movs	r2, #1
  4028e2:	701a      	strb	r2, [r3, #0]
  4028e4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4028e8:	b662      	cpsie	i

		break;
  4028ea:	bf00      	nop
  4028ec:	e010      	b.n	402910 <pmc_sleep+0x35c>
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  4028ee:	4a14      	ldr	r2, [pc, #80]	; (402940 <pmc_sleep+0x38c>)
  4028f0:	4b13      	ldr	r3, [pc, #76]	; (402940 <pmc_sleep+0x38c>)
  4028f2:	691b      	ldr	r3, [r3, #16]
  4028f4:	f043 0304 	orr.w	r3, r3, #4
  4028f8:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  4028fa:	4b12      	ldr	r3, [pc, #72]	; (402944 <pmc_sleep+0x390>)
  4028fc:	4a12      	ldr	r2, [pc, #72]	; (402948 <pmc_sleep+0x394>)
  4028fe:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  402900:	4b0e      	ldr	r3, [pc, #56]	; (40293c <pmc_sleep+0x388>)
  402902:	2201      	movs	r2, #1
  402904:	701a      	strb	r2, [r3, #0]
  402906:	f3bf 8f5f 	dmb	sy
  40290a:	b662      	cpsie	i
  __ASM volatile ("wfi");
  40290c:	bf30      	wfi
		__WFI() ;
#else
		cpu_irq_enable();
		__WFE() ;
#endif
		break;
  40290e:	bf00      	nop
#endif
	}
}
  402910:	bf00      	nop
  402912:	3764      	adds	r7, #100	; 0x64
  402914:	46bd      	mov	sp, r7
  402916:	bd90      	pop	{r4, r7, pc}
  402918:	400e0600 	.word	0x400e0600
  40291c:	ffc8fffc 	.word	0xffc8fffc
  402920:	00370001 	.word	0x00370001
  402924:	01370000 	.word	0x01370000
  402928:	ffc8ff87 	.word	0xffc8ff87
  40292c:	07ff0000 	.word	0x07ff0000
  402930:	400e0c00 	.word	0x400e0c00
  402934:	20400890 	.word	0x20400890
  402938:	20400894 	.word	0x20400894
  40293c:	20400000 	.word	0x20400000
  402940:	e000ed00 	.word	0xe000ed00
  402944:	400e1810 	.word	0x400e1810
  402948:	a5000004 	.word	0xa5000004

0040294c <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  40294c:	b480      	push	{r7}
  40294e:	b083      	sub	sp, #12
  402950:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  402952:	f3ef 8310 	mrs	r3, PRIMASK
  402956:	607b      	str	r3, [r7, #4]
  return(result);
  402958:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40295a:	2b00      	cmp	r3, #0
  40295c:	bf0c      	ite	eq
  40295e:	2301      	moveq	r3, #1
  402960:	2300      	movne	r3, #0
  402962:	b2db      	uxtb	r3, r3
  402964:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  402966:	b672      	cpsid	i
  __ASM volatile ("dmb");
  402968:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  40296c:	4b04      	ldr	r3, [pc, #16]	; (402980 <cpu_irq_save+0x34>)
  40296e:	2200      	movs	r2, #0
  402970:	701a      	strb	r2, [r3, #0]
	return flags;
  402972:	683b      	ldr	r3, [r7, #0]
}
  402974:	4618      	mov	r0, r3
  402976:	370c      	adds	r7, #12
  402978:	46bd      	mov	sp, r7
  40297a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40297e:	4770      	bx	lr
  402980:	20400000 	.word	0x20400000

00402984 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  402984:	b480      	push	{r7}
  402986:	b083      	sub	sp, #12
  402988:	af00      	add	r7, sp, #0
  40298a:	6078      	str	r0, [r7, #4]
	return (flags);
  40298c:	687b      	ldr	r3, [r7, #4]
  40298e:	2b00      	cmp	r3, #0
  402990:	bf14      	ite	ne
  402992:	2301      	movne	r3, #1
  402994:	2300      	moveq	r3, #0
  402996:	b2db      	uxtb	r3, r3
}
  402998:	4618      	mov	r0, r3
  40299a:	370c      	adds	r7, #12
  40299c:	46bd      	mov	sp, r7
  40299e:	f85d 7b04 	ldr.w	r7, [sp], #4
  4029a2:	4770      	bx	lr

004029a4 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  4029a4:	b580      	push	{r7, lr}
  4029a6:	b082      	sub	sp, #8
  4029a8:	af00      	add	r7, sp, #0
  4029aa:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  4029ac:	6878      	ldr	r0, [r7, #4]
  4029ae:	4b07      	ldr	r3, [pc, #28]	; (4029cc <cpu_irq_restore+0x28>)
  4029b0:	4798      	blx	r3
  4029b2:	4603      	mov	r3, r0
  4029b4:	2b00      	cmp	r3, #0
  4029b6:	d005      	beq.n	4029c4 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  4029b8:	4b05      	ldr	r3, [pc, #20]	; (4029d0 <cpu_irq_restore+0x2c>)
  4029ba:	2201      	movs	r2, #1
  4029bc:	701a      	strb	r2, [r3, #0]
  4029be:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4029c2:	b662      	cpsie	i
}
  4029c4:	bf00      	nop
  4029c6:	3708      	adds	r7, #8
  4029c8:	46bd      	mov	sp, r7
  4029ca:	bd80      	pop	{r7, pc}
  4029cc:	00402985 	.word	0x00402985
  4029d0:	20400000 	.word	0x20400000

004029d4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4029d4:	b580      	push	{r7, lr}
  4029d6:	b084      	sub	sp, #16
  4029d8:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  4029da:	4b1e      	ldr	r3, [pc, #120]	; (402a54 <Reset_Handler+0x80>)
  4029dc:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  4029de:	4b1e      	ldr	r3, [pc, #120]	; (402a58 <Reset_Handler+0x84>)
  4029e0:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  4029e2:	68fa      	ldr	r2, [r7, #12]
  4029e4:	68bb      	ldr	r3, [r7, #8]
  4029e6:	429a      	cmp	r2, r3
  4029e8:	d00c      	beq.n	402a04 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  4029ea:	e007      	b.n	4029fc <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  4029ec:	68bb      	ldr	r3, [r7, #8]
  4029ee:	1d1a      	adds	r2, r3, #4
  4029f0:	60ba      	str	r2, [r7, #8]
  4029f2:	68fa      	ldr	r2, [r7, #12]
  4029f4:	1d11      	adds	r1, r2, #4
  4029f6:	60f9      	str	r1, [r7, #12]
  4029f8:	6812      	ldr	r2, [r2, #0]
  4029fa:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  4029fc:	68bb      	ldr	r3, [r7, #8]
  4029fe:	4a17      	ldr	r2, [pc, #92]	; (402a5c <Reset_Handler+0x88>)
  402a00:	4293      	cmp	r3, r2
  402a02:	d3f3      	bcc.n	4029ec <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  402a04:	4b16      	ldr	r3, [pc, #88]	; (402a60 <Reset_Handler+0x8c>)
  402a06:	60bb      	str	r3, [r7, #8]
  402a08:	e004      	b.n	402a14 <Reset_Handler+0x40>
                *pDest++ = 0;
  402a0a:	68bb      	ldr	r3, [r7, #8]
  402a0c:	1d1a      	adds	r2, r3, #4
  402a0e:	60ba      	str	r2, [r7, #8]
  402a10:	2200      	movs	r2, #0
  402a12:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  402a14:	68bb      	ldr	r3, [r7, #8]
  402a16:	4a13      	ldr	r2, [pc, #76]	; (402a64 <Reset_Handler+0x90>)
  402a18:	4293      	cmp	r3, r2
  402a1a:	d3f6      	bcc.n	402a0a <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  402a1c:	4b12      	ldr	r3, [pc, #72]	; (402a68 <Reset_Handler+0x94>)
  402a1e:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  402a20:	4a12      	ldr	r2, [pc, #72]	; (402a6c <Reset_Handler+0x98>)
  402a22:	68fb      	ldr	r3, [r7, #12]
  402a24:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  402a28:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  402a2a:	4b11      	ldr	r3, [pc, #68]	; (402a70 <Reset_Handler+0x9c>)
  402a2c:	4798      	blx	r3
  402a2e:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  402a30:	4a10      	ldr	r2, [pc, #64]	; (402a74 <Reset_Handler+0xa0>)
  402a32:	4b10      	ldr	r3, [pc, #64]	; (402a74 <Reset_Handler+0xa0>)
  402a34:	681b      	ldr	r3, [r3, #0]
  402a36:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  402a3a:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  402a3c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  402a40:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  402a44:	6878      	ldr	r0, [r7, #4]
  402a46:	4b0c      	ldr	r3, [pc, #48]	; (402a78 <Reset_Handler+0xa4>)
  402a48:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  402a4a:	4b0c      	ldr	r3, [pc, #48]	; (402a7c <Reset_Handler+0xa8>)
  402a4c:	4798      	blx	r3

        /* Branch to main function */
        main();
  402a4e:	4b0c      	ldr	r3, [pc, #48]	; (402a80 <Reset_Handler+0xac>)
  402a50:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  402a52:	e7fe      	b.n	402a52 <Reset_Handler+0x7e>
  402a54:	00402e3c 	.word	0x00402e3c
  402a58:	20400000 	.word	0x20400000
  402a5c:	2040043c 	.word	0x2040043c
  402a60:	2040043c 	.word	0x2040043c
  402a64:	204008cc 	.word	0x204008cc
  402a68:	00400000 	.word	0x00400000
  402a6c:	e000ed00 	.word	0xe000ed00
  402a70:	0040294d 	.word	0x0040294d
  402a74:	e000ed88 	.word	0xe000ed88
  402a78:	004029a5 	.word	0x004029a5
  402a7c:	00402ca5 	.word	0x00402ca5
  402a80:	0040061d 	.word	0x0040061d

00402a84 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402a84:	b480      	push	{r7}
  402a86:	af00      	add	r7, sp, #0
        while (1) {
  402a88:	e7fe      	b.n	402a88 <Dummy_Handler+0x4>
	...

00402a8c <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  402a8c:	b480      	push	{r7}
  402a8e:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  402a90:	4b52      	ldr	r3, [pc, #328]	; (402bdc <SystemCoreClockUpdate+0x150>)
  402a92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402a94:	f003 0303 	and.w	r3, r3, #3
  402a98:	2b01      	cmp	r3, #1
  402a9a:	d014      	beq.n	402ac6 <SystemCoreClockUpdate+0x3a>
  402a9c:	2b01      	cmp	r3, #1
  402a9e:	d302      	bcc.n	402aa6 <SystemCoreClockUpdate+0x1a>
  402aa0:	2b02      	cmp	r3, #2
  402aa2:	d038      	beq.n	402b16 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  402aa4:	e07a      	b.n	402b9c <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  402aa6:	4b4e      	ldr	r3, [pc, #312]	; (402be0 <SystemCoreClockUpdate+0x154>)
  402aa8:	695b      	ldr	r3, [r3, #20]
  402aaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402aae:	2b00      	cmp	r3, #0
  402ab0:	d004      	beq.n	402abc <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402ab2:	4b4c      	ldr	r3, [pc, #304]	; (402be4 <SystemCoreClockUpdate+0x158>)
  402ab4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402ab8:	601a      	str	r2, [r3, #0]
    break;
  402aba:	e06f      	b.n	402b9c <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402abc:	4b49      	ldr	r3, [pc, #292]	; (402be4 <SystemCoreClockUpdate+0x158>)
  402abe:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402ac2:	601a      	str	r2, [r3, #0]
    break;
  402ac4:	e06a      	b.n	402b9c <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402ac6:	4b45      	ldr	r3, [pc, #276]	; (402bdc <SystemCoreClockUpdate+0x150>)
  402ac8:	6a1b      	ldr	r3, [r3, #32]
  402aca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402ace:	2b00      	cmp	r3, #0
  402ad0:	d003      	beq.n	402ada <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  402ad2:	4b44      	ldr	r3, [pc, #272]	; (402be4 <SystemCoreClockUpdate+0x158>)
  402ad4:	4a44      	ldr	r2, [pc, #272]	; (402be8 <SystemCoreClockUpdate+0x15c>)
  402ad6:	601a      	str	r2, [r3, #0]
    break;
  402ad8:	e060      	b.n	402b9c <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402ada:	4b42      	ldr	r3, [pc, #264]	; (402be4 <SystemCoreClockUpdate+0x158>)
  402adc:	4a43      	ldr	r2, [pc, #268]	; (402bec <SystemCoreClockUpdate+0x160>)
  402ade:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402ae0:	4b3e      	ldr	r3, [pc, #248]	; (402bdc <SystemCoreClockUpdate+0x150>)
  402ae2:	6a1b      	ldr	r3, [r3, #32]
  402ae4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402ae8:	2b10      	cmp	r3, #16
  402aea:	d004      	beq.n	402af6 <SystemCoreClockUpdate+0x6a>
  402aec:	2b20      	cmp	r3, #32
  402aee:	d008      	beq.n	402b02 <SystemCoreClockUpdate+0x76>
  402af0:	2b00      	cmp	r3, #0
  402af2:	d00e      	beq.n	402b12 <SystemCoreClockUpdate+0x86>
          break;
  402af4:	e00e      	b.n	402b14 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  402af6:	4b3b      	ldr	r3, [pc, #236]	; (402be4 <SystemCoreClockUpdate+0x158>)
  402af8:	681b      	ldr	r3, [r3, #0]
  402afa:	005b      	lsls	r3, r3, #1
  402afc:	4a39      	ldr	r2, [pc, #228]	; (402be4 <SystemCoreClockUpdate+0x158>)
  402afe:	6013      	str	r3, [r2, #0]
          break;
  402b00:	e008      	b.n	402b14 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  402b02:	4b38      	ldr	r3, [pc, #224]	; (402be4 <SystemCoreClockUpdate+0x158>)
  402b04:	681a      	ldr	r2, [r3, #0]
  402b06:	4613      	mov	r3, r2
  402b08:	005b      	lsls	r3, r3, #1
  402b0a:	4413      	add	r3, r2
  402b0c:	4a35      	ldr	r2, [pc, #212]	; (402be4 <SystemCoreClockUpdate+0x158>)
  402b0e:	6013      	str	r3, [r2, #0]
          break;
  402b10:	e000      	b.n	402b14 <SystemCoreClockUpdate+0x88>
          break;
  402b12:	bf00      	nop
    break;
  402b14:	e042      	b.n	402b9c <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402b16:	4b31      	ldr	r3, [pc, #196]	; (402bdc <SystemCoreClockUpdate+0x150>)
  402b18:	6a1b      	ldr	r3, [r3, #32]
  402b1a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402b1e:	2b00      	cmp	r3, #0
  402b20:	d003      	beq.n	402b2a <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  402b22:	4b30      	ldr	r3, [pc, #192]	; (402be4 <SystemCoreClockUpdate+0x158>)
  402b24:	4a30      	ldr	r2, [pc, #192]	; (402be8 <SystemCoreClockUpdate+0x15c>)
  402b26:	601a      	str	r2, [r3, #0]
  402b28:	e01c      	b.n	402b64 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402b2a:	4b2e      	ldr	r3, [pc, #184]	; (402be4 <SystemCoreClockUpdate+0x158>)
  402b2c:	4a2f      	ldr	r2, [pc, #188]	; (402bec <SystemCoreClockUpdate+0x160>)
  402b2e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402b30:	4b2a      	ldr	r3, [pc, #168]	; (402bdc <SystemCoreClockUpdate+0x150>)
  402b32:	6a1b      	ldr	r3, [r3, #32]
  402b34:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402b38:	2b10      	cmp	r3, #16
  402b3a:	d004      	beq.n	402b46 <SystemCoreClockUpdate+0xba>
  402b3c:	2b20      	cmp	r3, #32
  402b3e:	d008      	beq.n	402b52 <SystemCoreClockUpdate+0xc6>
  402b40:	2b00      	cmp	r3, #0
  402b42:	d00e      	beq.n	402b62 <SystemCoreClockUpdate+0xd6>
          break;
  402b44:	e00e      	b.n	402b64 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  402b46:	4b27      	ldr	r3, [pc, #156]	; (402be4 <SystemCoreClockUpdate+0x158>)
  402b48:	681b      	ldr	r3, [r3, #0]
  402b4a:	005b      	lsls	r3, r3, #1
  402b4c:	4a25      	ldr	r2, [pc, #148]	; (402be4 <SystemCoreClockUpdate+0x158>)
  402b4e:	6013      	str	r3, [r2, #0]
          break;
  402b50:	e008      	b.n	402b64 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  402b52:	4b24      	ldr	r3, [pc, #144]	; (402be4 <SystemCoreClockUpdate+0x158>)
  402b54:	681a      	ldr	r2, [r3, #0]
  402b56:	4613      	mov	r3, r2
  402b58:	005b      	lsls	r3, r3, #1
  402b5a:	4413      	add	r3, r2
  402b5c:	4a21      	ldr	r2, [pc, #132]	; (402be4 <SystemCoreClockUpdate+0x158>)
  402b5e:	6013      	str	r3, [r2, #0]
          break;
  402b60:	e000      	b.n	402b64 <SystemCoreClockUpdate+0xd8>
          break;
  402b62:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  402b64:	4b1d      	ldr	r3, [pc, #116]	; (402bdc <SystemCoreClockUpdate+0x150>)
  402b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402b68:	f003 0303 	and.w	r3, r3, #3
  402b6c:	2b02      	cmp	r3, #2
  402b6e:	d114      	bne.n	402b9a <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  402b70:	4b1a      	ldr	r3, [pc, #104]	; (402bdc <SystemCoreClockUpdate+0x150>)
  402b72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  402b74:	0c1b      	lsrs	r3, r3, #16
  402b76:	f3c3 030a 	ubfx	r3, r3, #0, #11
  402b7a:	3301      	adds	r3, #1
  402b7c:	4a19      	ldr	r2, [pc, #100]	; (402be4 <SystemCoreClockUpdate+0x158>)
  402b7e:	6812      	ldr	r2, [r2, #0]
  402b80:	fb02 f303 	mul.w	r3, r2, r3
  402b84:	4a17      	ldr	r2, [pc, #92]	; (402be4 <SystemCoreClockUpdate+0x158>)
  402b86:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  402b88:	4b14      	ldr	r3, [pc, #80]	; (402bdc <SystemCoreClockUpdate+0x150>)
  402b8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  402b8c:	b2db      	uxtb	r3, r3
  402b8e:	4a15      	ldr	r2, [pc, #84]	; (402be4 <SystemCoreClockUpdate+0x158>)
  402b90:	6812      	ldr	r2, [r2, #0]
  402b92:	fbb2 f3f3 	udiv	r3, r2, r3
  402b96:	4a13      	ldr	r2, [pc, #76]	; (402be4 <SystemCoreClockUpdate+0x158>)
  402b98:	6013      	str	r3, [r2, #0]
    break;
  402b9a:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  402b9c:	4b0f      	ldr	r3, [pc, #60]	; (402bdc <SystemCoreClockUpdate+0x150>)
  402b9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402ba0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402ba4:	2b70      	cmp	r3, #112	; 0x70
  402ba6:	d108      	bne.n	402bba <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  402ba8:	4b0e      	ldr	r3, [pc, #56]	; (402be4 <SystemCoreClockUpdate+0x158>)
  402baa:	681b      	ldr	r3, [r3, #0]
  402bac:	4a10      	ldr	r2, [pc, #64]	; (402bf0 <SystemCoreClockUpdate+0x164>)
  402bae:	fba2 2303 	umull	r2, r3, r2, r3
  402bb2:	085b      	lsrs	r3, r3, #1
  402bb4:	4a0b      	ldr	r2, [pc, #44]	; (402be4 <SystemCoreClockUpdate+0x158>)
  402bb6:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  402bb8:	e00a      	b.n	402bd0 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402bba:	4b08      	ldr	r3, [pc, #32]	; (402bdc <SystemCoreClockUpdate+0x150>)
  402bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402bbe:	091b      	lsrs	r3, r3, #4
  402bc0:	f003 0307 	and.w	r3, r3, #7
  402bc4:	4a07      	ldr	r2, [pc, #28]	; (402be4 <SystemCoreClockUpdate+0x158>)
  402bc6:	6812      	ldr	r2, [r2, #0]
  402bc8:	fa22 f303 	lsr.w	r3, r2, r3
  402bcc:	4a05      	ldr	r2, [pc, #20]	; (402be4 <SystemCoreClockUpdate+0x158>)
  402bce:	6013      	str	r3, [r2, #0]
}
  402bd0:	bf00      	nop
  402bd2:	46bd      	mov	sp, r7
  402bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
  402bd8:	4770      	bx	lr
  402bda:	bf00      	nop
  402bdc:	400e0600 	.word	0x400e0600
  402be0:	400e1810 	.word	0x400e1810
  402be4:	20400008 	.word	0x20400008
  402be8:	00b71b00 	.word	0x00b71b00
  402bec:	003d0900 	.word	0x003d0900
  402bf0:	aaaaaaab 	.word	0xaaaaaaab

00402bf4 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  402bf4:	b480      	push	{r7}
  402bf6:	b083      	sub	sp, #12
  402bf8:	af00      	add	r7, sp, #0
  402bfa:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  402bfc:	687b      	ldr	r3, [r7, #4]
  402bfe:	4a1d      	ldr	r2, [pc, #116]	; (402c74 <system_init_flash+0x80>)
  402c00:	4293      	cmp	r3, r2
  402c02:	d804      	bhi.n	402c0e <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402c04:	4b1c      	ldr	r3, [pc, #112]	; (402c78 <system_init_flash+0x84>)
  402c06:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402c0a:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  402c0c:	e02b      	b.n	402c66 <system_init_flash+0x72>
    if (ul_clk < CHIP_FREQ_FWS_1)
  402c0e:	687b      	ldr	r3, [r7, #4]
  402c10:	4a1a      	ldr	r2, [pc, #104]	; (402c7c <system_init_flash+0x88>)
  402c12:	4293      	cmp	r3, r2
  402c14:	d803      	bhi.n	402c1e <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402c16:	4b18      	ldr	r3, [pc, #96]	; (402c78 <system_init_flash+0x84>)
  402c18:	4a19      	ldr	r2, [pc, #100]	; (402c80 <system_init_flash+0x8c>)
  402c1a:	601a      	str	r2, [r3, #0]
}
  402c1c:	e023      	b.n	402c66 <system_init_flash+0x72>
      if (ul_clk < CHIP_FREQ_FWS_2)
  402c1e:	687b      	ldr	r3, [r7, #4]
  402c20:	4a18      	ldr	r2, [pc, #96]	; (402c84 <system_init_flash+0x90>)
  402c22:	4293      	cmp	r3, r2
  402c24:	d803      	bhi.n	402c2e <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402c26:	4b14      	ldr	r3, [pc, #80]	; (402c78 <system_init_flash+0x84>)
  402c28:	4a17      	ldr	r2, [pc, #92]	; (402c88 <system_init_flash+0x94>)
  402c2a:	601a      	str	r2, [r3, #0]
}
  402c2c:	e01b      	b.n	402c66 <system_init_flash+0x72>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  402c2e:	687b      	ldr	r3, [r7, #4]
  402c30:	4a16      	ldr	r2, [pc, #88]	; (402c8c <system_init_flash+0x98>)
  402c32:	4293      	cmp	r3, r2
  402c34:	d803      	bhi.n	402c3e <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402c36:	4b10      	ldr	r3, [pc, #64]	; (402c78 <system_init_flash+0x84>)
  402c38:	4a15      	ldr	r2, [pc, #84]	; (402c90 <system_init_flash+0x9c>)
  402c3a:	601a      	str	r2, [r3, #0]
}
  402c3c:	e013      	b.n	402c66 <system_init_flash+0x72>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  402c3e:	687b      	ldr	r3, [r7, #4]
  402c40:	4a14      	ldr	r2, [pc, #80]	; (402c94 <system_init_flash+0xa0>)
  402c42:	4293      	cmp	r3, r2
  402c44:	d804      	bhi.n	402c50 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402c46:	4b0c      	ldr	r3, [pc, #48]	; (402c78 <system_init_flash+0x84>)
  402c48:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402c4c:	601a      	str	r2, [r3, #0]
}
  402c4e:	e00a      	b.n	402c66 <system_init_flash+0x72>
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  402c50:	687b      	ldr	r3, [r7, #4]
  402c52:	4a11      	ldr	r2, [pc, #68]	; (402c98 <system_init_flash+0xa4>)
  402c54:	4293      	cmp	r3, r2
  402c56:	d803      	bhi.n	402c60 <system_init_flash+0x6c>
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402c58:	4b07      	ldr	r3, [pc, #28]	; (402c78 <system_init_flash+0x84>)
  402c5a:	4a10      	ldr	r2, [pc, #64]	; (402c9c <system_init_flash+0xa8>)
  402c5c:	601a      	str	r2, [r3, #0]
}
  402c5e:	e002      	b.n	402c66 <system_init_flash+0x72>
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  402c60:	4b05      	ldr	r3, [pc, #20]	; (402c78 <system_init_flash+0x84>)
  402c62:	4a0f      	ldr	r2, [pc, #60]	; (402ca0 <system_init_flash+0xac>)
  402c64:	601a      	str	r2, [r3, #0]
}
  402c66:	bf00      	nop
  402c68:	370c      	adds	r7, #12
  402c6a:	46bd      	mov	sp, r7
  402c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c70:	4770      	bx	lr
  402c72:	bf00      	nop
  402c74:	015ef3bf 	.word	0x015ef3bf
  402c78:	400e0c00 	.word	0x400e0c00
  402c7c:	02bde77f 	.word	0x02bde77f
  402c80:	04000100 	.word	0x04000100
  402c84:	041cdb3f 	.word	0x041cdb3f
  402c88:	04000200 	.word	0x04000200
  402c8c:	057bceff 	.word	0x057bceff
  402c90:	04000300 	.word	0x04000300
  402c94:	06dac2bf 	.word	0x06dac2bf
  402c98:	0839b67f 	.word	0x0839b67f
  402c9c:	04000500 	.word	0x04000500
  402ca0:	04000600 	.word	0x04000600

00402ca4 <__libc_init_array>:
  402ca4:	b570      	push	{r4, r5, r6, lr}
  402ca6:	4e0f      	ldr	r6, [pc, #60]	; (402ce4 <__libc_init_array+0x40>)
  402ca8:	4d0f      	ldr	r5, [pc, #60]	; (402ce8 <__libc_init_array+0x44>)
  402caa:	1b76      	subs	r6, r6, r5
  402cac:	10b6      	asrs	r6, r6, #2
  402cae:	bf18      	it	ne
  402cb0:	2400      	movne	r4, #0
  402cb2:	d005      	beq.n	402cc0 <__libc_init_array+0x1c>
  402cb4:	3401      	adds	r4, #1
  402cb6:	f855 3b04 	ldr.w	r3, [r5], #4
  402cba:	4798      	blx	r3
  402cbc:	42a6      	cmp	r6, r4
  402cbe:	d1f9      	bne.n	402cb4 <__libc_init_array+0x10>
  402cc0:	4e0a      	ldr	r6, [pc, #40]	; (402cec <__libc_init_array+0x48>)
  402cc2:	4d0b      	ldr	r5, [pc, #44]	; (402cf0 <__libc_init_array+0x4c>)
  402cc4:	1b76      	subs	r6, r6, r5
  402cc6:	f000 f8a7 	bl	402e18 <_init>
  402cca:	10b6      	asrs	r6, r6, #2
  402ccc:	bf18      	it	ne
  402cce:	2400      	movne	r4, #0
  402cd0:	d006      	beq.n	402ce0 <__libc_init_array+0x3c>
  402cd2:	3401      	adds	r4, #1
  402cd4:	f855 3b04 	ldr.w	r3, [r5], #4
  402cd8:	4798      	blx	r3
  402cda:	42a6      	cmp	r6, r4
  402cdc:	d1f9      	bne.n	402cd2 <__libc_init_array+0x2e>
  402cde:	bd70      	pop	{r4, r5, r6, pc}
  402ce0:	bd70      	pop	{r4, r5, r6, pc}
  402ce2:	bf00      	nop
  402ce4:	00402e24 	.word	0x00402e24
  402ce8:	00402e24 	.word	0x00402e24
  402cec:	00402e2c 	.word	0x00402e2c
  402cf0:	00402e24 	.word	0x00402e24

00402cf4 <register_fini>:
  402cf4:	4b02      	ldr	r3, [pc, #8]	; (402d00 <register_fini+0xc>)
  402cf6:	b113      	cbz	r3, 402cfe <register_fini+0xa>
  402cf8:	4802      	ldr	r0, [pc, #8]	; (402d04 <register_fini+0x10>)
  402cfa:	f000 b805 	b.w	402d08 <atexit>
  402cfe:	4770      	bx	lr
  402d00:	00000000 	.word	0x00000000
  402d04:	00402d15 	.word	0x00402d15

00402d08 <atexit>:
  402d08:	2300      	movs	r3, #0
  402d0a:	4601      	mov	r1, r0
  402d0c:	461a      	mov	r2, r3
  402d0e:	4618      	mov	r0, r3
  402d10:	f000 b81e 	b.w	402d50 <__register_exitproc>

00402d14 <__libc_fini_array>:
  402d14:	b538      	push	{r3, r4, r5, lr}
  402d16:	4c0a      	ldr	r4, [pc, #40]	; (402d40 <__libc_fini_array+0x2c>)
  402d18:	4d0a      	ldr	r5, [pc, #40]	; (402d44 <__libc_fini_array+0x30>)
  402d1a:	1b64      	subs	r4, r4, r5
  402d1c:	10a4      	asrs	r4, r4, #2
  402d1e:	d00a      	beq.n	402d36 <__libc_fini_array+0x22>
  402d20:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  402d24:	3b01      	subs	r3, #1
  402d26:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  402d2a:	3c01      	subs	r4, #1
  402d2c:	f855 3904 	ldr.w	r3, [r5], #-4
  402d30:	4798      	blx	r3
  402d32:	2c00      	cmp	r4, #0
  402d34:	d1f9      	bne.n	402d2a <__libc_fini_array+0x16>
  402d36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402d3a:	f000 b877 	b.w	402e2c <_fini>
  402d3e:	bf00      	nop
  402d40:	00402e3c 	.word	0x00402e3c
  402d44:	00402e38 	.word	0x00402e38

00402d48 <__retarget_lock_acquire_recursive>:
  402d48:	4770      	bx	lr
  402d4a:	bf00      	nop

00402d4c <__retarget_lock_release_recursive>:
  402d4c:	4770      	bx	lr
  402d4e:	bf00      	nop

00402d50 <__register_exitproc>:
  402d50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402d54:	4d2c      	ldr	r5, [pc, #176]	; (402e08 <__register_exitproc+0xb8>)
  402d56:	4606      	mov	r6, r0
  402d58:	6828      	ldr	r0, [r5, #0]
  402d5a:	4698      	mov	r8, r3
  402d5c:	460f      	mov	r7, r1
  402d5e:	4691      	mov	r9, r2
  402d60:	f7ff fff2 	bl	402d48 <__retarget_lock_acquire_recursive>
  402d64:	4b29      	ldr	r3, [pc, #164]	; (402e0c <__register_exitproc+0xbc>)
  402d66:	681c      	ldr	r4, [r3, #0]
  402d68:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  402d6c:	2b00      	cmp	r3, #0
  402d6e:	d03e      	beq.n	402dee <__register_exitproc+0x9e>
  402d70:	685a      	ldr	r2, [r3, #4]
  402d72:	2a1f      	cmp	r2, #31
  402d74:	dc1c      	bgt.n	402db0 <__register_exitproc+0x60>
  402d76:	f102 0e01 	add.w	lr, r2, #1
  402d7a:	b176      	cbz	r6, 402d9a <__register_exitproc+0x4a>
  402d7c:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  402d80:	2401      	movs	r4, #1
  402d82:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  402d86:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  402d8a:	4094      	lsls	r4, r2
  402d8c:	4320      	orrs	r0, r4
  402d8e:	2e02      	cmp	r6, #2
  402d90:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  402d94:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  402d98:	d023      	beq.n	402de2 <__register_exitproc+0x92>
  402d9a:	3202      	adds	r2, #2
  402d9c:	f8c3 e004 	str.w	lr, [r3, #4]
  402da0:	6828      	ldr	r0, [r5, #0]
  402da2:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  402da6:	f7ff ffd1 	bl	402d4c <__retarget_lock_release_recursive>
  402daa:	2000      	movs	r0, #0
  402dac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402db0:	4b17      	ldr	r3, [pc, #92]	; (402e10 <__register_exitproc+0xc0>)
  402db2:	b30b      	cbz	r3, 402df8 <__register_exitproc+0xa8>
  402db4:	f44f 70c8 	mov.w	r0, #400	; 0x190
  402db8:	f3af 8000 	nop.w
  402dbc:	4603      	mov	r3, r0
  402dbe:	b1d8      	cbz	r0, 402df8 <__register_exitproc+0xa8>
  402dc0:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  402dc4:	6002      	str	r2, [r0, #0]
  402dc6:	2100      	movs	r1, #0
  402dc8:	6041      	str	r1, [r0, #4]
  402dca:	460a      	mov	r2, r1
  402dcc:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  402dd0:	f04f 0e01 	mov.w	lr, #1
  402dd4:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  402dd8:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  402ddc:	2e00      	cmp	r6, #0
  402dde:	d0dc      	beq.n	402d9a <__register_exitproc+0x4a>
  402de0:	e7cc      	b.n	402d7c <__register_exitproc+0x2c>
  402de2:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  402de6:	430c      	orrs	r4, r1
  402de8:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  402dec:	e7d5      	b.n	402d9a <__register_exitproc+0x4a>
  402dee:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  402df2:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  402df6:	e7bb      	b.n	402d70 <__register_exitproc+0x20>
  402df8:	6828      	ldr	r0, [r5, #0]
  402dfa:	f7ff ffa7 	bl	402d4c <__retarget_lock_release_recursive>
  402dfe:	f04f 30ff 	mov.w	r0, #4294967295
  402e02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402e06:	bf00      	nop
  402e08:	20400438 	.word	0x20400438
  402e0c:	00402e14 	.word	0x00402e14
  402e10:	00000000 	.word	0x00000000

00402e14 <_global_impure_ptr>:
  402e14:	20400010                                ..@ 

00402e18 <_init>:
  402e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402e1a:	bf00      	nop
  402e1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402e1e:	bc08      	pop	{r3}
  402e20:	469e      	mov	lr, r3
  402e22:	4770      	bx	lr

00402e24 <__init_array_start>:
  402e24:	00402cf5 	.word	0x00402cf5

00402e28 <__frame_dummy_init_array_entry>:
  402e28:	0040018d                                ..@.

00402e2c <_fini>:
  402e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402e2e:	bf00      	nop
  402e30:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402e32:	bc08      	pop	{r3}
  402e34:	469e      	mov	lr, r3
  402e36:	4770      	bx	lr

00402e38 <__fini_array_start>:
  402e38:	00400169 	.word	0x00400169
