Analysis & Synthesis report for video_display
Sun Jun  7 16:23:43 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |video_display|adv7180:decoder|state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated
 16. Parameter Settings for User Entity Instance: sram:ram_block
 17. Parameter Settings for User Entity Instance: adv7180:decoder
 18. Parameter Settings for Inferred Entity Instance: sram:ram_block|altsyncram:ram_block_rtl_0
 19. Parameter Settings for Inferred Entity Instance: ycc2rgb:ycc2rgb_converter|lpm_mult:Mult3
 20. Parameter Settings for Inferred Entity Instance: ycc2rgb:ycc2rgb_converter|lpm_mult:Mult0
 21. Parameter Settings for Inferred Entity Instance: ycc2rgb:ycc2rgb_converter|lpm_mult:Mult1
 22. Parameter Settings for Inferred Entity Instance: ycc2rgb:ycc2rgb_converter|lpm_mult:Mult2
 23. altsyncram Parameter Settings by Entity Instance
 24. lpm_mult Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "vga:vga_output"
 26. Port Connectivity Checks: "adv7180:decoder"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jun  7 16:23:43 2015      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; video_display                              ;
; Top-level Entity Name              ; video_display                              ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 847                                        ;
;     Total combinational functions  ; 792                                        ;
;     Dedicated logic registers      ; 405                                        ;
; Total registers                    ; 405                                        ;
; Total pins                         ; 52                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 1,228,800                                  ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; video_display      ; video_display      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------+---------+
; ../../src/leddcd.vhd             ; yes             ; User VHDL File               ; /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/leddcd.vhd                               ;         ;
; ../../src/vga.vhd                ; yes             ; User VHDL File               ; /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/vga.vhd                                  ;         ;
; ../../src/video_display.vhdl     ; yes             ; User VHDL File               ; /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl                       ;         ;
; ../../src/ycc2rgb.vhd            ; yes             ; User VHDL File               ; /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/ycc2rgb.vhd                              ;         ;
; ../../src/tracker_constants.vhdl ; yes             ; User VHDL File               ; /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/tracker_constants.vhdl                   ;         ;
; ../../src/sram.vhd               ; yes             ; User VHDL File               ; /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/sram.vhd                                 ;         ;
; ../../src/adv7180.vhdl           ; yes             ; User VHDL File               ; /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/adv7180.vhdl                             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                    ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc             ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                       ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                    ;         ;
; aglobal150.inc                   ; yes             ; Megafunction                 ; /home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                    ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                     ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/altrom.inc                        ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/altram.inc                        ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                      ;         ;
; db/altsyncram_69h1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/db/altsyncram_69h1.tdf ;         ;
; db/decode_osa.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/db/decode_osa.tdf      ;         ;
; db/mux_lob.tdf                   ; yes             ; Auto-Generated Megafunction  ; /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/db/mux_lob.tdf         ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; /home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf                      ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                   ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; /home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/multcore.inc                      ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; /home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/bypassff.inc                      ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; /home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/altshift.inc                      ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; /home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/multcore.tdf                      ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; /home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/csa_add.inc                       ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; /home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/mpar_add.inc                      ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; /home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/muleabz.inc                       ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; /home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/mul_lfrg.inc                      ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; /home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/mul_boothc.inc                    ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; /home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/alt_ded_mult.inc                  ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; /home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc                ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; /home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/dffpipe.inc                       ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; /home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf                      ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; /home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                   ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; /home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/addcore.inc                       ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; /home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/look_add.inc                      ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; /home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc           ;         ;
; db/add_sub_j9h.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/db/add_sub_j9h.tdf     ;         ;
; db/add_sub_hkh.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/db/add_sub_hkh.tdf     ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; /home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/altshift.tdf                      ;         ;
; db/add_sub_k9h.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/db/add_sub_k9h.tdf     ;         ;
; db/add_sub_ikh.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/db/add_sub_ikh.tdf     ;         ;
; db/add_sub_i9h.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/db/add_sub_i9h.tdf     ;         ;
; db/add_sub_gkh.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/db/add_sub_gkh.tdf     ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 847            ;
;                                             ;                ;
; Total combinational functions               ; 792            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 277            ;
;     -- 3 input functions                    ; 113            ;
;     -- <=2 input functions                  ; 402            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 453            ;
;     -- arithmetic mode                      ; 339            ;
;                                             ;                ;
; Total registers                             ; 405            ;
;     -- Dedicated logic registers            ; 405            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 52             ;
; Total memory bits                           ; 1228800        ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; td_clk27~input ;
; Maximum fan-out                             ; 479            ;
; Total fan-out                               ; 8332           ;
; Average fan-out                             ; 5.70           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                        ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |video_display                                 ; 792 (96)          ; 405 (76)     ; 1228800     ; 0            ; 0       ; 0         ; 52   ; 0            ; |video_display                                                                                                                             ; work         ;
;    |adv7180:decoder|                           ; 320 (320)         ; 257 (257)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_display|adv7180:decoder                                                                                                             ; work         ;
;    |leddcd:led_output|                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_display|leddcd:led_output                                                                                                           ; work         ;
;    |sram:ram_block|                            ; 87 (0)            ; 3 (0)        ; 1228800     ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_display|sram:ram_block                                                                                                              ; work         ;
;       |altsyncram:ram_block_rtl_0|             ; 87 (0)            ; 3 (0)        ; 1228800     ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_display|sram:ram_block|altsyncram:ram_block_rtl_0                                                                                   ; work         ;
;          |altsyncram_69h1:auto_generated|      ; 87 (0)            ; 3 (3)        ; 1228800     ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_display|sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated                                                    ; work         ;
;             |decode_osa:decode2|               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_display|sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|decode_osa:decode2                                 ; work         ;
;             |mux_lob:mux3|                     ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_display|sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|mux_lob:mux3                                       ; work         ;
;    |vga:vga_output|                            ; 59 (59)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_display|vga:vga_output                                                                                                              ; work         ;
;    |ycc2rgb:ycc2rgb_converter|                 ; 222 (115)         ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_display|ycc2rgb:ycc2rgb_converter                                                                                                   ; work         ;
;       |lpm_mult:Mult0|                         ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_display|ycc2rgb:ycc2rgb_converter|lpm_mult:Mult0                                                                                    ; work         ;
;          |multcore:mult_core|                  ; 33 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_display|ycc2rgb:ycc2rgb_converter|lpm_mult:Mult0|multcore:mult_core                                                                 ; work         ;
;             |mpar_add:padder|                  ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_display|ycc2rgb:ycc2rgb_converter|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                 ; work         ;
;                |lpm_add_sub:adder[0]|          ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_display|ycc2rgb:ycc2rgb_converter|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; work         ;
;                   |add_sub_k9h:auto_generated| ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_display|ycc2rgb:ycc2rgb_converter|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_k9h:auto_generated ; work         ;
;       |lpm_mult:Mult1|                         ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_display|ycc2rgb:ycc2rgb_converter|lpm_mult:Mult1                                                                                    ; work         ;
;          |multcore:mult_core|                  ; 30 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_display|ycc2rgb:ycc2rgb_converter|lpm_mult:Mult1|multcore:mult_core                                                                 ; work         ;
;             |mpar_add:padder|                  ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_display|ycc2rgb:ycc2rgb_converter|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                 ; work         ;
;                |lpm_add_sub:adder[0]|          ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_display|ycc2rgb:ycc2rgb_converter|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; work         ;
;                   |add_sub_k9h:auto_generated| ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_display|ycc2rgb:ycc2rgb_converter|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_k9h:auto_generated ; work         ;
;       |lpm_mult:Mult2|                         ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_display|ycc2rgb:ycc2rgb_converter|lpm_mult:Mult2                                                                                    ; work         ;
;          |multcore:mult_core|                  ; 22 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_display|ycc2rgb:ycc2rgb_converter|lpm_mult:Mult2|multcore:mult_core                                                                 ; work         ;
;             |mpar_add:padder|                  ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_display|ycc2rgb:ycc2rgb_converter|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                 ; work         ;
;                |lpm_add_sub:adder[0]|          ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_display|ycc2rgb:ycc2rgb_converter|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; work         ;
;                   |add_sub_i9h:auto_generated| ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_display|ycc2rgb:ycc2rgb_converter|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated ; work         ;
;       |lpm_mult:Mult3|                         ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_display|ycc2rgb:ycc2rgb_converter|lpm_mult:Mult3                                                                                    ; work         ;
;          |multcore:mult_core|                  ; 22 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_display|ycc2rgb:ycc2rgb_converter|lpm_mult:Mult3|multcore:mult_core                                                                 ; work         ;
;             |mpar_add:padder|                  ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_display|ycc2rgb:ycc2rgb_converter|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                 ; work         ;
;                |lpm_add_sub:adder[0]|          ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_display|ycc2rgb:ycc2rgb_converter|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; work         ;
;                   |add_sub_j9h:auto_generated| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_display|ycc2rgb:ycc2rgb_converter|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_j9h:auto_generated ; work         ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                           ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 38400        ; 32           ; 38400        ; 32           ; 1228800 ; None ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |video_display|adv7180:decoder|state          ;
+----------------+------------+----------------+----------------+
; Name           ; state.READ ; state.HS_RESET ; state.VS_RESET ;
+----------------+------------+----------------+----------------+
; state.VS_RESET ; 0          ; 0              ; 0              ;
; state.HS_RESET ; 0          ; 1              ; 1              ;
; state.READ     ; 1          ; 0              ; 1              ;
+----------------+------------+----------------+----------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; sram:ram_block|data_out[0]~en          ; Lost fanout                            ;
; sram:ram_block|data_out[1]~en          ; Lost fanout                            ;
; sram:ram_block|data_out[2]~en          ; Lost fanout                            ;
; sram:ram_block|data_out[3]~en          ; Lost fanout                            ;
; sram:ram_block|data_out[4]~en          ; Lost fanout                            ;
; sram:ram_block|data_out[5]~en          ; Lost fanout                            ;
; sram:ram_block|data_out[6]~en          ; Lost fanout                            ;
; sram:ram_block|data_out[7]~en          ; Lost fanout                            ;
; sram:ram_block|data_out[8]~en          ; Lost fanout                            ;
; sram:ram_block|data_out[9]~en          ; Lost fanout                            ;
; sram:ram_block|data_out[10]~en         ; Lost fanout                            ;
; sram:ram_block|data_out[11]~en         ; Lost fanout                            ;
; sram:ram_block|data_out[12]~en         ; Lost fanout                            ;
; sram:ram_block|data_out[13]~en         ; Lost fanout                            ;
; sram:ram_block|data_out[14]~en         ; Lost fanout                            ;
; sram:ram_block|data_out[15]~en         ; Lost fanout                            ;
; sram:ram_block|data_out[16]~en         ; Lost fanout                            ;
; sram:ram_block|data_out[17]~en         ; Lost fanout                            ;
; sram:ram_block|data_out[18]~en         ; Lost fanout                            ;
; sram:ram_block|data_out[19]~en         ; Lost fanout                            ;
; sram:ram_block|data_out[20]~en         ; Lost fanout                            ;
; sram:ram_block|data_out[21]~en         ; Lost fanout                            ;
; sram:ram_block|data_out[22]~en         ; Lost fanout                            ;
; sram:ram_block|data_out[23]~en         ; Lost fanout                            ;
; sram:ram_block|data_out[24]~en         ; Lost fanout                            ;
; sram:ram_block|data_out[25]~en         ; Lost fanout                            ;
; sram:ram_block|data_out[26]~en         ; Lost fanout                            ;
; sram:ram_block|data_out[27]~en         ; Lost fanout                            ;
; sram:ram_block|data_out[28]~en         ; Lost fanout                            ;
; sram:ram_block|data_out[29]~en         ; Lost fanout                            ;
; sram:ram_block|data_out[30]~en         ; Lost fanout                            ;
; sram:ram_block|data_out[31]~en         ; Lost fanout                            ;
; vga:vga_output|pixel_row[9]            ; Stuck at GND due to stuck port data_in ;
; adv7180:decoder|state.HS_RESET         ; Lost fanout                            ;
; Total Number of Removed Registers = 34 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 405   ;
; Number of registers using Synchronous Clear  ; 125   ;
; Number of registers using Synchronous Load   ; 31    ;
; Number of registers using Asynchronous Clear ; 82    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 297   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; ycc_even                               ; 16      ;
; adv7180:decoder|\vs_manager:vs_idle    ; 1       ;
; adv7180:decoder|\hs_manager:hs_idle    ; 1       ;
; Total number of inverted registers = 3 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                             ;
+----------------------------------+--------------------------------+------+
; Register Name                    ; Megafunction                   ; Type ;
+----------------------------------+--------------------------------+------+
; sram:ram_block|data_out[0]~reg0  ; sram:ram_block|ram_block_rtl_0 ; RAM  ;
; sram:ram_block|data_out[1]~reg0  ; sram:ram_block|ram_block_rtl_0 ; RAM  ;
; sram:ram_block|data_out[2]~reg0  ; sram:ram_block|ram_block_rtl_0 ; RAM  ;
; sram:ram_block|data_out[3]~reg0  ; sram:ram_block|ram_block_rtl_0 ; RAM  ;
; sram:ram_block|data_out[4]~reg0  ; sram:ram_block|ram_block_rtl_0 ; RAM  ;
; sram:ram_block|data_out[5]~reg0  ; sram:ram_block|ram_block_rtl_0 ; RAM  ;
; sram:ram_block|data_out[6]~reg0  ; sram:ram_block|ram_block_rtl_0 ; RAM  ;
; sram:ram_block|data_out[7]~reg0  ; sram:ram_block|ram_block_rtl_0 ; RAM  ;
; sram:ram_block|data_out[8]~reg0  ; sram:ram_block|ram_block_rtl_0 ; RAM  ;
; sram:ram_block|data_out[9]~reg0  ; sram:ram_block|ram_block_rtl_0 ; RAM  ;
; sram:ram_block|data_out[10]~reg0 ; sram:ram_block|ram_block_rtl_0 ; RAM  ;
; sram:ram_block|data_out[11]~reg0 ; sram:ram_block|ram_block_rtl_0 ; RAM  ;
; sram:ram_block|data_out[12]~reg0 ; sram:ram_block|ram_block_rtl_0 ; RAM  ;
; sram:ram_block|data_out[13]~reg0 ; sram:ram_block|ram_block_rtl_0 ; RAM  ;
; sram:ram_block|data_out[14]~reg0 ; sram:ram_block|ram_block_rtl_0 ; RAM  ;
; sram:ram_block|data_out[15]~reg0 ; sram:ram_block|ram_block_rtl_0 ; RAM  ;
; sram:ram_block|data_out[16]~reg0 ; sram:ram_block|ram_block_rtl_0 ; RAM  ;
; sram:ram_block|data_out[17]~reg0 ; sram:ram_block|ram_block_rtl_0 ; RAM  ;
; sram:ram_block|data_out[18]~reg0 ; sram:ram_block|ram_block_rtl_0 ; RAM  ;
; sram:ram_block|data_out[19]~reg0 ; sram:ram_block|ram_block_rtl_0 ; RAM  ;
; sram:ram_block|data_out[20]~reg0 ; sram:ram_block|ram_block_rtl_0 ; RAM  ;
; sram:ram_block|data_out[21]~reg0 ; sram:ram_block|ram_block_rtl_0 ; RAM  ;
; sram:ram_block|data_out[22]~reg0 ; sram:ram_block|ram_block_rtl_0 ; RAM  ;
; sram:ram_block|data_out[23]~reg0 ; sram:ram_block|ram_block_rtl_0 ; RAM  ;
; sram:ram_block|data_out[24]~reg0 ; sram:ram_block|ram_block_rtl_0 ; RAM  ;
; sram:ram_block|data_out[25]~reg0 ; sram:ram_block|ram_block_rtl_0 ; RAM  ;
; sram:ram_block|data_out[26]~reg0 ; sram:ram_block|ram_block_rtl_0 ; RAM  ;
; sram:ram_block|data_out[27]~reg0 ; sram:ram_block|ram_block_rtl_0 ; RAM  ;
; sram:ram_block|data_out[28]~reg0 ; sram:ram_block|ram_block_rtl_0 ; RAM  ;
; sram:ram_block|data_out[29]~reg0 ; sram:ram_block|ram_block_rtl_0 ; RAM  ;
; sram:ram_block|data_out[30]~reg0 ; sram:ram_block|ram_block_rtl_0 ; RAM  ;
; sram:ram_block|data_out[31]~reg0 ; sram:ram_block|ram_block_rtl_0 ; RAM  ;
+----------------------------------+--------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |video_display|vga:vga_output|v_count[9]                                  ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |video_display|adv7180:decoder|\adv7180_decoder:decimation_count_rows[15] ;
; 5:1                ; 31 bits   ; 93 LEs        ; 31 LEs               ; 62 LEs                 ; Yes        ; |video_display|adv7180:decoder|\adv7180_decoder:clock_count[11]           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |video_display|adv7180:decoder|\adv7180_decoder:data_buffer[10]           ;
; 7:1                ; 31 bits   ; 124 LEs       ; 31 LEs               ; 93 LEs                 ; Yes        ; |video_display|adv7180:decoder|\adv7180_decoder:buffer_index[24]          ;
; 8:1                ; 31 bits   ; 155 LEs       ; 31 LEs               ; 124 LEs                ; Yes        ; |video_display|adv7180:decoder|\adv7180_decoder:decimation_count_cols[13] ;
; 10:1               ; 62 bits   ; 372 LEs       ; 62 LEs               ; 310 LEs                ; Yes        ; |video_display|adv7180:decoder|\adv7180_decoder:next_data_address[10]     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |video_display|adv7180:decoder|state                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram:ram_block ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; ram_size       ; 38400 ; Signed Integer                     ;
; data_width     ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adv7180:decoder ;
+-----------------+-------+------------------------------------+
; Parameter Name  ; Value ; Type                               ;
+-----------------+-------+------------------------------------+
; decimation_rows ; 1     ; Signed Integer                     ;
; decimation_cols ; 1     ; Signed Integer                     ;
+-----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sram:ram_block|altsyncram:ram_block_rtl_0 ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                        ;
; WIDTH_A                            ; 32                   ; Untyped                        ;
; WIDTHAD_A                          ; 16                   ; Untyped                        ;
; NUMWORDS_A                         ; 38400                ; Untyped                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 32                   ; Untyped                        ;
; WIDTHAD_B                          ; 16                   ; Untyped                        ;
; NUMWORDS_B                         ; 38400                ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_69h1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ycc2rgb:ycc2rgb_converter|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+---------------------------+
; Parameter Name                                 ; Value        ; Type                      ;
+------------------------------------------------+--------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 9            ; Untyped                   ;
; LPM_WIDTHB                                     ; 9            ; Untyped                   ;
; LPM_WIDTHP                                     ; 18           ; Untyped                   ;
; LPM_WIDTHR                                     ; 18           ; Untyped                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                   ;
; LATENCY                                        ; 0            ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                   ;
; USE_EAB                                        ; OFF          ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                   ;
+------------------------------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ycc2rgb:ycc2rgb_converter|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------+
; Parameter Name                                 ; Value        ; Type                      ;
+------------------------------------------------+--------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 10           ; Untyped                   ;
; LPM_WIDTHB                                     ; 9            ; Untyped                   ;
; LPM_WIDTHP                                     ; 19           ; Untyped                   ;
; LPM_WIDTHR                                     ; 19           ; Untyped                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                   ;
; LATENCY                                        ; 0            ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                   ;
; USE_EAB                                        ; OFF          ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                   ;
+------------------------------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ycc2rgb:ycc2rgb_converter|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------+
; Parameter Name                                 ; Value        ; Type                      ;
+------------------------------------------------+--------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 10           ; Untyped                   ;
; LPM_WIDTHB                                     ; 9            ; Untyped                   ;
; LPM_WIDTHP                                     ; 19           ; Untyped                   ;
; LPM_WIDTHR                                     ; 19           ; Untyped                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                   ;
; LATENCY                                        ; 0            ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                   ;
; USE_EAB                                        ; OFF          ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                   ;
+------------------------------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ycc2rgb:ycc2rgb_converter|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+---------------------------+
; Parameter Name                                 ; Value        ; Type                      ;
+------------------------------------------------+--------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 8            ; Untyped                   ;
; LPM_WIDTHB                                     ; 9            ; Untyped                   ;
; LPM_WIDTHP                                     ; 17           ; Untyped                   ;
; LPM_WIDTHR                                     ; 17           ; Untyped                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                   ;
; LATENCY                                        ; 0            ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                   ;
; USE_EAB                                        ; OFF          ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                   ;
+------------------------------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; sram:ram_block|altsyncram:ram_block_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 32                                        ;
;     -- NUMWORDS_A                         ; 38400                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 32                                        ;
;     -- NUMWORDS_B                         ; 38400                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                  ;
+-------------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                   ;
+---------------------------------------+------------------------------------------+
; Name                                  ; Value                                    ;
+---------------------------------------+------------------------------------------+
; Number of entity instances            ; 4                                        ;
; Entity Instance                       ; ycc2rgb:ycc2rgb_converter|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 9                                        ;
;     -- LPM_WIDTHB                     ; 9                                        ;
;     -- LPM_WIDTHP                     ; 18                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                       ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
; Entity Instance                       ; ycc2rgb:ycc2rgb_converter|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                       ;
;     -- LPM_WIDTHB                     ; 9                                        ;
;     -- LPM_WIDTHP                     ; 19                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                       ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
; Entity Instance                       ; ycc2rgb:ycc2rgb_converter|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 10                                       ;
;     -- LPM_WIDTHB                     ; 9                                        ;
;     -- LPM_WIDTHP                     ; 19                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                       ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
; Entity Instance                       ; ycc2rgb:ycc2rgb_converter|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 8                                        ;
;     -- LPM_WIDTHB                     ; 9                                        ;
;     -- LPM_WIDTHP                     ; 17                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                       ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
+---------------------------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vga_output"                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; pixel_col[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adv7180:decoder"                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; ram_write_addr[30..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 52                          ;
; cycloneiii_ff         ; 405                         ;
;     CLR               ; 80                          ;
;     ENA               ; 139                         ;
;     ENA CLR           ; 2                           ;
;     ENA SCLR          ; 125                         ;
;     ENA SLD           ; 31                          ;
;     plain             ; 28                          ;
; cycloneiii_lcell_comb ; 794                         ;
;     arith             ; 339                         ;
;         2 data inputs ; 246                         ;
;         3 data inputs ; 93                          ;
;     normal            ; 455                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 19                          ;
;         2 data inputs ; 136                         ;
;         3 data inputs ; 20                          ;
;         4 data inputs ; 277                         ;
; cycloneiii_ram_block  ; 160                         ;
;                       ;                             ;
; Max LUT depth         ; 11.10                       ;
; Average LUT depth     ; 5.57                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Sun Jun  7 16:23:24 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off video_display -c video_display
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/leddcd.vhd
    Info (12022): Found design unit 1: leddcd-data_flow
    Info (12023): Found entity 1: leddcd
Info (12021): Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/vga.vhd
    Info (12022): Found design unit 1: vga-behavioral
    Info (12023): Found entity 1: vga
Info (12021): Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl
    Info (12022): Found design unit 1: video_display-video_display
    Info (12023): Found entity 1: video_display
Info (12021): Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/ycc2rgb.vhd
    Info (12022): Found design unit 1: ycc2rgb-dataflow
    Info (12023): Found entity 1: ycc2rgb
Info (12021): Found 1 design units, including 0 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/tracker_constants.vhdl
    Info (12022): Found design unit 1: tracker_constants
Info (12021): Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/sram.vhd
    Info (12022): Found design unit 1: sram-behavior
    Info (12023): Found entity 1: sram
Info (12021): Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/adv7180.vhdl
    Info (12022): Found design unit 1: adv7180-adv7180
    Info (12023): Found entity 1: adv7180
Info (12127): Elaborating entity "video_display" for the top level hierarchy
Warning (10542): VHDL Variable Declaration warning at video_display.vhdl(171): used initial value expression for variable "decimation" because variable was never assigned a value
Warning (10492): VHDL Process Statement warning at video_display.vhdl(173): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "sram" for hierarchy "sram:ram_block"
Warning (10492): VHDL Process Statement warning at sram.vhd(26): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "adv7180" for hierarchy "adv7180:decoder"
Info (12128): Elaborating entity "ycc2rgb" for hierarchy "ycc2rgb:ycc2rgb_converter"
Info (12128): Elaborating entity "vga" for hierarchy "vga:vga_output"
Info (12128): Elaborating entity "leddcd" for hierarchy "leddcd:led_output"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "sram:ram_block|data_out[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sram:ram_block|data_out[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sram:ram_block|data_out[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sram:ram_block|data_out[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sram:ram_block|data_out[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sram:ram_block|data_out[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sram:ram_block|data_out[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sram:ram_block|data_out[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sram:ram_block|data_out[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sram:ram_block|data_out[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sram:ram_block|data_out[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sram:ram_block|data_out[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sram:ram_block|data_out[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sram:ram_block|data_out[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sram:ram_block|data_out[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sram:ram_block|data_out[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sram:ram_block|data_out[16]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sram:ram_block|data_out[17]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sram:ram_block|data_out[18]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sram:ram_block|data_out[19]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sram:ram_block|data_out[20]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sram:ram_block|data_out[21]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sram:ram_block|data_out[22]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sram:ram_block|data_out[23]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sram:ram_block|data_out[24]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sram:ram_block|data_out[25]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sram:ram_block|data_out[26]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sram:ram_block|data_out[27]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sram:ram_block|data_out[28]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sram:ram_block|data_out[29]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sram:ram_block|data_out[30]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sram:ram_block|data_out[31]" feeding internal logic into a wire
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sram:ram_block|ram_block_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 38400
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 38400
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ycc2rgb:ycc2rgb_converter|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ycc2rgb:ycc2rgb_converter|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ycc2rgb:ycc2rgb_converter|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ycc2rgb:ycc2rgb_converter|Mult2"
Info (12130): Elaborated megafunction instantiation "sram:ram_block|altsyncram:ram_block_rtl_0"
Info (12133): Instantiated megafunction "sram:ram_block|altsyncram:ram_block_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "38400"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_B" = "38400"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_69h1.tdf
    Info (12023): Found entity 1: altsyncram_69h1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_osa.tdf
    Info (12023): Found entity 1: decode_osa
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lob.tdf
    Info (12023): Found entity 1: mux_lob
Info (12130): Elaborated megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult3"
Info (12133): Instantiated megafunction "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult3|multcore:mult_core", which is child of megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult3"
Info (12131): Elaborated megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult3"
Info (12131): Elaborated megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult3"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_j9h.tdf
    Info (12023): Found entity 1: add_sub_j9h
Info (12131): Elaborated megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult3"
Info (12131): Elaborated megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult3"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hkh.tdf
    Info (12023): Found entity 1: add_sub_hkh
Info (12131): Elaborated megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult3|altshift:external_latency_ffs", which is child of megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult3"
Info (12130): Elaborated megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_k9h.tdf
    Info (12023): Found entity 1: add_sub_k9h
Info (12131): Elaborated megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ikh.tdf
    Info (12023): Found entity 1: add_sub_ikh
Info (12131): Elaborated megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult2"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_i9h.tdf
    Info (12023): Found entity 1: add_sub_i9h
Info (12131): Elaborated megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult2"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gkh.tdf
    Info (12023): Found entity 1: add_sub_gkh
Info (12131): Elaborated megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "ycc2rgb:ycc2rgb_converter|lpm_mult:Mult2"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 33 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "i2c_clk"
    Warning (15610): No output dependent on input pin "i2c_data"
Info (21057): Implemented 1110 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 37 output pins
    Info (21061): Implemented 898 logic cells
    Info (21064): Implemented 160 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 1074 megabytes
    Info: Processing ended: Sun Jun  7 16:23:43 2015
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:45


