Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed Jan 04 12:00:08 2017
| Host         : Thinkpad running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1band_wrapper_control_sets_placed.rpt
| Design       : design_1band_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    34 |
| Unused register locations in slices containing registers |    90 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             105 |           38 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              93 |           30 |
| Yes          | No                    | No                     |             338 |           76 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              38 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                    |                                                                           Enable Signal                                                                           |                                                               Set/Reset Signal                                                               | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 | design_1band_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                              |                1 |              2 |
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_1band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[28]                       |                1 |              4 |
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 | design_1band_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   | design_1band_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_1band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              4 |
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_1band_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                3 |              4 |
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_1band_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                |                3 |              4 |
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_1band_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                |                3 |              4 |
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 | design_1band_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    | design_1band_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 | design_1band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                    | design_1band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                1 |              4 |
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 | design_1band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[3]_i_1_n_0                                                                          | design_1band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                1 |              4 |
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 | design_1band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                              | design_1band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                1 |              4 |
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 | design_1band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                          | design_1band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                1 |              4 |
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 | design_1band_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                   | design_1band_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 | design_1band_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | design_1band_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                4 |              8 |
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 | design_1band_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                   |                                                                                                                                              |                3 |             12 |
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 | design_1band_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]     |                                                                                                                                              |                4 |             12 |
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 | design_1band_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                              |                3 |             12 |
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 | design_1band_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                              |                4 |             12 |
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 | design_1band_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                              |                4 |             13 |
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 | design_1band_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                              |                2 |             14 |
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 | design_1band_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                              |                3 |             14 |
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_1band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                6 |             15 |
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 | design_1band_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   |                                                                                                                                              |                7 |             20 |
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 | design_1band_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    |                                                                                                                                              |                7 |             20 |
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 | design_1band_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                              |                5 |             20 |
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 | design_1band_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                              |                6 |             32 |
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 | design_1band_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                       |                                                                                                                                              |                8 |             32 |
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 | design_1band_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                       |                                                                                                                                              |                7 |             32 |
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 | design_1band_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                              |                7 |             32 |
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 | design_1band_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                              |                9 |             34 |
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 | design_1band_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                              |                7 |             47 |
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 | design_1band_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                              |                8 |             47 |
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_1band_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               13 |             58 |
|  design_1band_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   |                                                                                                                                              |               39 |            106 |
+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                    11 |
| 6      |                     1 |
| 8      |                     1 |
| 12     |                     4 |
| 13     |                     1 |
| 14     |                     2 |
| 15     |                     1 |
| 16+    |                    12 |
+--------+-----------------------+


