# do BCD_cascading_counter_12bit.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BCD_cascading_counter_12bit
# 
# Top level modules:
# 	BCD_cascading_counter_12bit
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BCD_cascading_counter_12bit_vlg_sample_tst
# -- Compiling module BCD_cascading_counter_12bit_vlg_check_tst
# -- Compiling module BCD_cascading_counter_12bit_vlg_vec_tst
# 
# Top level modules:
# 	BCD_cascading_counter_12bit_vlg_vec_tst
# vsim -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.BCD_cascading_counter_12bit_vlg_vec_tst 
# Loading work.BCD_cascading_counter_12bit_vlg_vec_tst
# Loading work.BCD_cascading_counter_12bit
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading altera_ver.dffeas
# Loading work.BCD_cascading_counter_12bit_vlg_sample_tst
# Loading work.BCD_cascading_counter_12bit_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# ERROR! Vector Mismatch for output port count[1] :: @time = 1000000.000 ps
#      Expected value = 000000000000
#      Real value = 000110000110
# ERROR! Vector Mismatch for output port count[2] :: @time = 1000000.000 ps
#      Expected value = 000000000000
#      Real value = 000110000110
# ERROR! Vector Mismatch for output port count[7] :: @time = 1000000.000 ps
#      Expected value = 000000000000
#      Real value = 000110000110
# ERROR! Vector Mismatch for output port count[8] :: @time = 1000000.000 ps
#      Expected value = 000000000000
#      Real value = 000110000110
# ERROR! Vector Mismatch for output port count[0] :: @time = 1005000.000 ps
#      Expected value = 000000000000
#      Real value = 000110000111
# ERROR! Vector Mismatch for output port count[3] :: @time = 1010000.000 ps
#      Expected value = 000000000000
#      Real value = 000110001000
# ERROR! Vector Mismatch for output port count[4] :: @time = 1020000.000 ps
#      Expected value = 000000000000
#      Real value = 000110010000
# ERROR! Vector Mismatch for output port count[9] :: @time = 1070000.000 ps
#      Expected value = 000000000000
#      Real value = 001000000000
# ERROR! Vector Mismatch for output port count[5] :: @time = 1170000.000 ps
#      Expected value = 000000000000
#      Real value = 001000100000
# ERROR! Vector Mismatch for output port count[6] :: @time = 1270000.000 ps
#      Expected value = 000000000000
#      Real value = 001001000000
# ERROR! Vector Mismatch for output port count[10] :: @time = 2070000.000 ps
#      Expected value = 000000000000
#      Real value = 010000000000
# ERROR! Vector Mismatch for output port count[11] :: @time = 4070000.000 ps
#      Expected value = 000000000000
#      Real value = 100000000000
# ERROR! Vector Mismatch for output port casout :: @time = 5065000.000 ps
#      Expected value = 0
#      Real value = 1
#          13 mismatched vectors : Simulation failed !
# ** Note: $finish    : BCD_cascading_counter_12bit.vwf.vt(389)
#    Time: 10 us  Iteration: 0  Instance: /BCD_cascading_counter_12bit_vlg_vec_tst/tb_out
