// Seed: 4123653204
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  integer id_5, id_6 = id_3;
  module_2(
      id_4, id_6, id_4, id_2, id_1, id_4, id_5
  );
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  wire id_2, id_3, id_4;
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4
  );
  wire id_6;
  wire id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = !1'b0;
endmodule
