<html>
<head><title>Neon Light State Machine</title>
 <style type="text/css">
  table {font-size: x-small;}
  tr.even {background-color: #c0c0ff}
  tr.odd {background-color: #ffc0c0}
 </style></head><body>
<!-- NLI_HTML_BODY -->|<a href="fib.0.raw.html" target="fr">fib.0.raw.html</a>|<wbr>|<a href="fib.1.expanded.html" target="fr">fib.1.expanded.html</a>|<wbr>|<a href="fib.2.opt_pure_temp_variable_elimination.html" target="fr">fib.2.opt_pure_temp_variable_elimination.html</a>|<wbr>|<a href="fib.3.opt_basic_block_shrink.html" target="fr">fib.3.opt_basic_block_shrink.html</a>|<wbr>|<a href="fib.4.opt_ssa.html" target="fr">fib.4.opt_ssa.html</a>|<wbr>|<a href="fib.5.opt_ssa_assorted.html" target="fr">fib.5.opt_ssa_assorted.html</a>|<wbr>|<a href="fib.6.opt_ssa_cleanup.html" target="fr">fib.6.opt_ssa_cleanup.html</a>|<wbr>|<a href="fib.7.opt_register_share.html" target="fr">fib.7.opt_register_share.html</a>|<wbr>|<a href="fib.8.opt_basic_block_shrink.html" target="fr">fib.8.opt_basic_block_shrink.html</a>|<wbr>|<a href="fib.9.opt_resource_alloc.html" target="fr">fib.9.opt_resource_alloc.html</a>|<wbr>|<a href="fib.10.optimized.html" target="fr">fib.10.optimized.html</a>|<wbr>|<a href="fib.11.ll.html" target="fr">fib.11.ll.html</a>|<wbr>
<br>pre_wire_insn<hr>
Summary:<br>Basic blocks<br>
* id -> next | reachable<br>
0-> 3| 1 2 3 4<br>
1-> 2| 2<br>
2-> 2| 2<br>
3-> 1 4| 1 2 3 4<br>
4-> 3| 1 2 3 4<br>
<br>
Data flow analysys<br>
Defs<br>
bb0<br>-&gt var:r1_main (insn56 st0 bb0)<br>-&gt var:reg_t2_v4 (insn59 st0 bb0)<br>-&gt var:reg_t3_v5 (insn62 st0 bb0)<br>-&gt var:reg_t5 (insn93 st0 bb0)<br>-&gt var:reg_t9 (insn97 st0 bb0)<br>-&gt var:reg_t10 (insn99 st0 bb0)<br>-&gt var:r4_main_v11 (insn103 st57 bb0)<br>
bb1<br>
bb2<br>
bb3<br>-&gt var:reg_t9 (insn67 st56 bb3)<br>-&gt var:reg_t1_v13 (insn95 st43 bb3)<br>-&gt var:reg_t2_v14 (insn98 st43 bb3)<br>-&gt var:reg_t3_v15 (insn101 st43 bb3)<br>
bb4<br>-&gt var:r4_main (insn72 st48 bb4)<br>-&gt var:r1_main (insn74 st49 bb4)<br>-&gt var:reg_t3 (insn76 st50 bb4)<br>-&gt var:reg_t3_v6 (insn78 st50 bb4)<br>-&gt var:reg_t5 (insn94 st48 bb4)<br>-&gt var:reg_t9 (insn96 st50 bb4)<br>-&gt var:reg_t10 (insn100 st49 bb4)<br>

Kills<br>bb0<br>-&gt var:reg_t9 (insn96 st50 bb4)<br>-&gt var:reg_t10 (insn100 st49 bb4)<br>-&gt var:reg_t9 (insn67 st56 bb3)<br>-&gt var:reg_t5 (insn94 st48 bb4)<br>-&gt var:r1_main (insn74 st49 bb4)<br>bb1<br>bb2<br>bb3<br>-&gt var:reg_t9 (insn96 st50 bb4)<br>-&gt var:reg_t9 (insn97 st0 bb0)<br>bb4<br>-&gt var:r1_main (insn56 st0 bb0)<br>-&gt var:reg_t5 (insn93 st0 bb0)<br>-&gt var:reg_t9 (insn97 st0 bb0)<br>-&gt var:reg_t10 (insn99 st0 bb0)<br>-&gt var:reg_t9 (insn67 st56 bb3)<br>Reaches<br>bb0<br>bb1<br>-&gt var:reg_t10 (insn100 st49 bb4)<br>-&gt var:reg_t3 (insn76 st50 bb4)<br>-&gt var:reg_t3_v6 (insn78 st50 bb4)<br>-&gt var:reg_t2_v14 (insn98 st43 bb3)<br>-&gt var:reg_t3_v15 (insn101 st43 bb3)<br>-&gt var:r1_main (insn56 st0 bb0)<br>-&gt var:reg_t2_v4 (insn59 st0 bb0)<br>-&gt var:reg_t3_v5 (insn62 st0 bb0)<br>-&gt var:reg_t5 (insn93 st0 bb0)<br>-&gt var:reg_t10 (insn99 st0 bb0)<br>-&gt var:r4_main_v11 (insn103 st57 bb0)<br>-&gt var:reg_t1_v13 (insn95 st43 bb3)<br>-&gt var:reg_t9 (insn67 st56 bb3)<br>-&gt var:r4_main (insn72 st48 bb4)<br>-&gt var:reg_t5 (insn94 st48 bb4)<br>-&gt var:r1_main (insn74 st49 bb4)<br>bb2<br>-&gt var:reg_t10 (insn100 st49 bb4)<br>-&gt var:reg_t3 (insn76 st50 bb4)<br>-&gt var:reg_t3_v6 (insn78 st50 bb4)<br>-&gt var:reg_t2_v14 (insn98 st43 bb3)<br>-&gt var:reg_t3_v15 (insn101 st43 bb3)<br>-&gt var:r1_main (insn56 st0 bb0)<br>-&gt var:reg_t2_v4 (insn59 st0 bb0)<br>-&gt var:reg_t3_v5 (insn62 st0 bb0)<br>-&gt var:reg_t5 (insn93 st0 bb0)<br>-&gt var:reg_t10 (insn99 st0 bb0)<br>-&gt var:r4_main_v11 (insn103 st57 bb0)<br>-&gt var:reg_t1_v13 (insn95 st43 bb3)<br>-&gt var:reg_t9 (insn67 st56 bb3)<br>-&gt var:r4_main (insn72 st48 bb4)<br>-&gt var:reg_t5 (insn94 st48 bb4)<br>-&gt var:r1_main (insn74 st49 bb4)<br>bb3<br>-&gt var:reg_t9 (insn96 st50 bb4)<br>-&gt var:reg_t10 (insn100 st49 bb4)<br>-&gt var:reg_t3 (insn76 st50 bb4)<br>-&gt var:reg_t3_v6 (insn78 st50 bb4)<br>-&gt var:reg_t2_v14 (insn98 st43 bb3)<br>-&gt var:reg_t3_v15 (insn101 st43 bb3)<br>-&gt var:r1_main (insn56 st0 bb0)<br>-&gt var:reg_t2_v4 (insn59 st0 bb0)<br>-&gt var:reg_t3_v5 (insn62 st0 bb0)<br>-&gt var:reg_t5 (insn93 st0 bb0)<br>-&gt var:reg_t9 (insn97 st0 bb0)<br>-&gt var:reg_t10 (insn99 st0 bb0)<br>-&gt var:r4_main_v11 (insn103 st57 bb0)<br>-&gt var:reg_t1_v13 (insn95 st43 bb3)<br>-&gt var:r4_main (insn72 st48 bb4)<br>-&gt var:reg_t5 (insn94 st48 bb4)<br>-&gt var:r1_main (insn74 st49 bb4)<br>bb4<br>-&gt var:reg_t10 (insn100 st49 bb4)<br>-&gt var:reg_t3 (insn76 st50 bb4)<br>-&gt var:reg_t3_v6 (insn78 st50 bb4)<br>-&gt var:reg_t2_v14 (insn98 st43 bb3)<br>-&gt var:reg_t3_v15 (insn101 st43 bb3)<br>-&gt var:r1_main (insn56 st0 bb0)<br>-&gt var:reg_t2_v4 (insn59 st0 bb0)<br>-&gt var:reg_t3_v5 (insn62 st0 bb0)<br>-&gt var:reg_t5 (insn93 st0 bb0)<br>-&gt var:reg_t10 (insn99 st0 bb0)<br>-&gt var:r4_main_v11 (insn103 st57 bb0)<br>-&gt var:reg_t1_v13 (insn95 st43 bb3)<br>-&gt var:reg_t9 (insn67 st56 bb3)<br>-&gt var:r4_main (insn72 st48 bb4)<br>-&gt var:reg_t5 (insn94 st48 bb4)<br>-&gt var:r1_main (insn74 st49 bb4)<br><br><br>Registers:<table border=1>
<tr><th>alloc type</th><th>name</th><th>data type</th><th>annotation</th></tr>
 <tr>  <td>const</td><td>0</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r1_main</td><td>int:32</td><td></td> </tr>
 <tr>  <td>const</td><td>1</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r4_main</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t5</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v4</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v5</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v6</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r4_main_v11</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t1_v13</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v14</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v15</td><td>int:32</td><td></td> </tr>
 <tr>  <td>const</td><td>const:0</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>const</td><td>const:1</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t9</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t10</td><td>enum:2</td><td></td> </tr>
</table>State Machine: 10states<br><table border=1>
 <tr><th></th>
<th>branch:1</th><th>assign:3<br>shared</th><th>memory:4</th><th>gt:6<br>inputs:<br>int:32<br>int:32<br>outputs:<br>enum:2</th><th>add:7<br>inputs:<br>int:32<br>int:32<br>outputs:<br>int:32</th><th>selector:10<br>shared</th><th>sram_if:11</th><th>read_channel:12</th> <th>annotation</th> </tr>
 <tr class=even>
  <th>s0(0,1:0,)  </th><td>next:<br>57<br>id:85<br></td><td>inputs:<br>const:0<br>outputs:<br>var:r1_main<br>id:56<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t2_v4<br>id:59<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t3_v5<br>id:62<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t5<br>id:93<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t9<br>id:97<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t10<br>id:99<br></td><td></td><td></td><td></td><td></td><td>inputs:<br>const:0<br>id:102<br></td><td></td><td>,bb_id=0(0)</td> </tr>
 <tr class=odd>
  <th>s57(1,1:0,)  </th><td>next:<br>43<br>id:104<br></td><td></td><td></td><td></td><td></td><td></td><td>inputs:<br>const:0<br>outputs:<br>var:r4_main_v11<br>id:103<br></td><td></td><td>,bb_id=0(1)</td> </tr>
 <tr class=even>
  <th>s14(1,1:1,)  </th><td>next:<br>15<br>id:21<br></td><td></td><td></td><td></td><td></td><td></td><td>inputs:<br>const:1<br>var:reg_t1_v13<br>id:105<br></td><td></td><td>,bb_id=1(0)</td> </tr>
 <tr class=odd>
  <th>s15(2,1:2,)  </th><td>next:<br>15<br>id:86<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=2(0)</td> </tr>
 <tr class=even>
  <th>s43(2,1:3,)  </th><td>next:<br>56<br>id:64<br></td><td></td><td></td><td></td><td></td><td>inputs:<br>var:r1_main<br>var:r4_main<br>var:reg_t5<br>outputs:<br>var:reg_t1_v13<br>id:95<br><hr>inputs:<br>var:reg_t3<br>var:reg_t2_v4<br>var:reg_t9<br>outputs:<br>var:reg_t2_v14<br>id:98<br><hr>inputs:<br>var:reg_t3_v5<br>var:reg_t3_v6<br>var:reg_t10<br>outputs:<br>var:reg_t3_v15<br>id:101<br></td><td></td><td></td><td>,bb_id=3(0)</td> </tr>
 <tr class=odd>
  <th>s56(1,1:3,)  </th><td>next:<br>46<br>id:89<br></td><td></td><td></td><td>inputs:<br>var:r4_main_v11<br>var:reg_t3_v15<br>outputs:<br>var:reg_t9<br>id:67<br></td><td></td><td></td><td></td><td></td><td>,bb_id=3(1)</td> </tr>
 <tr class=even>
  <th>s46(1,2:3,)  </th><td>inputs:<br>var:reg_t9<br>next:<br>48<br>14<br>id:69<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=3(2)</td> </tr>
 <tr class=odd>
  <th>s48(1,1:4,)  </th><td>next:<br>49<br>id:73<br></td><td>inputs:<br>var:reg_t2_v14<br>outputs:<br>var:r4_main<br>id:72<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t5<br>id:94<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=4(0)</td> </tr>
 <tr class=even>
  <th>s49(1,1:4,)  </th><td>next:<br>50<br>id:75<br></td><td>inputs:<br>const:1<br>outputs:<br>var:reg_t10<br>id:100<br></td><td></td><td></td><td>inputs:<br>var:reg_t2_v14<br>var:reg_t2_v14<br>outputs:<br>var:r1_main<br>id:74<br></td><td></td><td></td><td></td><td>,bb_id=4(1)</td> </tr>
 <tr class=odd>
  <th>s50(1,1:4,)  </th><td>next:<br>43<br>id:77<br></td><td>inputs:<br>var:r1_main<br>outputs:<br>var:reg_t3<br>id:76<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t9<br>id:96<br></td><td></td><td></td><td>inputs:<br>var:reg_t3_v15<br>const:1<br>outputs:<br>var:reg_t3_v6<br>id:78<br></td><td></td><td></td><td></td><td>,bb_id=4(2)</td> </tr>
</table><br>wire_insn<hr>
Summary:<br>Basic blocks<br>
* id -> next | reachable<br>
0-> 3| 1 2 3 4<br>
1-> 2| 2<br>
2-> 2| 2<br>
3-> 1 4| 1 2 3 4<br>
4-> 3| 1 2 3 4<br>
<br>
Data flow analysys<br>
Defs<br>
bb0<br>-&gt var:r1_main (insn56 st0 bb0)<br>-&gt var:reg_t2_v4 (insn59 st0 bb0)<br>-&gt var:reg_t3_v5 (insn62 st0 bb0)<br>-&gt var:reg_t5 (insn93 st0 bb0)<br>-&gt var:reg_t9 (insn97 st0 bb0)<br>-&gt var:reg_t10 (insn99 st0 bb0)<br>-&gt var:r4_main_v11 (insn103 st57 bb0)<br>
bb1<br>
bb2<br>
bb3<br>-&gt var:reg_t9 (insn67 st56 bb3)<br>-&gt var:reg_t1_v13 (insn95 st43 bb3)<br>-&gt var:reg_t2_v14 (insn98 st43 bb3)<br>-&gt var:reg_t3_v15 (insn101 st43 bb3)<br>
bb4<br>-&gt var:r4_main (insn72 st48 bb4)<br>-&gt var:r1_main (insn74 st49 bb4)<br>-&gt var:reg_t3 (insn76 st50 bb4)<br>-&gt var:reg_t3_v6 (insn78 st50 bb4)<br>-&gt var:reg_t5 (insn94 st48 bb4)<br>-&gt var:reg_t9 (insn96 st50 bb4)<br>-&gt var:reg_t10 (insn100 st49 bb4)<br>

Kills<br>bb0<br>-&gt var:reg_t9 (insn96 st50 bb4)<br>-&gt var:reg_t10 (insn100 st49 bb4)<br>-&gt var:reg_t9 (insn67 st56 bb3)<br>-&gt var:reg_t5 (insn94 st48 bb4)<br>-&gt var:r1_main (insn74 st49 bb4)<br>bb1<br>bb2<br>bb3<br>-&gt var:reg_t9 (insn96 st50 bb4)<br>-&gt var:reg_t9 (insn97 st0 bb0)<br>bb4<br>-&gt var:r1_main (insn56 st0 bb0)<br>-&gt var:reg_t5 (insn93 st0 bb0)<br>-&gt var:reg_t9 (insn97 st0 bb0)<br>-&gt var:reg_t10 (insn99 st0 bb0)<br>-&gt var:reg_t9 (insn67 st56 bb3)<br>Reaches<br>bb0<br>bb1<br>-&gt var:reg_t10 (insn100 st49 bb4)<br>-&gt var:reg_t3 (insn76 st50 bb4)<br>-&gt var:reg_t3_v6 (insn78 st50 bb4)<br>-&gt var:reg_t2_v14 (insn98 st43 bb3)<br>-&gt var:reg_t3_v15 (insn101 st43 bb3)<br>-&gt var:r1_main (insn56 st0 bb0)<br>-&gt var:reg_t2_v4 (insn59 st0 bb0)<br>-&gt var:reg_t3_v5 (insn62 st0 bb0)<br>-&gt var:reg_t5 (insn93 st0 bb0)<br>-&gt var:reg_t10 (insn99 st0 bb0)<br>-&gt var:r4_main_v11 (insn103 st57 bb0)<br>-&gt var:reg_t1_v13 (insn95 st43 bb3)<br>-&gt var:reg_t9 (insn67 st56 bb3)<br>-&gt var:r4_main (insn72 st48 bb4)<br>-&gt var:reg_t5 (insn94 st48 bb4)<br>-&gt var:r1_main (insn74 st49 bb4)<br>bb2<br>-&gt var:reg_t10 (insn100 st49 bb4)<br>-&gt var:reg_t3 (insn76 st50 bb4)<br>-&gt var:reg_t3_v6 (insn78 st50 bb4)<br>-&gt var:reg_t2_v14 (insn98 st43 bb3)<br>-&gt var:reg_t3_v15 (insn101 st43 bb3)<br>-&gt var:r1_main (insn56 st0 bb0)<br>-&gt var:reg_t2_v4 (insn59 st0 bb0)<br>-&gt var:reg_t3_v5 (insn62 st0 bb0)<br>-&gt var:reg_t5 (insn93 st0 bb0)<br>-&gt var:reg_t10 (insn99 st0 bb0)<br>-&gt var:r4_main_v11 (insn103 st57 bb0)<br>-&gt var:reg_t1_v13 (insn95 st43 bb3)<br>-&gt var:reg_t9 (insn67 st56 bb3)<br>-&gt var:r4_main (insn72 st48 bb4)<br>-&gt var:reg_t5 (insn94 st48 bb4)<br>-&gt var:r1_main (insn74 st49 bb4)<br>bb3<br>-&gt var:reg_t9 (insn96 st50 bb4)<br>-&gt var:reg_t10 (insn100 st49 bb4)<br>-&gt var:reg_t3 (insn76 st50 bb4)<br>-&gt var:reg_t3_v6 (insn78 st50 bb4)<br>-&gt var:reg_t2_v14 (insn98 st43 bb3)<br>-&gt var:reg_t3_v15 (insn101 st43 bb3)<br>-&gt var:r1_main (insn56 st0 bb0)<br>-&gt var:reg_t2_v4 (insn59 st0 bb0)<br>-&gt var:reg_t3_v5 (insn62 st0 bb0)<br>-&gt var:reg_t5 (insn93 st0 bb0)<br>-&gt var:reg_t9 (insn97 st0 bb0)<br>-&gt var:reg_t10 (insn99 st0 bb0)<br>-&gt var:r4_main_v11 (insn103 st57 bb0)<br>-&gt var:reg_t1_v13 (insn95 st43 bb3)<br>-&gt var:r4_main (insn72 st48 bb4)<br>-&gt var:reg_t5 (insn94 st48 bb4)<br>-&gt var:r1_main (insn74 st49 bb4)<br>bb4<br>-&gt var:reg_t10 (insn100 st49 bb4)<br>-&gt var:reg_t3 (insn76 st50 bb4)<br>-&gt var:reg_t3_v6 (insn78 st50 bb4)<br>-&gt var:reg_t2_v14 (insn98 st43 bb3)<br>-&gt var:reg_t3_v15 (insn101 st43 bb3)<br>-&gt var:r1_main (insn56 st0 bb0)<br>-&gt var:reg_t2_v4 (insn59 st0 bb0)<br>-&gt var:reg_t3_v5 (insn62 st0 bb0)<br>-&gt var:reg_t5 (insn93 st0 bb0)<br>-&gt var:reg_t10 (insn99 st0 bb0)<br>-&gt var:r4_main_v11 (insn103 st57 bb0)<br>-&gt var:reg_t1_v13 (insn95 st43 bb3)<br>-&gt var:reg_t9 (insn67 st56 bb3)<br>-&gt var:r4_main (insn72 st48 bb4)<br>-&gt var:reg_t5 (insn94 st48 bb4)<br>-&gt var:r1_main (insn74 st49 bb4)<br><br><br>Registers:<table border=1>
<tr><th>alloc type</th><th>name</th><th>data type</th><th>annotation</th></tr>
 <tr>  <td>const</td><td>0</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r1_main</td><td>int:32</td><td></td> </tr>
 <tr>  <td>const</td><td>1</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r4_main</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t5</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v4</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v5</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v6</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r4_main_v11</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t1_v13</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v14</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v15</td><td>int:32</td><td></td> </tr>
 <tr>  <td>const</td><td>const:0</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>const</td><td>const:1</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t9</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t10</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>wire</td><td>wire_t11</td><td>int:32</td><td></td> </tr>
 <tr>  <td>wire</td><td>wire_t12</td><td>int:32</td><td></td> </tr>
 <tr>  <td>wire</td><td>wire_t13</td><td>int:32</td><td></td> </tr>
 <tr>  <td>wire</td><td>wire_t14</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>wire</td><td>wire_t15</td><td>int:32</td><td></td> </tr>
 <tr>  <td>wire</td><td>wire_t16</td><td>int:32</td><td></td> </tr>
</table>State Machine: 8states<br><table border=1>
 <tr><th></th>
<th>branch:1</th><th>assign:3<br>shared</th><th>memory:4</th><th>gt:6<br>inputs:<br>int:32<br>int:32<br>outputs:<br>enum:2</th><th>add:7<br>inputs:<br>int:32<br>int:32<br>outputs:<br>int:32</th><th>selector:10<br>shared</th><th>sram_if:11</th><th>read_channel:12</th><th>add:13<br>inputs:<br>int:32<br>int:32<br>outputs:<br>int:32</th> <th>annotation</th> </tr>
 <tr class=even>
  <th>s0  </th><td>next:<br>57<br>id:85<br></td><td>inputs:<br>const:0<br>outputs:<br>var:r1_main<br>id:56<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t2_v4<br>id:59<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t3_v5<br>id:62<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t5<br>id:93<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t9<br>id:97<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t10<br>id:99<br></td><td></td><td></td><td></td><td></td><td>inputs:<br>const:0<br>id:102<br></td><td></td><td></td><td>,bb_id=0(0)</td> </tr>
 <tr class=odd>
  <th>s57  </th><td>next:<br>43<br>id:104<br></td><td></td><td></td><td></td><td></td><td></td><td>inputs:<br>const:0<br>outputs:<br>var:r4_main_v11<br>id:103<br></td><td></td><td></td><td>,bb_id=0(1)</td> </tr>
 <tr class=even>
  <th>s14  </th><td>next:<br>15<br>id:21<br></td><td></td><td></td><td></td><td></td><td></td><td>inputs:<br>const:1<br>var:reg_t1_v13<br>id:105<br></td><td></td><td></td><td>,bb_id=1(0)</td> </tr>
 <tr class=odd>
  <th>s15  </th><td>next:<br>15<br>id:86<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=2(0)</td> </tr>
 <tr class=even>
  <th>s43  </th><td>inputs:<br>wire:wire_t14<br>next:<br>48<br>14<br>id:64<br></td><td>inputs:<br>wire:wire_t11<br>outputs:<br>var:reg_t1_v13<br>id:106<br><hr>inputs:<br>wire:wire_t12<br>outputs:<br>var:reg_t2_v14<br>id:107<br><hr>inputs:<br>wire:wire_t13<br>outputs:<br>var:reg_t3_v15<br>id:108<br><hr>inputs:<br>wire:wire_t14<br>outputs:<br>var:reg_t9<br>id:109<br></td><td></td><td>inputs:<br>var:r4_main_v11<br>wire:wire_t13<br>outputs:<br>wire:wire_t14<br>id:67<br></td><td></td><td>inputs:<br>var:r1_main<br>var:r4_main<br>var:reg_t5<br>outputs:<br>wire:wire_t11<br>id:95<br><hr>inputs:<br>var:reg_t3<br>var:reg_t2_v4<br>var:reg_t9<br>outputs:<br>wire:wire_t12<br>id:98<br><hr>inputs:<br>var:reg_t3_v5<br>var:reg_t3_v6<br>var:reg_t10<br>outputs:<br>wire:wire_t13<br>id:101<br></td><td></td><td></td><td></td><td>,bb_id=3(0)</td> </tr>
 <tr class=odd>
  <th>s48  </th><td>next:<br>49<br>id:73<br></td><td>inputs:<br>var:reg_t2_v14<br>outputs:<br>var:r4_main<br>id:72<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t5<br>id:94<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t10<br>id:100<br><hr>inputs:<br>wire:wire_t15<br>outputs:<br>var:reg_t3<br>id:76<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t9<br>id:96<br><hr>inputs:<br>wire:wire_t15<br>outputs:<br>var:r1_main<br>id:110<br><hr>inputs:<br>wire:wire_t16<br>outputs:<br>var:reg_t3_v6<br>id:111<br></td><td></td><td></td><td>inputs:<br>var:reg_t2_v14<br>var:reg_t2_v14<br>outputs:<br>wire:wire_t15<br>id:74<br></td><td></td><td></td><td></td><td>inputs:<br>var:reg_t3_v15<br>const:1<br>outputs:<br>wire:wire_t16<br>id:78<br></td><td>,bb_id=4(0)</td> </tr>
 <tr class=even>
  <th>s49  </th><td>next:<br>50<br>id:75<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=4(1)</td> </tr>
 <tr class=odd>
  <th>s50  </th><td>next:<br>43<br>id:77<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=4(2)</td> </tr>
</table></body></html>
