
---------- Begin Simulation Statistics ----------
final_tick                               276482087500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   3264                       # Simulator instruction rate (inst/s)
host_mem_usage                               28409304                       # Number of bytes of host memory used
host_op_rate                                     3343                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 80680.07                       # Real time elapsed on the host
host_tick_rate                                 619760                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   263328481                       # Number of instructions simulated
sim_ops                                     269733479                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050002                       # Number of seconds simulated
sim_ticks                                 50002312500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.710954                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  274313                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               357593                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4310                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             21083                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            347315                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              42318                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           51181                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8863                       # Number of indirect misses.
system.cpu.branchPred.lookups                  628168                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  108832                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4902                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3603435                       # Number of instructions committed
system.cpu.committedOps                       3986626                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.465815                       # CPI: cycles per instruction
system.cpu.discardedOps                         60883                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2069356                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            863291                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           390732                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7627384                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.288532                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4297                       # number of quiesce instructions executed
system.cpu.numCycles                         12488839                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4297                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2427218     60.88%     60.88% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14509      0.36%     61.25% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::MemRead                 946101     23.73%     84.98% # Class of committed instruction
system.cpu.op_class_0::MemWrite                598798     15.02%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3986626                       # Class of committed instruction
system.cpu.quiesceCycles                     67514861                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4861455                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          317                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7444                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         14990                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1822021                       # Transaction distribution
system.membus.trans_dist::ReadResp            1827369                       # Transaction distribution
system.membus.trans_dist::WriteReq             829193                       # Transaction distribution
system.membus.trans_dist::WriteResp            829193                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4825                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2596                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2212                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2213                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            253                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5095                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          619                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          619                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1027                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        20896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        71194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       110511                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5213840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5213840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5324970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        22272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        34788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       754240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        95705                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       907005                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    166841840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    166841840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               167765037                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2661192                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000127                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.011286                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2660853     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     339      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2661192                       # Request fanout histogram
system.membus.reqLayer6.occupancy          6494086645                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            89412125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1548218                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17357125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           90380551                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10926190015                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             21.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1271000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3931978                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       982995                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4914973                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       982995                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3931978                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4914973                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4914973                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4914973                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9829945                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1658368                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1658368                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3750805                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3750805                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        34060                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        35518                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           40                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           48                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        71194                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       163968                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       200832                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10375176                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10473480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10818346                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        37466                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        55814                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           60                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        95705                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      2622928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      3212752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    166002704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    167575568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    172049353                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18554762250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             37.1                       # Network utilization (%)
system.acctest.local_bus.numRequests         11738123                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          708                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.17                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  15110113319                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         30.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8728981000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         17.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       262144                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       262144                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       458752                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       221184                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        71680                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     10485275                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3931978                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5242638                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     19659891                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5242638                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3931978                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9174616                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     10485275                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9174616                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9174616                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     28834506                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       458752                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       655360                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       196608                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        67600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       264208                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       458752                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       464896                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       196608                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2116                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       198724                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3931978                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9174616                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13106594                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3931978                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1351937                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5283916                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3931978                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13106594                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1351937                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      18390509                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1817672                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1817672                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       789248                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       789248                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        63552                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5138440                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         8192                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5213840                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      2033104                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    164429840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    166841840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3148330                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3148330    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3148330                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6993807040                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         14.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9877564000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         19.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     47926912                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1310720                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1572864                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     50810496                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1310720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1312208                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      2622928                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        40960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        49152                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     12071840                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        41024                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       368704                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    958493910                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     26213188                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     31455825                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1016162922                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     26213188                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     26242946                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     52456134                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    984707097                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     52456134                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     31455825                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1068619056                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    196345872                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     48889856                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    245497872                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    111607808                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    117112848                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    228720656                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     49086468                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1527808                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     50622468                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     27901952                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3659780                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     31561732                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      1310659                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3926735828                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    977751899                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3931978                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4909730365                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2232052928                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2342148636                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4574201563                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      1310659                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6158788756                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3319900535                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3931978                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9483931928                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16192                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        22272                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        38464                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16192                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16192                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          253                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          348                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          601                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       323825                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       445419                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         769244                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       323825                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       323825                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       323825                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       445419                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        769244                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       722384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    115539984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        67600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         445440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          116775408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       308800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1310720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     48889856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        50820672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        11296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1805316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1824632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4825                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        20480                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       763904                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             794073                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     14447012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2310692810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1351937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8908388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2335400148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6175714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     26213188                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    977751899                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5242638                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       982995                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1016366433                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6175714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     40660199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3288444709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5242638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       982995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1351937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8908388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3351766581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4802.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     31776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2567122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      4096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000394515000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1851                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1851                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3270233                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             844287                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1824631                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     794073                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1824631                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   794073                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2196                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    23                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            113811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            113985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            113855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            113925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            113887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            114054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            113901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            113895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            113926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            113870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           113884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           113882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           113847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           113978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           113891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           113844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             49611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             49689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             49596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             49620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             49604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             49662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             49609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             49602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             49624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             49630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            49606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            49623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            49619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            49663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            49621                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  59563948710                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9112175000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            107402867460                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32683.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58933.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2411                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1699019                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  737165                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     8                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1824623                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               794073                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1595703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   64346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   63405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   63008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  57012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 131149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 125319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  58285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   7152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   7187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   7229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   6700                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       180299                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    928.754835                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   839.204100                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.198114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5738      3.18%      3.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4892      2.71%      5.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3382      1.88%      7.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2711      1.50%      9.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2813      1.56%     10.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2704      1.50%     12.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3122      1.73%     14.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2644      1.47%     15.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       152293     84.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       180299                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1851                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     984.568882                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1527.749473                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1123     60.67%     60.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            5      0.27%     60.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.11%     61.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.05%     61.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.05%     61.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.05%     61.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.05%     61.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.16%     61.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          173      9.35%     70.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.16%     70.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.05%     70.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.05%     71.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      0.16%     71.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          263     14.21%     85.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.11%     85.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.05%     85.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071          102      5.51%     91.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           64      3.46%     94.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.05%     94.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            4      0.22%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      0.16%     94.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4735            1      0.05%     95.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.05%     95.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           37      2.00%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           54      2.92%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1851                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     428.985413                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     95.973652                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    493.130040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1010     54.57%     54.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            46      2.49%     57.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            16      0.86%     57.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            7      0.38%     58.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            7      0.38%     58.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            8      0.43%     59.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.11%     59.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.22%     59.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.05%     59.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.05%     59.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.05%     59.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            3      0.16%     59.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            2      0.11%     59.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.05%     59.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.05%     59.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.05%     60.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            2      0.11%     60.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.05%     60.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           22      1.19%     61.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          714     38.57%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1600-1631            1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1851                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              116635840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  140544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                50819328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               116775344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             50820672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2332.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1016.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2335.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1016.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        26.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50001757625                       # Total gap between requests
system.mem_ctrls.avgGap                      19094.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       722384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    115405712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        67600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       439104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       308480                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1310720                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     48888832                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 14447011.825703062117                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2308007494.653372287750                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1351937.472891878802                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8781673.847584549338                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6169314.669196549803                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 26213187.640071645379                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 977731419.921828627586                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5242637.528014329262                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 982994.536502686795                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        11296                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1805316                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6959                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4825                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        20480                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       763904                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1019764305                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 105932947780                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    161056855                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    289098520                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 130654250920                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  19803091050                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 878979997045                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4625993935                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1399916920                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     90276.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58678.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    151940.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41543.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27078601.23                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    966947.81                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1150641.96                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1129393.05                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1822808.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         88983277.649994                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         62107029.599994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3314640956.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1103578239                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478705619.699897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     893958392.174950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     321052642.500024                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6263026156.875206                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        125.254730                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16437445945                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705010000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30863523555                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8594                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4297                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9820538.427973                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2371489.162836                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4297    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       272375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     19522875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4297                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    234283233875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42198853625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1311913                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1311913                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1311913                       # number of overall hits
system.cpu.icache.overall_hits::total         1311913                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          253                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            253                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          253                       # number of overall misses
system.cpu.icache.overall_misses::total           253                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10996875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10996875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10996875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10996875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1312166                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1312166                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1312166                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1312166                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000193                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000193                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000193                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000193                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43465.909091                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43465.909091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43465.909091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43465.909091                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          253                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          253                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          253                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          253                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10594875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10594875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10594875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10594875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000193                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000193                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000193                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000193                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41876.976285                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41876.976285                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41876.976285                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41876.976285                       # average overall mshr miss latency
system.cpu.icache.replacements                    113                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1311913                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1311913                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          253                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           253                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10996875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10996875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1312166                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1312166                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000193                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000193                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43465.909091                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43465.909091                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          253                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          253                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10594875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10594875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000193                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000193                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41876.976285                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41876.976285                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           476.592802                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11553909                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               113                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          102246.982301                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   476.592802                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.930845                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.930845                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          478                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          477                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2624585                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2624585                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1498681                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1498681                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1498681                       # number of overall hits
system.cpu.dcache.overall_hits::total         1498681                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9274                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9274                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9274                       # number of overall misses
system.cpu.dcache.overall_misses::total          9274                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    674351500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    674351500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    674351500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    674351500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1507955                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1507955                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1507955                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1507955                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006150                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006150                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006150                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006150                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72714.200992                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72714.200992                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72714.200992                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72714.200992                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4825                       # number of writebacks
system.cpu.dcache.writebacks::total              4825                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1967                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1967                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1967                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1967                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7307                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7307                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7307                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7307                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        44294                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        44294                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    532178625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    532178625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    532178625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    532178625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     94685625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     94685625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004846                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004846                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004846                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004846                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72831.343233                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72831.343233                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72831.343233                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72831.343233                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2137.662550                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2137.662550                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7308                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       945122                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          945122                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5109                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5109                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    386917000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    386917000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       950231                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       950231                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005377                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005377                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75732.432961                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75732.432961                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5095                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5095                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4349                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4349                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    378559625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    378559625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     94685625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     94685625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005362                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005362                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74300.220805                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74300.220805                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21771.815360                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21771.815360                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       553559                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         553559                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4165                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4165                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    287434500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    287434500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       557724                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       557724                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007468                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007468                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69011.884754                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69011.884754                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1953                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1953                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2212                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2212                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        39945                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        39945                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    153619000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    153619000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003966                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003966                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69448.010850                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69448.010850                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              705777                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7308                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             96.575944                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          339                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6039128                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6039128                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 276482087500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               276484723750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   3264                       # Simulator instruction rate (inst/s)
host_mem_usage                               28409304                       # Number of bytes of host memory used
host_op_rate                                     3343                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 80680.95                       # Real time elapsed on the host
host_tick_rate                                 619786                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   263330261                       # Number of instructions simulated
sim_ops                                     269735677                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050005                       # Number of seconds simulated
sim_ticks                                 50004948750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.696899                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  274410                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               357785                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4310                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             21103                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            347359                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              42318                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           51181                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8863                       # Number of indirect misses.
system.cpu.branchPred.lookups                  628462                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  108921                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4902                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3605215                       # Number of instructions committed
system.cpu.committedOps                       3988824                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.465274                       # CPI: cycles per instruction
system.cpu.discardedOps                         60937                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2070474                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            863744                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           390907                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7629335                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.288577                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4297                       # number of quiesce instructions executed
system.cpu.numCycles                         12493057                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4297                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2428497     60.88%     60.88% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14510      0.36%     61.25% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.25% # Class of committed instruction
system.cpu.op_class_0::MemRead                 946599     23.73%     84.98% # Class of committed instruction
system.cpu.op_class_0::MemWrite                599217     15.02%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3988824                       # Class of committed instruction
system.cpu.quiesceCycles                     67514861                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4863722                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          318                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7461                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15024                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1822021                       # Transaction distribution
system.membus.trans_dist::ReadResp            1827386                       # Transaction distribution
system.membus.trans_dist::WriteReq             829193                       # Transaction distribution
system.membus.trans_dist::WriteResp            829193                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4836                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2602                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2212                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2213                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            255                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5110                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        20938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        71194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       110556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5213840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5213840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5325021                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        22336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        34788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       755840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        95705                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       908669                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    166841840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    166841840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               167766829                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2661209                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000128                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.011302                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2660869     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     340      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2661209                       # Request fanout histogram
system.membus.reqLayer6.occupancy          6494170645                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            89412125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1557468                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17357125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           90466926                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10926190015                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             21.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1281000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3931771                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       982943                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4914714                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       982943                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3931771                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4914714                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4914714                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4914714                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9829427                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1658368                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1658368                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3750805                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3750805                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        34060                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        35518                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           40                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           48                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        71194                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       163968                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       200832                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10375176                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10473480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10818346                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        37466                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        55814                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           60                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        95705                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      2622928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      3212752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    166002704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    167575568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    172049353                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18554762250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             37.1                       # Network utilization (%)
system.acctest.local_bus.numRequests         11738123                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          708                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.17                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  15110113319                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         30.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8728981000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         17.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       262144                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       262144                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       458752                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       221184                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        71680                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     10484722                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3931771                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5242361                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     19658854                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5242361                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3931771                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9174132                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     10484722                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9174132                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9174132                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     28832986                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       458752                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       655360                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       196608                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        67600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       264208                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       458752                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       464896                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       196608                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2116                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       198724                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3931771                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9174132                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13105903                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3931771                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1351866                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5283637                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3931771                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13105903                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1351866                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      18389540                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1817672                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1817672                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       789248                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       789248                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        63552                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5138440                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         8192                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5213840                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      2033104                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    164429840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    166841840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3148330                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3148330    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3148330                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6993807040                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         14.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9877564000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         19.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     47926912                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1310720                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1572864                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     50810496                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1310720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1312208                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      2622928                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        40960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        49152                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     12071840                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        41024                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       368704                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    958443378                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     26211806                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     31454167                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1016109351                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     26211806                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     26241563                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     52453368                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    984655184                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     52453368                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     31454167                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1068562719                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    196345872                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     48889856                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    245497872                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    111607808                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    117112848                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    228720656                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     49086468                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1527808                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     50622468                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     27901952                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3659780                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     31561732                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      1310590                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3926528812                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    977700352                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3931771                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4909471525                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2231935254                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2342025158                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4573960412                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      1310590                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6158464066                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3319725510                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3931771                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9483431937                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16320                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        22336                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        38656                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16320                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16320                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          255                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          349                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          604                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       326368                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       446676                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         773043                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       326368                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       326368                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       326368                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       446676                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        773043                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       722384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    115539984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        67600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         446336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          116776304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       309504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1310720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     48889856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        50821376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        11296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1805316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6974                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1824646                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4836                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        20480                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       763904                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             794084                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     14446250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2310570991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1351866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8925837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2335294944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6189467                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     26211806                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    977700352                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5242361                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       982943                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1016326929                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6189467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     40658056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3288271343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5242361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       982943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1351866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8925837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3351621873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4813.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     31776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2567122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      4096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6875.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000394515000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1851                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1851                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3270273                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             844287                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1824645                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     794084                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1824645                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   794084                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2196                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    23                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            113811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            113989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            113855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            113929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            113889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            114054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            113902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            113895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            113929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            113870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           113884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           113882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           113847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           113978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           113891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           113844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             49611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             49689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             49596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             49620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             49604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             49662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             49609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             49602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             49624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             49630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            49606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            49623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            49619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            49663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            49621                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  59564314585                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9112245000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            107403600835                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32683.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58933.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2411                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1699025                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  737165                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     8                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1824637                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               794084                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1595703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   64346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   63405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   63008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  57013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 131150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 125320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  58286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   7152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   7187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   7229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   6700                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       180308                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    928.721255                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   839.139969                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.241961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5740      3.18%      3.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4897      2.72%      5.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3382      1.88%      7.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2711      1.50%      9.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2813      1.56%     10.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2706      1.50%     12.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3122      1.73%     14.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2644      1.47%     15.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       152293     84.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       180308                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1851                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     984.568882                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1527.749473                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1123     60.67%     60.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            5      0.27%     60.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.11%     61.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.05%     61.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.05%     61.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.05%     61.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.05%     61.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.16%     61.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          173      9.35%     70.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.16%     70.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.05%     70.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.05%     71.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      0.16%     71.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          263     14.21%     85.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.11%     85.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.05%     85.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071          102      5.51%     91.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           64      3.46%     94.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.05%     94.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            4      0.22%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      0.16%     94.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4735            1      0.05%     95.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.05%     95.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           37      2.00%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           54      2.92%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1851                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     428.985413                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     95.973652                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    493.130040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1010     54.57%     54.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            46      2.49%     57.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            16      0.86%     57.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            7      0.38%     58.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            7      0.38%     58.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            8      0.43%     59.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.11%     59.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.22%     59.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.05%     59.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.05%     59.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.05%     59.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            3      0.16%     59.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            2      0.11%     59.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.05%     59.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.05%     59.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.05%     60.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            2      0.11%     60.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.05%     60.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           22      1.19%     61.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          714     38.57%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1600-1631            1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1851                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              116636736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  140544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                50819328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               116776240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             50821376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2332.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1016.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2335.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1016.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        26.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50004946250                       # Total gap between requests
system.mem_ctrls.avgGap                      19095.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       722384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    115405712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        67600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       440000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       308480                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1310720                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     48888832                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 14446250.182388197631                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2307885817.001262187958                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1351866.199042949826                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8799129.106196714565                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6168989.424271732569                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 26211805.686532177031                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 977679874.134457588196                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5242361.137306435034                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 982942.713244956569                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        11296                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1805316                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6973                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4836                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        20480                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       763904                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1019764305                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 105932947780                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    161056855                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    289831895                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 130654250920                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  19803091050                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 878979997045                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4625993935                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1399916920                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     90276.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58678.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    151940.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41564.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27017008.05                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    966947.81                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1150641.96                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1129393.05                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1822808.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         88987225.049994                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         62110129.199994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3314666418.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1103578239                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478742783.399897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     894028670.174950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     321053329.800024                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6263166795.375206                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        125.250939                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16437445945                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30865949805                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8594                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4297                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9820538.427973                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2371489.162836                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4297    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       272375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     19522875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4297                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    234285870125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42198853625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1312496                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1312496                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1312496                       # number of overall hits
system.cpu.icache.overall_hits::total         1312496                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          255                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            255                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          255                       # number of overall misses
system.cpu.icache.overall_misses::total           255                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11083750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11083750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11083750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11083750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1312751                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1312751                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1312751                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1312751                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000194                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000194                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000194                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000194                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43465.686275                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43465.686275                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43465.686275                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43465.686275                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          255                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          255                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          255                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          255                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10678875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10678875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10678875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10678875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000194                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000194                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000194                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000194                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41877.941176                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41877.941176                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41877.941176                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41877.941176                       # average overall mshr miss latency
system.cpu.icache.replacements                    115                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1312496                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1312496                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          255                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           255                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11083750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11083750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1312751                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1312751                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000194                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000194                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43465.686275                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43465.686275                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10678875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10678875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41877.941176                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41877.941176                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           476.592876                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            87971012                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               593                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          148349.092749                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   476.592876                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.930845                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.930845                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          478                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          475                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2625757                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2625757                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1499600                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1499600                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1499600                       # number of overall hits
system.cpu.dcache.overall_hits::total         1499600                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9289                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9289                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9289                       # number of overall misses
system.cpu.dcache.overall_misses::total          9289                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    675604625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    675604625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    675604625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    675604625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1508889                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1508889                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1508889                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1508889                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006156                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006156                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006156                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006156                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72731.685327                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72731.685327                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72731.685327                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72731.685327                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4836                       # number of writebacks
system.cpu.dcache.writebacks::total              4836                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1967                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1967                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1967                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1967                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        44294                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        44294                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    533408875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    533408875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    533408875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    533408875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     94685625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     94685625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004853                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004853                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004853                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004853                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72850.160475                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72850.160475                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72850.160475                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72850.160475                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2137.662550                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2137.662550                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7323                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       945622                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          945622                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5124                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5124                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    388170125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    388170125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       950746                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       950746                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005389                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005389                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75755.293716                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75755.293716                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5110                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5110                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4349                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4349                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    379789875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    379789875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     94685625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     94685625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005375                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005375                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74322.871820                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74322.871820                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21771.815360                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21771.815360                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       553978                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         553978                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4165                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4165                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    287434500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    287434500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       558143                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       558143                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007462                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007462                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69011.884754                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69011.884754                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1953                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1953                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2212                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2212                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        39945                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        39945                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    153619000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    153619000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003963                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003963                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69448.010850                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69448.010850                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1525100                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7835                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            194.652202                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          328                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6042879                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6042879                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 276484723750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
