Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Fri May  7 21:27:43 2021
| Host             : DESKTOP-GN1E0PJ running 64-bit major release  (build 9200)
| Command          : report_power -file design_200MHZ_wrapper_power_routed.rpt -pb design_200MHZ_wrapper_power_summary_routed.pb -rpx design_200MHZ_wrapper_power_routed.rpx
| Design           : design_200MHZ_wrapper
| Device           : xc7vx485tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.466        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.214        |
| Device Static (W)        | 0.252        |
| Effective TJA (C/W)      | 1.1          |
| Max Ambient (C)          | 84.5         |
| Junction Temperature (C) | 25.5         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.037 |        8 |       --- |             --- |
| Slice Logic              |     0.006 |     7953 |       --- |             --- |
|   LUT as Logic           |     0.005 |     2723 |    303600 |            0.90 |
|   LUT as Distributed RAM |     0.001 |      104 |    130800 |            0.08 |
|   CARRY4                 |    <0.001 |      108 |     75900 |            0.14 |
|   Register               |    <0.001 |     3383 |    607200 |            0.56 |
|   LUT as Shift Register  |    <0.001 |       77 |    130800 |            0.06 |
|   F7/F8 Muxes            |    <0.001 |        1 |    303600 |           <0.01 |
|   Others                 |    <0.001 |      816 |       --- |             --- |
| Signals                  |     0.013 |     5799 |       --- |             --- |
| Block RAM                |     0.047 |    145.5 |      1030 |           14.13 |
| MMCM                     |     0.108 |        1 |        14 |            7.14 |
| I/O                      |     0.004 |        5 |       700 |            0.71 |
| Static Power             |     0.252 |          |           |                 |
| Total                    |     0.466 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.239 |       0.100 |      0.139 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.098 |       0.061 |      0.038 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.012 |       0.004 |      0.008 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                                                           | Domain                                                            | Constraint (ns) |
+-----------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| clk_out1_design_200MHZ_clk_wiz_1_0                              | design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0 |             5.0 |
| clk_out2_design_200MHZ_clk_wiz_1_0                              | design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0 |            10.0 |
| clkfbout_design_200MHZ_clk_wiz_1_0                              | design_200MHZ_i/clk_wiz_1/inst/clkfbout_design_200MHZ_clk_wiz_1_0 |             5.0 |
| design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                      |            33.3 |
| design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0              |            33.3 |
| sys_diff_clock_clk_p                                            | sys_diff_clock_clk_p                                              |             5.0 |
+-----------------------------------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| design_200MHZ_wrapper         |     0.214 |
|   design_200MHZ_i             |     0.214 |
|     axi_bram_ctrl_0           |     0.008 |
|       U0                      |     0.008 |
|     axi_uart16550_0           |     0.003 |
|       U0                      |     0.003 |
|     blk_mem_gen_0             |     0.047 |
|       U0                      |     0.047 |
|     clk_wiz_1                 |     0.114 |
|       inst                    |     0.114 |
|     fifo_generator_0          |     0.007 |
|       U0                      |     0.007 |
|     microblaze_0              |     0.027 |
|       U0                      |     0.027 |
|     microblaze_0_axi_intc     |     0.003 |
|       U0                      |     0.003 |
|     microblaze_0_axi_periph   |     0.002 |
|       xbar                    |     0.002 |
|     microblaze_0_local_memory |     0.003 |
|       lmb_bram                |     0.003 |
+-------------------------------+-----------+


