<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<script src="errors.js"></script><link rel="stylesheet" type="text/css" href="style.css">
</head>
<body class="pgBgnd" id="XC95144XL">
<span id="error" class="pgRef"><h3 align="center">Errors and Warnings</h3>
<b>There are 2 error(s), 8 warning(s), and 0 information.</b><br><br><table width="90%" border="1" cellpadding="0" cellspacing="0">
<tr><td>[Warning]:Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'RAMCtrl.ise'.INFO:Cpld - Inferring BUFG constraint for signal 'ECS' based upon the LOC   constraint 'P23'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.</td></tr>
<tr><td>[Warning]:Cpld:1007 - Removing unused input(s) 'A&lt;14&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</td></tr>
<tr><td>[Warning]:Cpld:1007 - Removing unused input(s) 'A&lt;15&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</td></tr>
<tr><td>[Warning]:Cpld:1007 - Removing unused input(s) 'A&lt;8&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</td></tr>
<tr><td>[Warning]:Cpld:1007 - Removing unused input(s) 'ECS'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</td></tr>
<tr><td>[Warning]:Cpld - The signal(s) 'CIIN_and0000' are in combinational feedback loops.   These signals may cause hazards/glitches. Apply the NOREDUCE parameter to the   hazard reduction circuitry.   Timing analysis of paths involving this node may be inaccurate or incomplete.</td></tr>
<tr><td>[Warning]:Cpld:828 - Signal 'Mtrien_Dout.CE' has been minimized to 'VCC'.     The signal is removed.</td></tr>
<tr><td>[Warning]:Cpld:868 - Cannot fit the design into any of the specified devices with   the selected implementation options.</td></tr>
<tr><td>[Error]:Cpld:896 - Unable to map all desired signals into function block, FB4,   because too many function block product terms are required. Buffering output   signal IDE_R to allow all signals assigned to this function block to be   placed.</td></tr>
<tr><td>[Error]:Cpld:886 - Function block FB4 was too congested to route successfully.   This occurs due to excessive (&gt;= 50) product term input fanins to this   function block. Consider moving output signals in this function block to less   congested function blocks, buffering output signals that must remain in this   function block, or selecting a larger package.</td></tr>
</table></span><form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body>
</html>
