
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001216                       # Number of seconds simulated
sim_ticks                                  1215502000                       # Number of ticks simulated
final_tick                               4807219839000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              135680197                       # Simulator instruction rate (inst/s)
host_op_rate                                320368931                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              114290895                       # Simulator tick rate (ticks/s)
host_mem_usage                                1526396                       # Number of bytes of host memory used
host_seconds                                    10.64                       # Real time elapsed on the host
sim_insts                                  1442977896                       # Number of instructions simulated
sim_ops                                    3407172029                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        15392                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          328                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           29824                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           43840                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total              89384                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        29824                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         29824                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        32448                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           32448                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         1924                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           41                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              466                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              685                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                3116                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           507                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                507                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     12663081                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       269847                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           24536364                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           36067403                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              73536695                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      24536364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         24536364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        26695143                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             26695143                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        26695143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     12663081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       269847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          24536364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          36067403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total            100231838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        3116                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        507                       # Number of write requests accepted
system.mem_cntrl.readBursts                      3116                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      507                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 199296                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   32832                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                   89384                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                32448                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0                85                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1               138                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                50                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                43                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               287                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               245                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6               788                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               203                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8               584                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               161                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              152                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11              110                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               44                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13               66                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              109                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15               49                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                42                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                58                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                25                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                32                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                 7                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                18                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                32                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                13                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                21                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                81                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               53                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               28                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               21                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               35                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               25                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               22                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1212373000                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  1965                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1151                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  507                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    2896                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     194                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      21                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                      8                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     29                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     32                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1064                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    217.804511                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   135.516707                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   255.110622                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          525     49.34%     49.34% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          245     23.03%     72.37% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383          102      9.59%     81.95% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           58      5.45%     87.41% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           32      3.01%     90.41% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           21      1.97%     92.39% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           18      1.69%     94.08% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           12      1.13%     95.21% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           51      4.79%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1064                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           31                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean      96.935484                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     71.587938                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev     86.832381                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::16-31             5     16.13%     16.13% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-47             5     16.13%     32.26% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::48-63             7     22.58%     54.84% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-79             3      9.68%     64.52% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::80-95             1      3.23%     67.74% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::96-111            2      6.45%     74.19% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::112-127            1      3.23%     77.42% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::144-159            1      3.23%     80.65% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::160-175            1      3.23%     83.87% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::176-191            1      3.23%     87.10% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::208-223            1      3.23%     90.32% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::224-239            1      3.23%     93.55% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::304-319            1      3.23%     96.77% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::368-383            1      3.23%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            31                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           31                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.548387                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.522589                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      0.960511                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               23     74.19%     74.19% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18                7     22.58%     96.77% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::19                1      3.23%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            31                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     68924000                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               127311500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   15570000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     22133.59                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                40883.59                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       163.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        27.01                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     73.54                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     26.70                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.49                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.28                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.21                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     2310                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     251                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 74.18                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                49.51                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     334632.35                       # Average gap between requests
system.mem_cntrl.pageHitRate                    70.73                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  4576740                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  2421210                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                13130460                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                1184940                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         94039920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             53287590                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              3246720                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       311043870                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy       107691360                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         39054000                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              629808210                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            518.146585                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1087155750                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      4710000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      39876000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    127915000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    280453750                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT      81040750                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN    682088250                       # Time in different power states
system.mem_cntrl_1.actEnergy                  3041640                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  1616670                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                 9117780                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                1492920                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         84820320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             43530330                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              3544800                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       243002970                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       113167680                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy         79823400                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              583232760                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            479.828713                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1108005000                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE      5868000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      36000000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    286410750                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    291675500                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      62891000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    532889000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  441847                       # Number of BP lookups
system.cpu.branchPred.condPredicted            441847                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             48207                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               380443                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   42150                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               9055                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    89.089662                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          380443                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             140802                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           239641                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        31143                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      358367                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      226245                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          9187                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          2025                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      276927                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1314                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      2455820000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2431004                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             561863                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1931914                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      441847                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             182952                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1594122                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  105330                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      47370                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 1627                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         36933                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           19                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    271313                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 18581                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                     636                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            2294609                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.692760                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.051436                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1664812     72.55%     72.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    60313      2.63%     75.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    29777      1.30%     76.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    39239      1.71%     78.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    38447      1.68%     79.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    33646      1.47%     81.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    35787      1.56%     82.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    30806      1.34%     84.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   361782     15.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2294609                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.181755                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.794698                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   534007                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1190943                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    452231                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 64763                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  52665                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3471854                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  52665                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   576078                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  534462                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         356991                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    469172                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                305241                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3266022                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3183                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  30102                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  24274                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 231034                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             3607340                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8253747                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5050069                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             13030                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1974356                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1632984                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              13854                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          13874                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    288420                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               434672                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              271341                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             30223                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            29565                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2915704                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               16227                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   2524784                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             18335                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1163003                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1738115                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           4554                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2294609                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.100311                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.972803                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1542508     67.22%     67.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              194280      8.47%     75.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              129364      5.64%     81.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              106281      4.63%     85.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               94919      4.14%     90.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               82907      3.61%     93.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               75837      3.31%     97.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               44404      1.94%     98.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               24109      1.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2294609                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   23571     64.57%     64.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     64.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     64.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    67      0.18%     64.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     64.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     64.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     64.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     64.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     64.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     64.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     64.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     64.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     64.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     64.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     64.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     64.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     64.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     64.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     64.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     64.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     64.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     64.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     64.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     64.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     64.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     64.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     64.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     64.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     64.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     64.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     64.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   9060     24.82%     89.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3743     10.25%     99.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                26      0.07%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               35      0.10%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             33687      1.33%      1.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1870069     74.07%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1452      0.06%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1945      0.08%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3146      0.12%     75.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               376413     14.91%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              236415      9.36%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1517      0.06%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            140      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2524784                       # Type of FU issued
system.cpu.iq.rate                           1.038577                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       36502                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014457                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            7388719                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4083742                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2365634                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               10294                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              12378                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4186                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2522508                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    5091                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            32126                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       175459                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          568                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1223                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        79890                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1415                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2518                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  52665                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  282955                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                136964                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2931951                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              5046                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                434672                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               271341                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              14781                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1114                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                135366                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1223                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          19216                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        44490                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                63706                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               2415617                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                349135                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             98097                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            20                       # number of nop insts executed
system.cpu.iew.exec_refs                       573360                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   240633                       # Number of branches executed
system.cpu.iew.exec_stores                     224225                       # Number of stores executed
system.cpu.iew.exec_rate                     0.993671                       # Inst execution rate
system.cpu.iew.wb_sent                        2386403                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       2369820                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1566544                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2519882                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.974832                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.621674                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1161717                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11673                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             50144                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2108047                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.839131                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.922348                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1574887     74.71%     74.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       188876      8.96%     83.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        77807      3.69%     87.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        79815      3.79%     91.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        44450      2.11%     93.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        27508      1.30%     94.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        17887      0.85%     95.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        12205      0.58%     95.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        84612      4.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2108047                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               945268                       # Number of instructions committed
system.cpu.commit.committedOps                1768928                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         450664                       # Number of memory references committed
system.cpu.commit.loads                        259213                       # Number of loads committed
system.cpu.commit.membars                        1116                       # Number of memory barriers committed
system.cpu.commit.branches                     189403                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2404                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1751189                       # Number of committed integer instructions.
system.cpu.commit.function_calls                19921                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        14769      0.83%      0.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1298743     73.42%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1282      0.07%     74.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1648      0.09%     74.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1822      0.10%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          258759     14.63%     89.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         191451     10.82%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          454      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1768928                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 84612                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4948514                       # The number of ROB reads
system.cpu.rob.rob_writes                     6050761                       # The number of ROB writes
system.cpu.timesIdled                            7129                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          136395                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      945268                       # Number of Instructions Simulated
system.cpu.committedOps                       1768928                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.571762                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.571762                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.388839                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.388839                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3584595                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1888430                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6764                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3574                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1100616                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   706779                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1097676                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  13113                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             21412                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              460415                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             21412                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.502662                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          698                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          275                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1029632                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1029632                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       286111                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          286111                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       182299                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         182299                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          529                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           529                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        468410                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           468410                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       468939                       # number of overall hits
system.cpu.dcache.overall_hits::total          468939                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        23061                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         23061                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         9095                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9095                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         3015                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3015                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        32156                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          32156                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        35171                       # number of overall misses
system.cpu.dcache.overall_misses::total         35171                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    296404000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    296404000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    163134986                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    163134986                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    459538986                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    459538986                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    459538986                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    459538986                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       309172                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       309172                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       191394                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       191394                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         3544                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3544                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       500566                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       500566                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       504110                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       504110                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.074590                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.074590                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.047520                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047520                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.850734                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.850734                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.064239                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064239                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.069769                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.069769                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12853.041932                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12853.041932                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17936.776910                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17936.776910                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 14290.925053                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14290.925053                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13065.849308                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13065.849308                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3069                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               355                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.645070                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        17586                       # number of writebacks
system.cpu.dcache.writebacks::total             17586                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        13096                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13096                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           91                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           91                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        13187                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13187                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        13187                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13187                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         9965                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9965                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         9004                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9004                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         3015                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3015                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        18969                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18969                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        21984                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        21984                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    138907000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    138907000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    151417986                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    151417986                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     39402000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     39402000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    290324986                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    290324986                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    329726986                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    329726986                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032231                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032231                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.047044                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047044                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.850734                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.850734                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.037895                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037895                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.043610                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043610                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13939.488209                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13939.488209                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16816.746557                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16816.746557                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 13068.656716                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 13068.656716                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15305.234119                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15305.234119                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14998.498271                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14998.498271                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 168032.563025                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 168032.563025                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             19764                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.585865                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              248168                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             19764                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.556567                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.585865                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999191                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999191                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            562412                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           562412                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       249160                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          249160                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        249160                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           249160                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       249160                       # number of overall hits
system.cpu.icache.overall_hits::total          249160                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        22153                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         22153                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        22153                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          22153                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        22153                       # number of overall misses
system.cpu.icache.overall_misses::total         22153                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    316479999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    316479999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    316479999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    316479999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    316479999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    316479999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       271313                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       271313                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       271313                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       271313                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       271313                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       271313                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.081651                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.081651                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.081651                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.081651                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.081651                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.081651                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14286.101160                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14286.101160                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14286.101160                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14286.101160                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14286.101160                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14286.101160                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          289                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.560000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          297                       # number of writebacks
system.cpu.icache.writebacks::total               297                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2367                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2367                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2367                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2367                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2367                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2367                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        19786                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        19786                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        19786                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        19786                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        19786                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        19786                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    273763999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    273763999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    273763999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    273763999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    273763999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    273763999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.072927                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.072927                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.072927                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.072927                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.072927                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.072927                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13836.247801                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13836.247801                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13836.247801                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13836.247801                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13836.247801                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13836.247801                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  347                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 347                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 121                       # Transaction distribution
system.iobus.trans_dist::WriteResp                121                       # Transaction distribution
system.iobus.trans_dist::MessageReq               117                       # Transaction distribution
system.iobus.trans_dist::MessageResp              117                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               117000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              294500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              407500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               58500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests          82946                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        41712                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          518                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            12167                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        12067                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops          100                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                20745                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               36844                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 129                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                129                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         18390                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23813                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               573                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              573                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               8432                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              8432                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          32765                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        59287                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        70064                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  129351                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      1282176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2526220                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  3808396                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             25205                       # Total snoops (count)
system.l2bus.snoopTraffic                       65432                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              63671                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.200782                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.404490                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    50987     80.08%     80.08% # Request fanout histogram
system.l2bus.snoop_fanout::1                    12584     19.76%     99.84% # Request fanout histogram
system.l2bus.snoop_fanout::2                      100      0.16%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                63671                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             59658999                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                4.9                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            3731000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            29707942                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.4                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            32821490                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 1027                       # number of replacements
system.l2cache.tags.tagsinuse            32119.302243                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   7770                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1027                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 7.565725                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           10                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9252.914896                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 22856.387347                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000305                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.282377                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.697522                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.980203                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32148                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          701                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         6872                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24569                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.981079                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               663871                       # Number of tag accesses
system.l2cache.tags.data_accesses              663871                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        17883                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        17883                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           26                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              26                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data          7853                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             7853                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        19271                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        12800                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        32071                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            19271                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            20653                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               39924                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           19271                       # number of overall hits
system.l2cache.overall_hits::cpu.data           20653                       # number of overall hits
system.l2cache.overall_hits::total              39924                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          547                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           547                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          579                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            579                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          466                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          179                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          645                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            466                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            758                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1224                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           466                       # number of overall misses
system.l2cache.overall_misses::cpu.data           758                       # number of overall misses
system.l2cache.overall_misses::total             1224                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     13422500                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     13422500                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     41464500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     41464500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     41220500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     22769000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     63989500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     41220500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     64233500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    105454000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     41220500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     64233500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    105454000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        17883                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        17883                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          573                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          573                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         8432                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         8432                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        19737                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        12979                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        32716                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        19737                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        21411                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           41148                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        19737                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        21411                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          41148                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.954625                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.954625                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.068667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.068667                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.023610                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.013792                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.019715                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.023610                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.035402                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.029746                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.023610                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.035402                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.029746                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24538.391225                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24538.391225                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 71613.989637                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 71613.989637                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 88456.008584                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 127201.117318                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 99208.527132                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 88456.008584                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 84740.765172                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 86155.228758                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 88456.008584                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 84740.765172                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 86155.228758                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             507                       # number of writebacks
system.l2cache.writebacks::total                  507                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          547                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          547                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          579                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          579                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          466                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          179                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          645                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          466                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          758                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1224                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          466                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          758                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1224                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data      7952499                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total      7952499                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     35674500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     35674500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     36560500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     20979000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     57539500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     36560500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     56653500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     93214000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     36560500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     56653500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     93214000                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.954625                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.954625                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.068667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.068667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.023610                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.013792                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.019715                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.023610                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.035402                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.029746                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.023610                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.035402                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.029746                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14538.389397                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14538.389397                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 61613.989637                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61613.989637                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 78456.008584                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 117201.117318                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 89208.527132                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 78456.008584                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 74740.765172                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 76155.228758                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 78456.008584                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 74740.765172                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 76155.228758                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 159284.663866                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total 159284.663866                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         23196                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        22045                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               22680                       # Transaction distribution
system.membus.trans_dist::ReadResp              23325                       # Transaction distribution
system.membus.trans_dist::WriteReq                129                       # Transaction distribution
system.membus.trans_dist::WriteResp               129                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          507                       # Transaction distribution
system.membus.trans_dist::CleanEvict              520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              620                       # Transaction distribution
system.membus.trans_dist::ReadExReq               506                       # Transaction distribution
system.membus.trans_dist::ReadExResp              506                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           645                       # Transaction distribution
system.membus.trans_dist::MessageReq              117                       # Transaction distribution
system.membus.trans_dist::MessageResp             117                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         3949                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         4901                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         5100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         5100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        19198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        19198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29433                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port       106112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       106612                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        15392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        15392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  122800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            20368                       # Total snoops (count)
system.membus.snoopTraffic                     162944                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             24697                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.825930                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.379177                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4299     17.41%     17.41% # Request fanout histogram
system.membus.snoop_fanout::1                   20398     82.59%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               24697                       # Request fanout histogram
system.membus.reqLayer0.occupancy              294500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            13580498                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              117000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              58500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            3502750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer4.occupancy            5144345                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           17692203                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4807219839000                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001838                       # Number of seconds simulated
sim_ticks                                  1838317000                       # Number of ticks simulated
final_tick                               4807842654000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               84950198                       # Simulator instruction rate (inst/s)
host_op_rate                                200568383                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              108182705                       # Simulator tick rate (ticks/s)
host_mem_usage                                1548924                       # Number of bytes of host memory used
host_seconds                                    16.99                       # Real time elapsed on the host
sim_insts                                  1443532114                       # Number of instructions simulated
sim_ops                                    3408197865                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        24208                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          416                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           30912                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           57792                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total             113328                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        30912                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         30912                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        41408                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           41408                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         3026                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           52                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              483                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              903                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                4464                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           647                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                647                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     13168567                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       226294                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           16815381                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           31437451                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              61647692                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      16815381                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         16815381                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        22524951                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             22524951                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        22524951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     13168567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       226294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          16815381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          31437451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total             84172643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        4464                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        647                       # Number of write requests accepted
system.mem_cntrl.readBursts                      4464                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      647                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 285568                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   41152                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                  113328                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                41408                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0               123                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1               212                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                67                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                46                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               434                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               376                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6              1238                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               303                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8               904                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               182                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              160                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11              119                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               45                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13               69                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              126                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15               58                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                58                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1               115                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                34                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                33                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                20                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                19                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                51                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                14                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                21                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                89                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               54                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               30                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               21                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               35                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               25                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               24                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1838274500                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  3078                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1386                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  647                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    4200                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     231                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      26                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     37                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     41                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1428                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    228.571429                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   142.027488                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   261.763923                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          669     46.85%     46.85% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          336     23.53%     70.38% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383          149     10.43%     80.81% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           77      5.39%     86.20% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           50      3.50%     89.71% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           33      2.31%     92.02% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           22      1.54%     93.56% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           17      1.19%     94.75% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           75      5.25%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1428                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           39                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean     108.487179                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     75.774886                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev    102.957802                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::16-31             7     17.95%     17.95% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-47             5     12.82%     30.77% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::48-63             7     17.95%     48.72% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-79             4     10.26%     58.97% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::80-95             3      7.69%     66.67% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::96-111            2      5.13%     71.79% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::112-127            1      2.56%     74.36% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::144-159            1      2.56%     76.92% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::160-175            2      5.13%     82.05% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::176-191            1      2.56%     84.62% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::208-223            1      2.56%     87.18% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::224-239            1      2.56%     89.74% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::304-319            1      2.56%     92.31% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::320-335            1      2.56%     94.87% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::368-383            1      2.56%     97.44% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::416-431            1      2.56%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            39                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           39                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.487179                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.463664                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      0.913979                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               30     76.92%     76.92% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18                8     20.51%     97.44% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::19                1      2.56%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            39                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     99872250                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               183534750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   22310000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     22382.84                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                41132.84                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       155.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        22.39                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     61.65                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     22.52                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.39                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.21                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.17                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     3346                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     328                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 74.99                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                50.70                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     359670.22                       # Average gap between requests
system.mem_cntrl.pageHitRate                    71.91                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  6518820                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  3449655                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                19984860                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                1795680                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         144440400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             77128980                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              4782240                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       482180100                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy       169651680                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         49538340                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              959699205                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            522.053163                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1653246500                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      6714000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      61232000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    157579750                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    441800250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT     114130500                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN   1057442250                       # Time in different power states
system.mem_cntrl_1.actEnergy                  3705660                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  1969605                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                11888100                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                1560780                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         129689040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             60169200                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              5707680                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       358144680                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       178121760                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy        125744160                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              876833355                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            476.976144                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1688671750                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE      9870000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      54966000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    445401250                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    460828500                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      82071250                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    785412250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  704952                       # Number of BP lookups
system.cpu.branchPred.condPredicted            704952                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             76997                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               606795                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   65808                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              14443                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    89.077696                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          606795                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             223416                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           383379                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        49739                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      567129                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      356578                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         14787                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          3293                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      437461                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1957                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      3078635000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3676634                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             892004                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3079614                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      704952                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             289224                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2380439                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  167376                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      69217                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 2413                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         54678                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           80                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    428963                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 29650                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                     957                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            3482529                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.777877                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.106347                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2482356     71.28%     71.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    94099      2.70%     73.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    47657      1.37%     75.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    60458      1.74%     77.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    60626      1.74%     78.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    52842      1.52%     80.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    56747      1.63%     81.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    48427      1.39%     83.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   579317     16.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3482529                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.191738                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.837618                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   844792                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1732034                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    717655                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                104360                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  83688                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                5533741                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  83688                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   911566                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  777605                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         482462                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    745905                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                481303                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5205367                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4715                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  49517                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  35186                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 365524                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5767789                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              13207643                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          8073956                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             17655                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3133880                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2633942                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              21224                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          21254                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    460237                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               693782                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              428964                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             50033                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            50172                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4644238                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               24051                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4003628                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             29190                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1873547                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2831097                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           7012                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3482529                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.149632                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.001105                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2288598     65.72%     65.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              308498      8.86%     74.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              205785      5.91%     80.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              169130      4.86%     85.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              150965      4.33%     89.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              131739      3.78%     93.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              119421      3.43%     96.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               70055      2.01%     98.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               38338      1.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3482529                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   36991     66.22%     66.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     66.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     66.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    85      0.15%     66.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     66.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     66.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     66.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     66.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     66.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     66.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     66.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     66.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     66.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     66.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     66.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     66.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     66.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     66.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     66.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     66.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     66.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     66.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     66.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     66.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     66.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     66.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     66.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     66.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     66.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     66.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     66.37% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  13544     24.25%     90.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5169      9.25%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                36      0.06%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               38      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             54998      1.37%      1.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2967855     74.13%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2346      0.06%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3560      0.09%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4235      0.11%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               595750     14.88%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              372707      9.31%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2025      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            152      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4003628                       # Type of FU issued
system.cpu.iq.rate                           1.088938                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       55863                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013953                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           11561110                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6526804                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      3751584                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               13728                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              16705                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         5569                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                3997707                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    6786                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            49815                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       285023                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          845                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1727                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       127429                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2081                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3847                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  83688                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  392809                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                213677                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4668309                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              8187                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                693782                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               428964                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              22362                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1845                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                211091                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1727                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          30552                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        70994                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               101546                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3829760                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                552110                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            156012                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            20                       # number of nop insts executed
system.cpu.iew.exec_refs                       905334                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   381629                       # Number of branches executed
system.cpu.iew.exec_stores                     353224                       # Number of stores executed
system.cpu.iew.exec_rate                     1.041648                       # Inst execution rate
system.cpu.iew.wb_sent                        3783216                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3757153                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2491226                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4019527                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.021900                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.619781                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1871717                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           17039                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             79913                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3183109                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.877998                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.953888                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2336582     73.41%     73.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       302519      9.50%     82.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       123035      3.87%     86.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       126305      3.97%     90.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        70513      2.22%     92.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        44140      1.39%     94.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        27991      0.88%     95.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        19630      0.62%     95.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       132394      4.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3183109                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1499486                       # Number of instructions committed
system.cpu.commit.committedOps                2794764                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         710304                       # Number of memory references committed
system.cpu.commit.loads                        408768                       # Number of loads committed
system.cpu.commit.membars                        1216                       # Number of memory barriers committed
system.cpu.commit.branches                     300341                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3083                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2766501                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30571                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        24570      0.88%      0.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2052481     73.44%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2064      0.07%     74.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             3011      0.11%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2334      0.08%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          408186     14.61%     89.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         301536     10.79%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          582      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2794764                       # Class of committed instruction
system.cpu.commit.bw_lim_events                132394                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      7708608                       # The number of ROB reads
system.cpu.rob.rob_writes                     9637031                       # The number of ROB writes
system.cpu.timesIdled                           11285                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          194105                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1499486                       # Number of Instructions Simulated
system.cpu.committedOps                       2794764                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.451930                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.451930                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.407842                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.407842                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  5687886                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2998625                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      9023                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4799                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1767437                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1134674                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1735997                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  20016                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             34047                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              802116                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35071                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.871204                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          724                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          250                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1629117                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1629117                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       452645                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          452645                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       286917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         286917                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          821                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           821                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        739562                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           739562                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       740383                       # number of overall hits
system.cpu.dcache.overall_hits::total          740383                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38001                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38001                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        14607                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14607                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         4544                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4544                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        52608                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          52608                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        57152                       # number of overall misses
system.cpu.dcache.overall_misses::total         57152                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    478331500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    478331500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    251497476                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    251497476                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    729828976                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    729828976                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    729828976                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    729828976                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       490646                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       490646                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       301524                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       301524                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         5365                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5365                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       792170                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       792170                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       797535                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       797535                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.077451                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.077451                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.048444                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.048444                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.846971                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.846971                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.066410                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.066410                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.071661                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.071661                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12587.339807                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12587.339807                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17217.599507                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17217.599507                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13872.965633                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13872.965633                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12769.963886                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12769.963886                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4391                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               546                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.042125                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        27390                       # number of writebacks
system.cpu.dcache.writebacks::total             27390                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        22055                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22055                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          150                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          150                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        22205                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22205                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        22205                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22205                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        15946                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15946                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        14457                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14457                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         4544                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4544                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        30403                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30403                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        34947                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34947                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    219093500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    219093500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    232733976                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    232733976                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     59409500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     59409500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    451827476                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    451827476                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    511236976                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    511236976                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032500                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032500                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.047946                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047946                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.846971                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.846971                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.038379                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038379                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.043819                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043819                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13739.715289                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13739.715289                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16098.358996                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16098.358996                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 13074.273768                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 13074.273768                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14861.279347                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14861.279347                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14628.923112                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14628.923112                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 168032.563025                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 168032.563025                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             31579                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.592956                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              402233                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             32089                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.534919                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.592956                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999205                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999205                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          151                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            889546                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           889546                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       393556                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          393556                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        393556                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           393556                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       393556                       # number of overall hits
system.cpu.icache.overall_hits::total          393556                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        35407                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         35407                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        35407                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          35407                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        35407                       # number of overall misses
system.cpu.icache.overall_misses::total         35407                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    482507999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    482507999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    482507999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    482507999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    482507999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    482507999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       428963                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       428963                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       428963                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       428963                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       428963                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       428963                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.082541                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.082541                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.082541                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.082541                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.082541                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.082541                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13627.474765                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13627.474765                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13627.474765                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13627.474765                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13627.474765                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13627.474765                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          297                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                29                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    10.241379                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          489                       # number of writebacks
system.cpu.icache.writebacks::total               489                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         3787                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3787                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         3787                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3787                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         3787                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3787                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        31620                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        31620                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        31620                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        31620                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        31620                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        31620                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    418264499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    418264499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    418264499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    418264499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    418264499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    418264499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.073713                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.073713                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.073713                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.073713                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.073713                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.073713                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13227.846268                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13227.846268                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13227.846268                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13227.846268                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13227.846268                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13227.846268                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  347                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 347                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 121                       # Transaction distribution
system.iobus.trans_dist::WriteResp                121                       # Transaction distribution
system.iobus.trans_dist::MessageReq               117                       # Transaction distribution
system.iobus.trans_dist::MessageResp              117                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               117000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              294500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              407500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               58500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests         132193                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        66472                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          788                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            19761                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        19307                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops          454                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                32513                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               60267                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 129                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                129                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         28526                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             38341                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               901                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              901                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              13559                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             13559                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          52107                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        94747                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       112706                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  207453                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      2050368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      3994964                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  6045332                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             41291                       # Total snoops (count)
system.l2bus.snoopTraffic                      108512                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             100450                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.209149                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.417668                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    79895     79.54%     79.54% # Request fanout histogram
system.l2bus.snoop_fanout::1                    20101     20.01%     99.55% # Request fanout histogram
system.l2bus.snoop_fanout::2                      454      0.45%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total               100450                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             94278499                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                5.1                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            7812000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            47472914                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.6                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            51941483                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.8                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 1241                       # number of replacements
system.l2cache.tags.tagsinuse            32133.695587                       # Cycle average of tags in use
system.l2cache.tags.total_refs                3143727                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                33410                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                94.095391                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           10                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9243.151226                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 22880.544361                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000305                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.282079                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.698259                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.980643                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32169                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          358                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         7436                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24361                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.981720                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1057634                       # Number of tag accesses
system.l2cache.tags.data_accesses             1057634                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        27879                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        27879                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           44                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              44                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data         12784                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            12784                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        31065                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        20240                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        51305                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            31065                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            33024                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               64089                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           31065                       # number of overall hits
system.l2cache.overall_hits::cpu.data           33024                       # number of overall hits
system.l2cache.overall_hits::total              64089                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          857                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           857                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          775                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            775                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          483                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          247                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          730                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            483                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           1022                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1505                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           483                       # number of overall misses
system.l2cache.overall_misses::cpu.data          1022                       # number of overall misses
system.l2cache.overall_misses::total             1505                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     21037500                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     21037500                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     54901500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     54901500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     43853000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     32652000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     76505000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     43853000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     87553500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    131406500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     43853000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     87553500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    131406500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        27879                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        27879                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          901                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          901                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data        13559                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        13559                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        31548                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        20487                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        52035                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        31548                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        34046                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           65594                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        31548                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        34046                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          65594                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.951165                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.951165                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.057158                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.057158                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.015310                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.012056                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.014029                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.015310                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.030018                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.022944                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.015310                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.030018                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.022944                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24547.841307                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24547.841307                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 70840.645161                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 70840.645161                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 90792.960663                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 132194.331984                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 104801.369863                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 90792.960663                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 85668.786693                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 87313.289037                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 90792.960663                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 85668.786693                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 87313.289037                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             647                       # number of writebacks
system.l2cache.writebacks::total                  647                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          857                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          857                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          775                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          775                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          483                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          247                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          730                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          483                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         1022                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1505                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          483                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         1022                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1505                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data     12467498                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     12467498                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     47151500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     47151500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     39023000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     30182000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     69205000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     39023000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     77333500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    116356500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     39023000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     77333500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    116356500                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.951165                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.951165                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.057158                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.057158                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.015310                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.012056                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.014029                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.015310                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.030018                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.022944                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.015310                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.030018                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.022944                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14547.838973                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14547.838973                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 60840.645161                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60840.645161                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 80792.960663                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 122194.331984                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 94801.369863                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 80792.960663                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 75668.786693                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 77313.289037                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 80792.960663                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 75668.786693                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 77313.289037                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 159284.663866                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total 159284.663866                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         35769                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        34383                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               35544                       # Transaction distribution
system.membus.trans_dist::ReadResp              36274                       # Transaction distribution
system.membus.trans_dist::WriteReq                129                       # Transaction distribution
system.membus.trans_dist::WriteResp               129                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          647                       # Transaction distribution
system.membus.trans_dist::CleanEvict              594                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              976                       # Transaction distribution
system.membus.trans_dist::ReadExReq               656                       # Transaction distribution
system.membus.trans_dist::ReadExResp              656                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           730                       # Transaction distribution
system.membus.trans_dist::MessageReq              117                       # Transaction distribution
system.membus.trans_dist::MessageResp             117                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         4989                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         5941                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         7574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         7574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        30701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        30701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  44450                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port       130112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       130612                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        24208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        24208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  155704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            32119                       # Total snoops (count)
system.membus.snoopTraffic                     256952                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38152                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.843101                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.363710                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5986     15.69%     15.69% # Request fanout histogram
system.membus.snoop_fanout::1                   32166     84.31%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               38152                       # Request fanout histogram
system.membus.reqLayer0.occupancy              294500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            20695497                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              117000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              58500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            4128250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer4.occupancy            7666979                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           28340662                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4807842654000                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
