Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Mon Aug 24 23:03:39 2020
| Host             : FUMIMAKER6BEE running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.763        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.609        |
| Device Static (W)        | 0.154        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 64.7         |
| Junction Temperature (C) | 45.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.043 |       14 |       --- |             --- |
| Slice Logic              |     0.009 |    21031 |       --- |             --- |
|   LUT as Logic           |     0.008 |     6652 |     53200 |           12.50 |
|   Register               |    <0.001 |    10173 |    106400 |            9.56 |
|   CARRY4                 |    <0.001 |      258 |     13300 |            1.94 |
|   LUT as Shift Register  |    <0.001 |      324 |     17400 |            1.86 |
|   F7/F8 Muxes            |    <0.001 |      155 |     53200 |            0.29 |
|   LUT as Distributed RAM |    <0.001 |      107 |     17400 |            0.61 |
|   Others                 |     0.000 |     1453 |       --- |             --- |
| Signals                  |     0.013 |    15503 |       --- |             --- |
| Block RAM                |     0.010 |       74 |       140 |           52.86 |
| MMCM                     |     0.107 |        1 |         4 |           25.00 |
| I/O                      |     0.022 |       18 |       125 |           14.40 |
| PS7                      |     1.404 |        1 |       --- |             --- |
| Static Power             |     0.154 |          |           |                 |
| Total                    |     1.763 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.097 |       0.079 |      0.018 |
| Vccaux    |       1.800 |     0.083 |       0.068 |      0.015 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.006 |       0.001 |      0.006 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.753 |       0.722 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                                                                       | Constraint (ns) |
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-----------------+
| CLK                                                                                        | CLK                                                                                                                          |             8.0 |
| clk_out1_design_1_clk_wiz_0_0                                                              | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0                                                                      |             5.0 |
| clk_out1_design_1_clk_wiz_0_0_1                                                            | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0                                                                      |             5.0 |
| clk_out2_design_1_clk_wiz_0_0                                                              | design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0                                                                      |            10.0 |
| clk_out2_design_1_clk_wiz_0_0_1                                                            | design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0                                                                      |            10.0 |
| clkfbout_design_1_clk_wiz_0_0                                                              | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0                                                                      |             8.0 |
| clkfbout_design_1_clk_wiz_0_0_1                                                            | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0                                                                      |             8.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                         |            33.0 |
| mipi_phy_if_0_clk_hs_p                                                                     | mipi_phy_if_0_clk_hs_p                                                                                                       |             6.0 |
| rxbyteclkhs                                                                                | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_11cc_phy_0_rx_support_i/slave_rx.bd_11cc_phy_0_rx_ioi_i/div4_clk_out |            23.8 |
| sys_clk_pin                                                                                | CLK                                                                                                                          |             8.0 |
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| design_1_wrapper           |     1.609 |
|   IIC_0_0_scl_iobuf        |     0.001 |
|   IIC_0_0_sda_iobuf        |     0.001 |
|   dbg_hub                  |     0.003 |
|     inst                   |     0.003 |
|       BSCANID.u_xsdbm_id   |     0.003 |
|   design_1_i               |     1.591 |
|     AXI_BayerToRGB_0       |     0.006 |
|       inst                 |     0.006 |
|     axi_mem_intercon       |     0.003 |
|       m00_couplers         |     0.001 |
|       xbar                 |     0.001 |
|     axi_vdma_0             |     0.018 |
|       U0                   |     0.018 |
|     clk_wiz_0              |     0.108 |
|       inst                 |     0.108 |
|     mipi_csi2_rx_subsyst_0 |     0.032 |
|       inst                 |     0.032 |
|     processing_system7_0   |     1.405 |
|       inst                 |     1.405 |
|     ps7_0_axi_periph       |     0.005 |
|       s00_couplers         |     0.004 |
|     system_ila_0           |     0.013 |
|       inst                 |     0.013 |
+----------------------------+-----------+


