#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-954-g359b2b65)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x7fffba788d00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fffba788e90 .scope module, "alu_iterative_tb" "alu_iterative_tb" 3 1;
 .timescale 0 0;
v0x7fffba7fadf0_0 .var "A", 31 0;
v0x7fffba7faed0_0 .var "B", 31 0;
v0x7fffba7faf70_0 .var "alu_ctrl_in", 5 0;
v0x7fffba7fb010_0 .net "alu_out", 31 0, v0x7fffba7be910_0;  1 drivers
v0x7fffba7fb0b0_0 .var "clk", 0 0;
v0x7fffba7fb150_0 .net "hi", 31 0, L_0x7fffba7fb4a0;  1 drivers
v0x7fffba7fb1f0_0 .net "lo", 31 0, L_0x7fffba7fb400;  1 drivers
v0x7fffba7fb290_0 .var "shamt", 5 0;
v0x7fffba7fb330_0 .net "zero", 0 0, L_0x7fffba80b5f0;  1 drivers
E_0x7fffba7d10e0 .event negedge, v0x7fffba7fb0b0_0;
E_0x7fffba7cff10 .event posedge, v0x7fffba7fb0b0_0;
S_0x7fffba7db650 .scope module, "a" "alu" 3 117, 4 1 0, S_0x7fffba788e90;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "alu_ctrl_in";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /INPUT 6 "shamt";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 32 "lo";
    .port_info 7 /OUTPUT 32 "hi";
v0x7fffba7bb740_0 .net "A", 31 0, v0x7fffba7fadf0_0;  1 drivers
v0x7fffba7bcac0_0 .net "B", 31 0, v0x7fffba7faed0_0;  1 drivers
L_0x7f3d069a0018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffba7bcec0_0 .net/2u *"_ivl_4", 31 0, L_0x7f3d069a0018;  1 drivers
v0x7fffba7be510_0 .net "alu_ctrl_in", 5 0, v0x7fffba7faf70_0;  1 drivers
v0x7fffba7be910_0 .var "alu_out", 31 0;
v0x7fffba7d9280_0 .net "hi", 31 0, L_0x7fffba7fb4a0;  alias, 1 drivers
v0x7fffba7d9320_0 .net "lo", 31 0, L_0x7fffba7fb400;  alias, 1 drivers
v0x7fffba7faa70_0 .var "mult_div_out", 63 0;
v0x7fffba7fab50_0 .net "shamt", 5 0, v0x7fffba7fb290_0;  1 drivers
v0x7fffba7fac30_0 .net "zero", 0 0, L_0x7fffba80b5f0;  alias, 1 drivers
E_0x7fffba7d0660 .event edge, v0x7fffba7be510_0, v0x7fffba7bb740_0, v0x7fffba7bcac0_0, v0x7fffba7fab50_0;
L_0x7fffba7fb400 .part v0x7fffba7faa70_0, 0, 32;
L_0x7fffba7fb4a0 .part v0x7fffba7faa70_0, 32, 32;
L_0x7fffba80b5f0 .cmp/eq 32, v0x7fffba7be910_0, L_0x7f3d069a0018;
    .scope S_0x7fffba7db650;
T_0 ;
Ewait_0 .event/or E_0x7fffba7d0660, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x7fffba7be510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffba7be910_0, 0, 32;
    %jmp T_0.27;
T_0.0 ;
    %load/vec4 v0x7fffba7bb740_0;
    %load/vec4 v0x7fffba7bcac0_0;
    %add;
    %store/vec4 v0x7fffba7be910_0, 0, 32;
    %jmp T_0.27;
T_0.1 ;
    %load/vec4 v0x7fffba7bb740_0;
    %load/vec4 v0x7fffba7bcac0_0;
    %add;
    %store/vec4 v0x7fffba7be910_0, 0, 32;
    %jmp T_0.27;
T_0.2 ;
    %load/vec4 v0x7fffba7bb740_0;
    %load/vec4 v0x7fffba7bcac0_0;
    %add;
    %store/vec4 v0x7fffba7be910_0, 0, 32;
    %jmp T_0.27;
T_0.3 ;
    %load/vec4 v0x7fffba7bb740_0;
    %load/vec4 v0x7fffba7bcac0_0;
    %sub;
    %store/vec4 v0x7fffba7be910_0, 0, 32;
    %jmp T_0.27;
T_0.4 ;
    %load/vec4 v0x7fffba7bb740_0;
    %load/vec4 v0x7fffba7bcac0_0;
    %sub;
    %store/vec4 v0x7fffba7be910_0, 0, 32;
    %jmp T_0.27;
T_0.5 ;
    %load/vec4 v0x7fffba7bb740_0;
    %load/vec4 v0x7fffba7bcac0_0;
    %and;
    %store/vec4 v0x7fffba7be910_0, 0, 32;
    %jmp T_0.27;
T_0.6 ;
    %load/vec4 v0x7fffba7bb740_0;
    %load/vec4 v0x7fffba7bcac0_0;
    %and;
    %store/vec4 v0x7fffba7be910_0, 0, 32;
    %jmp T_0.27;
T_0.7 ;
    %load/vec4 v0x7fffba7bb740_0;
    %load/vec4 v0x7fffba7bcac0_0;
    %or;
    %store/vec4 v0x7fffba7be910_0, 0, 32;
    %jmp T_0.27;
T_0.8 ;
    %load/vec4 v0x7fffba7bb740_0;
    %load/vec4 v0x7fffba7bcac0_0;
    %or;
    %store/vec4 v0x7fffba7be910_0, 0, 32;
    %jmp T_0.27;
T_0.9 ;
    %load/vec4 v0x7fffba7bb740_0;
    %load/vec4 v0x7fffba7bcac0_0;
    %xor;
    %store/vec4 v0x7fffba7be910_0, 0, 32;
    %jmp T_0.27;
T_0.10 ;
    %load/vec4 v0x7fffba7bb740_0;
    %load/vec4 v0x7fffba7bcac0_0;
    %xor;
    %store/vec4 v0x7fffba7be910_0, 0, 32;
    %jmp T_0.27;
T_0.11 ;
    %load/vec4 v0x7fffba7bcac0_0;
    %ix/getv 4, v0x7fffba7fab50_0;
    %shiftl 4;
    %store/vec4 v0x7fffba7be910_0, 0, 32;
    %jmp T_0.27;
T_0.12 ;
    %load/vec4 v0x7fffba7bcac0_0;
    %ix/getv 4, v0x7fffba7bb740_0;
    %shiftl 4;
    %store/vec4 v0x7fffba7be910_0, 0, 32;
    %jmp T_0.27;
T_0.13 ;
    %load/vec4 v0x7fffba7bcac0_0;
    %ix/getv 4, v0x7fffba7fab50_0;
    %shiftr 4;
    %store/vec4 v0x7fffba7be910_0, 0, 32;
    %jmp T_0.27;
T_0.14 ;
    %load/vec4 v0x7fffba7bcac0_0;
    %ix/getv 4, v0x7fffba7bb740_0;
    %shiftr 4;
    %store/vec4 v0x7fffba7be910_0, 0, 32;
    %jmp T_0.27;
T_0.15 ;
    %load/vec4 v0x7fffba7bcac0_0;
    %ix/getv 4, v0x7fffba7fab50_0;
    %shiftr/s 4;
    %store/vec4 v0x7fffba7be910_0, 0, 32;
    %jmp T_0.27;
T_0.16 ;
    %load/vec4 v0x7fffba7bcac0_0;
    %ix/getv 4, v0x7fffba7bb740_0;
    %shiftr/s 4;
    %store/vec4 v0x7fffba7be910_0, 0, 32;
    %jmp T_0.27;
T_0.17 ;
    %load/vec4 v0x7fffba7bb740_0;
    %load/vec4 v0x7fffba7bcac0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.28, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.29, 8;
T_0.28 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.29, 8;
 ; End of false expr.
    %blend;
T_0.29;
    %store/vec4 v0x7fffba7be910_0, 0, 32;
    %jmp T_0.27;
T_0.18 ;
    %load/vec4 v0x7fffba7bb740_0;
    %load/vec4 v0x7fffba7bcac0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.30, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.31, 8;
T_0.30 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.31, 8;
 ; End of false expr.
    %blend;
T_0.31;
    %store/vec4 v0x7fffba7be910_0, 0, 32;
    %jmp T_0.27;
T_0.19 ;
    %load/vec4 v0x7fffba7bb740_0;
    %load/vec4 v0x7fffba7bcac0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.32, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.33, 8;
T_0.32 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.33, 8;
 ; End of false expr.
    %blend;
T_0.33;
    %store/vec4 v0x7fffba7be910_0, 0, 32;
    %jmp T_0.27;
T_0.20 ;
    %load/vec4 v0x7fffba7bb740_0;
    %load/vec4 v0x7fffba7bcac0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.34, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.35, 8;
T_0.34 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.35, 8;
 ; End of false expr.
    %blend;
T_0.35;
    %store/vec4 v0x7fffba7be910_0, 0, 32;
    %jmp T_0.27;
T_0.21 ;
    %load/vec4 v0x7fffba7bb740_0;
    %pad/s 64;
    %load/vec4 v0x7fffba7bcac0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x7fffba7faa70_0, 0, 64;
    %jmp T_0.27;
T_0.22 ;
    %load/vec4 v0x7fffba7bb740_0;
    %pad/u 64;
    %load/vec4 v0x7fffba7bcac0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x7fffba7faa70_0, 0, 64;
    %jmp T_0.27;
T_0.23 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffba7bb740_0;
    %load/vec4 v0x7fffba7bcac0_0;
    %div/s;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffba7bb740_0;
    %load/vec4 v0x7fffba7bcac0_0;
    %mod/s;
    %concati/vec4 0, 0, 32;
    %or;
    %store/vec4 v0x7fffba7faa70_0, 0, 64;
    %jmp T_0.27;
T_0.24 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffba7bb740_0;
    %load/vec4 v0x7fffba7bcac0_0;
    %div;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffba7bb740_0;
    %load/vec4 v0x7fffba7bcac0_0;
    %mod;
    %concati/vec4 0, 0, 32;
    %or;
    %store/vec4 v0x7fffba7faa70_0, 0, 64;
    %jmp T_0.27;
T_0.25 ;
    %load/vec4 v0x7fffba7bcac0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fffba7be910_0, 0, 32;
    %jmp T_0.27;
T_0.27 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffba788e90;
T_1 ;
    %vpi_call/w 3 12 "$dumpfile", "alu_iterative_tb.vcd" {0 0 0};
    %vpi_call/w 3 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffba788e90 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffba7fb0b0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 100000, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0x7fffba7fb0b0_0;
    %nor/r;
    %store/vec4 v0x7fffba7fb0b0_0, 0, 1;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 22 "$fatal", 32'sb00000000000000000000000000000010, "Fail : test-bench timed out without positive exit." {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fffba788e90;
T_2 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x7fffba7fadf0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x7fffba7faed0_0, 0, 32;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x7fffba7fb290_0, 0, 6;
    %vpi_call/w 3 31 "$display", "a=%d, b=%d, r=%d,  time=%t", v0x7fffba7fadf0_0, v0x7fffba7faed0_0, v0x7fffba7fb010_0, $time {0 0 0};
    %wait E_0x7fffba7cff10;
    %delay 1, 0;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x7fffba7faf70_0, 0, 6;
    %wait E_0x7fffba7d10e0;
    %vpi_call/w 3 40 "$display", "a=%d, b=%d, r=%d,  time=%t", v0x7fffba7fadf0_0, v0x7fffba7faed0_0, v0x7fffba7fb010_0, $time {0 0 0};
    %load/vec4 v0x7fffba7fadf0_0;
    %load/vec4 v0x7fffba7faed0_0;
    %add;
    %load/vec4 v0x7fffba7fb010_0;
    %cmp/e;
    %jmp/0xz  T_2.0, 4;
    %jmp T_2.1;
T_2.0 ;
    %vpi_call/w 3 41 "$fatal", 32'sb00000000000000000000000000000001, "Addu is wrong." {0 0 0};
T_2.1 ;
    %delay 1, 0;
    %load/vec4 v0x7fffba7fadf0_0;
    %addi 591751049, 0, 32;
    %store/vec4 v0x7fffba7fadf0_0, 0, 32;
    %load/vec4 v0x7fffba7faed0_0;
    %addi 878082193, 0, 32;
    %store/vec4 v0x7fffba7faed0_0, 0, 32;
    %wait E_0x7fffba7cff10;
    %delay 1, 0;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x7fffba7faf70_0, 0, 6;
    %wait E_0x7fffba7d10e0;
    %vpi_call/w 3 54 "$display", "a=%d, b=%d, r=%d,  time=%t", v0x7fffba7fadf0_0, v0x7fffba7faed0_0, v0x7fffba7fb010_0, $time {0 0 0};
    %load/vec4 v0x7fffba7fadf0_0;
    %load/vec4 v0x7fffba7faed0_0;
    %sub;
    %load/vec4 v0x7fffba7fb010_0;
    %cmp/e;
    %jmp/0xz  T_2.2, 4;
    %jmp T_2.3;
T_2.2 ;
    %vpi_call/w 3 55 "$fatal", 32'sb00000000000000000000000000000001, "Sub is wrong." {0 0 0};
T_2.3 ;
    %delay 1, 0;
    %load/vec4 v0x7fffba7fadf0_0;
    %addi 591751049, 0, 32;
    %store/vec4 v0x7fffba7fadf0_0, 0, 32;
    %load/vec4 v0x7fffba7faed0_0;
    %addi 878082193, 0, 32;
    %store/vec4 v0x7fffba7faed0_0, 0, 32;
    %wait E_0x7fffba7cff10;
    %delay 1, 0;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x7fffba7faf70_0, 0, 6;
    %wait E_0x7fffba7d10e0;
    %vpi_call/w 3 67 "$display", "a=%d, b=%d, r=%d,  time=%t", v0x7fffba7fadf0_0, v0x7fffba7faed0_0, v0x7fffba7fb010_0, $time {0 0 0};
    %load/vec4 v0x7fffba7fadf0_0;
    %load/vec4 v0x7fffba7faed0_0;
    %load/vec4 v0x7fffba7fb010_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %xor;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %jmp T_2.5;
T_2.4 ;
    %vpi_call/w 3 68 "$fatal", 32'sb00000000000000000000000000000001, "XOR is wrong." {0 0 0};
T_2.5 ;
    %delay 1, 0;
    %load/vec4 v0x7fffba7fadf0_0;
    %addi 591751049, 0, 32;
    %store/vec4 v0x7fffba7fadf0_0, 0, 32;
    %load/vec4 v0x7fffba7faed0_0;
    %addi 878082193, 0, 32;
    %store/vec4 v0x7fffba7faed0_0, 0, 32;
    %vpi_call/w 3 73 "$display", "B=%d", v0x7fffba7faed0_0 {0 0 0};
    %wait E_0x7fffba7cff10;
    %delay 1, 0;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x7fffba7faf70_0, 0, 6;
    %wait E_0x7fffba7d10e0;
    %vpi_call/w 3 80 "$display", "a=%d, b=%d, shift=%d, r=%d,  time=%t", v0x7fffba7fadf0_0, v0x7fffba7faed0_0, v0x7fffba7fb290_0, v0x7fffba7fb010_0, $time {0 0 0};
    %load/vec4 v0x7fffba7faed0_0;
    %ix/getv 4, v0x7fffba7fb290_0;
    %shiftr/s 4;
    %load/vec4 v0x7fffba7fb010_0;
    %cmp/e;
    %jmp/0xz  T_2.6, 4;
    %jmp T_2.7;
T_2.6 ;
    %vpi_call/w 3 81 "$fatal", 32'sb00000000000000000000000000000001, "SRA is wrong." {0 0 0};
T_2.7 ;
    %delay 1, 0;
    %load/vec4 v0x7fffba7fadf0_0;
    %addi 591751049, 0, 32;
    %store/vec4 v0x7fffba7fadf0_0, 0, 32;
    %load/vec4 v0x7fffba7faed0_0;
    %addi 878082193, 0, 32;
    %store/vec4 v0x7fffba7faed0_0, 0, 32;
    %pushi/vec4 1987654, 0, 32;
    %store/vec4 v0x7fffba7fadf0_0, 0, 32;
    %pushi/vec4 9123456, 0, 32;
    %store/vec4 v0x7fffba7faed0_0, 0, 32;
    %wait E_0x7fffba7cff10;
    %delay 1, 0;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0x7fffba7faf70_0, 0, 6;
    %wait E_0x7fffba7d10e0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffba7fb1f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffba7fb150_0;
    %concati/vec4 0, 0, 32;
    %add;
    %vpi_call/w 3 95 "$display", "hi=%h, lo=%h, combined=%h", v0x7fffba7fb150_0, v0x7fffba7fb1f0_0, S<0,vec4,u64> {1 0 0};
    %load/vec4 v0x7fffba7fadf0_0;
    %load/vec4 v0x7fffba7faed0_0;
    %mul;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffba7fb1f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffba7fb150_0;
    %concati/vec4 0, 0, 32;
    %add;
    %vpi_call/w 3 96 "$display", "a=%d, b=%d, ans=%h, r=%d,  time=%t", v0x7fffba7fadf0_0, v0x7fffba7faed0_0, S<1,vec4,u32>, S<0,vec4,u64>, $time {2 0 0};
    %load/vec4 v0x7fffba7fadf0_0;
    %pad/u 64;
    %load/vec4 v0x7fffba7faed0_0;
    %pad/u 64;
    %mul;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffba7fb1f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffba7fb150_0;
    %concati/vec4 0, 0, 32;
    %add;
    %cmp/e;
    %jmp/0xz  T_2.8, 4;
    %jmp T_2.9;
T_2.8 ;
    %vpi_call/w 3 98 "$fatal", 32'sb00000000000000000000000000000001, "Product is wrong." {0 0 0};
T_2.9 ;
    %delay 1, 0;
    %load/vec4 v0x7fffba7fadf0_0;
    %addi 591751049, 0, 32;
    %store/vec4 v0x7fffba7fadf0_0, 0, 32;
    %load/vec4 v0x7fffba7faed0_0;
    %addi 878082193, 0, 32;
    %store/vec4 v0x7fffba7faed0_0, 0, 32;
    %wait E_0x7fffba7cff10;
    %delay 1, 0;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x7fffba7faf70_0, 0, 6;
    %wait E_0x7fffba7d10e0;
    %load/vec4 v0x7fffba7fadf0_0;
    %load/vec4 v0x7fffba7faed0_0;
    %div;
    %load/vec4 v0x7fffba7fadf0_0;
    %load/vec4 v0x7fffba7faed0_0;
    %mod;
    %vpi_call/w 3 108 "$display", "a=%d, b=%d, quotient=%h, remainder=%h, answer_q=%d, answer_r=%d, time=%t", v0x7fffba7fadf0_0, v0x7fffba7faed0_0, v0x7fffba7fb1f0_0, v0x7fffba7fb150_0, S<1,vec4,u32>, S<0,vec4,u32>, $time {2 0 0};
    %load/vec4 v0x7fffba7fadf0_0;
    %load/vec4 v0x7fffba7faed0_0;
    %div;
    %load/vec4 v0x7fffba7fb1f0_0;
    %cmp/e;
    %jmp/0xz  T_2.10, 4;
    %jmp T_2.11;
T_2.10 ;
    %vpi_call/w 3 109 "$fatal", 32'sb00000000000000000000000000000001, "Quotient is wrong." {0 0 0};
T_2.11 ;
    %load/vec4 v0x7fffba7fadf0_0;
    %load/vec4 v0x7fffba7faed0_0;
    %mod;
    %load/vec4 v0x7fffba7fb150_0;
    %cmp/e;
    %jmp/0xz  T_2.12, 4;
    %jmp T_2.13;
T_2.12 ;
    %vpi_call/w 3 110 "$fatal", 32'sb00000000000000000000000000000001, "Remainder is wrong." {0 0 0};
T_2.13 ;
    %delay 1, 0;
    %vpi_call/w 3 113 "$display", "Finished. Total time = %t", $time {0 0 0};
    %vpi_call/w 3 114 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "alu_tb.v";
    "alu.v";
