C:\lscc\diamond\3.9_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\ELITH\Documents\GitHub\arqui3CM3\shiftL00\shiftL00   -part LCMXO2_7000HE  -package TG144C  -grade -4    -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile C:\Users\ELITH\Documents\GitHub\arqui3CM3\shiftL00\shiftL00\synlog\report\shiftL00_shiftL00_fpga_mapper.xml  -top_level_module  topshiftL00  -flow mapping  -multisrs  -oedif  C:\Users\ELITH\Documents\GitHub\arqui3CM3\shiftL00\shiftL00\shiftL00_shiftL00.edi   -freq 1.000   C:\Users\ELITH\Documents\GitHub\arqui3CM3\shiftL00\shiftL00\synwork\shiftL00_shiftL00_prem.srd  -devicelib  C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\Users\ELITH\Documents\GitHub\arqui3CM3\shiftL00\shiftL00\syntmp\shiftL00_shiftL00.plg  -osyn  C:\Users\ELITH\Documents\GitHub\arqui3CM3\shiftL00\shiftL00\shiftL00_shiftL00.srm  -prjdir  C:\Users\ELITH\Documents\GitHub\arqui3CM3\shiftL00\shiftL00\  -prjname  proj_1  -log  C:\Users\ELITH\Documents\GitHub\arqui3CM3\shiftL00\shiftL00\synlog\shiftL00_shiftL00_fpga_mapper.srr 
rc:1 success:1 runtime:2
file:C:\Users\ELITH\Documents\GitHub\arqui3CM3\shiftL00\shiftL00\shiftL00_shiftL00.edi|io:o|time:1505784432|size:65297|exec:0
file:C:\Users\ELITH\Documents\GitHub\arqui3CM3\shiftL00\shiftL00\synwork\shiftL00_shiftL00_prem.srd|io:i|time:1505784430|size:9052|exec:0
file:C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\machxo2.v|io:i|time:1489047244|size:54295|exec:0
file:C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1489047244|size:40584|exec:0
file:C:\Users\ELITH\Documents\GitHub\arqui3CM3\shiftL00\shiftL00\syntmp\shiftL00_shiftL00.plg|io:o|time:1505784433|size:487|exec:0
file:C:\Users\ELITH\Documents\GitHub\arqui3CM3\shiftL00\shiftL00\shiftL00_shiftL00.srm|io:o|time:1505784432|size:7846|exec:0
file:C:\Users\ELITH\Documents\GitHub\arqui3CM3\shiftL00\shiftL00\synlog\shiftL00_shiftL00_fpga_mapper.srr|io:o|time:1505784433|size:22758|exec:0
file:C:\lscc\diamond\3.9_x64\synpbase\bin\m_gen_lattice.exe|io:i|time:1489220624|size:19190784|exec:1
file:C:\lscc\diamond\3.9_x64\synpbase\bin64\m_gen_lattice.exe|io:i|time:1489222152|size:23049728|exec:1
