Compiling example code...
nvcc -std=c++17 -O3 -I. -I../../thirdparty -I../../thirdparty/phantom-fhe/include -I../../ -Xlinker -rpath -Xlinker ../../build/thirdparty/phantom-fhe/lib -L../../build/thirdparty/phantom-fhe/lib -lPhantom -lpthread -lnvToolsExt -o build/example.out build/generated.cu example.cu 
ncu --nvtx --nvtx-include "compute/" ./build/example.out
==PROF== Connected to process 44878 (/opt/mount/PolyFHE/example/ckks_HMult/build/example.out)
/
| Encryption parameters :
|   scheme: CKKS
|   poly_modulus_degree: 65536
|   coeff_modulus size: 1580 (60 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 60 + 60 + 60 + 60 + 60 + 60) bits

1152921504589938689 ,  1099460640769 ,  1099460902913 ,  1099461820417 ,  1099463786497 ,  1099465359361 ,  1099467194369 ,  1099468505089 ,  1099468767233 ,  1099469684737 ,  1099479121921 ,  1099480956929 ,  1099482923009 ,  1099484495873 ,  1099484889089 ,  1099486855169 ,  1099488428033 ,  1099489607681 ,  1099490000897 ,  1099498258433 ,  1099499175937 ,  1099499569153 ,  1099500617729 ,  1099502714881 ,  1099503370241 ,  1099503894529 ,  1099504549889 ,  1099506515969 ,  1099507695617 ,  1099510054913 ,  1152921504592429057 ,  1152921504592822273 ,  1152921504595968001 ,  1152921504597016577 ,  1152921504598720513 ,  1152921504606584833 ,  

\
Input vector 1: length = 32768

    [ 0.0689557 + i * 0.8240005, 0.2107018 + i * 0.6900443, 0.2851629 + i * 0.2506227, ..., 0.2367274 + i * 0.4713615, 0.6138099 + i * 0.8121613, 0.3597899 + i * 0.5703969 ]

Input vector 2: length = 32768

    [ 0.1048779 + i * 0.3792864, 0.8095195 + i * 0.5296066, 0.7517288 + i * 0.1618159, ..., 0.9869441 + i * 0.7043289, 0.1513371 + i * 0.3173497, 0.0561896 + i * 0.6321208 ]

x_plain.chain_index(): 1
x_plain.chain_index(): 1
x_cipher.chain_index(): 1
coeff_mod_size: 30
beta: 5
### Warm up and Test
N : 65536
L : 30
dnum : 5
alpha : 6
### Benchmark
==PROF== Profiling "NTTPhase2_general" - 0: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 1: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 2: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 3: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 4: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 5: 0%....50%....100% - 8 passes
Elapsed time: 1405537us
==PROF== Profiling "NTTPhase2_general" - 6: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 7: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 8: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 9: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 10: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 11: 0%....50%....100% - 8 passes
Elapsed time: 1080712us
==PROF== Profiling "NTTPhase2_general" - 12: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 13: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 14: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 15: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 16: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 17: 0%....50%....100% - 8 passes
Elapsed time: 1120002us
==PROF== Profiling "NTTPhase2_general" - 18: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 19: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 20: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 21: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 22: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 23: 0%....50%....100% - 8 passes
Elapsed time: 1084006us
==PROF== Profiling "NTTPhase2_general" - 24: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 25: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 26: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 27: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 28: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 29: 0%....50%....100% - 8 passes
Elapsed time: 1079717us
==PROF== Profiling "NTTPhase2_general" - 30: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 31: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 32: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 33: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 34: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 35: 0%....50%....100% - 8 passes
Elapsed time: 1081767us
==PROF== Profiling "NTTPhase2_general" - 36: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 37: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 38: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 39: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 40: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 41: 0%....50%....100% - 8 passes
Elapsed time: 1100505us
Average time[us]: 1.09112e+06
xy_cipher.chain_index(): 1
idx: 0
  OK
idx: 1
  OK
idx: 2
  OK
Modup result
params_h.KL: 36
poly_degree: 65536
beta_idx: 0
beta_idx: 1
  OK
Average elapsed time (Phantom): 5154.5 us
==PROF== Disconnected from process 44878
[44878] example.out@127.0.0.1
  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       121275
    Memory Throughput                   %        88.17
    DRAM Throughput                     %        88.17
    Duration                      usecond        54.37
    L1/TEX Cache Throughput             %        32.74
    L2 Cache Throughput                 %        38.30
    SM Active Cycles                cycle    112598.41
    Compute (SM) Throughput             %        21.45
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        45.79
    Achieved Active Warps Per SM           warp        21.98
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    490690.67
    Total DRAM Elapsed Cycles        cycle      6678528
    Average L1 Active Cycles         cycle    112598.41
    Total L1 Elapsed Cycles          cycle     15465018
    Average L2 Active Cycles         cycle    100725.75
    Total L2 Elapsed Cycles          cycle      3840732
    Average SM Active Cycles         cycle    112598.41
    Total SM Elapsed Cycles          cycle     15465018
    Average SMSP Active Cycles       cycle    112237.67
    Total SMSP Elapsed Cycles        cycle     61860072
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 6.17%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 6.64% above the average, while the minimum instance value is 13.89% below the average.      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle       119773
    Memory Throughput                   %        88.80
    DRAM Throughput                     %        88.80
    Duration                      usecond        53.98
    L1/TEX Cache Throughput             %        32.98
    L2 Cache Throughput                 %        38.67
    SM Active Cycles                cycle    111844.52
    Compute (SM) Throughput             %        21.46
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        46.20
    Achieved Active Warps Per SM           warp        22.18
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       490584
    Total DRAM Elapsed Cycles        cycle      6629376
    Average L1 Active Cycles         cycle    111844.52
    Total L1 Elapsed Cycles          cycle     15458814
    Average L2 Active Cycles         cycle    100294.11
    Total L2 Elapsed Cycles          cycle      3803220
    Average SM Active Cycles         cycle    111844.52
    Total SM Elapsed Cycles          cycle     15458814
    Average SMSP Active Cycles       cycle    112690.63
    Total SMSP Elapsed Cycles        cycle     61835256
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle       120011
    Memory Throughput                   %        88.55
    DRAM Throughput                     %        88.55
    Duration                      usecond        54.11
    L1/TEX Cache Throughput             %        32.96
    L2 Cache Throughput                 %        38.60
    SM Active Cycles                cycle    111842.91
    Compute (SM) Throughput             %        21.11
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        45.42
    Achieved Active Warps Per SM           warp        21.80
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    490578.67
    Total DRAM Elapsed Cycles        cycle      6647808
    Average L1 Active Cycles         cycle    111842.91
    Total L1 Elapsed Cycles          cycle     15712324
    Average L2 Active Cycles         cycle     99975.67
    Total L2 Elapsed Cycles          cycle      3809844
    Average SM Active Cycles         cycle    111842.91
    Total SM Elapsed Cycles          cycle     15712324
    Average SMSP Active Cycles       cycle    112560.63
    Total SMSP Elapsed Cycles        cycle     62849296
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle       120176
    Memory Throughput                   %        88.71
    DRAM Throughput                     %        88.71
    Duration                      usecond        54.05
    L1/TEX Cache Throughput             %        32.76
    L2 Cache Throughput                 %        38.59
    SM Active Cycles                cycle    112561.35
    Compute (SM) Throughput             %        21.69
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        45.27
    Achieved Active Warps Per SM           warp        21.73
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       490696
    Total DRAM Elapsed Cycles        cycle      6637568
    Average L1 Active Cycles         cycle    112561.35
    Total L1 Elapsed Cycles          cycle     15294094
    Average L2 Active Cycles         cycle     99900.14
    Total L2 Elapsed Cycles          cycle      3810996
    Average SM Active Cycles         cycle    112561.35
    Total SM Elapsed Cycles          cycle     15294094
    Average SMSP Active Cycles       cycle    112306.40
    Total SMSP Elapsed Cycles        cycle     61176376
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       121741
    Memory Throughput                   %        87.77
    DRAM Throughput                     %        87.77
    Duration                      usecond        54.62
    L1/TEX Cache Throughput             %        32.87
    L2 Cache Throughput                 %        38.12
    SM Active Cycles                cycle    112170.30
    Compute (SM) Throughput             %        21.62
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        45.69
    Achieved Active Warps Per SM           warp        21.93
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    490581.33
    Total DRAM Elapsed Cycles        cycle      6707200
    Average L1 Active Cycles         cycle    112170.30
    Total L1 Elapsed Cycles          cycle     15343452
    Average L2 Active Cycles         cycle     99856.61
    Total L2 Elapsed Cycles          cycle      3857796
    Average SM Active Cycles         cycle    112170.30
    Total SM Elapsed Cycles          cycle     15343452
    Average SMSP Active Cycles       cycle    111800.95
    Total SMSP Elapsed Cycles        cycle     61373808
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.195%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 5.55% above the average, while the minimum instance value is 12.47% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.195%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 5.55% above the average, while the minimum instance value is 12.47% below the       
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       759216
    Memory Throughput                   %        93.95
    DRAM Throughput                     %        93.95
    Duration                      usecond       339.74
    L1/TEX Cache Throughput             %         9.23
    L2 Cache Throughput                 %        36.82
    SM Active Cycles                cycle    749265.18
    Compute (SM) Throughput             %         9.26
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        90.57
    Achieved Active Warps Per SM           warp        43.47
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle   3268457.33
    Total DRAM Elapsed Cycles        cycle     41748480
    Average L1 Active Cycles         cycle    749265.18
    Total L1 Elapsed Cycles          cycle     95926500
    Average L2 Active Cycles         cycle    654668.03
    Total L2 Elapsed Cycles          cycle     24030576
    Average SM Active Cycles         cycle    749265.18
    Total SM Elapsed Cycles          cycle     95926500
    Average SMSP Active Cycles       cycle    739695.50
    Total SMSP Elapsed Cycles        cycle    383706000
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle       120091
    Memory Throughput                   %        88.58
    DRAM Throughput                     %        88.58
    Duration                      usecond        54.14
    L1/TEX Cache Throughput             %        32.92
    L2 Cache Throughput                 %        38.59
    SM Active Cycles                cycle    112013.23
    Compute (SM) Throughput             %        21.45
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        45.92
    Achieved Active Warps Per SM           warp        22.04
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    490694.67
    Total DRAM Elapsed Cycles        cycle      6647808
    Average L1 Active Cycles         cycle    112013.23
    Total L1 Elapsed Cycles          cycle     15465472
    Average L2 Active Cycles         cycle       100206
    Total L2 Elapsed Cycles          cycle      3811248
    Average SM Active Cycles         cycle    112013.23
    Total SM Elapsed Cycles          cycle     15465472
    Average SMSP Active Cycles       cycle    112499.32
    Total SMSP Elapsed Cycles        cycle     61861888
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle       120131
    Memory Throughput                   %        88.50
    DRAM Throughput                     %        88.50
    Duration                      usecond        54.18
    L1/TEX Cache Throughput             %        32.94
    L2 Cache Throughput                 %        38.56
    SM Active Cycles                cycle    111922.47
    Compute (SM) Throughput             %        21.59
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        45.55
    Achieved Active Warps Per SM           warp        21.86
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       490580
    Total DRAM Elapsed Cycles        cycle      6651904
    Average L1 Active Cycles         cycle    111922.47
    Total L1 Elapsed Cycles          cycle     15362816
    Average L2 Active Cycles         cycle    100109.44
    Total L2 Elapsed Cycles          cycle      3813912
    Average SM Active Cycles         cycle    111922.47
    Total SM Elapsed Cycles          cycle     15362816
    Average SMSP Active Cycles       cycle    111978.17
    Total SMSP Elapsed Cycles        cycle     61451264
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 6.043%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 6.48% above the average, while the minimum instance value is 13.25% below the average.      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle       121463
    Memory Throughput                   %        87.50
    DRAM Throughput                     %        87.50
    Duration                      usecond        54.78
    L1/TEX Cache Throughput             %        33.04
    L2 Cache Throughput                 %        38.13
    SM Active Cycles                cycle    111594.85
    Compute (SM) Throughput             %        21.44
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        45.57
    Achieved Active Warps Per SM           warp        21.87
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    490581.33
    Total DRAM Elapsed Cycles        cycle      6727680
    Average L1 Active Cycles         cycle    111594.85
    Total L1 Elapsed Cycles          cycle     15469494
    Average L2 Active Cycles         cycle     99920.42
    Total L2 Elapsed Cycles          cycle      3856824
    Average SM Active Cycles         cycle    111594.85
    Total SM Elapsed Cycles          cycle     15469494
    Average SMSP Active Cycles       cycle    112986.01
    Total SMSP Elapsed Cycles        cycle     61877976
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.447%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 5.90% above the average, while the minimum instance value is 14.48% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.447%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 5.90% above the average, while the minimum instance value is 14.48% below the       
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle       120462
    Memory Throughput                   %        88.50
    DRAM Throughput                     %        88.50
    Duration                      usecond        54.18
    L1/TEX Cache Throughput             %        32.87
    L2 Cache Throughput                 %        38.49
    SM Active Cycles                cycle    112173.55
    Compute (SM) Throughput             %        21.61
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        45.60
    Achieved Active Warps Per SM           warp        21.89
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       490704
    Total DRAM Elapsed Cycles        cycle      6653952
    Average L1 Active Cycles         cycle    112173.55
    Total L1 Elapsed Cycles          cycle     15347270
    Average L2 Active Cycles         cycle    100081.19
    Total L2 Elapsed Cycles          cycle      3820968
    Average SM Active Cycles         cycle    112173.55
    Total SM Elapsed Cycles          cycle     15347270
    Average SMSP Active Cycles       cycle    112009.79
    Total SMSP Elapsed Cycles        cycle     61389080
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.205%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 5.57% above the average, while the minimum instance value is 13.69% below the average.      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       122119
    Memory Throughput                   %        87.49
    DRAM Throughput                     %        87.49
    Duration                      usecond        54.82
    L1/TEX Cache Throughput             %        32.76
    L2 Cache Throughput                 %        38.01
    SM Active Cycles                cycle    112555.32
    Compute (SM) Throughput             %        21.48
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        45.64
    Achieved Active Warps Per SM           warp        21.91
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    490578.67
    Total DRAM Elapsed Cycles        cycle      6728704
    Average L1 Active Cycles         cycle    112555.32
    Total L1 Elapsed Cycles          cycle     15442924
    Average L2 Active Cycles         cycle    100135.17
    Total L2 Elapsed Cycles          cycle      3868992
    Average SM Active Cycles         cycle    112555.32
    Total SM Elapsed Cycles          cycle     15442924
    Average SMSP Active Cycles       cycle    111996.20
    Total SMSP Elapsed Cycles        cycle     61771696
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.425%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 5.81% above the average, while the minimum instance value is 13.05% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.425%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 5.81% above the average, while the minimum instance value is 13.05% below the       
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       760450
    Memory Throughput                   %        93.80
    DRAM Throughput                     %        93.80
    Duration                      usecond       340.32
    L1/TEX Cache Throughput             %         9.26
    L2 Cache Throughput                 %        36.76
    SM Active Cycles                cycle    746898.94
    Compute (SM) Throughput             %         9.26
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        90.96
    Achieved Active Warps Per SM           warp        43.66
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle      3269000
    Total DRAM Elapsed Cycles        cycle     41822208
    Average L1 Active Cycles         cycle    746898.94
    Total L1 Elapsed Cycles          cycle     95925188
    Average L2 Active Cycles         cycle    653999.36
    Total L2 Elapsed Cycles          cycle     24069492
    Average SM Active Cycles         cycle    746898.94
    Total SM Elapsed Cycles          cycle     95925188
    Average SMSP Active Cycles       cycle    739147.53
    Total SMSP Elapsed Cycles        cycle    383700752
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle       121289
    Memory Throughput                   %        87.74
    DRAM Throughput                     %        87.74
    Duration                      usecond        54.66
    L1/TEX Cache Throughput             %        32.99
    L2 Cache Throughput                 %        38.21
    SM Active Cycles                cycle    111733.98
    Compute (SM) Throughput             %        21.35
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        45.99
    Achieved Active Warps Per SM           warp        22.08
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    490709.33
    Total DRAM Elapsed Cycles        cycle      6711296
    Average L1 Active Cycles         cycle    111733.98
    Total L1 Elapsed Cycles          cycle     15537682
    Average L2 Active Cycles         cycle    100263.56
    Total L2 Elapsed Cycles          cycle      3849228
    Average SM Active Cycles         cycle    111733.98
    Total SM Elapsed Cycles          cycle     15537682
    Average SMSP Active Cycles       cycle    112486.39
    Total SMSP Elapsed Cycles        cycle     62150728
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.102%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 5.54% above the average, while the minimum instance value is 13.88% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.102%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 5.54% above the average, while the minimum instance value is 13.88% below the       
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle       122390
    Memory Throughput                   %        87.16
    DRAM Throughput                     %        87.16
    Duration                      usecond        55.01
    L1/TEX Cache Throughput             %        32.78
    L2 Cache Throughput                 %        37.90
    SM Active Cycles                cycle    112509.47
    Compute (SM) Throughput             %        21.56
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        45.49
    Achieved Active Warps Per SM           warp        21.83
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    490578.67
    Total DRAM Elapsed Cycles        cycle      6754304
    Average L1 Active Cycles         cycle    112509.47
    Total L1 Elapsed Cycles          cycle     15382966
    Average L2 Active Cycles         cycle     99954.78
    Total L2 Elapsed Cycles          cycle      3880728
    Average SM Active Cycles         cycle    112509.47
    Total SM Elapsed Cycles          cycle     15382966
    Average SMSP Active Cycles       cycle    112490.10
    Total SMSP Elapsed Cycles        cycle     61531864
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.341%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 5.71% above the average, while the minimum instance value is 13.75% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.341%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 5.71% above the average, while the minimum instance value is 13.75% below the       
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       119994
    Memory Throughput                   %        89.05
    DRAM Throughput                     %        89.05
    Duration                      usecond        53.86
    L1/TEX Cache Throughput             %        32.71
    L2 Cache Throughput                 %        38.69
    SM Active Cycles                cycle    112728.94
    Compute (SM) Throughput             %        21.46
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        45.44
    Achieved Active Warps Per SM           warp        21.81
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       490580
    Total DRAM Elapsed Cycles        cycle      6610944
    Average L1 Active Cycles         cycle    112728.94
    Total L1 Elapsed Cycles          cycle     15458232
    Average L2 Active Cycles         cycle     99817.64
    Total L2 Elapsed Cycles          cycle      3801708
    Average SM Active Cycles         cycle    112728.94
    Total SM Elapsed Cycles          cycle     15458232
    Average SMSP Active Cycles       cycle    112538.11
    Total SMSP Elapsed Cycles        cycle     61832928
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       121333
    Memory Throughput                   %        88.13
    DRAM Throughput                     %        88.13
    Duration                      usecond        54.40
    L1/TEX Cache Throughput             %        32.66
    L2 Cache Throughput                 %        38.28
    SM Active Cycles                cycle    112928.20
    Compute (SM) Throughput             %        21.52
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        45.51
    Achieved Active Warps Per SM           warp        21.84
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    490722.67
    Total DRAM Elapsed Cycles        cycle      6681600
    Average L1 Active Cycles         cycle    112928.20
    Total L1 Elapsed Cycles          cycle     15414554
    Average L2 Active Cycles         cycle    100100.42
    Total L2 Elapsed Cycles          cycle      3843144
    Average SM Active Cycles         cycle    112928.20
    Total SM Elapsed Cycles          cycle     15414554
    Average SMSP Active Cycles       cycle    111864.32
    Total SMSP Elapsed Cycles        cycle     61658216
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.441%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 5.86% above the average, while the minimum instance value is 13.48% below the average.      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       121265
    Memory Throughput                   %        88.09
    DRAM Throughput                     %        88.09
    Duration                      usecond        54.43
    L1/TEX Cache Throughput             %        32.65
    L2 Cache Throughput                 %        38.27
    SM Active Cycles                cycle    112928.37
    Compute (SM) Throughput             %        21.50
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        45.43
    Achieved Active Warps Per SM           warp        21.81
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       490588
    Total DRAM Elapsed Cycles        cycle      6682624
    Average L1 Active Cycles         cycle    112928.37
    Total L1 Elapsed Cycles          cycle     15430580
    Average L2 Active Cycles         cycle     99882.67
    Total L2 Elapsed Cycles          cycle      3842676
    Average SM Active Cycles         cycle    112928.37
    Total SM Elapsed Cycles          cycle     15430580
    Average SMSP Active Cycles       cycle    112529.96
    Total SMSP Elapsed Cycles        cycle     61722320
    -------------------------- ----------- ------------

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       758323
    Memory Throughput                   %        94.07
    DRAM Throughput                     %        94.07
    Duration                      usecond       339.33
    L1/TEX Cache Throughput             %         9.21
    L2 Cache Throughput                 %        36.86
    SM Active Cycles                cycle    750725.64
    Compute (SM) Throughput             %         9.25
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        90.48
    Achieved Active Warps Per SM           warp        43.43
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle   3268810.67
    Total DRAM Elapsed Cycles        cycle     41697280
    Average L1 Active Cycles         cycle    750725.64
    Total L1 Elapsed Cycles          cycle     95954392
    Average L2 Active Cycles         cycle    654985.31
    Total L2 Elapsed Cycles          cycle     24001524
    Average SM Active Cycles         cycle    750725.64
    Total SM Elapsed Cycles          cycle     95954392
    Average SMSP Active Cycles       cycle    737803.28
    Total SMSP Elapsed Cycles        cycle    383817568
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       121248
    Memory Throughput                   %        88.25
    DRAM Throughput                     %        88.25
    Duration                      usecond        54.34
    L1/TEX Cache Throughput             %        32.66
    L2 Cache Throughput                 %        38.31
    SM Active Cycles                cycle    112873.32
    Compute (SM) Throughput             %        21.59
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        45.51
    Achieved Active Warps Per SM           warp        21.84
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    490705.33
    Total DRAM Elapsed Cycles        cycle      6672384
    Average L1 Active Cycles         cycle    112873.32
    Total L1 Elapsed Cycles          cycle     15365066
    Average L2 Active Cycles         cycle    100214.64
    Total L2 Elapsed Cycles          cycle      3839400
    Average SM Active Cycles         cycle    112873.32
    Total SM Elapsed Cycles          cycle     15365066
    Average SMSP Active Cycles       cycle    112218.98
    Total SMSP Elapsed Cycles        cycle     61460264
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle       120433
    Memory Throughput                   %        88.31
    DRAM Throughput                     %        88.31
    Duration                      usecond        54.30
    L1/TEX Cache Throughput             %        32.98
    L2 Cache Throughput                 %        38.47
    SM Active Cycles                cycle    111808.75
    Compute (SM) Throughput             %        21.29
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        46.08
    Achieved Active Warps Per SM           warp        22.12
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    490577.33
    Total DRAM Elapsed Cycles        cycle      6666240
    Average L1 Active Cycles         cycle    111808.75
    Total L1 Elapsed Cycles          cycle     15581498
    Average L2 Active Cycles         cycle     99912.47
    Total L2 Elapsed Cycles          cycle      3823272
    Average SM Active Cycles         cycle    111808.75
    Total SM Elapsed Cycles          cycle     15581498
    Average SMSP Active Cycles       cycle    112257.16
    Total SMSP Elapsed Cycles        cycle     62325992
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle       121512
    Memory Throughput                   %        87.70
    DRAM Throughput                     %        87.70
    Duration                      usecond        54.62
    L1/TEX Cache Throughput             %        32.85
    L2 Cache Throughput                 %        38.17
    SM Active Cycles                cycle    112221.40
    Compute (SM) Throughput             %        21.43
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        45.54
    Achieved Active Warps Per SM           warp        21.86
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       490580
    Total DRAM Elapsed Cycles        cycle      6712320
    Average L1 Active Cycles         cycle    112221.40
    Total L1 Elapsed Cycles          cycle     15477024
    Average L2 Active Cycles         cycle    100097.72
    Total L2 Elapsed Cycles          cycle      3853044
    Average SM Active Cycles         cycle    112221.40
    Total SM Elapsed Cycles          cycle     15477024
    Average SMSP Active Cycles       cycle    112689.81
    Total SMSP Elapsed Cycles        cycle     61908096
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.106%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 5.50% above the average, while the minimum instance value is 13.92% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.265%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 5.65% above the average, while the minimum instance value is 14.81% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.106%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 5.50% above the average, while the minimum instance value is 13.92% below the       
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle       120849
    Memory Throughput                   %        88.25
    DRAM Throughput                     %        88.25
    Duration                      usecond        54.37
    L1/TEX Cache Throughput             %        32.99
    L2 Cache Throughput                 %        38.38
    SM Active Cycles                cycle    111760.63
    Compute (SM) Throughput             %        21.34
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        45.75
    Achieved Active Warps Per SM           warp        21.96
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    490706.67
    Total DRAM Elapsed Cycles        cycle      6672384
    Average L1 Active Cycles         cycle    111760.63
    Total L1 Elapsed Cycles          cycle     15541260
    Average L2 Active Cycles         cycle     99613.44
    Total L2 Elapsed Cycles          cycle      3832164
    Average SM Active Cycles         cycle    111760.63
    Total SM Elapsed Cycles          cycle     15541260
    Average SMSP Active Cycles       cycle    111369.93
    Total SMSP Elapsed Cycles        cycle     62165040
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       120635
    Memory Throughput                   %        88.53
    DRAM Throughput                     %        88.53
    Duration                      usecond        54.14
    L1/TEX Cache Throughput             %        32.71
    L2 Cache Throughput                 %        38.47
    SM Active Cycles                cycle    112706.50
    Compute (SM) Throughput             %        21.61
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        45.60
    Achieved Active Warps Per SM           warp        21.89
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    490582.67
    Total DRAM Elapsed Cycles        cycle      6649856
    Average L1 Active Cycles         cycle    112706.50
    Total L1 Elapsed Cycles          cycle     15348834
    Average L2 Active Cycles         cycle     99937.06
    Total L2 Elapsed Cycles          cycle      3823344
    Average SM Active Cycles         cycle    112706.50
    Total SM Elapsed Cycles          cycle     15348834
    Average SMSP Active Cycles       cycle    112287.52
    Total SMSP Elapsed Cycles        cycle     61395336
    -------------------------- ----------- ------------

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       758129
    Memory Throughput                   %        94.08
    DRAM Throughput                     %        94.08
    Duration                      usecond       339.33
    L1/TEX Cache Throughput             %         9.24
    L2 Cache Throughput                 %        36.87
    SM Active Cycles                cycle    748345.27
    Compute (SM) Throughput             %         9.25
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        90.65
    Achieved Active Warps Per SM           warp        43.51
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle      3269156
    Total DRAM Elapsed Cycles        cycle     41699328
    Average L1 Active Cycles         cycle    748345.27
    Total L1 Elapsed Cycles          cycle     95986348
    Average L2 Active Cycles         cycle    653620.86
    Total L2 Elapsed Cycles          cycle     23997744
    Average SM Active Cycles         cycle    748345.27
    Total SM Elapsed Cycles          cycle     95986348
    Average SMSP Active Cycles       cycle    738209.12
    Total SMSP Elapsed Cycles        cycle    383945392
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle       121835
    Memory Throughput                   %        87.29
    DRAM Throughput                     %        87.29
    Duration                      usecond        54.94
    L1/TEX Cache Throughput             %        33.05
    L2 Cache Throughput                 %        38.01
    SM Active Cycles                cycle    111576.06
    Compute (SM) Throughput             %        21.36
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        46.22
    Achieved Active Warps Per SM           warp        22.19
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       490716
    Total DRAM Elapsed Cycles        cycle      6746112
    Average L1 Active Cycles         cycle    111576.06
    Total L1 Elapsed Cycles          cycle     15529754
    Average L2 Active Cycles         cycle     99912.25
    Total L2 Elapsed Cycles          cycle      3869316
    Average SM Active Cycles         cycle    111576.06
    Total SM Elapsed Cycles          cycle     15529754
    Average SMSP Active Cycles       cycle    112964.14
    Total SMSP Elapsed Cycles        cycle     62119016
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.456%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 5.93% above the average, while the minimum instance value is 14.33% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.456%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 5.93% above the average, while the minimum instance value is 14.33% below the       
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle       121315
    Memory Throughput                   %        87.88
    DRAM Throughput                     %        87.88
    Duration                      usecond        54.56
    L1/TEX Cache Throughput             %        32.88
    L2 Cache Throughput                 %        38.23
    SM Active Cycles                cycle    112129.30
    Compute (SM) Throughput             %        21.59
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        45.73
    Achieved Active Warps Per SM           warp        21.95
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    490581.33
    Total DRAM Elapsed Cycles        cycle      6699008
    Average L1 Active Cycles         cycle    112129.30
    Total L1 Elapsed Cycles          cycle     15367144
    Average L2 Active Cycles         cycle    100284.56
    Total L2 Elapsed Cycles          cycle      3847608
    Average SM Active Cycles         cycle    112129.30
    Total SM Elapsed Cycles          cycle     15367144
    Average SMSP Active Cycles       cycle    111934.98
    Total SMSP Elapsed Cycles        cycle     61468576
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       120544
    Memory Throughput                   %        88.58
    DRAM Throughput                     %        88.58
    Duration                      usecond        54.11
    L1/TEX Cache Throughput             %        32.77
    L2 Cache Throughput                 %        38.50
    SM Active Cycles                cycle    112551.01
    Compute (SM) Throughput             %        21.45
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        45.52
    Achieved Active Warps Per SM           warp        21.85
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    490578.67
    Total DRAM Elapsed Cycles        cycle      6645760
    Average L1 Active Cycles         cycle    112551.01
    Total L1 Elapsed Cycles          cycle     15467050
    Average L2 Active Cycles         cycle     99860.47
    Total L2 Elapsed Cycles          cycle      3820284
    Average SM Active Cycles         cycle    112551.01
    Total SM Elapsed Cycles          cycle     15467050
    Average SMSP Active Cycles       cycle    112596.53
    Total SMSP Elapsed Cycles        cycle     61868200
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       120473
    Memory Throughput                   %        88.72
    DRAM Throughput                     %        88.72
    Duration                      usecond        54.08
    L1/TEX Cache Throughput             %        32.81
    L2 Cache Throughput                 %        38.53
    SM Active Cycles                cycle    112383.74
    Compute (SM) Throughput             %        21.61
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        45.72
    Achieved Active Warps Per SM           warp        21.95
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    490721.33
    Total DRAM Elapsed Cycles        cycle      6637568
    Average L1 Active Cycles         cycle    112383.74
    Total L1 Elapsed Cycles          cycle     15348942
    Average L2 Active Cycles         cycle     99736.47
    Total L2 Elapsed Cycles          cycle      3817152
    Average SM Active Cycles         cycle    112383.74
    Total SM Elapsed Cycles          cycle     15348942
    Average SMSP Active Cycles       cycle    112237.97
    Total SMSP Elapsed Cycles        cycle     61395768
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle       120495
    Memory Throughput                   %        88.30
    DRAM Throughput                     %        88.30
    Duration                      usecond        54.34
    L1/TEX Cache Throughput             %        32.91
    L2 Cache Throughput                 %        38.44
    SM Active Cycles                cycle    112058.92
    Compute (SM) Throughput             %        21.37
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        45.88
    Achieved Active Warps Per SM           warp        22.02
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       490688
    Total DRAM Elapsed Cycles        cycle      6668288
    Average L1 Active Cycles         cycle    112058.92
    Total L1 Elapsed Cycles          cycle     15524886
    Average L2 Active Cycles         cycle     99950.86
    Total L2 Elapsed Cycles          cycle      3825936
    Average SM Active Cycles         cycle    112058.92
    Total SM Elapsed Cycles          cycle     15524886
    Average SMSP Active Cycles       cycle    112473.66
    Total SMSP Elapsed Cycles        cycle     62099544
    -------------------------- ----------- ------------

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       759070
    Memory Throughput                   %        93.94
    DRAM Throughput                     %        93.94
    Duration                      usecond       339.74
    L1/TEX Cache Throughput             %         9.24
    L2 Cache Throughput                 %        36.82
    SM Active Cycles                cycle    748843.24
    Compute (SM) Throughput             %         9.24
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        90.58
    Achieved Active Warps Per SM           warp        43.48
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle      3268468
    Total DRAM Elapsed Cycles        cycle     41750528
    Average L1 Active Cycles         cycle    748843.24
    Total L1 Elapsed Cycles          cycle     96128184
    Average L2 Active Cycles         cycle    653574.17
    Total L2 Elapsed Cycles          cycle     24027984
    Average SM Active Cycles         cycle    748843.24
    Total SM Elapsed Cycles          cycle     96128184
    Average SMSP Active Cycles       cycle    737600.31
    Total SMSP Elapsed Cycles        cycle    384512736
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle       120489
    Memory Throughput                   %        88.25
    DRAM Throughput                     %        88.25
    Duration                      usecond        54.34
    L1/TEX Cache Throughput             %        32.88
    L2 Cache Throughput                 %        38.45
    SM Active Cycles                cycle    112140.21
    Compute (SM) Throughput             %        21.21
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        45.47
    Achieved Active Warps Per SM           warp        21.82
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    490689.33
    Total DRAM Elapsed Cycles        cycle      6672384
    Average L1 Active Cycles         cycle    112140.21
    Total L1 Elapsed Cycles          cycle     15641746
    Average L2 Active Cycles         cycle    100540.42
    Total L2 Elapsed Cycles          cycle      3825396
    Average SM Active Cycles         cycle    112140.21
    Total SM Elapsed Cycles          cycle     15641746
    Average SMSP Active Cycles       cycle    112651.62
    Total SMSP Elapsed Cycles        cycle     62566984
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle       120654
    Memory Throughput                   %        88.34
    DRAM Throughput                     %        88.34
    Duration                      usecond        54.27
    L1/TEX Cache Throughput             %        32.83
    L2 Cache Throughput                 %        38.45
    SM Active Cycles                cycle    112312.23
    Compute (SM) Throughput             %        21.22
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        45.58
    Achieved Active Warps Per SM           warp        21.88
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       490580
    Total DRAM Elapsed Cycles        cycle      6664192
    Average L1 Active Cycles         cycle    112312.23
    Total L1 Elapsed Cycles          cycle     15633710
    Average L2 Active Cycles         cycle     99974.14
    Total L2 Elapsed Cycles          cycle      3825360
    Average SM Active Cycles         cycle    112312.23
    Total SM Elapsed Cycles          cycle     15633710
    Average SMSP Active Cycles       cycle    111994.48
    Total SMSP Elapsed Cycles        cycle     62534840
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       120364
    Memory Throughput                   %        88.75
    DRAM Throughput                     %        88.75
    Duration                      usecond        54.02
    L1/TEX Cache Throughput             %        32.75
    L2 Cache Throughput                 %        38.56
    SM Active Cycles                cycle    112605.02
    Compute (SM) Throughput             %        21.56
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        45.53
    Achieved Active Warps Per SM           warp        21.85
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    490581.33
    Total DRAM Elapsed Cycles        cycle      6633472
    Average L1 Active Cycles         cycle    112605.02
    Total L1 Elapsed Cycles          cycle     15383800
    Average L2 Active Cycles         cycle    100322.03
    Total L2 Elapsed Cycles          cycle      3814416
    Average SM Active Cycles         cycle    112605.02
    Total SM Elapsed Cycles          cycle     15383800
    Average SMSP Active Cycles       cycle    112214.98
    Total SMSP Elapsed Cycles        cycle     61535200
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle       120896
    Memory Throughput                   %        87.93
    DRAM Throughput                     %        87.93
    Duration                      usecond        54.53
    L1/TEX Cache Throughput             %        33.15
    L2 Cache Throughput                 %        38.31
    SM Active Cycles                cycle    111232.32
    Compute (SM) Throughput             %        21.42
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        46.13
    Achieved Active Warps Per SM           warp        22.14
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       490708
    Total DRAM Elapsed Cycles        cycle      6696960
    Average L1 Active Cycles         cycle    111232.32
    Total L1 Elapsed Cycles          cycle     15489020
    Average L2 Active Cycles         cycle     99790.36
    Total L2 Elapsed Cycles          cycle      3838608
    Average SM Active Cycles         cycle    111232.32
    Total SM Elapsed Cycles          cycle     15489020
    Average SMSP Active Cycles       cycle    111916.78
    Total SMSP Elapsed Cycles        cycle     61956080
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.201%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 5.66% above the average, while the minimum instance value is 13.40% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.201%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 5.66% above the average, while the minimum instance value is 13.40% below the       
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle       121768
    Memory Throughput                   %        87.32
    DRAM Throughput                     %        87.32
    Duration                      usecond        54.91
    L1/TEX Cache Throughput             %        32.96
    L2 Cache Throughput                 %        38.03
    SM Active Cycles                cycle    111894.09
    Compute (SM) Throughput             %        21.55
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        45.91
    Achieved Active Warps Per SM           warp        22.04
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    490589.33
    Total DRAM Elapsed Cycles        cycle      6742016
    Average L1 Active Cycles         cycle    111894.09
    Total L1 Elapsed Cycles          cycle     15391494
    Average L2 Active Cycles         cycle    100377.33
    Total L2 Elapsed Cycles          cycle      3867408
    Average SM Active Cycles         cycle    111894.09
    Total SM Elapsed Cycles          cycle     15391494
    Average SMSP Active Cycles       cycle    112041.91
    Total SMSP Elapsed Cycles        cycle     61565976
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.026%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 5.40% above the average, while the minimum instance value is 13.15% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.026%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 5.40% above the average, while the minimum instance value is 13.15% below the       
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       757823
    Memory Throughput                   %        94.12
    DRAM Throughput                     %        94.12
    Duration                      usecond       339.10
    L1/TEX Cache Throughput             %         9.23
    L2 Cache Throughput                 %        36.89
    SM Active Cycles                cycle    749399.61
    Compute (SM) Throughput             %         9.23
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        90.75
    Achieved Active Warps Per SM           warp        43.56
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle   3268637.33
    Total DRAM Elapsed Cycles        cycle     41674752
    Average L1 Active Cycles         cycle    749399.61
    Total L1 Elapsed Cycles          cycle     96217022
    Average L2 Active Cycles         cycle    653527.33
    Total L2 Elapsed Cycles          cycle     23986404
    Average SM Active Cycles         cycle    749399.61
    Total SM Elapsed Cycles          cycle     96217022
    Average SMSP Active Cycles       cycle    735260.37
    Total SMSP Elapsed Cycles        cycle    384868088
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle       121453
    Memory Throughput                   %        87.84
    DRAM Throughput                     %        87.84
    Duration                      usecond        54.59
    L1/TEX Cache Throughput             %        32.66
    L2 Cache Throughput                 %        38.20
    SM Active Cycles                cycle    112885.09
    Compute (SM) Throughput             %        21.41
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        45.42
    Achieved Active Warps Per SM           warp        21.80
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       490688
    Total DRAM Elapsed Cycles        cycle      6703104
    Average L1 Active Cycles         cycle    112885.09
    Total L1 Elapsed Cycles          cycle     15495326
    Average L2 Active Cycles         cycle    100680.44
    Total L2 Elapsed Cycles          cycle      3850560
    Average SM Active Cycles         cycle    112885.09
    Total SM Elapsed Cycles          cycle     15495326
    Average SMSP Active Cycles       cycle    112905.71
    Total SMSP Elapsed Cycles        cycle     61981304
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.119%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 5.49% above the average, while the minimum instance value is 13.70% below the average.      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       120613
    Memory Throughput                   %        88.58
    DRAM Throughput                     %        88.58
    Duration                      usecond        54.14
    L1/TEX Cache Throughput             %        32.75
    L2 Cache Throughput                 %        38.48
    SM Active Cycles                cycle    112592.84
    Compute (SM) Throughput             %        21.43
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        45.54
    Achieved Active Warps Per SM           warp        21.86
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       490580
    Total DRAM Elapsed Cycles        cycle      6645760
    Average L1 Active Cycles         cycle    112592.84
    Total L1 Elapsed Cycles          cycle     15482354
    Average L2 Active Cycles         cycle     99853.64
    Total L2 Elapsed Cycles          cycle      3822264
    Average SM Active Cycles         cycle    112592.84
    Total SM Elapsed Cycles          cycle     15482354
    Average SMSP Active Cycles       cycle    111965.07
    Total SMSP Elapsed Cycles        cycle     61929416
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       121286
    Memory Throughput                   %        88.07
    DRAM Throughput                     %        88.07
    Duration                      usecond        54.43
    L1/TEX Cache Throughput             %        32.82
    L2 Cache Throughput                 %        38.27
    SM Active Cycles                cycle    112349.37
    Compute (SM) Throughput             %        21.37
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        45.68
    Achieved Active Warps Per SM           warp        21.93
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    490594.67
    Total DRAM Elapsed Cycles        cycle      6684672
    Average L1 Active Cycles         cycle    112349.37
    Total L1 Elapsed Cycles          cycle     15523252
    Average L2 Active Cycles         cycle     99717.22
    Total L2 Elapsed Cycles          cycle      3843576
    Average SM Active Cycles         cycle    112349.37
    Total SM Elapsed Cycles          cycle     15523252
    Average SMSP Active Cycles       cycle    112120.87
    Total SMSP Elapsed Cycles        cycle     62093008
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle       120536
    Memory Throughput                   %        88.20
    DRAM Throughput                     %        88.20
    Duration                      usecond        54.37
    L1/TEX Cache Throughput             %        32.89
    L2 Cache Throughput                 %        38.43
    SM Active Cycles                cycle    112062.54
    Compute (SM) Throughput             %        21.41
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        45.70
    Achieved Active Warps Per SM           warp        21.94
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       490704
    Total DRAM Elapsed Cycles        cycle      6676480
    Average L1 Active Cycles         cycle    112062.54
    Total L1 Elapsed Cycles          cycle     15491610
    Average L2 Active Cycles         cycle    100036.58
    Total L2 Elapsed Cycles          cycle      3826800
    Average SM Active Cycles         cycle    112062.54
    Total SM Elapsed Cycles          cycle     15491610
    Average SMSP Active Cycles       cycle    112070.03
    Total SMSP Elapsed Cycles        cycle     61966440
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle       121614
    Memory Throughput                   %        87.50
    DRAM Throughput                     %        87.50
    Duration                      usecond        54.82
    L1/TEX Cache Throughput             %        32.97
    L2 Cache Throughput                 %        38.09
    SM Active Cycles                cycle    111818.01
    Compute (SM) Throughput             %        21.35
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        46.00
    Achieved Active Warps Per SM           warp        22.08
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       490580
    Total DRAM Elapsed Cycles        cycle      6727680
    Average L1 Active Cycles         cycle    111818.01
    Total L1 Elapsed Cycles          cycle     15540122
    Average L2 Active Cycles         cycle    100227.61
    Total L2 Elapsed Cycles          cycle      3861000
    Average SM Active Cycles         cycle    111818.01
    Total SM Elapsed Cycles          cycle     15540122
    Average SMSP Active Cycles       cycle    112232.29
    Total SMSP Elapsed Cycles        cycle     62160488
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.593%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 6.07% above the average, while the minimum instance value is 13.30% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.593%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 6.07% above the average, while the minimum instance value is 13.30% below the       
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44878:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       761709
    Memory Throughput                   %        93.62
    DRAM Throughput                     %        93.62
    Duration                      usecond       340.86
    L1/TEX Cache Throughput             %         9.24
    L2 Cache Throughput                 %        36.70
    SM Active Cycles                cycle    748581.89
    Compute (SM) Throughput             %         9.23
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        90.68
    Achieved Active Warps Per SM           warp        43.53
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle   3268069.33
    Total DRAM Elapsed Cycles        cycle     41887744
    Average L1 Active Cycles         cycle    748581.89
    Total L1 Elapsed Cycles          cycle     96247894
    Average L2 Active Cycles         cycle    654193.61
    Total L2 Elapsed Cycles          cycle     24109416
    Average SM Active Cycles         cycle    748581.89
    Total SM Elapsed Cycles          cycle     96247894
    Average SMSP Active Cycles       cycle    737893.23
    Total SMSP Elapsed Cycles        cycle    384991576
    -------------------------- ----------- ------------

